Fitter report for HLSTM_FIXED
Wed Jun 05 14:41:55 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Fitter Equations
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Fitter RAM Summary
 25. |network|LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated|ALTSYNCRAM
 26. Fitter DSP Block Usage Summary
 27. DSP Block Details
 28. Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Wed Jun 05 14:41:55 2024       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; HLSTM_FIXED                                 ;
; Top-level Entity Name              ; network                                     ;
; Family                             ; Cyclone 10 LP                               ;
; Device                             ; 10CL006YU256C6G                             ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,480 / 6,272 ( 24 % )                      ;
;     Total combinational functions  ; 1,283 / 6,272 ( 20 % )                      ;
;     Dedicated logic registers      ; 660 / 6,272 ( 11 % )                        ;
; Total registers                    ; 660                                         ;
; Total pins                         ; 112 / 177 ( 63 % )                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 8,192 / 276,480 ( 3 % )                     ;
; Embedded Multiplier 9-bit elements ; 8 / 30 ( 27 % )                             ;
; Total PLLs                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------+
; Fitter Settings                                                                ;
+--------------------------------------------------------------------------------+
Option        : Device
Setting       : AUTO
Default Value : 

Option        : Use smart compilation
Setting       : On
Default Value : Off

Option        : Perform Clocking Topology Analysis During Routing
Setting       : On
Default Value : Off

Option        : Fit Attempts to Skip
Setting       : 0
Default Value : 0.0

Option        : Fitter Effort
Setting       : Standard Fit
Default Value : Auto Fit

Option        : Enable parallel Assembler and Timing Analyzer during compilation
Setting       : On
Default Value : On

Option        : Enable compact report table
Setting       : Off
Default Value : Off

Option        : Auto Merge PLLs
Setting       : On
Default Value : On

Option        : Router Timing Optimization Level
Setting       : Normal
Default Value : Normal

Option        : Placement Effort Multiplier
Setting       : 1.0
Default Value : 1.0

Option        : Router Effort Multiplier
Setting       : 1.0
Default Value : 1.0

Option        : Optimize Hold Timing
Setting       : All Paths
Default Value : All Paths

Option        : Optimize Multi-Corner Timing
Setting       : On
Default Value : On

Option        : Power Optimization During Fitting
Setting       : Normal compilation
Default Value : Normal compilation

Option        : SSN Optimization
Setting       : Off
Default Value : Off

Option        : Optimize Timing
Setting       : Normal compilation
Default Value : Normal compilation

Option        : Optimize Timing for ECOs
Setting       : Off
Default Value : Off

Option        : Regenerate Full Fit Report During ECO Compiles
Setting       : Off
Default Value : Off

Option        : Optimize IOC Register Placement for Timing
Setting       : Normal
Default Value : Normal

Option        : Limit to One Fitting Attempt
Setting       : Off
Default Value : Off

Option        : Final Placement Optimizations
Setting       : Automatically
Default Value : Automatically

Option        : Fitter Aggressive Routability Optimizations
Setting       : Automatically
Default Value : Automatically

Option        : Fitter Initial Placement Seed
Setting       : 1
Default Value : 1

Option        : Periphery to Core Placement and Routing Optimization
Setting       : Off
Default Value : Off

Option        : PCI I/O
Setting       : Off
Default Value : Off

Option        : Weak Pull-Up Resistor
Setting       : Off
Default Value : Off

Option        : Enable Bus-Hold Circuitry
Setting       : Off
Default Value : Off

Option        : Auto Packed Registers
Setting       : Auto
Default Value : Auto

Option        : Auto Delay Chains
Setting       : On
Default Value : On

Option        : Auto Delay Chains for High Fanout Input Pins
Setting       : Off
Default Value : Off

Option        : Allow Single-ended Buffer for Differential-XSTL Input
Setting       : Off
Default Value : Off

Option        : Treat Bidirectional Pin as Output Pin
Setting       : Off
Default Value : Off

Option        : Perform Physical Synthesis for Combinational Logic for Fitting
Setting       : Off
Default Value : Off

Option        : Perform Physical Synthesis for Combinational Logic for Performance
Setting       : Off
Default Value : Off

Option        : Perform Register Duplication for Performance
Setting       : Off
Default Value : Off

Option        : Perform Logic to Memory Mapping for Fitting
Setting       : Off
Default Value : Off

Option        : Perform Register Retiming for Performance
Setting       : Off
Default Value : Off

Option        : Perform Asynchronous Signal Pipelining
Setting       : Off
Default Value : Off

Option        : Physical Synthesis Effort Level
Setting       : Normal
Default Value : Normal

Option        : Logic Cell Insertion - Logic Duplication
Setting       : Auto
Default Value : Auto

Option        : Auto Register Duplication
Setting       : Auto
Default Value : Auto

Option        : Auto Global Clock
Setting       : On
Default Value : On

Option        : Auto Global Register Control Signals
Setting       : On
Default Value : On

Option        : Reserve all unused pins
Setting       : As input tri-stated with weak pull-up
Default Value : As input tri-stated with weak pull-up

Option        : Synchronizer Identification
Setting       : Auto
Default Value : Auto

Option        : Enable Beneficial Skew Optimization
Setting       : On
Default Value : On

Option        : Optimize Design for Metastability
Setting       : On
Default Value : On

Option        : Force Fitter to Avoid Periphery Placement Warnings
Setting       : Off
Default Value : Off

Option        : Enable input tri-state on active configuration pins in user mode
Setting       : Off
Default Value : Off
+--------------------------------------------------------------------------------+



+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.12        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.3%      ;
;     Processor 3            ;   3.9%      ;
;     Processor 4            ;   3.7%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                   ;
+--------------------------------------------------------------------------------+
Node                  : LSTM_cell2:u0|fixed_multiplier:u3|res[0]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2
Destination Port      : DATAOUT
Destination Port Name : 

Node                  : LSTM_cell2:u0|fixed_multiplier:u3|res[1]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2
Destination Port      : DATAOUT
Destination Port Name : 

Node                  : LSTM_cell2:u0|fixed_multiplier:u3|res[2]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2
Destination Port      : DATAOUT
Destination Port Name : 

Node                  : LSTM_cell2:u0|fixed_multiplier:u3|res[3]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2
Destination Port      : DATAOUT
Destination Port Name : 

Node                  : LSTM_cell2:u0|fixed_multiplier:u3|res[4]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2
Destination Port      : DATAOUT
Destination Port Name : 

Node                  : LSTM_cell2:u0|fixed_multiplier:u3|res[5]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2
Destination Port      : DATAOUT
Destination Port Name : 

Node                  : LSTM_cell2:u0|fixed_multiplier:u3|res[6]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2
Destination Port      : DATAOUT
Destination Port Name : 

Node                  : LSTM_cell2:u0|fixed_multiplier:u3|res[7]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2
Destination Port      : DATAOUT
Destination Port Name : 

Node                  : LSTM_cell2:u0|fixed_multiplier:u3|res[8]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2
Destination Port      : DATAOUT
Destination Port Name : 

Node                  : LSTM_cell2:u0|fixed_multiplier:u3|res[9]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2
Destination Port      : DATAOUT
Destination Port Name : 

Node                  : LSTM_cell2:u0|fixed_multiplier:u3|res[10]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2
Destination Port      : DATAOUT
Destination Port Name : 

Node                  : LSTM_cell2:u0|fixed_multiplier:u3|res[11]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2
Destination Port      : DATAOUT
Destination Port Name : 

Node                  : LSTM_cell2:u0|fixed_multiplier:u3|res[12]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2
Destination Port      : DATAOUT
Destination Port Name : 

Node                  : LSTM_cell2:u0|fixed_multiplier:u3|res[13]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2
Destination Port      : DATAOUT
Destination Port Name : 

Node                  : LSTM_cell2:u0|fixed_multiplier:u3|res[14]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2
Destination Port      : DATAOUT
Destination Port Name : 

Node                  : LSTM_cell2:u0|fixed_multiplier:u3|res[15]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2
Destination Port      : DATAOUT
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[0]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[0]
Action                : Duplicated
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|nReg:r7|Q[0]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[1]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[1]
Action                : Duplicated
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|nReg:r7|Q[1]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[2]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[2]
Action                : Duplicated
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|nReg:r7|Q[2]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[3]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[3]
Action                : Duplicated
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|nReg:r7|Q[3]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[4]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[4]
Action                : Duplicated
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|nReg:r7|Q[4]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[5]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[5]
Action                : Duplicated
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|nReg:r7|Q[5]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[6]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[6]
Action                : Duplicated
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|nReg:r7|Q[6]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[7]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[7]
Action                : Duplicated
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|nReg:r7|Q[7]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[8]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[8]
Action                : Duplicated
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|nReg:r7|Q[8]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[9]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[9]
Action                : Duplicated
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|nReg:r7|Q[9]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[10]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[10]
Action                : Duplicated
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|nReg:r7|Q[10]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[11]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[11]
Action                : Duplicated
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|nReg:r7|Q[11]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[12]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[12]
Action                : Duplicated
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|nReg:r7|Q[12]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[13]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[13]
Action                : Duplicated
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|nReg:r7|Q[13]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[14]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[14]
Action                : Duplicated
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|nReg:r7|Q[14]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[15]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[15]
Action                : Duplicated
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|nReg:r7|Q[15]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r8|Q[0]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r8|Q[1]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r8|Q[2]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r8|Q[3]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r8|Q[4]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r8|Q[5]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r8|Q[6]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r8|Q[7]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r8|Q[8]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r8|Q[9]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r8|Q[10]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r8|Q[11]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r8|Q[12]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r8|Q[13]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r8|Q[14]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r8|Q[15]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                   ;
+--------------------------------------------------------------------------------+
Type                       : Placement (by node)
Total [A + B]              : 
From Design Partitions [A] : 
From Rapid Recompile [B]   : 

Type                       :     -- Requested
Total [A + B]              : 0.00 % ( 0 / 2235 )
From Design Partitions [A] : 0.00 % ( 0 / 2235 )
From Rapid Recompile [B]   : 0.00 % ( 0 / 2235 )

Type                       :     -- Achieved
Total [A + B]              : 0.00 % ( 0 / 2235 )
From Design Partitions [A] : 0.00 % ( 0 / 2235 )
From Rapid Recompile [B]   : 0.00 % ( 0 / 2235 )

Type                       : 
Total [A + B]              : 
From Design Partitions [A] : 
From Rapid Recompile [B]   : 

Type                       : Routing (by net)
Total [A + B]              : 
From Design Partitions [A] : 
From Rapid Recompile [B]   : 

Type                       :     -- Requested
Total [A + B]              : 0.00 % ( 0 / 0 )
From Design Partitions [A] : 0.00 % ( 0 / 0 )
From Rapid Recompile [B]   : 0.00 % ( 0 / 0 )

Type                       :     -- Achieved
Total [A + B]              : 0.00 % ( 0 / 0 )
From Design Partitions [A] : 0.00 % ( 0 / 0 )
From Rapid Recompile [B]   : 0.00 % ( 0 / 0 )
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                     ;
+--------------------------------------------------------------------------------+
Partition Name               : Top
Partition Type               : User-created
Netlist Type Used            : Source File
Preservation Level Used      : N/A
Netlist Type Requested       : Source File
Preservation Level Requested : N/A
Contents                     : 

Partition Name               : hard_block:auto_generated_inst
Partition Type               : Auto-generated
Netlist Type Used            : Source File
Preservation Level Used      : N/A
Netlist Type Requested       : Source File
Preservation Level Requested : N/A
Contents                     : hard_block:auto_generated_inst
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                 ;
+--------------------------------------------------------------------------------+
Partition Name          : Top
Preservation Achieved   : 0.00 % ( 0 / 2225 )
Preservation Level Used : N/A
Netlist Type Used       : Source File
Preservation Method     : N/A
Notes                   : 

Partition Name          : hard_block:auto_generated_inst
Preservation Achieved   : 0.00 % ( 0 / 10 )
Preservation Level Used : N/A
Netlist Type Used       : Source File
Preservation Method     : N/A
Notes                   : 
+--------------------------------------------------------------------------------+



+------------------+
; Fitter Equations ;
+------------------+
The equations can be found in C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/output_files/HLSTM_FIXED.fit.eqn.


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/output_files/HLSTM_FIXED.pin.


+-----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                         ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Total logic elements                        ; 1,480 / 6,272 ( 24 % )  ;
;     -- Combinational with no register       ; 820                     ;
;     -- Register only                        ; 197                     ;
;     -- Combinational with a register        ; 463                     ;
;                                             ;                         ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 409                     ;
;     -- 3 input functions                    ; 546                     ;
;     -- <=2 input functions                  ; 328                     ;
;     -- Register only                        ; 197                     ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 717                     ;
;     -- arithmetic mode                      ; 566                     ;
;                                             ;                         ;
; Total registers*                            ; 660 / 7,106 ( 9 % )     ;
;     -- Dedicated logic registers            ; 660 / 6,272 ( 11 % )    ;
;     -- I/O registers                        ; 0 / 834 ( 0 % )         ;
;                                             ;                         ;
; Total LABs:  partially or completely used   ; 108 / 392 ( 28 % )      ;
; Virtual pins                                ; 0                       ;
; I/O pins                                    ; 112 / 177 ( 63 % )      ;
;     -- Clock pins                           ; 3 / 4 ( 75 % )          ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )           ;
;                                             ;                         ;
; M9Ks                                        ; 1 / 30 ( 3 % )          ;
; Total block memory bits                     ; 8,192 / 276,480 ( 3 % ) ;
; Total block memory implementation bits      ; 9,216 / 276,480 ( 3 % ) ;
; Embedded Multiplier 9-bit elements          ; 8 / 30 ( 27 % )         ;
; PLLs                                        ; 0 / 2 ( 0 % )           ;
; Global signals                              ; 2                       ;
;     -- Global clocks                        ; 2 / 10 ( 20 % )         ;
; JTAGs                                       ; 0 / 1 ( 0 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )           ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )           ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )           ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )           ;
; Average interconnect usage (total/H/V)      ; 3.8% / 3.9% / 3.6%      ;
; Peak interconnect usage (total/H/V)         ; 10.2% / 9.5% / 11.0%    ;
; Maximum fan-out                             ; 664                     ;
; Highest non-global fan-out                  ; 318                     ;
; Total fan-out                               ; 6693                    ;
; Average fan-out                             ; 2.99                    ;
+---------------------------------------------+-------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                    ;
+--------------------------------------------------------------------------------+
Statistic                      : Difficulty Clustering Region
Top                            : Low
hard_block:auto_generated_inst : Low

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Total logic elements
Top                            : 1480 / 6272 ( 24 % )
hard_block:auto_generated_inst : 0 / 6272 ( 0 % )

Statistic                      :     -- Combinational with no register
Top                            : 820
hard_block:auto_generated_inst : 0

Statistic                      :     -- Register only
Top                            : 197
hard_block:auto_generated_inst : 0

Statistic                      :     -- Combinational with a register
Top                            : 463
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Logic element usage by number of LUT inputs
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      :     -- 4 input functions
Top                            : 409
hard_block:auto_generated_inst : 0

Statistic                      :     -- 3 input functions
Top                            : 546
hard_block:auto_generated_inst : 0

Statistic                      :     -- <=2 input functions
Top                            : 328
hard_block:auto_generated_inst : 0

Statistic                      :     -- Register only
Top                            : 197
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Logic elements by mode
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      :     -- normal mode
Top                            : 717
hard_block:auto_generated_inst : 0

Statistic                      :     -- arithmetic mode
Top                            : 566
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Total registers
Top                            : 660
hard_block:auto_generated_inst : 0

Statistic                      :     -- Dedicated logic registers
Top                            : 660 / 6272 ( 11 % )
hard_block:auto_generated_inst : 0 / 6272 ( 0 % )

Statistic                      :     -- I/O registers
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Total LABs:  partially or completely used
Top                            : 108 / 392 ( 28 % )
hard_block:auto_generated_inst : 0 / 392 ( 0 % )

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Virtual pins
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      : I/O pins
Top                            : 112
hard_block:auto_generated_inst : 0

Statistic                      : Embedded Multiplier 9-bit elements
Top                            : 8 / 30 ( 27 % )
hard_block:auto_generated_inst : 0 / 30 ( 0 % )

Statistic                      : Total memory bits
Top                            : 8192
hard_block:auto_generated_inst : 0

Statistic                      : Total RAM block bits
Top                            : 9216
hard_block:auto_generated_inst : 0

Statistic                      : M9K
Top                            : 1 / 30 ( 3 % )
hard_block:auto_generated_inst : 0 / 30 ( 0 % )

Statistic                      : Clock control block
Top                            : 2 / 12 ( 16 % )
hard_block:auto_generated_inst : 0 / 12 ( 0 % )

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Connections
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      :     -- Input Connections
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Registered Input Connections
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Output Connections
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Registered Output Connections
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Internal Connections
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      :     -- Total Connections
Top                            : 6843
hard_block:auto_generated_inst : 5

Statistic                      :     -- Registered Connections
Top                            : 2145
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : External Connections
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      :     -- Top
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- hard_block:auto_generated_inst
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Partition Interface
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      :     -- Input Ports
Top                            : 89
hard_block:auto_generated_inst : 0

Statistic                      :     -- Output Ports
Top                            : 23
hard_block:auto_generated_inst : 0

Statistic                      :     -- Bidir Ports
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Registered Ports
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      :     -- Registered Input Ports
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Registered Output Ports
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Port Connectivity
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      :     -- Input Ports driven by GND
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Output Ports driven by GND
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Input Ports driven by VCC
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Output Ports driven by VCC
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Input Ports with no Source
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Output Ports with no Source
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Input Ports with no Fanout
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Output Ports with no Fanout
Top                            : 0
hard_block:auto_generated_inst : 0
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Input Pins                                                                     ;
+--------------------------------------------------------------------------------+
Name                      : b_ad[0]
Pin #                     : C15
I/O Bank                  : 6
X coordinate              : 34
Y coordinate              : 20
Z coordinate              : 0
Combinational Fan-Out     : 3
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : b_ad[1]
Pin #                     : B12
I/O Bank                  : 7
X coordinate              : 25
Y coordinate              : 24
Z coordinate              : 7
Combinational Fan-Out     : 6
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : b_ad[2]
Pin #                     : A12
I/O Bank                  : 7
X coordinate              : 25
Y coordinate              : 24
Z coordinate              : 0
Combinational Fan-Out     : 5
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : b_ad[3]
Pin #                     : A11
I/O Bank                  : 7
X coordinate              : 25
Y coordinate              : 24
Z coordinate              : 14
Combinational Fan-Out     : 4
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : b_ad[4]
Pin #                     : C16
I/O Bank                  : 6
X coordinate              : 34
Y coordinate              : 20
Z coordinate              : 7
Combinational Fan-Out     : 4
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : clear
Pin #                     : T6
I/O Bank                  : 3
X coordinate              : 11
Y coordinate              : 0
Z coordinate              : 14
Combinational Fan-Out     : 150
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : clock
Pin #                     : E2
I/O Bank                  : 1
X coordinate              : 0
Y coordinate              : 11
Z coordinate              : 0
Combinational Fan-Out     : 664
Registered Fan-Out        : 0
Global                    : yes
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : input[0]
Pin #                     : D15
I/O Bank                  : 6
X coordinate              : 34
Y coordinate              : 19
Z coordinate              : 0
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : input[10]
Pin #                     : A13
I/O Bank                  : 7
X coordinate              : 30
Y coordinate              : 24
Z coordinate              : 7
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : input[11]
Pin #                     : A14
I/O Bank                  : 7
X coordinate              : 28
Y coordinate              : 24
Z coordinate              : 0
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : input[12]
Pin #                     : D12
I/O Bank                  : 7
X coordinate              : 30
Y coordinate              : 24
Z coordinate              : 0
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : input[13]
Pin #                     : B16
I/O Bank                  : 6
X coordinate              : 34
Y coordinate              : 18
Z coordinate              : 0
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : input[14]
Pin #                     : D11
I/O Bank                  : 7
X coordinate              : 32
Y coordinate              : 24
Z coordinate              : 21
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : input[15]
Pin #                     : F14
I/O Bank                  : 6
X coordinate              : 34
Y coordinate              : 19
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : input[1]
Pin #                     : B13
I/O Bank                  : 7
X coordinate              : 30
Y coordinate              : 24
Z coordinate              : 21
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : input[2]
Pin #                     : C14
I/O Bank                  : 7
X coordinate              : 32
Y coordinate              : 24
Z coordinate              : 7
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : input[3]
Pin #                     : E10
I/O Bank                  : 7
X coordinate              : 28
Y coordinate              : 24
Z coordinate              : 21
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : input[4]
Pin #                     : M16
I/O Bank                  : 5
X coordinate              : 34
Y coordinate              : 12
Z coordinate              : 21
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : input[5]
Pin #                     : M15
I/O Bank                  : 5
X coordinate              : 34
Y coordinate              : 12
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : input[6]
Pin #                     : D16
I/O Bank                  : 6
X coordinate              : 34
Y coordinate              : 19
Z coordinate              : 7
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : input[7]
Pin #                     : E16
I/O Bank                  : 6
X coordinate              : 34
Y coordinate              : 12
Z coordinate              : 7
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : input[8]
Pin #                     : E15
I/O Bank                  : 6
X coordinate              : 34
Y coordinate              : 12
Z coordinate              : 0
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : input[9]
Pin #                     : F15
I/O Bank                  : 6
X coordinate              : 34
Y coordinate              : 18
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : reset
Pin #                     : E1
I/O Bank                  : 1
X coordinate              : 0
Y coordinate              : 11
Z coordinate              : 7
Combinational Fan-Out     : 470
Registered Fan-Out        : 0
Global                    : yes
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : start
Pin #                     : D14
I/O Bank                  : 7
X coordinate              : 32
Y coordinate              : 24
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bh[0]
Pin #                     : L16
I/O Bank                  : 5
X coordinate              : 34
Y coordinate              : 8
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bh[10]
Pin #                     : K10
I/O Bank                  : 4
X coordinate              : 25
Y coordinate              : 0
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bh[11]
Pin #                     : T13
I/O Bank                  : 4
X coordinate              : 28
Y coordinate              : 0
Z coordinate              : 7
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bh[12]
Pin #                     : P9
I/O Bank                  : 4
X coordinate              : 25
Y coordinate              : 0
Z coordinate              : 0
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bh[13]
Pin #                     : P16
I/O Bank                  : 5
X coordinate              : 34
Y coordinate              : 5
Z coordinate              : 21
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bh[14]
Pin #                     : R13
I/O Bank                  : 4
X coordinate              : 28
Y coordinate              : 0
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bh[15]
Pin #                     : R16
I/O Bank                  : 5
X coordinate              : 34
Y coordinate              : 5
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bh[1]
Pin #                     : J12
I/O Bank                  : 5
X coordinate              : 34
Y coordinate              : 11
Z coordinate              : 7
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bh[2]
Pin #                     : T12
I/O Bank                  : 4
X coordinate              : 25
Y coordinate              : 0
Z coordinate              : 21
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bh[3]
Pin #                     : L13
I/O Bank                  : 5
X coordinate              : 34
Y coordinate              : 8
Z coordinate              : 21
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bh[4]
Pin #                     : N15
I/O Bank                  : 5
X coordinate              : 34
Y coordinate              : 7
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bh[5]
Pin #                     : L10
I/O Bank                  : 4
X coordinate              : 25
Y coordinate              : 0
Z coordinate              : 7
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bh[6]
Pin #                     : K11
I/O Bank                  : 5
X coordinate              : 34
Y coordinate              : 6
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bh[7]
Pin #                     : R12
I/O Bank                  : 4
X coordinate              : 23
Y coordinate              : 0
Z coordinate              : 0
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bh[8]
Pin #                     : N16
I/O Bank                  : 5
X coordinate              : 34
Y coordinate              : 7
Z coordinate              : 21
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bh[9]
Pin #                     : L14
I/O Bank                  : 5
X coordinate              : 34
Y coordinate              : 7
Z coordinate              : 7
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bx[0]
Pin #                     : F7
I/O Bank                  : 8
X coordinate              : 11
Y coordinate              : 24
Z coordinate              : 21
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bx[10]
Pin #                     : E6
I/O Bank                  : 8
X coordinate              : 7
Y coordinate              : 24
Z coordinate              : 7
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bx[11]
Pin #                     : A6
I/O Bank                  : 8
X coordinate              : 9
Y coordinate              : 24
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bx[12]
Pin #                     : A2
I/O Bank                  : 8
X coordinate              : 5
Y coordinate              : 24
Z coordinate              : 0
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bx[13]
Pin #                     : E7
I/O Bank                  : 8
X coordinate              : 7
Y coordinate              : 24
Z coordinate              : 0
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bx[14]
Pin #                     : A5
I/O Bank                  : 8
X coordinate              : 7
Y coordinate              : 24
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bx[15]
Pin #                     : G1
I/O Bank                  : 1
X coordinate              : 0
Y coordinate              : 18
Z coordinate              : 21
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bx[1]
Pin #                     : F6
I/O Bank                  : 8
X coordinate              : 11
Y coordinate              : 24
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bx[2]
Pin #                     : D9
I/O Bank                  : 7
X coordinate              : 18
Y coordinate              : 24
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bx[3]
Pin #                     : C8
I/O Bank                  : 8
X coordinate              : 13
Y coordinate              : 24
Z coordinate              : 0
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bx[4]
Pin #                     : B7
I/O Bank                  : 8
X coordinate              : 11
Y coordinate              : 24
Z coordinate              : 7
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bx[5]
Pin #                     : E9
I/O Bank                  : 7
X coordinate              : 18
Y coordinate              : 24
Z coordinate              : 21
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bx[6]
Pin #                     : C6
I/O Bank                  : 8
X coordinate              : 9
Y coordinate              : 24
Z coordinate              : 7
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bx[7]
Pin #                     : F8
I/O Bank                  : 8
X coordinate              : 13
Y coordinate              : 24
Z coordinate              : 21
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bx[8]
Pin #                     : B6
I/O Bank                  : 8
X coordinate              : 9
Y coordinate              : 24
Z coordinate              : 21
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bx[9]
Pin #                     : A7
I/O Bank                  : 8
X coordinate              : 11
Y coordinate              : 24
Z coordinate              : 0
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wh[0]
Pin #                     : J16
I/O Bank                  : 5
X coordinate              : 34
Y coordinate              : 9
Z coordinate              : 0
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wh[10]
Pin #                     : T9
I/O Bank                  : 4
X coordinate              : 18
Y coordinate              : 0
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wh[11]
Pin #                     : J14
I/O Bank                  : 5
X coordinate              : 34
Y coordinate              : 10
Z coordinate              : 0
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wh[12]
Pin #                     : T11
I/O Bank                  : 4
X coordinate              : 23
Y coordinate              : 0
Z coordinate              : 7
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wh[13]
Pin #                     : R10
I/O Bank                  : 4
X coordinate              : 21
Y coordinate              : 0
Z coordinate              : 7
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wh[14]
Pin #                     : T10
I/O Bank                  : 4
X coordinate              : 21
Y coordinate              : 0
Z coordinate              : 0
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wh[15]
Pin #                     : L15
I/O Bank                  : 5
X coordinate              : 34
Y coordinate              : 8
Z coordinate              : 7
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wh[1]
Pin #                     : K15
I/O Bank                  : 5
X coordinate              : 34
Y coordinate              : 9
Z coordinate              : 7
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wh[2]
Pin #                     : J11
I/O Bank                  : 5
X coordinate              : 34
Y coordinate              : 9
Z coordinate              : 21
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wh[3]
Pin #                     : N9
I/O Bank                  : 4
X coordinate              : 21
Y coordinate              : 0
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wh[4]
Pin #                     : J2
I/O Bank                  : 2
X coordinate              : 0
Y coordinate              : 10
Z coordinate              : 0
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wh[5]
Pin #                     : J6
I/O Bank                  : 2
X coordinate              : 0
Y coordinate              : 10
Z coordinate              : 21
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wh[6]
Pin #                     : K16
I/O Bank                  : 5
X coordinate              : 34
Y coordinate              : 9
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wh[7]
Pin #                     : M9
I/O Bank                  : 4
X coordinate              : 21
Y coordinate              : 0
Z coordinate              : 21
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wh[8]
Pin #                     : R11
I/O Bank                  : 4
X coordinate              : 23
Y coordinate              : 0
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wh[9]
Pin #                     : J15
I/O Bank                  : 5
X coordinate              : 34
Y coordinate              : 10
Z coordinate              : 7
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wx[0]
Pin #                     : A10
I/O Bank                  : 7
X coordinate              : 21
Y coordinate              : 24
Z coordinate              : 7
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wx[10]
Pin #                     : E11
I/O Bank                  : 7
X coordinate              : 28
Y coordinate              : 24
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wx[11]
Pin #                     : B8
I/O Bank                  : 8
X coordinate              : 16
Y coordinate              : 24
Z coordinate              : 21
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wx[12]
Pin #                     : E8
I/O Bank                  : 8
X coordinate              : 13
Y coordinate              : 24
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wx[13]
Pin #                     : F9
I/O Bank                  : 7
X coordinate              : 23
Y coordinate              : 24
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wx[14]
Pin #                     : G15
I/O Bank                  : 6
X coordinate              : 34
Y coordinate              : 17
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wx[15]
Pin #                     : A8
I/O Bank                  : 8
X coordinate              : 16
Y coordinate              : 24
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wx[1]
Pin #                     : A9
I/O Bank                  : 7
X coordinate              : 16
Y coordinate              : 24
Z coordinate              : 0
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wx[2]
Pin #                     : D8
I/O Bank                  : 8
X coordinate              : 13
Y coordinate              : 24
Z coordinate              : 7
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wx[3]
Pin #                     : G16
I/O Bank                  : 6
X coordinate              : 34
Y coordinate              : 17
Z coordinate              : 21
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wx[4]
Pin #                     : F13
I/O Bank                  : 6
X coordinate              : 34
Y coordinate              : 17
Z coordinate              : 0
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wx[5]
Pin #                     : C9
I/O Bank                  : 7
X coordinate              : 18
Y coordinate              : 24
Z coordinate              : 7
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wx[6]
Pin #                     : B14
I/O Bank                  : 7
X coordinate              : 28
Y coordinate              : 24
Z coordinate              : 7
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wx[7]
Pin #                     : B10
I/O Bank                  : 7
X coordinate              : 21
Y coordinate              : 24
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wx[8]
Pin #                     : B9
I/O Bank                  : 7
X coordinate              : 16
Y coordinate              : 24
Z coordinate              : 7
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wx[9]
Pin #                     : A15
I/O Bank                  : 7
X coordinate              : 21
Y coordinate              : 24
Z coordinate              : 0
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Output Pins                                                                    ;
+--------------------------------------------------------------------------------+
Name                        : done
Pin #                       : N2
I/O Bank                    : 2
X coordinate                : 0
Y coordinate                : 7
Z coordinate                : 14
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : output[0]
Pin #                       : P8
I/O Bank                    : 3
X coordinate                : 16
Y coordinate                : 0
Z coordinate                : 14
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : output[10]
Pin #                       : R5
I/O Bank                    : 3
X coordinate                : 9
Y coordinate                : 0
Z coordinate                : 7
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : output[11]
Pin #                       : L7
I/O Bank                    : 3
X coordinate                : 11
Y coordinate                : 0
Z coordinate                : 7
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : output[12]
Pin #                       : L9
I/O Bank                    : 4
X coordinate                : 18
Y coordinate                : 0
Z coordinate                : 0
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : output[13]
Pin #                       : R6
I/O Bank                    : 3
X coordinate                : 11
Y coordinate                : 0
Z coordinate                : 21
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : output[14]
Pin #                       : L8
I/O Bank                    : 3
X coordinate                : 13
Y coordinate                : 0
Z coordinate                : 14
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : output[15]
Pin #                       : T8
I/O Bank                    : 3
X coordinate                : 16
Y coordinate                : 0
Z coordinate                : 0
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : output[1]
Pin #                       : R7
I/O Bank                    : 3
X coordinate                : 11
Y coordinate                : 0
Z coordinate                : 0
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : output[2]
Pin #                       : M8
I/O Bank                    : 3
X coordinate                : 13
Y coordinate                : 0
Z coordinate                : 0
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : output[3]
Pin #                       : M7
I/O Bank                    : 3
X coordinate                : 9
Y coordinate                : 0
Z coordinate                : 21
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : output[4]
Pin #                       : T7
I/O Bank                    : 3
X coordinate                : 13
Y coordinate                : 0
Z coordinate                : 21
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : output[5]
Pin #                       : R9
I/O Bank                    : 4
X coordinate                : 18
Y coordinate                : 0
Z coordinate                : 21
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : output[6]
Pin #                       : N8
I/O Bank                    : 3
X coordinate                : 16
Y coordinate                : 0
Z coordinate                : 21
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : output[7]
Pin #                       : R8
I/O Bank                    : 3
X coordinate                : 16
Y coordinate                : 0
Z coordinate                : 7
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : output[8]
Pin #                       : K9
I/O Bank                    : 4
X coordinate                : 18
Y coordinate                : 0
Z coordinate                : 7
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : output[9]
Pin #                       : T5
I/O Bank                    : 3
X coordinate                : 9
Y coordinate                : 0
Z coordinate                : 0
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : ready
Pin #                       : J13
I/O Bank                    : 5
X coordinate                : 34
Y coordinate                : 11
Z coordinate                : 0
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : w_ad[0]
Pin #                       : F11
I/O Bank                    : 7
X coordinate                : 23
Y coordinate                : 24
Z coordinate                : 21
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : w_ad[1]
Pin #                       : C11
I/O Bank                    : 7
X coordinate                : 23
Y coordinate                : 24
Z coordinate                : 0
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : w_ad[2]
Pin #                       : B11
I/O Bank                    : 7
X coordinate                : 25
Y coordinate                : 24
Z coordinate                : 21
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : w_ad[3]
Pin #                       : G11
I/O Bank                    : 6
X coordinate                : 34
Y coordinate                : 20
Z coordinate                : 14
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : w_ad[4]
Pin #                       : F10
I/O Bank                    : 7
X coordinate                : 23
Y coordinate                : 24
Z coordinate                : 7
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                ;
+--------------------------------------------------------------------------------+
Location         : C1
Pin Name         : DIFFIO_L1n, DATA1, ASDO
Reserved As      : As input tri-stated
User Signal Name : ~ALTERA_ASDO_DATA1~
Pin Type         : Dual Purpose Pin

Location         : D2
Pin Name         : DIFFIO_L2p, FLASH_nCE, nCSO
Reserved As      : As input tri-stated
User Signal Name : ~ALTERA_FLASH_nCE_nCSO~
Pin Type         : Dual Purpose Pin

Location         : F4
Pin Name         : nSTATUS
Reserved As      : -
User Signal Name : -
Pin Type         : Dedicated Programming Pin

Location         : H1
Pin Name         : DCLK
Reserved As      : As output driving ground
User Signal Name : ~ALTERA_DCLK~
Pin Type         : Dual Purpose Pin

Location         : H2
Pin Name         : DATA0
Reserved As      : As input tri-stated
User Signal Name : ~ALTERA_DATA0~
Pin Type         : Dual Purpose Pin

Location         : H5
Pin Name         : nCONFIG
Reserved As      : -
User Signal Name : -
Pin Type         : Dedicated Programming Pin

Location         : J3
Pin Name         : nCE
Reserved As      : -
User Signal Name : -
Pin Type         : Dedicated Programming Pin

Location         : J16
Pin Name         : DIFFIO_R7n, DEV_OE
Reserved As      : Use as regular IO
User Signal Name : wbxh.wh[0]
Pin Type         : Dual Purpose Pin

Location         : J15
Pin Name         : DIFFIO_R7p, DEV_CLRn
Reserved As      : Use as regular IO
User Signal Name : wbxh.wh[9]
Pin Type         : Dual Purpose Pin

Location         : H14
Pin Name         : CONF_DONE
Reserved As      : -
User Signal Name : -
Pin Type         : Dedicated Programming Pin

Location         : H13
Pin Name         : MSEL0
Reserved As      : -
User Signal Name : -
Pin Type         : Dedicated Programming Pin

Location         : H12
Pin Name         : MSEL1
Reserved As      : -
User Signal Name : -
Pin Type         : Dedicated Programming Pin

Location         : G12
Pin Name         : MSEL2
Reserved As      : -
User Signal Name : -
Pin Type         : Dedicated Programming Pin

Location         : G12
Pin Name         : MSEL3
Reserved As      : -
User Signal Name : -
Pin Type         : Dedicated Programming Pin

Location         : G16
Pin Name         : DIFFIO_R4n, INIT_DONE
Reserved As      : Use as regular IO
User Signal Name : wbxh.wx[3]
Pin Type         : Dual Purpose Pin

Location         : G15
Pin Name         : DIFFIO_R4p, CRC_ERROR
Reserved As      : Use as regular IO
User Signal Name : wbxh.wx[14]
Pin Type         : Dual Purpose Pin

Location         : F16
Pin Name         : DIFFIO_R3n, nCEO
Reserved As      : Use as programming pin
User Signal Name : ~ALTERA_nCEO~
Pin Type         : Dual Purpose Pin

Location         : F15
Pin Name         : DIFFIO_R3p, CLKUSR
Reserved As      : Use as regular IO
User Signal Name : input[9]
Pin Type         : Dual Purpose Pin

Location         : E8
Pin Name         : DIFFIO_T10n, DATA2
Reserved As      : Use as regular IO
User Signal Name : wbxh.wx[12]
Pin Type         : Dual Purpose Pin

Location         : F8
Pin Name         : DIFFIO_T10p, DATA3
Reserved As      : Use as regular IO
User Signal Name : wbxh.bx[7]
Pin Type         : Dual Purpose Pin

Location         : B7
Pin Name         : DIFFIO_T9p, DATA4
Reserved As      : Use as regular IO
User Signal Name : wbxh.bx[4]
Pin Type         : Dual Purpose Pin

Location         : E7
Pin Name         : DATA5
Reserved As      : Use as regular IO
User Signal Name : wbxh.bx[13]
Pin Type         : Dual Purpose Pin

Location         : E6
Pin Name         : DATA6
Reserved As      : Use as regular IO
User Signal Name : wbxh.bx[10]
Pin Type         : Dual Purpose Pin

Location         : A5
Pin Name         : DIFFIO_T6n, DATA7
Reserved As      : Use as regular IO
User Signal Name : wbxh.bx[14]
Pin Type         : Dual Purpose Pin
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; I/O Bank Usage                                                                 ;
+--------------------------------------------------------------------------------+
I/O Bank      : 1
Usage         : 7 / 15 ( 47 % )
VCCIO Voltage : 2.5V
VREF Voltage  : --

I/O Bank      : 2
Usage         : 3 / 19 ( 16 % )
VCCIO Voltage : 2.5V
VREF Voltage  : --

I/O Bank      : 3
Usage         : 14 / 26 ( 54 % )
VCCIO Voltage : 2.5V
VREF Voltage  : --

I/O Bank      : 4
Usage         : 17 / 27 ( 63 % )
VCCIO Voltage : 2.5V
VREF Voltage  : --

I/O Bank      : 5
Usage         : 19 / 25 ( 76 % )
VCCIO Voltage : 2.5V
VREF Voltage  : --

I/O Bank      : 6
Usage         : 14 / 14 ( 100 % )
VCCIO Voltage : 2.5V
VREF Voltage  : --

I/O Bank      : 7
Usage         : 26 / 26 ( 100 % )
VCCIO Voltage : 2.5V
VREF Voltage  : --

I/O Bank      : 8
Usage         : 17 / 25 ( 68 % )
VCCIO Voltage : 2.5V
VREF Voltage  : --
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; All Package Pins                                                               ;
+--------------------------------------------------------------------------------+
Location        : A1
Pad Number      : 
I/O Bank        : 8
Pin Name/Usage  : VCCIO8
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : A2
Pad Number      : 194
I/O Bank        : 8
Pin Name/Usage  : wbxh.bx[12]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : A3
Pad Number      : 200
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : A4
Pad Number      : 196
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : A5
Pad Number      : 192
I/O Bank        : 8
Pin Name/Usage  : wbxh.bx[14]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : A6
Pad Number      : 188
I/O Bank        : 8
Pin Name/Usage  : wbxh.bx[11]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : A7
Pad Number      : 183
I/O Bank        : 8
Pin Name/Usage  : wbxh.bx[9]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : A8
Pad Number      : 177
I/O Bank        : 8
Pin Name/Usage  : wbxh.wx[15]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : A9
Pad Number      : 175
I/O Bank        : 7
Pin Name/Usage  : wbxh.wx[1]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : A10
Pad Number      : 168
I/O Bank        : 7
Pin Name/Usage  : wbxh.wx[0]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : A11
Pad Number      : 161
I/O Bank        : 7
Pin Name/Usage  : b_ad[3]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : A12
Pad Number      : 159
I/O Bank        : 7
Pin Name/Usage  : b_ad[2]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : A13
Pad Number      : 153
I/O Bank        : 7
Pin Name/Usage  : input[10]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : A14
Pad Number      : 155
I/O Bank        : 7
Pin Name/Usage  : input[11]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : A15
Pad Number      : 167
I/O Bank        : 7
Pin Name/Usage  : wbxh.wx[9]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : A16
Pad Number      : 
I/O Bank        : 7
Pin Name/Usage  : VCCIO7
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : B1
Pad Number      : 3
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : B2
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : B3
Pad Number      : 201
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : B4
Pad Number      : 197
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : B5
Pad Number      : 195
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : B6
Pad Number      : 189
I/O Bank        : 8
Pin Name/Usage  : wbxh.bx[8]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : B7
Pad Number      : 184
I/O Bank        : 8
Pin Name/Usage  : wbxh.bx[4]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : B8
Pad Number      : 178
I/O Bank        : 8
Pin Name/Usage  : wbxh.wx[11]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : B9
Pad Number      : 176
I/O Bank        : 7
Pin Name/Usage  : wbxh.wx[8]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : B10
Pad Number      : 169
I/O Bank        : 7
Pin Name/Usage  : wbxh.wx[7]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : B11
Pad Number      : 162
I/O Bank        : 7
Pin Name/Usage  : w_ad[2]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : B12
Pad Number      : 160
I/O Bank        : 7
Pin Name/Usage  : b_ad[1]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : B13
Pad Number      : 154
I/O Bank        : 7
Pin Name/Usage  : input[1]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : B14
Pad Number      : 156
I/O Bank        : 7
Pin Name/Usage  : wbxh.wx[6]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : B15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : B16
Pad Number      : 141
I/O Bank        : 6
Pin Name/Usage  : input[13]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : C1
Pad Number      : 5
I/O Bank        : 1
Pin Name/Usage  : ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : On

Location        : C2
Pad Number      : 4
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : C3
Pad Number      : 202
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : C4
Pad Number      : 
I/O Bank        : 8
Pin Name/Usage  : VCCIO8
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : C5
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : C6
Pad Number      : 187
I/O Bank        : 8
Pin Name/Usage  : wbxh.bx[6]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : C7
Pad Number      : 
I/O Bank        : 8
Pin Name/Usage  : VCCIO8
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : C8
Pad Number      : 179
I/O Bank        : 8
Pin Name/Usage  : wbxh.bx[3]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : C9
Pad Number      : 172
I/O Bank        : 7
Pin Name/Usage  : wbxh.wx[5]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : C10
Pad Number      : 
I/O Bank        : 7
Pin Name/Usage  : VCCIO7
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : C11
Pad Number      : 163
I/O Bank        : 7
Pin Name/Usage  : w_ad[1]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : C12
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : C13
Pad Number      : 
I/O Bank        : 7
Pin Name/Usage  : VCCIO7
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : C14
Pad Number      : 149
I/O Bank        : 7
Pin Name/Usage  : input[2]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : C15
Pad Number      : 147
I/O Bank        : 6
Pin Name/Usage  : b_ad[0]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : C16
Pad Number      : 146
I/O Bank        : 6
Pin Name/Usage  : b_ad[4]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : D1
Pad Number      : 8
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D2
Pad Number      : 7
I/O Bank        : 1
Pin Name/Usage  : ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : On

Location        : D3
Pad Number      : 203
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D4
Pad Number      : 0
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D5
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : D6
Pad Number      : 199
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D7
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : D8
Pad Number      : 180
I/O Bank        : 8
Pin Name/Usage  : wbxh.wx[2]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : D9
Pad Number      : 173
I/O Bank        : 7
Pin Name/Usage  : wbxh.bx[2]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : D10
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : D11
Pad Number      : 151
I/O Bank        : 7
Pin Name/Usage  : input[14]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : D12
Pad Number      : 152
I/O Bank        : 7
Pin Name/Usage  : input[12]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : D13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCD_PLL2
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : D14
Pad Number      : 150
I/O Bank        : 7
Pin Name/Usage  : start
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : D15
Pad Number      : 144
I/O Bank        : 6
Pin Name/Usage  : input[0]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : D16
Pad Number      : 143
I/O Bank        : 6
Pin Name/Usage  : input[6]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : E1
Pad Number      : 24
I/O Bank        : 1
Pin Name/Usage  : reset
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : E2
Pad Number      : 23
I/O Bank        : 1
Pin Name/Usage  : clock
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : E3
Pad Number      : 
I/O Bank        : 1
Pin Name/Usage  : VCCIO1
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E4
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E5
Pad Number      : 1
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : E6
Pad Number      : 191
I/O Bank        : 8
Pin Name/Usage  : wbxh.bx[10]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : E7
Pad Number      : 190
I/O Bank        : 8
Pin Name/Usage  : wbxh.bx[13]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : E8
Pad Number      : 181
I/O Bank        : 8
Pin Name/Usage  : wbxh.wx[12]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : E9
Pad Number      : 174
I/O Bank        : 7
Pin Name/Usage  : wbxh.bx[5]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : E10
Pad Number      : 158
I/O Bank        : 7
Pin Name/Usage  : input[3]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : E11
Pad Number      : 157
I/O Bank        : 7
Pin Name/Usage  : wbxh.wx[10]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : E12
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GNDA2
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E14
Pad Number      : 
I/O Bank        : 6
Pin Name/Usage  : VCCIO6
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E15
Pad Number      : 128
I/O Bank        : 6
Pin Name/Usage  : input[8]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : E16
Pad Number      : 127
I/O Bank        : 6
Pin Name/Usage  : input[7]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : F1
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : F2
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : F3
Pad Number      : 6
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : F4
Pad Number      : 9
I/O Bank        : 1
Pin Name/Usage  : ^nSTATUS
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : F5
Pad Number      : 2
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : F6
Pad Number      : 185
I/O Bank        : 8
Pin Name/Usage  : wbxh.bx[1]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : F7
Pad Number      : 186
I/O Bank        : 8
Pin Name/Usage  : wbxh.bx[0]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : F8
Pad Number      : 182
I/O Bank        : 8
Pin Name/Usage  : wbxh.bx[7]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : F9
Pad Number      : 165
I/O Bank        : 7
Pin Name/Usage  : wbxh.wx[13]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : F10
Pad Number      : 164
I/O Bank        : 7
Pin Name/Usage  : w_ad[4]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : F11
Pad Number      : 166
I/O Bank        : 7
Pin Name/Usage  : w_ad[0]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : F12
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCCA2
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : F13
Pad Number      : 138
I/O Bank        : 6
Pin Name/Usage  : wbxh.wx[4]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : F14
Pad Number      : 142
I/O Bank        : 6
Pin Name/Usage  : input[15]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : F15
Pad Number      : 140
I/O Bank        : 6
Pin Name/Usage  : input[9]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : F16
Pad Number      : 139
I/O Bank        : 6
Pin Name/Usage  : ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : G1
Pad Number      : 14
I/O Bank        : 1
Pin Name/Usage  : wbxh.bx[15]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : G2
Pad Number      : 13
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : G3
Pad Number      : 
I/O Bank        : 1
Pin Name/Usage  : VCCIO1
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G4
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G5
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G6
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G7
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G8
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G9
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G10
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G11
Pad Number      : 145
I/O Bank        : 6
Pin Name/Usage  : w_ad[3]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : G12
Pad Number      : 132
I/O Bank        : 6
Pin Name/Usage  : ^MSEL2
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G12
Pad Number      : 133
I/O Bank        : 6
Pin Name/Usage  : ^MSEL3
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G14
Pad Number      : 
I/O Bank        : 6
Pin Name/Usage  : VCCIO6
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G15
Pad Number      : 137
I/O Bank        : 6
Pin Name/Usage  : wbxh.wx[14]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : G16
Pad Number      : 136
I/O Bank        : 6
Pin Name/Usage  : wbxh.wx[3]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : H1
Pad Number      : 15
I/O Bank        : 1
Pin Name/Usage  : ~ALTERA_DCLK~
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : On

Location        : H2
Pad Number      : 16
I/O Bank        : 1
Pin Name/Usage  : ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : On

Location        : H3
Pad Number      : 19
I/O Bank        : 1
Pin Name/Usage  : #TCK
Dir.            : input
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H4
Pad Number      : 18
I/O Bank        : 1
Pin Name/Usage  : #TDI
Dir.            : input
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H5
Pad Number      : 17
I/O Bank        : 1
Pin Name/Usage  : ^nCONFIG
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H6
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H7
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H8
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H9
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H10
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H11
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H12
Pad Number      : 131
I/O Bank        : 6
Pin Name/Usage  : ^MSEL1
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H13
Pad Number      : 130
I/O Bank        : 6
Pin Name/Usage  : ^MSEL0
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H14
Pad Number      : 129
I/O Bank        : 6
Pin Name/Usage  : ^CONF_DONE
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H16
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J1
Pad Number      : 28
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : J2
Pad Number      : 27
I/O Bank        : 2
Pin Name/Usage  : wbxh.wh[4]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : J3
Pad Number      : 22
I/O Bank        : 1
Pin Name/Usage  : ^nCE
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J4
Pad Number      : 21
I/O Bank        : 1
Pin Name/Usage  : #TDO
Dir.            : output
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J5
Pad Number      : 20
I/O Bank        : 1
Pin Name/Usage  : #TMS
Dir.            : input
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J6
Pad Number      : 29
I/O Bank        : 2
Pin Name/Usage  : wbxh.wh[5]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : J7
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J8
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J9
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J10
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J11
Pad Number      : 117
I/O Bank        : 5
Pin Name/Usage  : wbxh.wh[2]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : J12
Pad Number      : 123
I/O Bank        : 5
Pin Name/Usage  : wbxh.bh[1]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : J13
Pad Number      : 124
I/O Bank        : 5
Pin Name/Usage  : ready
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : J14
Pad Number      : 122
I/O Bank        : 5
Pin Name/Usage  : wbxh.wh[11]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : J15
Pad Number      : 121
I/O Bank        : 5
Pin Name/Usage  : wbxh.wh[9]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : J16
Pad Number      : 120
I/O Bank        : 5
Pin Name/Usage  : wbxh.wh[0]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : K1
Pad Number      : 33
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : K2
Pad Number      : 32
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : K3
Pad Number      : 
I/O Bank        : 2
Pin Name/Usage  : VCCIO2
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K4
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K5
Pad Number      : 39
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : K6
Pad Number      : 30
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : K7
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K8
Pad Number      : 60
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : K9
Pad Number      : 76
I/O Bank        : 4
Pin Name/Usage  : output[8]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : K10
Pad Number      : 87
I/O Bank        : 4
Pin Name/Usage  : wbxh.bh[10]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : K11
Pad Number      : 110
I/O Bank        : 5
Pin Name/Usage  : wbxh.bh[6]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : K12
Pad Number      : 105
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : K13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K14
Pad Number      : 
I/O Bank        : 5
Pin Name/Usage  : VCCIO5
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K15
Pad Number      : 119
I/O Bank        : 5
Pin Name/Usage  : wbxh.wh[1]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : K16
Pad Number      : 118
I/O Bank        : 5
Pin Name/Usage  : wbxh.wh[6]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : L1
Pad Number      : 35
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : L2
Pad Number      : 34
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : L3
Pad Number      : 36
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L4
Pad Number      : 40
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : L5
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCCA1
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L6
Pad Number      : 31
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : L7
Pad Number      : 65
I/O Bank        : 3
Pin Name/Usage  : output[11]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : L8
Pad Number      : 68
I/O Bank        : 3
Pin Name/Usage  : output[14]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : L9
Pad Number      : 77
I/O Bank        : 4
Pin Name/Usage  : output[12]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : L10
Pad Number      : 88
I/O Bank        : 4
Pin Name/Usage  : wbxh.bh[5]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : L11
Pad Number      : 99
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : L12
Pad Number      : 104
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : L13
Pad Number      : 114
I/O Bank        : 5
Pin Name/Usage  : wbxh.bh[3]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : L14
Pad Number      : 113
I/O Bank        : 5
Pin Name/Usage  : wbxh.bh[9]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : L15
Pad Number      : 116
I/O Bank        : 5
Pin Name/Usage  : wbxh.wh[15]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : L16
Pad Number      : 115
I/O Bank        : 5
Pin Name/Usage  : wbxh.bh[0]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : M1
Pad Number      : 26
I/O Bank        : 2
Pin Name/Usage  : GND+
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M2
Pad Number      : 25
I/O Bank        : 2
Pin Name/Usage  : GND+
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M3
Pad Number      : 
I/O Bank        : 2
Pin Name/Usage  : VCCIO2
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M4
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M5
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GNDA1
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M6
Pad Number      : 57
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : M7
Pad Number      : 59
I/O Bank        : 3
Pin Name/Usage  : output[3]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : M8
Pad Number      : 69
I/O Bank        : 3
Pin Name/Usage  : output[2]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : M9
Pad Number      : 78
I/O Bank        : 4
Pin Name/Usage  : wbxh.wh[7]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : M10
Pad Number      : 93
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : M11
Pad Number      : 100
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : M12
Pad Number      : 103
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : M13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M14
Pad Number      : 
I/O Bank        : 5
Pin Name/Usage  : VCCIO5
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M15
Pad Number      : 126
I/O Bank        : 5
Pin Name/Usage  : input[5]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : M16
Pad Number      : 125
I/O Bank        : 5
Pin Name/Usage  : input[4]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : N1
Pad Number      : 38
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : N2
Pad Number      : 37
I/O Bank        : 2
Pin Name/Usage  : done
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : N3
Pad Number      : 45
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : N4
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCD_PLL1
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N5
Pad Number      : 55
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : N6
Pad Number      : 56
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : N7
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N8
Pad Number      : 70
I/O Bank        : 3
Pin Name/Usage  : output[6]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : N9
Pad Number      : 79
I/O Bank        : 4
Pin Name/Usage  : wbxh.wh[3]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : N10
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N11
Pad Number      : 94
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : N12
Pad Number      : 101
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : N13
Pad Number      : 102
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : N14
Pad Number      : 106
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : N15
Pad Number      : 112
I/O Bank        : 5
Pin Name/Usage  : wbxh.bh[4]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : N16
Pad Number      : 111
I/O Bank        : 5
Pin Name/Usage  : wbxh.bh[8]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : P1
Pad Number      : 44
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : P2
Pad Number      : 43
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : P3
Pad Number      : 46
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : P4
Pad Number      : 
I/O Bank        : 3
Pin Name/Usage  : VCCIO3
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P5
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P6
Pad Number      : 58
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P7
Pad Number      : 
I/O Bank        : 3
Pin Name/Usage  : VCCIO3
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P8
Pad Number      : 71
I/O Bank        : 3
Pin Name/Usage  : output[0]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : P9
Pad Number      : 89
I/O Bank        : 4
Pin Name/Usage  : wbxh.bh[12]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : P10
Pad Number      : 
I/O Bank        : 4
Pin Name/Usage  : VCCIO4
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P11
Pad Number      : 90
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P12
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P13
Pad Number      : 
I/O Bank        : 4
Pin Name/Usage  : VCCIO4
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P14
Pad Number      : 98
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : P15
Pad Number      : 107
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : P16
Pad Number      : 108
I/O Bank        : 5
Pin Name/Usage  : wbxh.bh[13]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : R1
Pad Number      : 42
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : R2
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R3
Pad Number      : 47
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : R4
Pad Number      : 53
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : R5
Pad Number      : 61
I/O Bank        : 3
Pin Name/Usage  : output[10]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : R6
Pad Number      : 63
I/O Bank        : 3
Pin Name/Usage  : output[13]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : R7
Pad Number      : 66
I/O Bank        : 3
Pin Name/Usage  : output[1]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : R8
Pad Number      : 72
I/O Bank        : 3
Pin Name/Usage  : output[7]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : R9
Pad Number      : 74
I/O Bank        : 4
Pin Name/Usage  : output[5]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : R10
Pad Number      : 80
I/O Bank        : 4
Pin Name/Usage  : wbxh.wh[13]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : R11
Pad Number      : 83
I/O Bank        : 4
Pin Name/Usage  : wbxh.wh[8]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : R12
Pad Number      : 85
I/O Bank        : 4
Pin Name/Usage  : wbxh.bh[7]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : R13
Pad Number      : 91
I/O Bank        : 4
Pin Name/Usage  : wbxh.bh[14]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : R14
Pad Number      : 97
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : R15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R16
Pad Number      : 109
I/O Bank        : 5
Pin Name/Usage  : wbxh.bh[15]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : T1
Pad Number      : 
I/O Bank        : 3
Pin Name/Usage  : VCCIO3
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T2
Pad Number      : 52
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : T3
Pad Number      : 48
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : T4
Pad Number      : 54
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : T5
Pad Number      : 62
I/O Bank        : 3
Pin Name/Usage  : output[9]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : T6
Pad Number      : 64
I/O Bank        : 3
Pin Name/Usage  : clear
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : T7
Pad Number      : 67
I/O Bank        : 3
Pin Name/Usage  : output[4]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : T8
Pad Number      : 73
I/O Bank        : 3
Pin Name/Usage  : output[15]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : T9
Pad Number      : 75
I/O Bank        : 4
Pin Name/Usage  : wbxh.wh[10]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : T10
Pad Number      : 81
I/O Bank        : 4
Pin Name/Usage  : wbxh.wh[14]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : T11
Pad Number      : 84
I/O Bank        : 4
Pin Name/Usage  : wbxh.wh[12]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : T12
Pad Number      : 86
I/O Bank        : 4
Pin Name/Usage  : wbxh.bh[2]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : T13
Pad Number      : 92
I/O Bank        : 4
Pin Name/Usage  : wbxh.bh[11]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : T14
Pad Number      : 95
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : T15
Pad Number      : 96
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : T16
Pad Number      : 
I/O Bank        : 4
Pin Name/Usage  : VCCIO4
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --
+--------------------------------------------------------------------------------+

Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------+
; I/O Assignment Warnings                     ;
+-------------+-------------------------------+
; Pin Name    ; Reason                        ;
+-------------+-------------------------------+
; w_ad[0]     ; Incomplete set of assignments ;
; w_ad[1]     ; Incomplete set of assignments ;
; w_ad[2]     ; Incomplete set of assignments ;
; w_ad[3]     ; Incomplete set of assignments ;
; w_ad[4]     ; Incomplete set of assignments ;
; output[0]   ; Incomplete set of assignments ;
; output[1]   ; Incomplete set of assignments ;
; output[2]   ; Incomplete set of assignments ;
; output[3]   ; Incomplete set of assignments ;
; output[4]   ; Incomplete set of assignments ;
; output[5]   ; Incomplete set of assignments ;
; output[6]   ; Incomplete set of assignments ;
; output[7]   ; Incomplete set of assignments ;
; output[8]   ; Incomplete set of assignments ;
; output[9]   ; Incomplete set of assignments ;
; output[10]  ; Incomplete set of assignments ;
; output[11]  ; Incomplete set of assignments ;
; output[12]  ; Incomplete set of assignments ;
; output[13]  ; Incomplete set of assignments ;
; output[14]  ; Incomplete set of assignments ;
; output[15]  ; Incomplete set of assignments ;
; ready       ; Incomplete set of assignments ;
; done        ; Incomplete set of assignments ;
; b_ad[0]     ; Incomplete set of assignments ;
; b_ad[1]     ; Incomplete set of assignments ;
; b_ad[2]     ; Incomplete set of assignments ;
; b_ad[3]     ; Incomplete set of assignments ;
; b_ad[4]     ; Incomplete set of assignments ;
; clock       ; Incomplete set of assignments ;
; reset       ; Incomplete set of assignments ;
; start       ; Incomplete set of assignments ;
; clear       ; Incomplete set of assignments ;
; wbxh.bh[6]  ; Incomplete set of assignments ;
; wbxh.bh[5]  ; Incomplete set of assignments ;
; wbxh.bh[4]  ; Incomplete set of assignments ;
; wbxh.bh[3]  ; Incomplete set of assignments ;
; wbxh.bh[2]  ; Incomplete set of assignments ;
; wbxh.bh[1]  ; Incomplete set of assignments ;
; wbxh.bh[0]  ; Incomplete set of assignments ;
; wbxh.bx[6]  ; Incomplete set of assignments ;
; wbxh.bx[5]  ; Incomplete set of assignments ;
; wbxh.bx[4]  ; Incomplete set of assignments ;
; wbxh.bx[3]  ; Incomplete set of assignments ;
; wbxh.bx[2]  ; Incomplete set of assignments ;
; wbxh.bx[1]  ; Incomplete set of assignments ;
; wbxh.bx[0]  ; Incomplete set of assignments ;
; wbxh.bh[15] ; Incomplete set of assignments ;
; wbxh.bh[14] ; Incomplete set of assignments ;
; wbxh.bh[13] ; Incomplete set of assignments ;
; wbxh.bh[12] ; Incomplete set of assignments ;
; wbxh.bh[11] ; Incomplete set of assignments ;
; wbxh.bh[10] ; Incomplete set of assignments ;
; wbxh.bh[9]  ; Incomplete set of assignments ;
; wbxh.bh[8]  ; Incomplete set of assignments ;
; wbxh.bh[7]  ; Incomplete set of assignments ;
; wbxh.bx[15] ; Incomplete set of assignments ;
; wbxh.bx[14] ; Incomplete set of assignments ;
; wbxh.bx[13] ; Incomplete set of assignments ;
; wbxh.bx[12] ; Incomplete set of assignments ;
; wbxh.bx[11] ; Incomplete set of assignments ;
; wbxh.bx[10] ; Incomplete set of assignments ;
; wbxh.bx[9]  ; Incomplete set of assignments ;
; wbxh.bx[8]  ; Incomplete set of assignments ;
; wbxh.bx[7]  ; Incomplete set of assignments ;
; wbxh.wh[0]  ; Incomplete set of assignments ;
; wbxh.wh[1]  ; Incomplete set of assignments ;
; wbxh.wh[2]  ; Incomplete set of assignments ;
; wbxh.wh[3]  ; Incomplete set of assignments ;
; wbxh.wh[4]  ; Incomplete set of assignments ;
; wbxh.wh[5]  ; Incomplete set of assignments ;
; wbxh.wh[6]  ; Incomplete set of assignments ;
; wbxh.wh[7]  ; Incomplete set of assignments ;
; wbxh.wh[8]  ; Incomplete set of assignments ;
; wbxh.wh[9]  ; Incomplete set of assignments ;
; wbxh.wh[10] ; Incomplete set of assignments ;
; wbxh.wh[11] ; Incomplete set of assignments ;
; wbxh.wh[12] ; Incomplete set of assignments ;
; wbxh.wh[13] ; Incomplete set of assignments ;
; wbxh.wh[14] ; Incomplete set of assignments ;
; wbxh.wh[15] ; Incomplete set of assignments ;
; wbxh.wx[0]  ; Incomplete set of assignments ;
; wbxh.wx[1]  ; Incomplete set of assignments ;
; wbxh.wx[2]  ; Incomplete set of assignments ;
; wbxh.wx[3]  ; Incomplete set of assignments ;
; wbxh.wx[4]  ; Incomplete set of assignments ;
; wbxh.wx[5]  ; Incomplete set of assignments ;
; wbxh.wx[6]  ; Incomplete set of assignments ;
; wbxh.wx[7]  ; Incomplete set of assignments ;
; wbxh.wx[8]  ; Incomplete set of assignments ;
; wbxh.wx[9]  ; Incomplete set of assignments ;
; wbxh.wx[10] ; Incomplete set of assignments ;
; wbxh.wx[11] ; Incomplete set of assignments ;
; wbxh.wx[12] ; Incomplete set of assignments ;
; wbxh.wx[13] ; Incomplete set of assignments ;
; wbxh.wx[14] ; Incomplete set of assignments ;
; wbxh.wx[15] ; Incomplete set of assignments ;
; input[0]    ; Incomplete set of assignments ;
; input[1]    ; Incomplete set of assignments ;
; input[2]    ; Incomplete set of assignments ;
; input[3]    ; Incomplete set of assignments ;
; input[4]    ; Incomplete set of assignments ;
; input[5]    ; Incomplete set of assignments ;
; input[6]    ; Incomplete set of assignments ;
; input[7]    ; Incomplete set of assignments ;
; input[8]    ; Incomplete set of assignments ;
; input[9]    ; Incomplete set of assignments ;
; input[10]   ; Incomplete set of assignments ;
; input[11]   ; Incomplete set of assignments ;
; input[12]   ; Incomplete set of assignments ;
; input[13]   ; Incomplete set of assignments ;
; input[14]   ; Incomplete set of assignments ;
; input[15]   ; Incomplete set of assignments ;
; w_ad[0]     ; Missing location assignment   ;
; w_ad[1]     ; Missing location assignment   ;
; w_ad[2]     ; Missing location assignment   ;
; w_ad[3]     ; Missing location assignment   ;
; w_ad[4]     ; Missing location assignment   ;
; output[0]   ; Missing location assignment   ;
; output[1]   ; Missing location assignment   ;
; output[2]   ; Missing location assignment   ;
; output[3]   ; Missing location assignment   ;
; output[4]   ; Missing location assignment   ;
; output[5]   ; Missing location assignment   ;
; output[6]   ; Missing location assignment   ;
; output[7]   ; Missing location assignment   ;
; output[8]   ; Missing location assignment   ;
; output[9]   ; Missing location assignment   ;
; output[10]  ; Missing location assignment   ;
; output[11]  ; Missing location assignment   ;
; output[12]  ; Missing location assignment   ;
; output[13]  ; Missing location assignment   ;
; output[14]  ; Missing location assignment   ;
; output[15]  ; Missing location assignment   ;
; ready       ; Missing location assignment   ;
; done        ; Missing location assignment   ;
; b_ad[0]     ; Missing location assignment   ;
; b_ad[1]     ; Missing location assignment   ;
; b_ad[2]     ; Missing location assignment   ;
; b_ad[3]     ; Missing location assignment   ;
; b_ad[4]     ; Missing location assignment   ;
; clock       ; Missing location assignment   ;
; reset       ; Missing location assignment   ;
; start       ; Missing location assignment   ;
; clear       ; Missing location assignment   ;
; wbxh.bh[6]  ; Missing location assignment   ;
; wbxh.bh[5]  ; Missing location assignment   ;
; wbxh.bh[4]  ; Missing location assignment   ;
; wbxh.bh[3]  ; Missing location assignment   ;
; wbxh.bh[2]  ; Missing location assignment   ;
; wbxh.bh[1]  ; Missing location assignment   ;
; wbxh.bh[0]  ; Missing location assignment   ;
; wbxh.bx[6]  ; Missing location assignment   ;
; wbxh.bx[5]  ; Missing location assignment   ;
; wbxh.bx[4]  ; Missing location assignment   ;
; wbxh.bx[3]  ; Missing location assignment   ;
; wbxh.bx[2]  ; Missing location assignment   ;
; wbxh.bx[1]  ; Missing location assignment   ;
; wbxh.bx[0]  ; Missing location assignment   ;
; wbxh.bh[15] ; Missing location assignment   ;
; wbxh.bh[14] ; Missing location assignment   ;
; wbxh.bh[13] ; Missing location assignment   ;
; wbxh.bh[12] ; Missing location assignment   ;
; wbxh.bh[11] ; Missing location assignment   ;
; wbxh.bh[10] ; Missing location assignment   ;
; wbxh.bh[9]  ; Missing location assignment   ;
; wbxh.bh[8]  ; Missing location assignment   ;
; wbxh.bh[7]  ; Missing location assignment   ;
; wbxh.bx[15] ; Missing location assignment   ;
; wbxh.bx[14] ; Missing location assignment   ;
; wbxh.bx[13] ; Missing location assignment   ;
; wbxh.bx[12] ; Missing location assignment   ;
; wbxh.bx[11] ; Missing location assignment   ;
; wbxh.bx[10] ; Missing location assignment   ;
; wbxh.bx[9]  ; Missing location assignment   ;
; wbxh.bx[8]  ; Missing location assignment   ;
; wbxh.bx[7]  ; Missing location assignment   ;
; wbxh.wh[0]  ; Missing location assignment   ;
; wbxh.wh[1]  ; Missing location assignment   ;
; wbxh.wh[2]  ; Missing location assignment   ;
; wbxh.wh[3]  ; Missing location assignment   ;
; wbxh.wh[4]  ; Missing location assignment   ;
; wbxh.wh[5]  ; Missing location assignment   ;
; wbxh.wh[6]  ; Missing location assignment   ;
; wbxh.wh[7]  ; Missing location assignment   ;
; wbxh.wh[8]  ; Missing location assignment   ;
; wbxh.wh[9]  ; Missing location assignment   ;
; wbxh.wh[10] ; Missing location assignment   ;
; wbxh.wh[11] ; Missing location assignment   ;
; wbxh.wh[12] ; Missing location assignment   ;
; wbxh.wh[13] ; Missing location assignment   ;
; wbxh.wh[14] ; Missing location assignment   ;
; wbxh.wh[15] ; Missing location assignment   ;
; wbxh.wx[0]  ; Missing location assignment   ;
; wbxh.wx[1]  ; Missing location assignment   ;
; wbxh.wx[2]  ; Missing location assignment   ;
; wbxh.wx[3]  ; Missing location assignment   ;
; wbxh.wx[4]  ; Missing location assignment   ;
; wbxh.wx[5]  ; Missing location assignment   ;
; wbxh.wx[6]  ; Missing location assignment   ;
; wbxh.wx[7]  ; Missing location assignment   ;
; wbxh.wx[8]  ; Missing location assignment   ;
; wbxh.wx[9]  ; Missing location assignment   ;
; wbxh.wx[10] ; Missing location assignment   ;
; wbxh.wx[11] ; Missing location assignment   ;
; wbxh.wx[12] ; Missing location assignment   ;
; wbxh.wx[13] ; Missing location assignment   ;
; wbxh.wx[14] ; Missing location assignment   ;
; wbxh.wx[15] ; Missing location assignment   ;
; input[0]    ; Missing location assignment   ;
; input[1]    ; Missing location assignment   ;
; input[2]    ; Missing location assignment   ;
; input[3]    ; Missing location assignment   ;
; input[4]    ; Missing location assignment   ;
; input[5]    ; Missing location assignment   ;
; input[6]    ; Missing location assignment   ;
; input[7]    ; Missing location assignment   ;
; input[8]    ; Missing location assignment   ;
; input[9]    ; Missing location assignment   ;
; input[10]   ; Missing location assignment   ;
; input[11]   ; Missing location assignment   ;
; input[12]   ; Missing location assignment   ;
; input[13]   ; Missing location assignment   ;
; input[14]   ; Missing location assignment   ;
; input[15]   ; Missing location assignment   ;
+-------------+-------------------------------+


+--------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                          ;
+--------------------------------------------------------------------------------+
Compilation Hierarchy Node : |network
Logic Cells                : 1480 (28)
Dedicated Logic Registers  : 660 (0)
I/O Registers              : 0 (0)
Memory Bits                : 8192
M9Ks                       : 1
DSP Elements               : 8
DSP 9x9                    : 0
DSP 18x18                  : 4
Pins                       : 112
Virtual Pins               : 0
LUT-Only LCs               : 820 (27)
Register-Only LCs          : 197 (0)
LUT/Register LCs           : 463 (90)
Full Hierarchy Name        : |network
Entity Name                : network
Library Name               : work

Compilation Hierarchy Node :    |LSTM_cell2:u0|
Logic Cells                : 315 (87)
Dedicated Logic Registers  : 212 (0)
I/O Registers              : 0 (0)
Memory Bits                : 8192
M9Ks                       : 1
DSP Elements               : 8
DSP 9x9                    : 0
DSP 18x18                  : 4
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 103 (84)
Register-Only LCs          : 43 (0)
LUT/Register LCs           : 169 (32)
Full Hierarchy Name        : |network|LSTM_cell2:u0
Entity Name                : LSTM_cell2
Library Name               : work

Compilation Hierarchy Node :       |fixed_adder:u2|
Logic Cells                : 16 (16)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 16 (16)
Full Hierarchy Name        : |network|LSTM_cell2:u0|fixed_adder:u2
Entity Name                : fixed_adder
Library Name               : work

Compilation Hierarchy Node :       |fixed_multiplier:u3|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|fixed_multiplier:u3
Entity Name                : fixed_multiplier
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |mult_s5t:auto_generated|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated
Entity Name                : mult_s5t
Library Name               : work

Compilation Hierarchy Node :       |flip_flop_chain:f0|
Logic Cells                : 2 (0)
Dedicated Logic Registers  : 2 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 2 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f0
Entity Name                : flip_flop_chain
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:0:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f0|d_flip_flop:\gen_ff:0:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:1:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f0|d_flip_flop:\gen_ff:1:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :       |flip_flop_chain:f1|
Logic Cells                : 18 (0)
Dedicated Logic Registers  : 18 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 7 (0)
LUT/Register LCs           : 11 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1
Entity Name                : flip_flop_chain
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:0:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:0:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:10:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:10:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:11:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:11:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:12:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:12:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:13:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:13:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:14:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:14:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:15:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:15:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:16:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:16:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:17:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:17:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:1:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:1:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:2:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:2:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:3:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:3:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:4:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:4:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:5:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:5:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:6:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:6:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:7:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:7:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:8:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:8:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:9:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:9:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :       |lut:m0|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 8192
M9Ks                       : 1
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|lut:m0
Entity Name                : lut
Library Name               : work

Compilation Hierarchy Node :          |altsyncram:altsyncram_component|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 8192
M9Ks                       : 1
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component
Entity Name                : altsyncram
Library Name               : work

Compilation Hierarchy Node :             |altsyncram_los3:auto_generated|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 8192
M9Ks                       : 1
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated
Entity Name                : altsyncram_los3
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u0|
Logic Cells                : 16 (16)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 16 (16)
Full Hierarchy Name        : |network|LSTM_cell2:u0|mac_pe:u0
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |mult_s5t:auto_generated|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated
Entity Name                : mult_s5t
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u1|
Logic Cells                : 16 (16)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 16 (16)
Full Hierarchy Name        : |network|LSTM_cell2:u0|mac_pe:u1
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |mult_s5t:auto_generated|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated
Entity Name                : mult_s5t
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u4|
Logic Cells                : 16 (16)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 16 (16)
Full Hierarchy Name        : |network|LSTM_cell2:u0|mac_pe:u4
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |mult_s5t:auto_generated|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated
Entity Name                : mult_s5t
Library Name               : work

Compilation Hierarchy Node :       |nReg:r0|
Logic Cells                : 18 (18)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 16 (16)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |network|LSTM_cell2:u0|nReg:r0
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r1|
Logic Cells                : 16 (16)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 16 (16)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|nReg:r1
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r2|
Logic Cells                : 18 (18)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 18 (18)
Full Hierarchy Name        : |network|LSTM_cell2:u0|nReg:r2
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r3|
Logic Cells                : 17 (17)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 1 (1)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 16 (16)
Full Hierarchy Name        : |network|LSTM_cell2:u0|nReg:r3
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r4|
Logic Cells                : 17 (17)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 17 (17)
Full Hierarchy Name        : |network|LSTM_cell2:u0|nReg:r4
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r5|
Logic Cells                : 17 (17)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 2 (2)
LUT/Register LCs           : 15 (15)
Full Hierarchy Name        : |network|LSTM_cell2:u0|nReg:r5
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r6|
Logic Cells                : 17 (17)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 2 (2)
LUT/Register LCs           : 15 (15)
Full Hierarchy Name        : |network|LSTM_cell2:u0|nReg:r6
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r7|
Logic Cells                : 18 (18)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 1 (1)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 17 (17)
Full Hierarchy Name        : |network|LSTM_cell2:u0|nReg:r7
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r8|
Logic Cells                : 17 (17)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 17 (17)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|nReg:r8
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :    |counter:c0|
Logic Cells                : 4 (0)
Dedicated Logic Registers  : 4 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 4 (0)
Full Hierarchy Name        : |network|counter:c0
Entity Name                : counter
Library Name               : work

Compilation Hierarchy Node :       |lpm_counter:LPM_COUNTER_component|
Logic Cells                : 4 (0)
Dedicated Logic Registers  : 4 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 4 (0)
Full Hierarchy Name        : |network|counter:c0|lpm_counter:LPM_COUNTER_component
Entity Name                : lpm_counter
Library Name               : work

Compilation Hierarchy Node :          |cntr_gaj:auto_generated|
Logic Cells                : 4 (4)
Dedicated Logic Registers  : 4 (4)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 4 (4)
Full Hierarchy Name        : |network|counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated
Entity Name                : cntr_gaj
Library Name               : work

Compilation Hierarchy Node :    |flip_flop_chain:ff0|
Logic Cells                : 1 (0)
Dedicated Logic Registers  : 1 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (0)
Full Hierarchy Name        : |network|flip_flop_chain:ff0
Entity Name                : flip_flop_chain
Library Name               : work

Compilation Hierarchy Node :       |d_flip_flop:\gen_ff:0:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|flip_flop_chain:ff0|d_flip_flop:\gen_ff:0:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :    |flip_flop_chain:ff1|
Logic Cells                : 1 (0)
Dedicated Logic Registers  : 1 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (0)
Full Hierarchy Name        : |network|flip_flop_chain:ff1
Entity Name                : flip_flop_chain
Library Name               : work

Compilation Hierarchy Node :       |d_flip_flop:\gen_ff:0:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|flip_flop_chain:ff1|d_flip_flop:\gen_ff:0:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :    |nReg:r0|
Logic Cells                : 18 (18)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 2 (2)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 16 (16)
Full Hierarchy Name        : |network|nReg:r0
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :    |output_layer:u1|
Logic Cells                : 956 (28)
Dedicated Logic Registers  : 266 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 688 (28)
Register-Only LCs          : 81 (0)
LUT/Register LCs           : 187 (9)
Full Hierarchy Name        : |network|output_layer:u1
Entity Name                : output_layer
Library Name               : work

Compilation Hierarchy Node :       |flip_flop_chain:ff0|
Logic Cells                : 10 (0)
Dedicated Logic Registers  : 10 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 5 (0)
LUT/Register LCs           : 5 (0)
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0
Entity Name                : flip_flop_chain
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:0:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:0:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:1:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:1:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:2:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:2:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:3:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:3:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:4:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:4:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:5:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:5:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:6:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:6:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:7:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:7:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:8:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:8:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:9:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:9:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u1a|
Logic Cells                : 78 (14)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 61 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 17 (14)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Logic Cells                : 64 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 61 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 3 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |multcore:mult_core|
Logic Cells                : 64 (19)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 61 (18)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 3 (1)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core
Entity Name                : multcore
Library Name               : work

Compilation Hierarchy Node :                |mpar_add:padder|
Logic Cells                : 45 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 43 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 2 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[0]|
Logic Cells                : 15 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 15 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_i9h:auto_generated|
Logic Cells                : 15 (15)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 15 (15)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated
Entity Name                : add_sub_i9h
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[1]|
Logic Cells                : 13 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 13 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_ckh:auto_generated|
Logic Cells                : 13 (13)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 13 (13)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated
Entity Name                : add_sub_ckh
Library Name               : work

Compilation Hierarchy Node :                   |mpar_add:sub_par_add|
Logic Cells                : 17 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 15 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 2 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                      |lpm_add_sub:adder[0]|
Logic Cells                : 17 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 15 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 2 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                         |add_sub_7kh:auto_generated|
Logic Cells                : 17 (17)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 15 (15)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated
Entity Name                : add_sub_7kh
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u1b|
Logic Cells                : 80 (14)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 64 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 16 (14)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Logic Cells                : 66 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 64 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 2 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |multcore:mult_core|
Logic Cells                : 66 (17)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 64 (17)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 2 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core
Entity Name                : multcore
Library Name               : work

Compilation Hierarchy Node :                |mpar_add:padder|
Logic Cells                : 49 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 47 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 2 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[0]|
Logic Cells                : 15 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 15 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_g9h:auto_generated|
Logic Cells                : 15 (15)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 15 (15)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated
Entity Name                : add_sub_g9h
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[1]|
Logic Cells                : 15 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 15 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_akh:auto_generated|
Logic Cells                : 15 (15)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 15 (15)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated
Entity Name                : add_sub_akh
Library Name               : work

Compilation Hierarchy Node :                   |mpar_add:sub_par_add|
Logic Cells                : 19 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 17 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 2 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                      |lpm_add_sub:adder[0]|
Logic Cells                : 19 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 17 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 2 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                         |add_sub_5kh:auto_generated|
Logic Cells                : 19 (19)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 17 (17)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated
Entity Name                : add_sub_5kh
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u1c|
Logic Cells                : 90 (16)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 74 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 16 (16)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Logic Cells                : 74 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 74 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |multcore:mult_core|
Logic Cells                : 74 (33)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 74 (33)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core
Entity Name                : multcore
Library Name               : work

Compilation Hierarchy Node :                |mpar_add:padder|
Logic Cells                : 41 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 41 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[0]|
Logic Cells                : 13 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 13 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_h9h:auto_generated|
Logic Cells                : 13 (13)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 13 (13)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated
Entity Name                : add_sub_h9h
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[1]|
Logic Cells                : 12 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 12 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_bkh:auto_generated|
Logic Cells                : 12 (12)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 12 (12)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_bkh:auto_generated
Entity Name                : add_sub_bkh
Library Name               : work

Compilation Hierarchy Node :                   |mpar_add:sub_par_add|
Logic Cells                : 16 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 16 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                      |lpm_add_sub:adder[0]|
Logic Cells                : 16 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 16 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                         |add_sub_6kh:auto_generated|
Logic Cells                : 16 (16)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 16 (16)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6kh:auto_generated
Entity Name                : add_sub_6kh
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u1d|
Logic Cells                : 128 (15)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 111 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 17 (15)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Logic Cells                : 113 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 111 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 2 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |multcore:mult_core|
Logic Cells                : 113 (59)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 111 (58)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 2 (1)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core
Entity Name                : multcore
Library Name               : work

Compilation Hierarchy Node :                |mpar_add:padder|
Logic Cells                : 54 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 53 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[0]|
Logic Cells                : 18 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 18 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_i9h:auto_generated|
Logic Cells                : 18 (18)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 18 (18)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated
Entity Name                : add_sub_i9h
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[1]|
Logic Cells                : 16 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 16 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_ckh:auto_generated|
Logic Cells                : 16 (16)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 16 (16)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated
Entity Name                : add_sub_ckh
Library Name               : work

Compilation Hierarchy Node :                   |mpar_add:sub_par_add|
Logic Cells                : 20 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 19 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                      |lpm_add_sub:adder[0]|
Logic Cells                : 20 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 19 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                         |add_sub_7kh:auto_generated|
Logic Cells                : 20 (20)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 19 (19)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated
Entity Name                : add_sub_7kh
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u2|
Logic Cells                : 137 (15)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 108 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 29 (15)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Logic Cells                : 122 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 108 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 14 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |multcore:mult_core|
Logic Cells                : 122 (68)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 108 (55)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 14 (13)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core
Entity Name                : multcore
Library Name               : work

Compilation Hierarchy Node :                |mpar_add:padder|
Logic Cells                : 54 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 53 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[0]|
Logic Cells                : 18 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 18 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_i9h:auto_generated|
Logic Cells                : 18 (18)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 18 (18)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated
Entity Name                : add_sub_i9h
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[1]|
Logic Cells                : 16 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 16 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_ckh:auto_generated|
Logic Cells                : 16 (16)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 16 (16)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated
Entity Name                : add_sub_ckh
Library Name               : work

Compilation Hierarchy Node :                   |mpar_add:sub_par_add|
Logic Cells                : 20 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 19 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                      |lpm_add_sub:adder[0]|
Logic Cells                : 20 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 19 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                         |add_sub_7kh:auto_generated|
Logic Cells                : 20 (20)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 19 (19)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated
Entity Name                : add_sub_7kh
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u3|
Logic Cells                : 121 (16)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 93 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 28 (16)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Logic Cells                : 105 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 93 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 12 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |multcore:mult_core|
Logic Cells                : 105 (56)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 93 (44)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 12 (12)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core
Entity Name                : multcore
Library Name               : work

Compilation Hierarchy Node :                |mpar_add:padder|
Logic Cells                : 49 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 49 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[0]|
Logic Cells                : 15 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 15 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_g9h:auto_generated|
Logic Cells                : 15 (15)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 15 (15)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated
Entity Name                : add_sub_g9h
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[1]|
Logic Cells                : 15 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 15 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_akh:auto_generated|
Logic Cells                : 15 (15)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 15 (15)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated
Entity Name                : add_sub_akh
Library Name               : work

Compilation Hierarchy Node :                   |mpar_add:sub_par_add|
Logic Cells                : 19 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 19 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                      |lpm_add_sub:adder[0]|
Logic Cells                : 19 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 19 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                         |add_sub_5kh:auto_generated|
Logic Cells                : 19 (19)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 19 (19)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated
Entity Name                : add_sub_5kh
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u4|
Logic Cells                : 73 (16)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 44 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 29 (16)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Logic Cells                : 57 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 44 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 13 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |multcore:mult_core|
Logic Cells                : 57 (30)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 44 (17)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 13 (13)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core
Entity Name                : multcore
Library Name               : work

Compilation Hierarchy Node :                |mpar_add:padder|
Logic Cells                : 27 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 27 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[0]|
Logic Cells                : 8 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 8 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_c9h:auto_generated|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 8 (8)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_c9h:auto_generated
Entity Name                : add_sub_c9h
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[1]|
Logic Cells                : 7 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 7 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_fkh:auto_generated|
Logic Cells                : 7 (7)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 7 (7)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_fkh:auto_generated
Entity Name                : add_sub_fkh
Library Name               : work

Compilation Hierarchy Node :                   |mpar_add:sub_par_add|
Logic Cells                : 12 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 12 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                      |lpm_add_sub:adder[0]|
Logic Cells                : 12 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 12 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                         |add_sub_akh:auto_generated|
Logic Cells                : 12 (12)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 12 (12)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_akh:auto_generated
Entity Name                : add_sub_akh
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u5|
Logic Cells                : 126 (16)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 105 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 21 (16)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Logic Cells                : 110 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 105 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 5 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |multcore:mult_core|
Logic Cells                : 110 (53)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 105 (48)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 5 (5)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core
Entity Name                : multcore
Library Name               : work

Compilation Hierarchy Node :                |mpar_add:padder|
Logic Cells                : 57 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 57 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[0]|
Logic Cells                : 19 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 19 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_i9h:auto_generated|
Logic Cells                : 19 (19)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 19 (19)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated
Entity Name                : add_sub_i9h
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[1]|
Logic Cells                : 17 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 17 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_ckh:auto_generated|
Logic Cells                : 17 (17)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 17 (17)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated
Entity Name                : add_sub_ckh
Library Name               : work

Compilation Hierarchy Node :                   |mpar_add:sub_par_add|
Logic Cells                : 21 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 21 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                      |lpm_add_sub:adder[0]|
Logic Cells                : 21 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 21 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                         |add_sub_7kh:auto_generated|
Logic Cells                : 21 (21)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 21 (21)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated
Entity Name                : add_sub_7kh
Library Name               : work

Compilation Hierarchy Node :       |nReg:r1a|
Logic Cells                : 16 (16)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 15 (15)
Full Hierarchy Name        : |network|output_layer:u1|nReg:r1a
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r1b|
Logic Cells                : 16 (16)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 15 (15)
Full Hierarchy Name        : |network|output_layer:u1|nReg:r1b
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r1c|
Logic Cells                : 16 (16)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 2 (2)
LUT/Register LCs           : 14 (14)
Full Hierarchy Name        : |network|output_layer:u1|nReg:r1c
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r1d|
Logic Cells                : 17 (17)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 8 (8)
LUT/Register LCs           : 9 (9)
Full Hierarchy Name        : |network|output_layer:u1|nReg:r1d
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r2|
Logic Cells                : 17 (17)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 16 (16)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|output_layer:u1|nReg:r2
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r3|
Logic Cells                : 17 (17)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 16 (16)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|output_layer:u1|nReg:r3
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r4|
Logic Cells                : 17 (17)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 16 (16)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|output_layer:u1|nReg:r4
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r5|
Logic Cells                : 17 (17)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 16 (16)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|output_layer:u1|nReg:r5
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :    |shiftReg:l0|
Logic Cells                : 160 (160)
Dedicated Logic Registers  : 160 (160)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 73 (73)
LUT/Register LCs           : 87 (87)
Full Hierarchy Name        : |network|shiftReg:l0
Entity Name                : shiftReg
Library Name               : work
+--------------------------------------------------------------------------------+

Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Delay Chain Summary                                                            ;
+--------------------------------------------------------------------------------+
Name                  : w_ad[0]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : w_ad[1]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : w_ad[2]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : w_ad[3]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : w_ad[4]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : output[0]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : output[1]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : output[2]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : output[3]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : output[4]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : output[5]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : output[6]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : output[7]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : output[8]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : output[9]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : output[10]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : output[11]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : output[12]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : output[13]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : output[14]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : output[15]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : ready
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : done
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : b_ad[0]
Pin Type              : Input
Pad to Core 0         : (0) 0 ps
Pad to Core 1         : (0) 0 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : b_ad[1]
Pin Type              : Input
Pad to Core 0         : (0) 0 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : b_ad[2]
Pin Type              : Input
Pad to Core 0         : (0) 0 ps
Pad to Core 1         : (0) 0 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : b_ad[3]
Pin Type              : Input
Pad to Core 0         : (0) 0 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : b_ad[4]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (0) 0 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : clock
Pin Type              : Input
Pad to Core 0         : (0) 0 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : reset
Pin Type              : Input
Pad to Core 0         : (0) 0 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : start
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : clear
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bh[6]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bh[5]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bh[4]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bh[3]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (6) 1314 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bh[2]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bh[1]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bh[0]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bx[6]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (6) 1314 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bx[5]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bx[4]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bx[3]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bx[2]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bx[1]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bx[0]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (6) 1314 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bh[15]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (6) 1314 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bh[14]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bh[13]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bh[12]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (6) 1314 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bh[11]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bh[10]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bh[9]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bh[8]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bh[7]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (6) 1314 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bx[15]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bx[14]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bx[13]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (6) 1314 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bx[12]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bx[11]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bx[10]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bx[9]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bx[8]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bx[7]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wh[0]
Pin Type              : Input
Pad to Core 0         : (5) 1119 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wh[1]
Pin Type              : Input
Pad to Core 0         : (5) 1119 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wh[2]
Pin Type              : Input
Pad to Core 0         : (5) 1119 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wh[3]
Pin Type              : Input
Pad to Core 0         : (5) 1127 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wh[4]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (5) 1119 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wh[5]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (5) 1119 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wh[6]
Pin Type              : Input
Pad to Core 0         : (5) 1119 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wh[7]
Pin Type              : Input
Pad to Core 0         : (5) 1127 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wh[8]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (5) 1127 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wh[9]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (6) 1314 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wh[10]
Pin Type              : Input
Pad to Core 0         : (5) 1127 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wh[11]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wh[12]
Pin Type              : Input
Pad to Core 0         : (5) 1127 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wh[13]
Pin Type              : Input
Pad to Core 0         : (5) 1127 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wh[14]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (5) 1127 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wh[15]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (5) 1119 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wx[0]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (6) 1314 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wx[1]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wx[2]
Pin Type              : Input
Pad to Core 0         : (4) 935 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wx[3]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (6) 1314 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wx[4]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wx[5]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wx[6]
Pin Type              : Input
Pad to Core 0         : (5) 1127 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wx[7]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wx[8]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wx[9]
Pin Type              : Input
Pad to Core 0         : (5) 1127 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wx[10]
Pin Type              : Input
Pad to Core 0         : (5) 1127 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wx[11]
Pin Type              : Input
Pad to Core 0         : (5) 1127 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wx[12]
Pin Type              : Input
Pad to Core 0         : (5) 1127 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wx[13]
Pin Type              : Input
Pad to Core 0         : (5) 1127 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wx[14]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wx[15]
Pin Type              : Input
Pad to Core 0         : (5) 1127 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : input[0]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (6) 1314 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : input[1]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : input[2]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (6) 1314 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : input[3]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (6) 1314 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : input[4]
Pin Type              : Input
Pad to Core 0         : (0) 0 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : input[5]
Pin Type              : Input
Pad to Core 0         : (0) 0 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : input[6]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : input[7]
Pin Type              : Input
Pad to Core 0         : (0) 0 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : input[8]
Pin Type              : Input
Pad to Core 0         : (0) 0 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : input[9]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : input[10]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (6) 1314 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : input[11]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (6) 1314 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : input[12]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : input[13]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (6) 1314 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : input[14]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : input[15]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                 ;
+--------------------------------------------------------------------------------+
Source Pin / Fanout : b_ad[0]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|Add0~0
Pad To Core Index   : 1
Setting             : 0

Source Pin / Fanout :      - LSTM_cell2:u0|Add2~0
Pad To Core Index   : 1
Setting             : 0

Source Pin / Fanout :      - LSTM_cell2:u0|w_ad[0]~2
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : b_ad[1]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|Add0~2
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout :      - LSTM_cell2:u0|Add2~2
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout :      - LSTM_cell2:u0|w_ad[1]~6
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout :      - LSTM_cell2:u0|w_ad[2]~8
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout :      - LSTM_cell2:u0|Add1~0
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout :      - LSTM_cell2:u0|Add1~1
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : b_ad[2]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|Add0~4
Pad To Core Index   : 1
Setting             : 0

Source Pin / Fanout :      - LSTM_cell2:u0|Add2~4
Pad To Core Index   : 1
Setting             : 0

Source Pin / Fanout :      - LSTM_cell2:u0|w_ad[2]~8
Pad To Core Index   : 1
Setting             : 0

Source Pin / Fanout :      - LSTM_cell2:u0|Add1~0
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout :      - LSTM_cell2:u0|Add1~1
Pad To Core Index   : 1
Setting             : 0

Source Pin / Fanout : b_ad[3]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|Add0~6
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout :      - LSTM_cell2:u0|Add2~6
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout :      - LSTM_cell2:u0|w_ad[3]~9
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout :      - LSTM_cell2:u0|Add1~1
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : b_ad[4]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|Add0~8
Pad To Core Index   : 1
Setting             : 0

Source Pin / Fanout :      - LSTM_cell2:u0|Add2~8
Pad To Core Index   : 1
Setting             : 0

Source Pin / Fanout :      - LSTM_cell2:u0|Add1~1
Pad To Core Index   : 1
Setting             : 0

Source Pin / Fanout :      - LSTM_cell2:u0|w_ad[4]~11
Pad To Core Index   : 1
Setting             : 0

Source Pin / Fanout : clock
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : reset
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : start
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - comb~0
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : clear
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - output_layer:u1|nReg:r5|Q[0]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r5|Q[1]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r5|Q[2]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r5|Q[3]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r5|Q[4]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r5|Q[5]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r5|Q[6]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r5|Q[7]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r5|Q[8]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r5|Q[9]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r5|Q[10]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r5|Q[11]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r5|Q[12]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r5|Q[13]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r5|Q[14]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r5|Q[15]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r4|Q[3]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r4|Q[2]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r4|Q[1]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r4|Q[0]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r4|Q[15]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r4|Q[14]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r4|Q[13]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r4|Q[12]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r4|Q[11]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r4|Q[10]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r4|Q[9]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r4|Q[8]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r4|Q[7]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r4|Q[6]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r4|Q[5]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r4|Q[4]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1d|Q[15]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1b|Q[2]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1b|Q[1]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1b|Q[0]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1c|Q[14]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1c|Q[15]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1c|Q[13]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1c|Q[12]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1c|Q[11]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1a|Q[13]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1d|Q[14]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1c|Q[9]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1c|Q[7]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1c|Q[6]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1c|Q[5]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1c|Q[4]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1c|Q[3]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1c|Q[2]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1c|Q[1]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1c|Q[0]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1a|Q[0]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1c|Q[8]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1d|Q[13]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1d|Q[12]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1d|Q[11]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1d|Q[10]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1d|Q[9]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1d|Q[8]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1d|Q[7]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1d|Q[6]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1d|Q[5]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1d|Q[4]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1d|Q[3]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1d|Q[2]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1d|Q[1]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1d|Q[0]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1a|Q[1]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1a|Q[2]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1a|Q[3]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1a|Q[4]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1a|Q[5]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1a|Q[6]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1a|Q[7]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1a|Q[8]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1a|Q[9]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1a|Q[10]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1c|Q[10]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1a|Q[11]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1a|Q[12]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1a|Q[15]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1a|Q[14]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1b|Q[12]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1b|Q[14]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1b|Q[15]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1b|Q[13]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1b|Q[11]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1b|Q[10]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1b|Q[9]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1b|Q[8]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1b|Q[7]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1b|Q[6]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1b|Q[5]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1b|Q[4]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1b|Q[3]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r3|Q[15]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r3|Q[0]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r3|Q[7]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r3|Q[6]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r3|Q[5]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r3|Q[4]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r3|Q[3]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r3|Q[2]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r3|Q[8]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r3|Q[14]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r3|Q[13]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r3|Q[12]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r3|Q[11]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r3|Q[10]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r3|Q[1]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r3|Q[9]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r2|Q[13]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r2|Q[12]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r2|Q[10]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r2|Q[9]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r2|Q[8]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r2|Q[7]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r2|Q[6]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r2|Q[11]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r2|Q[5]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r2|Q[4]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r2|Q[3]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r2|Q[2]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r2|Q[1]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r2|Q[0]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r2|Q[15]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r2|Q[14]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r5|Q[0]~0
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r4|Q[3]~0
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1d|Q[15]~0
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r3|Q[15]~0
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - nReg:r0|Q~0
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - nReg:r0|Q[14]~1
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - nReg:r0|Q~2
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - nReg:r0|Q~3
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - nReg:r0|Q~4
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - nReg:r0|Q~5
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - nReg:r0|Q~6
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - nReg:r0|Q~7
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - nReg:r0|Q~8
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - nReg:r0|Q~9
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - nReg:r0|Q~10
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - nReg:r0|Q~11
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - nReg:r0|Q~12
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - nReg:r0|Q~13
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - nReg:r0|Q~14
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - nReg:r0|Q~15
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - nReg:r0|Q~16
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r2|Q[13]~0
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bh[6]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|res[6]~28
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bh[5]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|res[5]~26
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bh[4]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|res[4]~24
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bh[3]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|res[3]~22
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : wbxh.bh[2]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|res[2]~20
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bh[1]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|res[1]~18
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bh[0]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|res[0]~16
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bx[6]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|res[6]~28
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : wbxh.bx[5]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|res[5]~26
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bx[4]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|res[4]~24
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bx[3]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|res[3]~22
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bx[2]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|res[2]~20
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bx[1]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|res[1]~18
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bx[0]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|res[0]~16
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : wbxh.bh[15]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|res[15]~46
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : wbxh.bh[14]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|res[14]~44
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bh[13]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|res[13]~42
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bh[12]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|res[12]~40
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : wbxh.bh[11]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|res[11]~38
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bh[10]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|res[10]~36
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bh[9]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|res[9]~34
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bh[8]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|res[8]~32
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bh[7]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|res[7]~30
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : wbxh.bx[15]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|res[15]~46
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bx[14]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|res[14]~44
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bx[13]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|res[13]~42
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : wbxh.bx[12]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|res[12]~40
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bx[11]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|res[11]~38
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bx[10]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|res[10]~36
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bx[9]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|res[9]~34
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bx[8]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|res[8]~32
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bx[7]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|res[7]~30
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.wh[0]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 5

Source Pin / Fanout : wbxh.wh[1]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 5

Source Pin / Fanout : wbxh.wh[2]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 5

Source Pin / Fanout : wbxh.wh[3]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 5

Source Pin / Fanout : wbxh.wh[4]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 1
Setting             : 5

Source Pin / Fanout : wbxh.wh[5]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 1
Setting             : 5

Source Pin / Fanout : wbxh.wh[6]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 5

Source Pin / Fanout : wbxh.wh[7]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 5

Source Pin / Fanout : wbxh.wh[8]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 1
Setting             : 5

Source Pin / Fanout : wbxh.wh[9]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : wbxh.wh[10]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 5

Source Pin / Fanout : wbxh.wh[11]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.wh[12]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 5

Source Pin / Fanout : wbxh.wh[13]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 5

Source Pin / Fanout : wbxh.wh[14]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 1
Setting             : 5

Source Pin / Fanout : wbxh.wh[15]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 1
Setting             : 5

Source Pin / Fanout : wbxh.wx[0]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : wbxh.wx[1]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.wx[2]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 4

Source Pin / Fanout : wbxh.wx[3]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : wbxh.wx[4]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.wx[5]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.wx[6]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 5

Source Pin / Fanout : wbxh.wx[7]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.wx[8]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.wx[9]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 5

Source Pin / Fanout : wbxh.wx[10]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 5

Source Pin / Fanout : wbxh.wx[11]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 5

Source Pin / Fanout : wbxh.wx[12]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 5

Source Pin / Fanout : wbxh.wx[13]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 5

Source Pin / Fanout : wbxh.wx[14]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.wx[15]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 5

Source Pin / Fanout : input[0]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - shiftReg:l0|reg[0][0]
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : input[1]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - shiftReg:l0|reg[0][1]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : input[2]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - shiftReg:l0|reg[0][2]
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : input[3]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - shiftReg:l0|reg[0][3]~feeder
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : input[4]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : input[5]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : input[6]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - shiftReg:l0|reg[0][6]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : input[7]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : input[8]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : input[9]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - shiftReg:l0|reg[0][9]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : input[10]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - shiftReg:l0|reg[0][10]
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : input[11]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - shiftReg:l0|reg[0][11]~feeder
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : input[12]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - shiftReg:l0|reg[0][12]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : input[13]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - shiftReg:l0|reg[0][13]
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : input[14]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - shiftReg:l0|reg[0][14]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : input[15]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - shiftReg:l0|reg[0][15]
Pad To Core Index   : 0
Setting             : 6
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Control Signals                                                                ;
+--------------------------------------------------------------------------------+
Name                      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:17:ff|q
Location                  : FF_X24_Y18_N29
Fan-Out                   : 6
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : LSTM_cell2:u0|lut_rd
Location                  : LCCOMB_X21_Y18_N18
Fan-Out                   : 1
Usage                     : Read enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : LSTM_cell2:u0|nReg:r0|Q[6]~1
Location                  : LCCOMB_X24_Y20_N14
Fan-Out                   : 32
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : LSTM_cell2:u0|nReg:r2|Q[11]~19
Location                  : LCCOMB_X24_Y20_N30
Fan-Out                   : 16
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : LSTM_cell2:u0|nReg:r3|Q[9]~1
Location                  : LCCOMB_X18_Y15_N16
Fan-Out                   : 16
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : LSTM_cell2:u0|nReg:r4|Q[14]~1
Location                  : LCCOMB_X24_Y20_N4
Fan-Out                   : 16
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : LSTM_cell2:u0|nReg:r5|Q[15]~0
Location                  : LCCOMB_X21_Y18_N8
Fan-Out                   : 16
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : LSTM_cell2:u0|nReg:r6|Q[14]~0
Location                  : LCCOMB_X21_Y18_N16
Fan-Out                   : 16
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : LSTM_cell2:u0|nReg:r7|Q[13]~1
Location                  : LCCOMB_X21_Y18_N0
Fan-Out                   : 17
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : LSTM_cell2:u0|nReg:r8|Q[8]~1
Location                  : LCCOMB_X24_Y15_N26
Fan-Out                   : 1
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : clear
Location                  : PIN_T6
Fan-Out                   : 150
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : clock
Location                  : PIN_E2
Fan-Out                   : 664
Usage                     : Clock
Global                    : yes
Global Resource Used      : Global Clock
Global Line Name          : GCLK4
Enable Signal Source Name : --

Name                      : cycle
Location                  : LCCOMB_X24_Y17_N26
Fan-Out                   : 318
Usage                     : Clock enable, Sync. clear, Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : nReg:r0|Q[14]~1
Location                  : LCCOMB_X19_Y11_N12
Fan-Out                   : 16
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : output_layer:u1|nReg:r1d|Q[15]~0
Location                  : LCCOMB_X12_Y7_N14
Fan-Out                   : 64
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : output_layer:u1|nReg:r2|Q[13]~0
Location                  : LCCOMB_X12_Y7_N16
Fan-Out                   : 16
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : output_layer:u1|nReg:r3|Q[15]~0
Location                  : LCCOMB_X12_Y7_N20
Fan-Out                   : 16
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : output_layer:u1|nReg:r4|Q[3]~0
Location                  : LCCOMB_X12_Y7_N12
Fan-Out                   : 16
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : output_layer:u1|nReg:r5|Q[0]~0
Location                  : LCCOMB_X12_Y7_N28
Fan-Out                   : 16
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : reset
Location                  : PIN_E1
Fan-Out                   : 470
Usage                     : Async. clear
Global                    : yes
Global Resource Used      : Global Clock
Global Line Name          : GCLK2
Enable Signal Source Name : --
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                    ;
+--------------------------------------------------------------------------------+
Name                                 : clock
Location                             : PIN_E2
Fan-Out                              : 664
Fan-Out Using Intentional Clock Skew : 15
Global Resource Used                 : Global Clock
Global Line Name                     : GCLK4
Enable Signal Source Name            : --

Name                                 : reset
Location                             : PIN_E1
Fan-Out                              : 470
Fan-Out Using Intentional Clock Skew : 0
Global Resource Used                 : Global Clock
Global Line Name                     : GCLK2
Enable Signal Source Name            : --
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fitter RAM Summary                                                             ;
+--------------------------------------------------------------------------------+
Name                        : LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated|ALTSYNCRAM
Type                        : AUTO
Mode                        : Single Port
Clock Mode                  : Single Clock
Port A Depth                : 512
Port A Width                : 16
Port B Depth                : --
Port B Width                : --
Port A Input Registers      : yes
Port A Output Registers     : yes
Port B Input Registers      : --
Port B Output Registers     : --
Size                        : 8192
Implementation Port A Depth : 512
Implementation Port A Width : 16
Implementation Port B Depth : --
Implementation Port B Width : --
Implementation Bits         : 8192
M9Ks                        : 1
MIF                         : ./init/tanh_lut.mif
Location                    : M9K_X15_Y15_N0
Mixed Width RDW Mode        : Don't care
Port A RDW Mode             : New data with NBE Read
Port B RDW Mode             : New data with NBE Read
ECC Mode                    : Off
ECC Pipeline Registers      : No
Fits in MLABs               : No - Unknown
+--------------------------------------------------------------------------------+

Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |network|LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated|ALTSYNCRAM                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0000000000000000) (0) (0) (00)    ;(0000000001000000) (100) (64) (40)   ;(0000000010000000) (200) (128) (80)   ;(0000000011000000) (300) (192) (C0)   ;(0000000100000000) (400) (256) (100)   ;(0000000101000000) (500) (320) (140)   ;(0000000110000000) (600) (384) (180)   ;(0000000111000000) (700) (448) (1C0)   ;
;8;(0000001000000000) (1000) (512) (200)    ;(0000001001000000) (1100) (576) (240)   ;(0000001010000000) (1200) (640) (280)   ;(0000001011000000) (1300) (704) (2C0)   ;(0000001011111111) (1377) (767) (2FF)   ;(0000001100111111) (1477) (831) (33F)   ;(0000001101111110) (1576) (894) (37E)   ;(0000001110111101) (1675) (957) (3BD)   ;
;16;(0000001111111101) (1775) (1021) (3FD)    ;(0000010000111100) (2074) (1084) (43C)   ;(0000010001111011) (2173) (1147) (47B)   ;(0000010010111001) (2271) (1209) (4B9)   ;(0000010011111000) (2370) (1272) (4F8)   ;(0000010100110110) (2466) (1334) (536)   ;(0000010101110101) (2565) (1397) (575)   ;(0000010110110011) (2663) (1459) (5B3)   ;
;24;(0000010111110001) (2761) (1521) (5F1)    ;(0000011000101111) (3057) (1583) (62F)   ;(0000011001101100) (3154) (1644) (66C)   ;(0000011010101010) (3252) (1706) (6AA)   ;(0000011011100111) (3347) (1767) (6E7)   ;(0000011100100100) (3444) (1828) (724)   ;(0000011101100001) (3541) (1889) (761)   ;(0000011110011110) (3636) (1950) (79E)   ;
;32;(0000011111011010) (3732) (2010) (7DA)    ;(0000100000010110) (4026) (2070) (816)   ;(0000100001010010) (4122) (2130) (852)   ;(0000100010001110) (4216) (2190) (88E)   ;(0000100011001001) (4311) (2249) (8C9)   ;(0000100100000100) (4404) (2308) (904)   ;(0000100100111111) (4477) (2367) (93F)   ;(0000100101111010) (4572) (2426) (97A)   ;
;40;(0000100110110100) (4664) (2484) (9B4)    ;(0000100111101110) (4756) (2542) (9EE)   ;(0000101000101000) (5050) (2600) (A28)   ;(0000101001100001) (5141) (2657) (A61)   ;(0000101010011011) (5233) (2715) (A9B)   ;(0000101011010100) (5324) (2772) (AD4)   ;(0000101100001100) (5414) (2828) (B0C)   ;(0000101101000101) (5505) (2885) (B45)   ;
;48;(0000101101111101) (5575) (2941) (B7D)    ;(0000101110110100) (5664) (2996) (BB4)   ;(0000101111101100) (5754) (3052) (BEC)   ;(0000110000100011) (6043) (3107) (C23)   ;(0000110001011001) (6131) (3161) (C59)   ;(0000110010010000) (6220) (3216) (C90)   ;(0000110011000110) (6306) (3270) (CC6)   ;(0000110011111100) (6374) (3324) (CFC)   ;
;56;(0000110100110001) (6461) (3377) (D31)    ;(0000110101100110) (6546) (3430) (D66)   ;(0000110110011011) (6633) (3483) (D9B)   ;(0000110111001111) (6717) (3535) (DCF)   ;(0000111000000011) (7003) (3587) (E03)   ;(0000111000110111) (7067) (3639) (E37)   ;(0000111001101010) (7152) (3690) (E6A)   ;(0000111010011101) (7235) (3741) (E9D)   ;
;64;(0000111011010000) (7320) (3792) (ED0)    ;(0000111100000010) (7402) (3842) (F02)   ;(0000111100110100) (7464) (3892) (F34)   ;(0000111101100101) (7545) (3941) (F65)   ;(0000111110010110) (7626) (3990) (F96)   ;(0000111111000111) (7707) (4039) (FC7)   ;(0000111111110111) (7767) (4087) (FF7)   ;(0001000000100111) (10047) (4135) (1027)   ;
;72;(0001000001010111) (10127) (4183) (1057)    ;(0001000010000110) (10206) (4230) (1086)   ;(0001000010110101) (10265) (4277) (10B5)   ;(0001000011100011) (10343) (4323) (10E3)   ;(0001000100010001) (10421) (4369) (1111)   ;(0001000100111111) (10477) (4415) (113F)   ;(0001000101101100) (10554) (4460) (116C)   ;(0001000110011001) (10631) (4505) (1199)   ;
;80;(0001000111000110) (10706) (4550) (11C6)    ;(0001000111110010) (10762) (4594) (11F2)   ;(0001001000011110) (11036) (4638) (121E)   ;(0001001001001001) (11111) (4681) (1249)   ;(0001001001110100) (11164) (4724) (1274)   ;(0001001010011111) (11237) (4767) (129F)   ;(0001001011001001) (11311) (4809) (12C9)   ;(0001001011110011) (11363) (4851) (12F3)   ;
;88;(0001001100011100) (11434) (4892) (131C)    ;(0001001101000101) (11505) (4933) (1345)   ;(0001001101101110) (11556) (4974) (136E)   ;(0001001110010110) (11626) (5014) (1396)   ;(0001001110111110) (11676) (5054) (13BE)   ;(0001001111100110) (11746) (5094) (13E6)   ;(0001010000001101) (12015) (5133) (140D)   ;(0001010000110011) (12063) (5171) (1433)   ;
;96;(0001010001011010) (12132) (5210) (145A)    ;(0001010010000000) (12200) (5248) (1480)   ;(0001010010100101) (12245) (5285) (14A5)   ;(0001010011001011) (12313) (5323) (14CB)   ;(0001010011110000) (12360) (5360) (14F0)   ;(0001010100010100) (12424) (5396) (1514)   ;(0001010100111000) (12470) (5432) (1538)   ;(0001010101011100) (12534) (5468) (155C)   ;
;104;(0001010101111111) (12577) (5503) (157F)    ;(0001010110100010) (12642) (5538) (15A2)   ;(0001010111000101) (12705) (5573) (15C5)   ;(0001010111100111) (12747) (5607) (15E7)   ;(0001011000001001) (13011) (5641) (1609)   ;(0001011000101011) (13053) (5675) (162B)   ;(0001011001001100) (13114) (5708) (164C)   ;(0001011001101101) (13155) (5741) (166D)   ;
;112;(0001011010001101) (13215) (5773) (168D)    ;(0001011010101101) (13255) (5805) (16AD)   ;(0001011011001101) (13315) (5837) (16CD)   ;(0001011011101100) (13354) (5868) (16EC)   ;(0001011100001011) (13413) (5899) (170B)   ;(0001011100101010) (13452) (5930) (172A)   ;(0001011101001000) (13510) (5960) (1748)   ;(0001011101100110) (13546) (5990) (1766)   ;
;120;(0001011110000100) (13604) (6020) (1784)    ;(0001011110100001) (13641) (6049) (17A1)   ;(0001011110111110) (13676) (6078) (17BE)   ;(0001011111011011) (13733) (6107) (17DB)   ;(0001011111110111) (13767) (6135) (17F7)   ;(0001100000010011) (14023) (6163) (1813)   ;(0001100000101111) (14057) (6191) (182F)   ;(0001100001001010) (14112) (6218) (184A)   ;
;128;(0001100001100101) (14145) (6245) (1865)    ;(0001100010000000) (14200) (6272) (1880)   ;(0001100010011010) (14232) (6298) (189A)   ;(0001100010110100) (14264) (6324) (18B4)   ;(0001100011001110) (14316) (6350) (18CE)   ;(0001100011101000) (14350) (6376) (18E8)   ;(0001100100000001) (14401) (6401) (1901)   ;(0001100100011010) (14432) (6426) (191A)   ;
;136;(0001100100110010) (14462) (6450) (1932)    ;(0001100101001010) (14512) (6474) (194A)   ;(0001100101100010) (14542) (6498) (1962)   ;(0001100101111010) (14572) (6522) (197A)   ;(0001100110010001) (14621) (6545) (1991)   ;(0001100110101000) (14650) (6568) (19A8)   ;(0001100110111111) (14677) (6591) (19BF)   ;(0001100111010101) (14725) (6613) (19D5)   ;
;144;(0001100111101100) (14754) (6636) (19EC)    ;(0001101000000010) (15002) (6658) (1A02)   ;(0001101000010111) (15027) (6679) (1A17)   ;(0001101000101101) (15055) (6701) (1A2D)   ;(0001101001000010) (15102) (6722) (1A42)   ;(0001101001010110) (15126) (6742) (1A56)   ;(0001101001101011) (15153) (6763) (1A6B)   ;(0001101001111111) (15177) (6783) (1A7F)   ;
;152;(0001101010010011) (15223) (6803) (1A93)    ;(0001101010100111) (15247) (6823) (1AA7)   ;(0001101010111011) (15273) (6843) (1ABB)   ;(0001101011001110) (15316) (6862) (1ACE)   ;(0001101011100001) (15341) (6881) (1AE1)   ;(0001101011110100) (15364) (6900) (1AF4)   ;(0001101100000110) (15406) (6918) (1B06)   ;(0001101100011000) (15430) (6936) (1B18)   ;
;160;(0001101100101010) (15452) (6954) (1B2A)    ;(0001101100111100) (15474) (6972) (1B3C)   ;(0001101101001110) (15516) (6990) (1B4E)   ;(0001101101011111) (15537) (7007) (1B5F)   ;(0001101101110000) (15560) (7024) (1B70)   ;(0001101110000001) (15601) (7041) (1B81)   ;(0001101110010010) (15622) (7058) (1B92)   ;(0001101110100010) (15642) (7074) (1BA2)   ;
;168;(0001101110110010) (15662) (7090) (1BB2)    ;(0001101111000010) (15702) (7106) (1BC2)   ;(0001101111010010) (15722) (7122) (1BD2)   ;(0001101111100010) (15742) (7138) (1BE2)   ;(0001101111110001) (15761) (7153) (1BF1)   ;(0001110000000000) (16000) (7168) (1C00)   ;(0001110000001111) (16017) (7183) (1C0F)   ;(0001110000011110) (16036) (7198) (1C1E)   ;
;176;(0001110000101100) (16054) (7212) (1C2C)    ;(0001110000111011) (16073) (7227) (1C3B)   ;(0001110001001001) (16111) (7241) (1C49)   ;(0001110001010111) (16127) (7255) (1C57)   ;(0001110001100100) (16144) (7268) (1C64)   ;(0001110001110010) (16162) (7282) (1C72)   ;(0001110001111111) (16177) (7295) (1C7F)   ;(0001110010001100) (16214) (7308) (1C8C)   ;
;184;(0001110010011001) (16231) (7321) (1C99)    ;(0001110010100110) (16246) (7334) (1CA6)   ;(0001110010110011) (16263) (7347) (1CB3)   ;(0001110010111111) (16277) (7359) (1CBF)   ;(0001110011001100) (16314) (7372) (1CCC)   ;(0001110011011000) (16330) (7384) (1CD8)   ;(0001110011100100) (16344) (7396) (1CE4)   ;(0001110011101111) (16357) (7407) (1CEF)   ;
;192;(0001110011111011) (16373) (7419) (1CFB)    ;(0001110100000110) (16406) (7430) (1D06)   ;(0001110100010010) (16422) (7442) (1D12)   ;(0001110100011101) (16435) (7453) (1D1D)   ;(0001110100101000) (16450) (7464) (1D28)   ;(0001110100110011) (16463) (7475) (1D33)   ;(0001110100111101) (16475) (7485) (1D3D)   ;(0001110101001000) (16510) (7496) (1D48)   ;
;200;(0001110101010010) (16522) (7506) (1D52)    ;(0001110101011100) (16534) (7516) (1D5C)   ;(0001110101100110) (16546) (7526) (1D66)   ;(0001110101110000) (16560) (7536) (1D70)   ;(0001110101111010) (16572) (7546) (1D7A)   ;(0001110110000100) (16604) (7556) (1D84)   ;(0001110110001101) (16615) (7565) (1D8D)   ;(0001110110010111) (16627) (7575) (1D97)   ;
;208;(0001110110100000) (16640) (7584) (1DA0)    ;(0001110110101001) (16651) (7593) (1DA9)   ;(0001110110110010) (16662) (7602) (1DB2)   ;(0001110110111011) (16673) (7611) (1DBB)   ;(0001110111000100) (16704) (7620) (1DC4)   ;(0001110111001100) (16714) (7628) (1DCC)   ;(0001110111010101) (16725) (7637) (1DD5)   ;(0001110111011101) (16735) (7645) (1DDD)   ;
;216;(0001110111100101) (16745) (7653) (1DE5)    ;(0001110111101101) (16755) (7661) (1DED)   ;(0001110111110101) (16765) (7669) (1DF5)   ;(0001110111111101) (16775) (7677) (1DFD)   ;(0001111000000101) (17005) (7685) (1E05)   ;(0001111000001100) (17014) (7692) (1E0C)   ;(0001111000010100) (17024) (7700) (1E14)   ;(0001111000011011) (17033) (7707) (1E1B)   ;
;224;(0001111000100011) (17043) (7715) (1E23)    ;(0001111000101010) (17052) (7722) (1E2A)   ;(0001111000110001) (17061) (7729) (1E31)   ;(0001111000111000) (17070) (7736) (1E38)   ;(0001111000111111) (17077) (7743) (1E3F)   ;(0001111001000110) (17106) (7750) (1E46)   ;(0001111001001100) (17114) (7756) (1E4C)   ;(0001111001010011) (17123) (7763) (1E53)   ;
;232;(0001111001011001) (17131) (7769) (1E59)    ;(0001111001100000) (17140) (7776) (1E60)   ;(0001111001100110) (17146) (7782) (1E66)   ;(0001111001101100) (17154) (7788) (1E6C)   ;(0001111001110010) (17162) (7794) (1E72)   ;(0001111001111001) (17171) (7801) (1E79)   ;(0001111001111110) (17176) (7806) (1E7E)   ;(0001111010000100) (17204) (7812) (1E84)   ;
;240;(0001111010001010) (17212) (7818) (1E8A)    ;(0001111010010000) (17220) (7824) (1E90)   ;(0001111010010101) (17225) (7829) (1E95)   ;(0001111010011011) (17233) (7835) (1E9B)   ;(0001111010100000) (17240) (7840) (1EA0)   ;(0001111010100110) (17246) (7846) (1EA6)   ;(0001111010101011) (17253) (7851) (1EAB)   ;(0001111010110000) (17260) (7856) (1EB0)   ;
;248;(0001111010110101) (17265) (7861) (1EB5)    ;(0001111010111010) (17272) (7866) (1EBA)   ;(0001111010111111) (17277) (7871) (1EBF)   ;(0001111011000100) (17304) (7876) (1EC4)   ;(0001111011001001) (17311) (7881) (1EC9)   ;(0001111011001110) (17316) (7886) (1ECE)   ;(0001111011010010) (17322) (7890) (1ED2)   ;(0001111011010111) (17327) (7895) (1ED7)   ;
;256;(0001111011011011) (17333) (7899) (1EDB)    ;(0001111011100000) (17340) (7904) (1EE0)   ;(0001111011100100) (17344) (7908) (1EE4)   ;(0001111011101001) (17351) (7913) (1EE9)   ;(0001111011101101) (17355) (7917) (1EED)   ;(0001111011110001) (17361) (7921) (1EF1)   ;(0001111011110101) (17365) (7925) (1EF5)   ;(0001111011111001) (17371) (7929) (1EF9)   ;
;264;(0001111011111101) (17375) (7933) (1EFD)    ;(0001111100000001) (17401) (7937) (1F01)   ;(0001111100000101) (17405) (7941) (1F05)   ;(0001111100001001) (17411) (7945) (1F09)   ;(0001111100001101) (17415) (7949) (1F0D)   ;(0001111100010001) (17421) (7953) (1F11)   ;(0001111100010100) (17424) (7956) (1F14)   ;(0001111100011000) (17430) (7960) (1F18)   ;
;272;(0001111100011011) (17433) (7963) (1F1B)    ;(0001111100011111) (17437) (7967) (1F1F)   ;(0001111100100010) (17442) (7970) (1F22)   ;(0001111100100110) (17446) (7974) (1F26)   ;(0001111100101001) (17451) (7977) (1F29)   ;(0001111100101100) (17454) (7980) (1F2C)   ;(0001111100110000) (17460) (7984) (1F30)   ;(0001111100110011) (17463) (7987) (1F33)   ;
;280;(0001111100110110) (17466) (7990) (1F36)    ;(0001111100111001) (17471) (7993) (1F39)   ;(0001111100111100) (17474) (7996) (1F3C)   ;(0001111100111111) (17477) (7999) (1F3F)   ;(0001111101000010) (17502) (8002) (1F42)   ;(0001111101000101) (17505) (8005) (1F45)   ;(0001111101001000) (17510) (8008) (1F48)   ;(0001111101001011) (17513) (8011) (1F4B)   ;
;288;(0001111101001101) (17515) (8013) (1F4D)    ;(0001111101010000) (17520) (8016) (1F50)   ;(0001111101010011) (17523) (8019) (1F53)   ;(0001111101010110) (17526) (8022) (1F56)   ;(0001111101011000) (17530) (8024) (1F58)   ;(0001111101011011) (17533) (8027) (1F5B)   ;(0001111101011101) (17535) (8029) (1F5D)   ;(0001111101100000) (17540) (8032) (1F60)   ;
;296;(0001111101100010) (17542) (8034) (1F62)    ;(0001111101100101) (17545) (8037) (1F65)   ;(0001111101100111) (17547) (8039) (1F67)   ;(0001111101101001) (17551) (8041) (1F69)   ;(0001111101101100) (17554) (8044) (1F6C)   ;(0001111101101110) (17556) (8046) (1F6E)   ;(0001111101110000) (17560) (8048) (1F70)   ;(0001111101110010) (17562) (8050) (1F72)   ;
;304;(0001111101110101) (17565) (8053) (1F75)    ;(0001111101110111) (17567) (8055) (1F77)   ;(0001111101111001) (17571) (8057) (1F79)   ;(0001111101111011) (17573) (8059) (1F7B)   ;(0001111101111101) (17575) (8061) (1F7D)   ;(0001111101111111) (17577) (8063) (1F7F)   ;(0001111110000001) (17601) (8065) (1F81)   ;(0001111110000011) (17603) (8067) (1F83)   ;
;312;(0001111110000101) (17605) (8069) (1F85)    ;(0001111110000111) (17607) (8071) (1F87)   ;(0001111110001001) (17611) (8073) (1F89)   ;(0001111110001011) (17613) (8075) (1F8B)   ;(0001111110001100) (17614) (8076) (1F8C)   ;(0001111110001110) (17616) (8078) (1F8E)   ;(0001111110010000) (17620) (8080) (1F90)   ;(0001111110010010) (17622) (8082) (1F92)   ;
;320;(0001111110010011) (17623) (8083) (1F93)    ;(0001111110010101) (17625) (8085) (1F95)   ;(0001111110010111) (17627) (8087) (1F97)   ;(0001111110011000) (17630) (8088) (1F98)   ;(0001111110011010) (17632) (8090) (1F9A)   ;(0001111110011011) (17633) (8091) (1F9B)   ;(0001111110011101) (17635) (8093) (1F9D)   ;(0001111110011111) (17637) (8095) (1F9F)   ;
;328;(0001111110100000) (17640) (8096) (1FA0)    ;(0001111110100010) (17642) (8098) (1FA2)   ;(0001111110100011) (17643) (8099) (1FA3)   ;(0001111110100100) (17644) (8100) (1FA4)   ;(0001111110100110) (17646) (8102) (1FA6)   ;(0001111110100111) (17647) (8103) (1FA7)   ;(0001111110101001) (17651) (8105) (1FA9)   ;(0001111110101010) (17652) (8106) (1FAA)   ;
;336;(0001111110101011) (17653) (8107) (1FAB)    ;(0001111110101101) (17655) (8109) (1FAD)   ;(0001111110101110) (17656) (8110) (1FAE)   ;(0001111110101111) (17657) (8111) (1FAF)   ;(0001111110110000) (17660) (8112) (1FB0)   ;(0001111110110010) (17662) (8114) (1FB2)   ;(0001111110110011) (17663) (8115) (1FB3)   ;(0001111110110100) (17664) (8116) (1FB4)   ;
;344;(0001111110110101) (17665) (8117) (1FB5)    ;(0001111110110110) (17666) (8118) (1FB6)   ;(0001111110111000) (17670) (8120) (1FB8)   ;(0001111110111001) (17671) (8121) (1FB9)   ;(0001111110111010) (17672) (8122) (1FBA)   ;(0001111110111011) (17673) (8123) (1FBB)   ;(0001111110111100) (17674) (8124) (1FBC)   ;(0001111110111101) (17675) (8125) (1FBD)   ;
;352;(0001111110111110) (17676) (8126) (1FBE)    ;(0001111110111111) (17677) (8127) (1FBF)   ;(0001111111000000) (17700) (8128) (1FC0)   ;(0001111111000001) (17701) (8129) (1FC1)   ;(0001111111000010) (17702) (8130) (1FC2)   ;(0001111111000011) (17703) (8131) (1FC3)   ;(0001111111000100) (17704) (8132) (1FC4)   ;(0001111111000101) (17705) (8133) (1FC5)   ;
;360;(0001111111000110) (17706) (8134) (1FC6)    ;(0001111111000111) (17707) (8135) (1FC7)   ;(0001111111001000) (17710) (8136) (1FC8)   ;(0001111111001000) (17710) (8136) (1FC8)   ;(0001111111001001) (17711) (8137) (1FC9)   ;(0001111111001010) (17712) (8138) (1FCA)   ;(0001111111001011) (17713) (8139) (1FCB)   ;(0001111111001100) (17714) (8140) (1FCC)   ;
;368;(0001111111001101) (17715) (8141) (1FCD)    ;(0001111111001101) (17715) (8141) (1FCD)   ;(0001111111001110) (17716) (8142) (1FCE)   ;(0001111111001111) (17717) (8143) (1FCF)   ;(0001111111010000) (17720) (8144) (1FD0)   ;(0001111111010000) (17720) (8144) (1FD0)   ;(0001111111010001) (17721) (8145) (1FD1)   ;(0001111111010010) (17722) (8146) (1FD2)   ;
;376;(0001111111010011) (17723) (8147) (1FD3)    ;(0001111111010011) (17723) (8147) (1FD3)   ;(0001111111010100) (17724) (8148) (1FD4)   ;(0001111111010101) (17725) (8149) (1FD5)   ;(0001111111010101) (17725) (8149) (1FD5)   ;(0001111111010110) (17726) (8150) (1FD6)   ;(0001111111010111) (17727) (8151) (1FD7)   ;(0001111111010111) (17727) (8151) (1FD7)   ;
;384;(0001111111011000) (17730) (8152) (1FD8)    ;(0001111111011001) (17731) (8153) (1FD9)   ;(0001111111011001) (17731) (8153) (1FD9)   ;(0001111111011010) (17732) (8154) (1FDA)   ;(0001111111011010) (17732) (8154) (1FDA)   ;(0001111111011011) (17733) (8155) (1FDB)   ;(0001111111011100) (17734) (8156) (1FDC)   ;(0001111111011100) (17734) (8156) (1FDC)   ;
;392;(0001111111011101) (17735) (8157) (1FDD)    ;(0001111111011101) (17735) (8157) (1FDD)   ;(0001111111011110) (17736) (8158) (1FDE)   ;(0001111111011110) (17736) (8158) (1FDE)   ;(0001111111011111) (17737) (8159) (1FDF)   ;(0001111111011111) (17737) (8159) (1FDF)   ;(0001111111100000) (17740) (8160) (1FE0)   ;(0001111111100000) (17740) (8160) (1FE0)   ;
;400;(0001111111100001) (17741) (8161) (1FE1)    ;(0001111111100001) (17741) (8161) (1FE1)   ;(0001111111100010) (17742) (8162) (1FE2)   ;(0001111111100010) (17742) (8162) (1FE2)   ;(0001111111100011) (17743) (8163) (1FE3)   ;(0001111111100011) (17743) (8163) (1FE3)   ;(0001111111100100) (17744) (8164) (1FE4)   ;(0001111111100100) (17744) (8164) (1FE4)   ;
;408;(0001111111100100) (17744) (8164) (1FE4)    ;(0001111111100101) (17745) (8165) (1FE5)   ;(0001111111100101) (17745) (8165) (1FE5)   ;(0001111111100110) (17746) (8166) (1FE6)   ;(0001111111100110) (17746) (8166) (1FE6)   ;(0001111111100111) (17747) (8167) (1FE7)   ;(0001111111100111) (17747) (8167) (1FE7)   ;(0001111111100111) (17747) (8167) (1FE7)   ;
;416;(0001111111101000) (17750) (8168) (1FE8)    ;(0001111111101000) (17750) (8168) (1FE8)   ;(0001111111101000) (17750) (8168) (1FE8)   ;(0001111111101001) (17751) (8169) (1FE9)   ;(0001111111101001) (17751) (8169) (1FE9)   ;(0001111111101010) (17752) (8170) (1FEA)   ;(0001111111101010) (17752) (8170) (1FEA)   ;(0001111111101010) (17752) (8170) (1FEA)   ;
;424;(0001111111101011) (17753) (8171) (1FEB)    ;(0001111111101011) (17753) (8171) (1FEB)   ;(0001111111101011) (17753) (8171) (1FEB)   ;(0001111111101100) (17754) (8172) (1FEC)   ;(0001111111101100) (17754) (8172) (1FEC)   ;(0001111111101100) (17754) (8172) (1FEC)   ;(0001111111101100) (17754) (8172) (1FEC)   ;(0001111111101101) (17755) (8173) (1FED)   ;
;432;(0001111111101101) (17755) (8173) (1FED)    ;(0001111111101101) (17755) (8173) (1FED)   ;(0001111111101110) (17756) (8174) (1FEE)   ;(0001111111101110) (17756) (8174) (1FEE)   ;(0001111111101110) (17756) (8174) (1FEE)   ;(0001111111101110) (17756) (8174) (1FEE)   ;(0001111111101111) (17757) (8175) (1FEF)   ;(0001111111101111) (17757) (8175) (1FEF)   ;
;440;(0001111111101111) (17757) (8175) (1FEF)    ;(0001111111110000) (17760) (8176) (1FF0)   ;(0001111111110000) (17760) (8176) (1FF0)   ;(0001111111110000) (17760) (8176) (1FF0)   ;(0001111111110000) (17760) (8176) (1FF0)   ;(0001111111110001) (17761) (8177) (1FF1)   ;(0001111111110001) (17761) (8177) (1FF1)   ;(0001111111110001) (17761) (8177) (1FF1)   ;
;448;(0001111111110001) (17761) (8177) (1FF1)    ;(0001111111110001) (17761) (8177) (1FF1)   ;(0001111111110010) (17762) (8178) (1FF2)   ;(0001111111110010) (17762) (8178) (1FF2)   ;(0001111111110010) (17762) (8178) (1FF2)   ;(0001111111110010) (17762) (8178) (1FF2)   ;(0001111111110011) (17763) (8179) (1FF3)   ;(0001111111110011) (17763) (8179) (1FF3)   ;
;456;(0001111111110011) (17763) (8179) (1FF3)    ;(0001111111110011) (17763) (8179) (1FF3)   ;(0001111111110011) (17763) (8179) (1FF3)   ;(0001111111110100) (17764) (8180) (1FF4)   ;(0001111111110100) (17764) (8180) (1FF4)   ;(0001111111110100) (17764) (8180) (1FF4)   ;(0001111111110100) (17764) (8180) (1FF4)   ;(0001111111110100) (17764) (8180) (1FF4)   ;
;464;(0001111111110101) (17765) (8181) (1FF5)    ;(0001111111110101) (17765) (8181) (1FF5)   ;(0001111111110101) (17765) (8181) (1FF5)   ;(0001111111110101) (17765) (8181) (1FF5)   ;(0001111111110101) (17765) (8181) (1FF5)   ;(0001111111110101) (17765) (8181) (1FF5)   ;(0001111111110110) (17766) (8182) (1FF6)   ;(0001111111110110) (17766) (8182) (1FF6)   ;
;472;(0001111111110110) (17766) (8182) (1FF6)    ;(0001111111110110) (17766) (8182) (1FF6)   ;(0001111111110110) (17766) (8182) (1FF6)   ;(0001111111110110) (17766) (8182) (1FF6)   ;(0001111111110110) (17766) (8182) (1FF6)   ;(0001111111110111) (17767) (8183) (1FF7)   ;(0001111111110111) (17767) (8183) (1FF7)   ;(0001111111110111) (17767) (8183) (1FF7)   ;
;480;(0001111111110111) (17767) (8183) (1FF7)    ;(0001111111110111) (17767) (8183) (1FF7)   ;(0001111111110111) (17767) (8183) (1FF7)   ;(0001111111110111) (17767) (8183) (1FF7)   ;(0001111111111000) (17770) (8184) (1FF8)   ;(0001111111111000) (17770) (8184) (1FF8)   ;(0001111111111000) (17770) (8184) (1FF8)   ;(0001111111111000) (17770) (8184) (1FF8)   ;
;488;(0001111111111000) (17770) (8184) (1FF8)    ;(0001111111111000) (17770) (8184) (1FF8)   ;(0001111111111000) (17770) (8184) (1FF8)   ;(0001111111111000) (17770) (8184) (1FF8)   ;(0001111111111001) (17771) (8185) (1FF9)   ;(0001111111111001) (17771) (8185) (1FF9)   ;(0001111111111001) (17771) (8185) (1FF9)   ;(0001111111111001) (17771) (8185) (1FF9)   ;
;496;(0001111111111001) (17771) (8185) (1FF9)    ;(0001111111111001) (17771) (8185) (1FF9)   ;(0001111111111001) (17771) (8185) (1FF9)   ;(0001111111111001) (17771) (8185) (1FF9)   ;(0001111111111001) (17771) (8185) (1FF9)   ;(0001111111111010) (17772) (8186) (1FFA)   ;(0001111111111010) (17772) (8186) (1FFA)   ;(0001111111111010) (17772) (8186) (1FFA)   ;
;504;(0001111111111010) (17772) (8186) (1FFA)    ;(0001111111111010) (17772) (8186) (1FFA)   ;(0001111111111010) (17772) (8186) (1FFA)   ;(0001111111111010) (17772) (8186) (1FFA)   ;(0001111111111010) (17772) (8186) (1FFA)   ;(0001111111111010) (17772) (8186) (1FFA)   ;(0001111111111010) (17772) (8186) (1FFA)   ;(0001111111111011) (17773) (8187) (1FFB)   ;


+--------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                 ;
+--------------------------------------------------------------------------------+
Statistic           : Simple Multipliers (9-bit)
Number Used         : 0
Available per Block : 2
Maximum Available   : 30

Statistic           : Simple Multipliers (18-bit)
Number Used         : 4
Available per Block : 1
Maximum Available   : 15

Statistic           : Embedded Multiplier Blocks
Number Used         : 4
Available per Block : --
Maximum Available   : 15

Statistic           : Embedded Multiplier 9-bit elements
Number Used         : 8
Available per Block : 2
Maximum Available   : 30

Statistic           : Signed Embedded Multipliers
Number Used         : 4
Available per Block : --
Maximum Available   : --

Statistic           : Unsigned Embedded Multipliers
Number Used         : 0
Available per Block : --
Maximum Available   : --

Statistic           : Mixed Sign Embedded Multipliers
Number Used         : 0
Available per Block : --
Maximum Available   : --

Statistic           : Variable Sign Embedded Multipliers
Number Used         : 0
Available per Block : --
Maximum Available   : --

Statistic           : Dedicated Input Shift Register Chains
Number Used         : 0
Available per Block : --
Maximum Available   : --
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; DSP Block Details                                                              ;
+--------------------------------------------------------------------------------+
Name                           : LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2
Mode                           : Simple Multiplier (18-bit)
Location                       : DSPOUT_X20_Y14_N2
Sign Representation            : 
Has Input Shift Register Chain : No
Data A Input Register          :  
Data B Input Register          :  
Pipeline Register              :  
Output Register                : yes

Name                           :    LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Mode                           :  
Location                       : DSPMULT_X20_Y14_N0
Sign Representation            : Signed
Has Input Shift Register Chain : 
Data A Input Register          : no
Data B Input Register          : no
Pipeline Register              : no
Output Register                :  

Name                           : LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2
Mode                           : Simple Multiplier (18-bit)
Location                       : DSPOUT_X20_Y15_N2
Sign Representation            : 
Has Input Shift Register Chain : No
Data A Input Register          :  
Data B Input Register          :  
Pipeline Register              :  
Output Register                : no

Name                           :    LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Mode                           :  
Location                       : DSPMULT_X20_Y15_N0
Sign Representation            : Signed
Has Input Shift Register Chain : 
Data A Input Register          : yes
Data B Input Register          : no
Pipeline Register              : no
Output Register                :  

Name                           : LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2
Mode                           : Simple Multiplier (18-bit)
Location                       : DSPOUT_X20_Y10_N2
Sign Representation            : 
Has Input Shift Register Chain : No
Data A Input Register          :  
Data B Input Register          :  
Pipeline Register              :  
Output Register                : no

Name                           :    LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Mode                           :  
Location                       : DSPMULT_X20_Y10_N0
Sign Representation            : Signed
Has Input Shift Register Chain : 
Data A Input Register          : yes
Data B Input Register          : no
Pipeline Register              : no
Output Register                :  

Name                           : LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2
Mode                           : Simple Multiplier (18-bit)
Location                       : DSPOUT_X20_Y17_N2
Sign Representation            : 
Has Input Shift Register Chain : No
Data A Input Register          :  
Data B Input Register          :  
Pipeline Register              :  
Output Register                : no

Name                           :    LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Mode                           :  
Location                       : DSPMULT_X20_Y17_N0
Sign Representation            : Signed
Has Input Shift Register Chain : 
Data A Input Register          : no
Data B Input Register          : no
Pipeline Register              : no
Output Register                :  
+--------------------------------------------------------------------------------+



+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 1,934 / 32,401 ( 6 % ) ;
; C16 interconnects     ; 48 / 1,326 ( 4 % )     ;
; C4 interconnects      ; 726 / 21,816 ( 3 % )   ;
; Direct links          ; 500 / 32,401 ( 2 % )   ;
; Global clocks         ; 2 / 10 ( 20 % )        ;
; Local interconnects   ; 391 / 10,320 ( 4 % )   ;
; R24 interconnects     ; 41 / 1,289 ( 3 % )     ;
; R4 interconnects      ; 1,002 / 28,186 ( 4 % ) ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.70) ; Number of LABs  (Total = 108) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 4                             ;
; 2                                           ; 3                             ;
; 3                                           ; 2                             ;
; 4                                           ; 0                             ;
; 5                                           ; 0                             ;
; 6                                           ; 2                             ;
; 7                                           ; 0                             ;
; 8                                           ; 0                             ;
; 9                                           ; 3                             ;
; 10                                          ; 7                             ;
; 11                                          ; 2                             ;
; 12                                          ; 1                             ;
; 13                                          ; 2                             ;
; 14                                          ; 5                             ;
; 15                                          ; 7                             ;
; 16                                          ; 70                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.78) ; Number of LABs  (Total = 108) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 52                            ;
; 1 Clock                            ; 68                            ;
; 1 Clock enable                     ; 42                            ;
; 1 Sync. clear                      ; 25                            ;
; 2 Clock enables                    ; 5                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 17.88) ; Number of LABs  (Total = 108) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 2                             ;
; 2                                            ; 5                             ;
; 3                                            ; 2                             ;
; 4                                            ; 0                             ;
; 5                                            ; 1                             ;
; 6                                            ; 2                             ;
; 7                                            ; 1                             ;
; 8                                            ; 2                             ;
; 9                                            ; 0                             ;
; 10                                           ; 5                             ;
; 11                                           ; 1                             ;
; 12                                           ; 9                             ;
; 13                                           ; 2                             ;
; 14                                           ; 1                             ;
; 15                                           ; 2                             ;
; 16                                           ; 20                            ;
; 17                                           ; 3                             ;
; 18                                           ; 2                             ;
; 19                                           ; 6                             ;
; 20                                           ; 3                             ;
; 21                                           ; 6                             ;
; 22                                           ; 1                             ;
; 23                                           ; 2                             ;
; 24                                           ; 2                             ;
; 25                                           ; 5                             ;
; 26                                           ; 1                             ;
; 27                                           ; 1                             ;
; 28                                           ; 6                             ;
; 29                                           ; 2                             ;
; 30                                           ; 4                             ;
; 31                                           ; 1                             ;
; 32                                           ; 8                             ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 11.15) ; Number of LABs  (Total = 108) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 0                             ;
; 1                                                ; 4                             ;
; 2                                                ; 4                             ;
; 3                                                ; 3                             ;
; 4                                                ; 6                             ;
; 5                                                ; 4                             ;
; 6                                                ; 6                             ;
; 7                                                ; 3                             ;
; 8                                                ; 3                             ;
; 9                                                ; 6                             ;
; 10                                               ; 6                             ;
; 11                                               ; 6                             ;
; 12                                               ; 4                             ;
; 13                                               ; 2                             ;
; 14                                               ; 10                            ;
; 15                                               ; 6                             ;
; 16                                               ; 29                            ;
; 17                                               ; 3                             ;
; 18                                               ; 1                             ;
; 19                                               ; 0                             ;
; 20                                               ; 1                             ;
; 21                                               ; 1                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 16.01) ; Number of LABs  (Total = 108) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 1                             ;
; 3                                            ; 4                             ;
; 4                                            ; 5                             ;
; 5                                            ; 1                             ;
; 6                                            ; 1                             ;
; 7                                            ; 2                             ;
; 8                                            ; 6                             ;
; 9                                            ; 6                             ;
; 10                                           ; 5                             ;
; 11                                           ; 2                             ;
; 12                                           ; 3                             ;
; 13                                           ; 9                             ;
; 14                                           ; 4                             ;
; 15                                           ; 8                             ;
; 16                                           ; 6                             ;
; 17                                           ; 7                             ;
; 18                                           ; 2                             ;
; 19                                           ; 2                             ;
; 20                                           ; 7                             ;
; 21                                           ; 2                             ;
; 22                                           ; 1                             ;
; 23                                           ; 4                             ;
; 24                                           ; 1                             ;
; 25                                           ; 2                             ;
; 26                                           ; 4                             ;
; 27                                           ; 1                             ;
; 28                                           ; 2                             ;
; 29                                           ; 2                             ;
; 30                                           ; 1                             ;
; 31                                           ; 0                             ;
; 32                                           ; 0                             ;
; 33                                           ; 6                             ;
; 34                                           ; 0                             ;
; 35                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------+
; I/O Rules Details                                                              ;
+--------------------------------------------------------------------------------+
Status            : Inapplicable
ID                : IO_000001
Category          : Capacity Checks
Rule Description  : Number of pins in an I/O bank should not exceed the number of locations available.
Severity          : Critical
Information       : No Location assignments found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000002
Category          : Capacity Checks
Rule Description  : Number of clocks in an I/O bank should not exceed the number of clocks available.
Severity          : Critical
Information       : No Global Signal assignments found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000003
Category          : Capacity Checks
Rule Description  : Number of pins in a Vrefgroup should not exceed the number of locations available.
Severity          : Critical
Information       : No Location assignments found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000004
Category          : Voltage Compatibility Checks
Rule Description  : The I/O bank should support the requested VCCIO.
Severity          : Critical
Information       : No IOBANK_VCCIO assignments found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000005
Category          : Voltage Compatibility Checks
Rule Description  : The I/O bank should not have competing VREF values.
Severity          : Critical
Information       : No VREF I/O Standard assignments found.
Area              : I/O
Extra Information : 

Status            : Pass
ID                : IO_000006
Category          : Voltage Compatibility Checks
Rule Description  : The I/O bank should not have competing VCCIO values.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000007
Category          : Valid Location Checks
Rule Description  : Checks for unavailable locations.
Severity          : Critical
Information       : No Location assignments found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000008
Category          : Valid Location Checks
Rule Description  : Checks for reserved locations.
Severity          : Critical
Information       : No reserved LogicLock region found.
Area              : I/O
Extra Information : 

Status            : Pass
ID                : IO_000009
Category          : I/O Properties Checks for One I/O
Rule Description  : The location should support the requested I/O standard.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Pass
ID                : IO_000010
Category          : I/O Properties Checks for One I/O
Rule Description  : The location should support the requested I/O direction.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000011
Category          : I/O Properties Checks for One I/O
Rule Description  : The location should support the requested Current Strength.
Severity          : Critical
Information       : No Current Strength assignments found.
Area              : I/O
Extra Information : 

Status            : Pass
ID                : IO_000012
Category          : I/O Properties Checks for One I/O
Rule Description  : The location should support the requested On Chip Termination value.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000013
Category          : I/O Properties Checks for One I/O
Rule Description  : The location should support the requested Bus Hold value.
Severity          : Critical
Information       : No Enable Bus-Hold Circuitry assignments found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000014
Category          : I/O Properties Checks for One I/O
Rule Description  : The location should support the requested Weak Pull Up value.
Severity          : Critical
Information       : No Weak Pull-Up Resistor assignments found.
Area              : I/O
Extra Information : 

Status            : Pass
ID                : IO_000015
Category          : I/O Properties Checks for One I/O
Rule Description  : The location should support the requested PCI Clamp Diode.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000018
Category          : I/O Properties Checks for One I/O
Rule Description  : The I/O standard should support the requested Current Strength.
Severity          : Critical
Information       : No Current Strength assignments found.
Area              : I/O
Extra Information : 

Status            : Pass
ID                : IO_000019
Category          : I/O Properties Checks for One I/O
Rule Description  : The I/O standard should support the requested On Chip Termination value.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Pass
ID                : IO_000020
Category          : I/O Properties Checks for One I/O
Rule Description  : The I/O standard should support the requested PCI Clamp Diode.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000021
Category          : I/O Properties Checks for One I/O
Rule Description  : The I/O standard should support the requested Weak Pull Up value.
Severity          : Critical
Information       : No Weak Pull-Up Resistor assignments found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000022
Category          : I/O Properties Checks for One I/O
Rule Description  : The I/O standard should support the requested Bus Hold value.
Severity          : Critical
Information       : No Enable Bus-Hold Circuitry assignments found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000023
Category          : I/O Properties Checks for One I/O
Rule Description  : The I/O standard should support the Open Drain value.
Severity          : Critical
Information       : No open drain assignments found.
Area              : I/O
Extra Information : 

Status            : Pass
ID                : IO_000024
Category          : I/O Properties Checks for One I/O
Rule Description  : The I/O direction should support the On Chip Termination value.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000026
Category          : I/O Properties Checks for One I/O
Rule Description  : On Chip Termination and Current Strength should not be used at the same time.
Severity          : Critical
Information       : No Current Strength assignments found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000027
Category          : I/O Properties Checks for One I/O
Rule Description  : Weak Pull Up and Bus Hold should not be used at the same time.
Severity          : Critical
Information       : No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000045
Category          : I/O Properties Checks for One I/O
Rule Description  : The I/O standard should support the requested Slew Rate value.
Severity          : Critical
Information       : No Slew Rate assignments found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000046
Category          : I/O Properties Checks for One I/O
Rule Description  : The location should support the requested Slew Rate value.
Severity          : Critical
Information       : No Slew Rate assignments found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000047
Category          : I/O Properties Checks for One I/O
Rule Description  : On Chip Termination and Slew Rate should not be used at the same time.
Severity          : Critical
Information       : No Slew Rate assignments found.
Area              : I/O
Extra Information : 

Status            : Pass
ID                : IO_000033
Category          : Electromigration Checks
Rule Description  : Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000034
Category          : SI Related Distance Checks
Rule Description  : Single-ended outputs should be 5 LAB row(s) away from a differential I/O.
Severity          : High
Information       : No Differential I/O Standard assignments found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000042
Category          : SI Related SSO Limit Checks
Rule Description  : No more than 20 outputs are allowed in a VREF group when VREF is being read from.
Severity          : High
Information       : No VREF I/O Standard assignments found.
Area              : I/O
Extra Information : 

Status            : ----
ID                : ----
Category          : Disclaimer
Rule Description  : OCT rules are checked but not reported.
Severity          : None
Information       : ----
Area              : On Chip Termination
Extra Information : 
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; I/O Rules Matrix                                                               ;
+--------------------------------------------------------------------------------+
Pin/Rules : Total Pass
IO_000001 : 0
IO_000002 : 0
IO_000003 : 0
IO_000004 : 0
IO_000005 : 0
IO_000006 : 112
IO_000007 : 0
IO_000008 : 0
IO_000009 : 112
IO_000010 : 112
IO_000011 : 0
IO_000012 : 23
IO_000013 : 0
IO_000014 : 0
IO_000015 : 89
IO_000018 : 0
IO_000019 : 23
IO_000020 : 89
IO_000021 : 0
IO_000022 : 0
IO_000023 : 0
IO_000024 : 23
IO_000026 : 0
IO_000027 : 0
IO_000045 : 0
IO_000046 : 0
IO_000047 : 0
IO_000033 : 112
IO_000034 : 0
IO_000042 : 0

Pin/Rules : Total Unchecked
IO_000001 : 0
IO_000002 : 0
IO_000003 : 0
IO_000004 : 0
IO_000005 : 0
IO_000006 : 0
IO_000007 : 0
IO_000008 : 0
IO_000009 : 0
IO_000010 : 0
IO_000011 : 0
IO_000012 : 0
IO_000013 : 0
IO_000014 : 0
IO_000015 : 0
IO_000018 : 0
IO_000019 : 0
IO_000020 : 0
IO_000021 : 0
IO_000022 : 0
IO_000023 : 0
IO_000024 : 0
IO_000026 : 0
IO_000027 : 0
IO_000045 : 0
IO_000046 : 0
IO_000047 : 0
IO_000033 : 0
IO_000034 : 0
IO_000042 : 0

Pin/Rules : Total Inapplicable
IO_000001 : 112
IO_000002 : 112
IO_000003 : 112
IO_000004 : 112
IO_000005 : 112
IO_000006 : 0
IO_000007 : 112
IO_000008 : 112
IO_000009 : 0
IO_000010 : 0
IO_000011 : 112
IO_000012 : 89
IO_000013 : 112
IO_000014 : 112
IO_000015 : 23
IO_000018 : 112
IO_000019 : 89
IO_000020 : 23
IO_000021 : 112
IO_000022 : 112
IO_000023 : 112
IO_000024 : 89
IO_000026 : 112
IO_000027 : 112
IO_000045 : 112
IO_000046 : 112
IO_000047 : 112
IO_000033 : 0
IO_000034 : 112
IO_000042 : 112

Pin/Rules : Total Fail
IO_000001 : 0
IO_000002 : 0
IO_000003 : 0
IO_000004 : 0
IO_000005 : 0
IO_000006 : 0
IO_000007 : 0
IO_000008 : 0
IO_000009 : 0
IO_000010 : 0
IO_000011 : 0
IO_000012 : 0
IO_000013 : 0
IO_000014 : 0
IO_000015 : 0
IO_000018 : 0
IO_000019 : 0
IO_000020 : 0
IO_000021 : 0
IO_000022 : 0
IO_000023 : 0
IO_000024 : 0
IO_000026 : 0
IO_000027 : 0
IO_000045 : 0
IO_000046 : 0
IO_000047 : 0
IO_000033 : 0
IO_000034 : 0
IO_000042 : 0

Pin/Rules : w_ad[0]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : w_ad[1]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : w_ad[2]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : w_ad[3]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : w_ad[4]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : output[0]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : output[1]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : output[2]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : output[3]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : output[4]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : output[5]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : output[6]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : output[7]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : output[8]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : output[9]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : output[10]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : output[11]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : output[12]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : output[13]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : output[14]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : output[15]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : ready
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : done
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : b_ad[0]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : b_ad[1]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : b_ad[2]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : b_ad[3]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : b_ad[4]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : clock
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : reset
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : start
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : clear
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bh[6]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bh[5]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bh[4]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bh[3]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bh[2]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bh[1]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bh[0]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bx[6]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bx[5]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bx[4]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bx[3]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bx[2]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bx[1]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bx[0]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bh[15]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bh[14]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bh[13]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bh[12]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bh[11]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bh[10]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bh[9]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bh[8]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bh[7]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bx[15]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bx[14]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bx[13]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bx[12]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bx[11]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bx[10]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bx[9]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bx[8]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bx[7]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wh[0]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wh[1]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wh[2]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wh[3]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wh[4]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wh[5]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wh[6]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wh[7]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wh[8]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wh[9]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wh[10]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wh[11]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wh[12]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wh[13]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wh[14]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wh[15]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wx[0]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wx[1]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wx[2]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wx[3]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wx[4]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wx[5]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wx[6]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wx[7]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wx[8]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wx[9]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wx[10]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wx[11]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wx[12]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wx[13]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wx[14]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wx[15]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : input[0]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : input[1]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : input[2]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : input[3]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : input[4]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : input[5]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : input[6]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : input[7]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : input[8]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : input[9]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : input[10]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : input[11]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : input[12]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : input[13]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : input[14]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : input[15]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable
+--------------------------------------------------------------------------------+



+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                  ;
+--------------------------------------------------------------------------------+
Source Clock(s)      : I/O
Destination Clock(s) : clock
Delay Added in ns    : 7.1
+--------------------------------------------------------------------------------+

Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+--------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                  ;
+--------------------------------------------------------------------------------+
Source Register      : clear
Destination Register : output_layer:u1|nReg:r1d|Q[15]
Delay Added in ns    : 0.504

Source Register      : input[5]
Destination Register : shiftReg:l0|reg[0][5]
Delay Added in ns    : 0.416

Source Register      : input[8]
Destination Register : shiftReg:l0|reg[0][8]
Delay Added in ns    : 0.404

Source Register      : input[7]
Destination Register : shiftReg:l0|reg[0][7]
Delay Added in ns    : 0.338

Source Register      : input[4]
Destination Register : shiftReg:l0|reg[0][4]
Delay Added in ns    : 0.320
+--------------------------------------------------------------------------------+

Note: This table only shows the top 5 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (119004): Automatically selected device 10CL006YU256C6G for design HLSTM_FIXED
Info (119005): Fitting design with smaller device may be possible, but smaller device must be specified
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10CL010YU256C6G is compatible
    Info (176445): Device 10CL016YU256C6G is compatible
    Info (176445): Device 10CL025YU256C6G is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 112 pins of 112 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332104): Reading SDC File: 'src/SDC1.sdc'
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   10.000        clock
Info (176353): Automatically promoted node clock~input (placed in PIN E2 (CLK0, DIFFCLK_0p)) File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 11
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node reset~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 12
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 32 registers into blocks of type Embedded multiplier block
    Extra Info (176218): Packed 16 registers into blocks of type Embedded multiplier output
    Extra Info (176220): Created 16 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 110 (unused VREF, 2.5V VCCIO, 87 input, 23 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  9 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:09
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (11888): Total time spent on timing analysis during the Fitter is 1.03 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/output_files/HLSTM_FIXED.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 5469 megabytes
    Info: Processing ended: Wed Jun 05 14:41:56 2024
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:08


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/output_files/HLSTM_FIXED.fit.smsg.


