{
  "module_name": "ehci_def.h",
  "hash_id": "0d162931fa977cf96303d86228908a32ede10a705d3266c043e89f0260efe464",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/usb/ehci_def.h",
  "human_readable_source": "\n \n\n#ifndef __LINUX_USB_EHCI_DEF_H\n#define __LINUX_USB_EHCI_DEF_H\n\n#include <linux/usb/ehci-dbgp.h>\n\n \n\n \nstruct ehci_caps {\n\t \n\tu32\t\thc_capbase;\n#define HC_LENGTH(ehci, p)\t(0x00ff&((p) >>   \\\n\t\t\t\t(ehci_big_endian_capbase(ehci) ? 24 : 0)))\n#define HC_VERSION(ehci, p)\t(0xffff&((p) >>   \\\n\t\t\t\t(ehci_big_endian_capbase(ehci) ? 0 : 16)))\n\tu32\t\thcs_params;      \n#define HCS_DEBUG_PORT(p)\t(((p)>>20)&0xf)\t \n#define HCS_INDICATOR(p)\t((p)&(1 << 16))\t \n#define HCS_N_CC(p)\t\t(((p)>>12)&0xf)\t \n#define HCS_N_PCC(p)\t\t(((p)>>8)&0xf)\t \n#define HCS_PORTROUTED(p)\t((p)&(1 << 7))\t \n#define HCS_PPC(p)\t\t((p)&(1 << 4))\t \n#define HCS_N_PORTS(p)\t\t(((p)>>0)&0xf)\t \n#define HCS_N_PORTS_MAX\t\t15\t\t \n\n\tu32\t\thcc_params;       \n \n#define HCC_32FRAME_PERIODIC_LIST(p)\t((p)&(1 << 19))\n#define HCC_PER_PORT_CHANGE_EVENT(p)\t((p)&(1 << 18))\n#define HCC_LPM(p)\t\t\t((p)&(1 << 17))\n#define HCC_HW_PREFETCH(p)\t\t((p)&(1 << 16))\n\n#define HCC_EXT_CAPS(p)\t\t(((p)>>8)&0xff)\t \n#define HCC_ISOC_CACHE(p)       ((p)&(1 << 7))   \n#define HCC_ISOC_THRES(p)       (((p)>>4)&0x7)   \n#define HCC_CANPARK(p)\t\t((p)&(1 << 2))   \n#define HCC_PGM_FRAMELISTLEN(p) ((p)&(1 << 1))   \n#define HCC_64BIT_ADDR(p)       ((p)&(1))        \n\tu8\t\tportroute[8];\t  \n};\n\n\n \nstruct ehci_regs {\n\n\t \n\tu32\t\tcommand;\n\n \n#define CMD_HIRD\t(0xf<<24)\t \n#define CMD_PPCEE\t(1<<15)\t\t \n#define CMD_FSP\t\t(1<<14)\t\t \n#define CMD_ASPE\t(1<<13)\t\t \n#define CMD_PSPE\t(1<<12)\t\t \n \n#define CMD_PARK\t(1<<11)\t\t \n#define CMD_PARK_CNT(c)\t(((c)>>8)&3)\t \n#define CMD_LRESET\t(1<<7)\t\t \n#define CMD_IAAD\t(1<<6)\t\t \n#define CMD_ASE\t\t(1<<5)\t\t \n#define CMD_PSE\t\t(1<<4)\t\t \n \n#define CMD_RESET\t(1<<1)\t\t \n#define CMD_RUN\t\t(1<<0)\t\t \n\n\t \n\tu32\t\tstatus;\n#define STS_PPCE_MASK\t(0xff<<16)\t \n#define STS_ASS\t\t(1<<15)\t\t \n#define STS_PSS\t\t(1<<14)\t\t \n#define STS_RECL\t(1<<13)\t\t \n#define STS_HALT\t(1<<12)\t\t \n \n\t \n#define STS_IAA\t\t(1<<5)\t\t \n#define STS_FATAL\t(1<<4)\t\t \n#define STS_FLR\t\t(1<<3)\t\t \n#define STS_PCD\t\t(1<<2)\t\t \n#define STS_ERR\t\t(1<<1)\t\t \n#define STS_INT\t\t(1<<0)\t\t \n\n\t \n\tu32\t\tintr_enable;\n\n\t \n\tu32\t\tframe_index;\t \n\t \n\tu32\t\tsegment;\t \n\t \n\tu32\t\tframe_list;\t \n\t \n\tu32\t\tasync_next;\t \n\n\tu32\t\treserved1[2];\n\n\t \n\tu32\t\ttxfill_tuning;\t \n#define TXFIFO_DEFAULT\t(8<<16)\t\t \n\n\tu32\t\treserved2[6];\n\n\t \n\tu32\t\tconfigured_flag;\n#define FLAG_CF\t\t(1<<0)\t\t \n\n\tunion {\n\t\t \n\t\tu32\tport_status[HCS_N_PORTS_MAX];\t \n \n#define PORTSC_SUSPEND_STS_ACK 0\n#define PORTSC_SUSPEND_STS_NYET 1\n#define PORTSC_SUSPEND_STS_STALL 2\n#define PORTSC_SUSPEND_STS_ERR 3\n\n#define PORT_DEV_ADDR\t(0x7f<<25)\t\t \n#define PORT_SSTS\t(0x3<<23)\t\t \n \n#define PORT_WKOC_E\t(1<<22)\t\t \n#define PORT_WKDISC_E\t(1<<21)\t\t \n#define PORT_WKCONN_E\t(1<<20)\t\t \n \n#define PORT_TEST(x)\t(((x)&0xf)<<16)\t \n#define PORT_TEST_PKT\tPORT_TEST(0x4)\t \n#define PORT_TEST_FORCE\tPORT_TEST(0x5)\t \n#define PORT_LED_OFF\t(0<<14)\n#define PORT_LED_AMBER\t(1<<14)\n#define PORT_LED_GREEN\t(2<<14)\n#define PORT_LED_MASK\t(3<<14)\n#define PORT_OWNER\t(1<<13)\t\t \n#define PORT_POWER\t(1<<12)\t\t \n#define PORT_USB11(x) (((x)&(3<<10)) == (1<<10))\t \n#define PORT_LS_MASK\t(3<<10)\t\t \n \n#define PORT_LPM\t(1<<9)\t\t \n#define PORT_RESET\t(1<<8)\t\t \n#define PORT_SUSPEND\t(1<<7)\t\t \n#define PORT_RESUME\t(1<<6)\t\t \n#define PORT_OCC\t(1<<5)\t\t \n#define PORT_OC\t\t(1<<4)\t\t \n#define PORT_PEC\t(1<<3)\t\t \n#define PORT_PE\t\t(1<<2)\t\t \n#define PORT_CSC\t(1<<1)\t\t \n#define PORT_CONNECT\t(1<<0)\t\t \n#define PORT_RWC_BITS   (PORT_CSC | PORT_PEC | PORT_OCC)\n\t\tstruct {\n\t\t\tu32\treserved3[9];\n\t\t\t \n\t\t\tu32\tusbmode;\t \n\t\t};\n#define USBMODE_SDIS\t(1<<3)\t\t \n#define USBMODE_BE\t(1<<2)\t\t \n#define USBMODE_CM_HC\t(3<<0)\t\t \n#define USBMODE_CM_IDLE\t(0<<0)\t\t \n\t};\n\n \n\tunion {\n\t\tstruct {\n\t\t\tu32\treserved4;\n\t\t\t \n\t\t\tu32\thostpc[HCS_N_PORTS_MAX];\n#define HOSTPC_PHCD\t(1<<22)\t\t \n#define HOSTPC_PSPD\t(3<<25)\t\t \n\t\t};\n\n\t\t \n\t\tu32\tbrcm_insnreg[4];\n\t};\n\n\tu32\t\treserved5[2];\n\n\t \n\tu32\t\tusbmode_ex;\t \n#define USBMODE_EX_VBPS\t(1<<5)\t\t \n#define USBMODE_EX_HC\t(3<<0)\t\t \n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}