vhdl work "C:\Users\Mikkel Jaedicke\Desktop\Code-master(3)\Code-master\FPGA\Project code\ver5_1\decoder_reset.vhd"
