// Seed: 4233373819
`resetall `timescale 1ps / 1ps `timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  input id_3;
  output id_2;
  inout id_1;
  logic id_4;
  assign id_1 = {id_4 - id_4, 1} ? id_3 : id_4;
  assign id_4 = id_4;
  logic id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14;
  type_17(
      id_10, 1, id_10
  );
  assign id_2 = 1;
endmodule
