// Seed: 3281502007
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_1 = 1 ? 1 : 1'd0;
  id_3(
      .id_0(id_2), .id_1(""), .id_2(1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
  assign id_5 = 1;
  module_0(
      id_6, id_1
  );
endmodule
