"write","buf_sram"
"data_starting_addr",2,0
"data_stride_2",0,0
"data_stride_1",8,0
"data_stride_0",4,0
"write","buf_sram"
"data_starting_addr",0,0
"data_stride_2",0,0
"data_stride_1",8,0
"data_stride_0",4,0
"write","buf_sram"
"data_starting_addr",1,0
"data_stride_2",0,0
"data_stride_1",8,0
"data_stride_0",4,0
"write","buf_sram"
"data_starting_addr",3,0
"data_stride_2",0,0
"data_stride_1",8,0
"data_stride_0",4,0
"read","buf_tb"
"data_starting_addr",2,0
"data_stride_2",0,0
"data_stride_1",8,0
"data_stride_0",4,0
"read","buf_tb"
"data_starting_addr",1,0
"data_stride_2",0,0
"data_stride_1",8,0
"data_stride_0",4,0
"read","buf_tb"
"data_starting_addr",0,0
"data_stride_2",0,0
"data_stride_1",8,0
"data_stride_0",4,0
"read","buf_tb"
"data_starting_addr",3,0
"data_stride_2",0,0
"data_stride_1",8,0
"data_stride_0",4,0
"dimensionality",3,0
"cycle_starting_addr",5,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",8,0
"cycle_stride_1",8,0
"extent_0",2,0
"cycle_stride_0",4,0
