/******************************************************************************
*
* Copyright (C) 2013 - 2015 Xilinx, Inc.  All rights reserved.
*
* Permission is hereby granted, free of charge, to any person obtaining a copy
* of this software and associated documentation files (the "Software"), to deal
* in the Software without restriction, including without limitation the rights
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
* copies of the Software, and to permit persons to whom the Software is
* furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* Use of the Software is limited solely to applications:
* (a) running on a Xilinx device, or
* (b) that interact with a Xilinx device through a bus or interconnect.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* XILINX  BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF
* OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
* SOFTWARE.
*
* Except as contained in this notice, the name of the Xilinx shall not be used
* in advertising or otherwise to promote the sale, use or other dealings in
* this Software without prior written authorization from Xilinx.
*
******************************************************************************/
/*****************************************************************************/

/**
 *
 * @file xgpiops_hw.c
 * @addtogroup gpiops_v3_3
 * @{
 *
 * This file contains low level GPIO functions.
 *
 * <pre>
 * MODIFICATION HISTORY:
 *
 * Ver   Who  Date     Changes
 * ----- ---- -------- -----------------------------------------------
 * 1.02a hk   08/22/13 First Release
 * 3.00  kvn  02/13/15 Modified code for MISRA-C:2012 compliance.
 * 3.1	kvn  04/13/15 Add support for Zynq Ultrascale+ MP. CR# 856980.
 *
 * </pre>
 *
 ******************************************************************************/

/***************************** Include Files *********************************/

#include "xgpiops_hw.h"
#include "xgpiops.h"

/************************** Constant Definitions *****************************/

/**************************** Type Definitions *******************************/

/***************** Macros (Inline Functions) Definitions *********************/

/************************** Variable Definitions *****************************/

/************************** Function Prototypes ******************************/


/*****************************************************************************/

/*
 *
 * This function resets the GPIO module by writing reset values to
 * all registers
 *
 * @param	Base address of GPIO module
 *
 * @return	None
 *
 * @note		None.
 *
 ******************************************************************************/
void XGpioPs_ResetHw( u32 BaseAddress )
{
    u32 BankCount;
    u32 Platform, MaxBanks;

    Platform = XGetPlatform_Info();

    if( Platform == XPLAT_ZYNQ_ULTRA_MP )
    {
        MaxBanks = ( u32 ) 6;
    }
    else
    {
        MaxBanks = ( u32 ) 4;
    }

    /* Write reset values to all mask data registers */
    for( BankCount = 2U; BankCount < ( u32 ) MaxBanks; BankCount++ )
    {
        XGpioPs_WriteReg( BaseAddress,
                          ( ( BankCount * XGPIOPS_DATA_MASK_OFFSET ) +
                            XGPIOPS_DATA_LSW_OFFSET ), 0x0U );
        XGpioPs_WriteReg( BaseAddress,
                          ( ( BankCount * XGPIOPS_DATA_MASK_OFFSET ) +
                            XGPIOPS_DATA_MSW_OFFSET ), 0x0U );
    }

    /* Write reset values to all output data registers */
    for( BankCount = 2U; BankCount < ( u32 ) MaxBanks; BankCount++ )
    {
        XGpioPs_WriteReg( BaseAddress,
                          ( ( BankCount * XGPIOPS_DATA_BANK_OFFSET ) +
                            XGPIOPS_DATA_OFFSET ), 0x0U );
    }

    /* Reset all registers of all GPIO banks */
    for( BankCount = 0U; BankCount < ( u32 ) MaxBanks; BankCount++ )
    {
        XGpioPs_WriteReg( BaseAddress,
                          ( ( BankCount * XGPIOPS_REG_MASK_OFFSET ) +
                            XGPIOPS_DIRM_OFFSET ), 0x0U );
        XGpioPs_WriteReg( BaseAddress,
                          ( ( BankCount * XGPIOPS_REG_MASK_OFFSET ) +
                            XGPIOPS_OUTEN_OFFSET ), 0x0U );
        XGpioPs_WriteReg( BaseAddress,
                          ( ( BankCount * XGPIOPS_REG_MASK_OFFSET ) +
                            XGPIOPS_INTMASK_OFFSET ), 0x0U );
        XGpioPs_WriteReg( BaseAddress,
                          ( ( BankCount * XGPIOPS_REG_MASK_OFFSET ) +
                            XGPIOPS_INTEN_OFFSET ), 0x0U );
        XGpioPs_WriteReg( BaseAddress,
                          ( ( BankCount * XGPIOPS_REG_MASK_OFFSET ) +
                            XGPIOPS_INTDIS_OFFSET ), 0x0U );
        XGpioPs_WriteReg( BaseAddress,
                          ( ( BankCount * XGPIOPS_REG_MASK_OFFSET ) +
                            XGPIOPS_INTSTS_OFFSET ), 0x0U );
        XGpioPs_WriteReg( BaseAddress,
                          ( ( BankCount * XGPIOPS_REG_MASK_OFFSET ) +
                            XGPIOPS_INTPOL_OFFSET ), 0x0U );
        XGpioPs_WriteReg( BaseAddress,
                          ( ( BankCount * XGPIOPS_REG_MASK_OFFSET ) +
                            XGPIOPS_INTANY_OFFSET ), 0x0U );
    }

    /* Bank 0 Int type */
    XGpioPs_WriteReg( BaseAddress, XGPIOPS_INTTYPE_OFFSET,
                      XGPIOPS_INTTYPE_BANK0_RESET );
    /* Bank 1 Int type */
    XGpioPs_WriteReg( BaseAddress,
                      ( ( u32 ) XGPIOPS_REG_MASK_OFFSET + ( u32 ) XGPIOPS_INTTYPE_OFFSET ),
                      XGPIOPS_INTTYPE_BANK1_RESET );
    /* Bank 2 Int type */
    XGpioPs_WriteReg( BaseAddress,
                      ( ( ( u32 ) 2 * XGPIOPS_REG_MASK_OFFSET ) + XGPIOPS_INTTYPE_OFFSET ),
                      XGPIOPS_INTTYPE_BANK2_RESET );
    /* Bank 3 Int type */
    XGpioPs_WriteReg( BaseAddress,
                      ( ( ( u32 ) 3 * XGPIOPS_REG_MASK_OFFSET ) + XGPIOPS_INTTYPE_OFFSET ),
                      XGPIOPS_INTTYPE_BANK3_RESET );

    if( Platform == XPLAT_ZYNQ_ULTRA_MP )
    {
        /* Bank 4 Int type */
        XGpioPs_WriteReg( BaseAddress,
                          ( ( ( u32 ) 4 * XGPIOPS_REG_MASK_OFFSET ) + XGPIOPS_INTTYPE_OFFSET ),
                          XGPIOPS_INTTYPE_BANK4_RESET );
        /* Bank 5 Int type */
        XGpioPs_WriteReg( BaseAddress,
                          ( ( ( u32 ) 5 * XGPIOPS_REG_MASK_OFFSET ) + XGPIOPS_INTTYPE_OFFSET ),
                          XGPIOPS_INTTYPE_BANK5_RESET );
    }
}
/** @} */
