{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1429076016931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429076016933 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 15 11:03:36 2015 " "Processing started: Wed Apr 15 11:03:36 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429076016933 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1429076016933 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off examples -c examples " "Command: quartus_map --read_settings_files=on --write_settings_files=off examples -c examples" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1429076016934 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1429076017203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 2 2 " "Found 2 design units, including 2 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429076017318 ""} { "Info" "ISGN_ENTITY_NAME" "2 test_sram " "Found entity 2: test_sram" {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429076017318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429076017318 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd.v(111) " "Verilog HDL information at lcd.v(111): always construct contains both blocking and non-blocking assignments" {  } { { "lcd.v" "" { Text "/home/tinchuk/ee214/example_es/lcd.v" 111 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1429076017332 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd.v(310) " "Verilog HDL information at lcd.v(310): always construct contains both blocking and non-blocking assignments" {  } { { "lcd.v" "" { Text "/home/tinchuk/ee214/example_es/lcd.v" 310 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1429076017332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.v" "" { Text "/home/tinchuk/ee214/example_es/lcd.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429076017332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429076017332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sample.v 1 1 " "Found 1 design units, including 1 entities, in source file sample.v" { { "Info" "ISGN_ENTITY_NAME" "1 sample " "Found entity 1: sample" {  } { { "sample.v" "" { Text "/home/tinchuk/ee214/example_es/sample.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429076017361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429076017361 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sram " "Elaborating entity \"sram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1429076017440 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[0\] " "Inserted always-enabled tri-state buffer between \"sram_data\[0\]\" and its non-tri-state driver." {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1429076017863 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[1\] " "Inserted always-enabled tri-state buffer between \"sram_data\[1\]\" and its non-tri-state driver." {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1429076017863 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[2\] " "Inserted always-enabled tri-state buffer between \"sram_data\[2\]\" and its non-tri-state driver." {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1429076017863 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[3\] " "Inserted always-enabled tri-state buffer between \"sram_data\[3\]\" and its non-tri-state driver." {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1429076017863 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[4\] " "Inserted always-enabled tri-state buffer between \"sram_data\[4\]\" and its non-tri-state driver." {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1429076017863 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[5\] " "Inserted always-enabled tri-state buffer between \"sram_data\[5\]\" and its non-tri-state driver." {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1429076017863 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[6\] " "Inserted always-enabled tri-state buffer between \"sram_data\[6\]\" and its non-tri-state driver." {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1429076017863 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[7\] " "Inserted always-enabled tri-state buffer between \"sram_data\[7\]\" and its non-tri-state driver." {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1429076017863 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1429076017863 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[0\]\" is moved to its source" {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1429076017864 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[1\]\" is moved to its source" {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1429076017864 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[2\]\" is moved to its source" {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1429076017864 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[3\]\" is moved to its source" {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1429076017864 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[4\]\" is moved to its source" {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1429076017864 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[5\]\" is moved to its source" {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1429076017864 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[6\]\" is moved to its source" {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1429076017864 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[7\]\" is moved to its source" {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1429076017864 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1429076017864 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "sram_data\[0\]~synth " "Node \"sram_data\[0\]~synth\"" {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429076017893 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data\[1\]~synth " "Node \"sram_data\[1\]~synth\"" {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429076017893 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data\[2\]~synth " "Node \"sram_data\[2\]~synth\"" {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429076017893 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data\[3\]~synth " "Node \"sram_data\[3\]~synth\"" {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429076017893 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data\[4\]~synth " "Node \"sram_data\[4\]~synth\"" {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429076017893 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data\[5\]~synth " "Node \"sram_data\[5\]~synth\"" {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429076017893 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data\[6\]~synth " "Node \"sram_data\[6\]~synth\"" {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429076017893 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data\[7\]~synth " "Node \"sram_data\[7\]~synth\"" {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429076017893 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1429076017893 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sram_cs_n GND " "Pin \"sram_cs_n\" is stuck at GND" {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429076017894 "|sram|sram_cs_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1429076017894 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "118 " "Implemented 118 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1429076017933 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1429076017933 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1429076017933 ""} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Implemented 54 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1429076017933 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1429076017933 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tinchuk/ee214/example_es/output_files/examples.map.smsg " "Generated suppressed messages file /home/tinchuk/ee214/example_es/output_files/examples.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1429076018032 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "364 " "Peak virtual memory: 364 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429076018049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 15 11:03:38 2015 " "Processing ended: Wed Apr 15 11:03:38 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429076018049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429076018049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429076018049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1429076018049 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1429076020987 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429076020988 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 15 11:03:39 2015 " "Processing started: Wed Apr 15 11:03:39 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429076020988 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1429076020988 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off examples -c examples " "Command: quartus_fit --read_settings_files=off --write_settings_files=off examples -c examples" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1429076020988 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1429076021023 ""}
{ "Info" "0" "" "Project  = examples" {  } {  } 0 0 "Project  = examples" 0 0 "Fitter" 0 0 1429076021024 ""}
{ "Info" "0" "" "Revision = examples" {  } {  } 0 0 "Revision = examples" 0 0 "Fitter" 0 0 1429076021024 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1429076021091 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "examples 5M1270ZT144C5 " "Selected device 5M1270ZT144C5 for design \"examples\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1429076021094 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1429076021176 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1429076021176 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1429076021232 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1429076021249 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1429076021390 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1429076021390 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1429076021390 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1429076021390 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144I5 " "Device 5M1270ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1429076021390 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1429076021390 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "35 64 " "No exact pin location assignment(s) for 35 pins of 64 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[0\] " "Pin data_out\[0\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { data_out[0] } } } { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 56 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1429076021420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[1\] " "Pin data_out\[1\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { data_out[1] } } } { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 56 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1429076021420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[2\] " "Pin data_out\[2\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { data_out[2] } } } { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 56 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1429076021420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[3\] " "Pin data_out\[3\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { data_out[3] } } } { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 56 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1429076021420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[4\] " "Pin data_out\[4\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { data_out[4] } } } { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 56 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1429076021420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[5\] " "Pin data_out\[5\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { data_out[5] } } } { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 56 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1429076021420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[6\] " "Pin data_out\[6\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { data_out[6] } } } { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 56 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1429076021420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[7\] " "Pin data_out\[7\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { data_out[7] } } } { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 56 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1429076021420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst_n " "Pin rst_n not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { rst_n } } } { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 12 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 0 { 0 ""} 0 214 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1429076021420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_in\[0\] " "Pin addr_in\[0\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { addr_in[0] } } } { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 14 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { addr_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 0 { 0 ""} 0 142 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1429076021420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_in\[1\] " "Pin addr_in\[1\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { addr_in[1] } } } { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 14 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { addr_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 0 { 0 ""} 0 143 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1429076021420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_in\[2\] " "Pin addr_in\[2\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { addr_in[2] } } } { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 14 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { addr_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 0 { 0 ""} 0 144 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1429076021420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_in\[3\] " "Pin addr_in\[3\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { addr_in[3] } } } { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 14 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { addr_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 0 { 0 ""} 0 145 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1429076021420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_in\[4\] " "Pin addr_in\[4\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { addr_in[4] } } } { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 14 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { addr_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 0 { 0 ""} 0 146 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1429076021420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_in\[5\] " "Pin addr_in\[5\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { addr_in[5] } } } { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 14 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { addr_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 0 { 0 ""} 0 147 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1429076021420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_in\[6\] " "Pin addr_in\[6\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { addr_in[6] } } } { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 14 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { addr_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 0 { 0 ""} 0 148 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1429076021420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_in\[7\] " "Pin addr_in\[7\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { addr_in[7] } } } { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 14 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { addr_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 0 { 0 ""} 0 149 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1429076021420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_in\[8\] " "Pin addr_in\[8\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { addr_in[8] } } } { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 14 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { addr_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 0 { 0 ""} 0 150 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1429076021420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_in\[9\] " "Pin addr_in\[9\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { addr_in[9] } } } { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 14 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { addr_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 0 { 0 ""} 0 151 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1429076021420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_in\[10\] " "Pin addr_in\[10\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { addr_in[10] } } } { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 14 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { addr_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 0 { 0 ""} 0 152 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1429076021420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_in\[11\] " "Pin addr_in\[11\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { addr_in[11] } } } { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 14 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { addr_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1429076021420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_in\[12\] " "Pin addr_in\[12\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { addr_in[12] } } } { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 14 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { addr_in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 0 { 0 ""} 0 154 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1429076021420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_in\[13\] " "Pin addr_in\[13\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { addr_in[13] } } } { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 14 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { addr_in[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 0 { 0 ""} 0 155 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1429076021420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_in\[14\] " "Pin addr_in\[14\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { addr_in[14] } } } { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 14 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { addr_in[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 0 { 0 ""} 0 156 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1429076021420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[0\] " "Pin data_in\[0\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { data_in[0] } } } { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 15 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 0 { 0 ""} 0 157 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1429076021420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readenable " "Pin readenable not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { readenable } } } { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 18 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { readenable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 0 { 0 ""} 0 217 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1429076021420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable " "Pin enable not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { enable } } } { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 13 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 0 { 0 ""} 0 215 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1429076021420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[1\] " "Pin data_in\[1\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { data_in[1] } } } { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 15 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 0 { 0 ""} 0 158 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1429076021420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[2\] " "Pin data_in\[2\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { data_in[2] } } } { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 15 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 0 { 0 ""} 0 159 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1429076021420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[3\] " "Pin data_in\[3\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { data_in[3] } } } { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 15 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 0 { 0 ""} 0 160 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1429076021420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[4\] " "Pin data_in\[4\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { data_in[4] } } } { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 15 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 0 { 0 ""} 0 161 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1429076021420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[5\] " "Pin data_in\[5\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { data_in[5] } } } { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 15 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 0 { 0 ""} 0 162 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1429076021420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[6\] " "Pin data_in\[6\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { data_in[6] } } } { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 15 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 0 { 0 ""} 0 163 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1429076021420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[7\] " "Pin data_in\[7\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { data_in[7] } } } { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 15 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 0 { 0 ""} 0 164 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1429076021420 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writeenable " "Pin writeenable not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { writeenable } } } { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 17 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { writeenable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 0 { 0 ""} 0 216 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1429076021420 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1429076021420 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "examples.sdc " "Synopsys Design Constraints File file not found: 'examples.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1429076021557 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1429076021558 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1429076021564 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1429076021564 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1429076021564 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1429076021564 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1429076021564 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1429076021564 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1429076021570 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1429076021571 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1429076021584 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 89 " "Automatically promoted signal \"clk\" to use Global clock in PIN 89" {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 9 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1429076021589 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1429076021589 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1429076021595 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1429076021614 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1429076021623 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1429076021623 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1429076021624 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1429076021624 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "35 unused 3.3V 27 8 0 " "Number of I/O pins in group: 35 (unused VREF, 3.3V VCCIO, 27 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1429076021628 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1429076021628 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1429076021628 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 10 15 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1429076021630 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 14 16 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1429076021630 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 28 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1429076021630 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 4 26 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1429076021630 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1429076021630 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1429076021630 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[0\] " "Node \"lcd\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "lcd\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429076021658 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[1\] " "Node \"lcd\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "lcd\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429076021658 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[2\] " "Node \"lcd\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "lcd\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429076021658 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[3\] " "Node \"lcd\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "lcd\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429076021658 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[4\] " "Node \"lcd\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "lcd\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429076021658 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[5\] " "Node \"lcd\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "lcd\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429076021658 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[6\] " "Node \"lcd\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "lcd\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429076021658 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[7\] " "Node \"lcd\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "lcd\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429076021658 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_en " "Node \"lcd_en\" is assigned to location or region, but does not exist in design" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "lcd_en" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429076021658 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_rs " "Node \"lcd_rs\" is assigned to location or region, but does not exist in design" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "lcd_rs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429076021658 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_rw " "Node \"lcd_rw\" is assigned to location or region, but does not exist in design" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "lcd_rw" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429076021658 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[0\] " "Node \"led\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "led\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429076021658 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[1\] " "Node \"led\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "led\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429076021658 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[2\] " "Node \"led\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "led\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429076021658 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[3\] " "Node \"led\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "led\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429076021658 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "msgkey " "Node \"msgkey\" is assigned to location or region, but does not exist in design" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "msgkey" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429076021658 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "push1 " "Node \"push1\" is assigned to location or region, but does not exist in design" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "push1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429076021658 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "push2 " "Node \"push2\" is assigned to location or region, but does not exist in design" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "push2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429076021658 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "push3 " "Node \"push3\" is assigned to location or region, but does not exist in design" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "push3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429076021658 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "push4 " "Node \"push4\" is assigned to location or region, but does not exist in design" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "push4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429076021658 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rst " "Node \"rst\" is assigned to location or region, but does not exist in design" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "rst" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429076021658 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1429076021658 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1429076021660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1429076021786 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1429076021873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1429076021883 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1429076022536 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1429076022536 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1429076022570 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X0_Y0 X8_Y11 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } { { "loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} 0 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1429076022738 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1429076022738 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1429076022847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1429076022847 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1429076022847 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.30 " "Total time spent on timing analysis during the Fitter is 0.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1429076022859 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1429076022868 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1429076022900 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data\[0\] a permanently enabled " "Pin sram_data\[0\] has a permanently enabled output enable" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { sram_data[0] } } } { "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_data\[0\]" } } } } { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429076022902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data\[1\] a permanently enabled " "Pin sram_data\[1\] has a permanently enabled output enable" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { sram_data[1] } } } { "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_data\[1\]" } } } } { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429076022902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data\[2\] a permanently enabled " "Pin sram_data\[2\] has a permanently enabled output enable" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { sram_data[2] } } } { "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_data\[2\]" } } } } { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429076022902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data\[3\] a permanently enabled " "Pin sram_data\[3\] has a permanently enabled output enable" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { sram_data[3] } } } { "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_data\[3\]" } } } } { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429076022902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data\[4\] a permanently enabled " "Pin sram_data\[4\] has a permanently enabled output enable" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { sram_data[4] } } } { "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_data\[4\]" } } } } { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429076022902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data\[5\] a permanently enabled " "Pin sram_data\[5\] has a permanently enabled output enable" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { sram_data[5] } } } { "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_data\[5\]" } } } } { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429076022902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data\[6\] a permanently enabled " "Pin sram_data\[6\] has a permanently enabled output enable" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { sram_data[6] } } } { "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_data\[6\]" } } } } { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429076022902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data\[7\] a permanently enabled " "Pin sram_data\[7\] has a permanently enabled output enable" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { sram_data[7] } } } { "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_data\[7\]" } } } } { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/example_es/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429076022902 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1429076022902 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1429076022903 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tinchuk/ee214/example_es/output_files/examples.fit.smsg " "Generated suppressed messages file /home/tinchuk/ee214/example_es/output_files/examples.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1429076022973 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 29 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "445 " "Peak virtual memory: 445 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429076023000 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 15 11:03:43 2015 " "Processing ended: Wed Apr 15 11:03:43 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429076023000 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429076023000 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429076023000 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1429076023000 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1429076026755 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429076026757 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 15 11:03:46 2015 " "Processing started: Wed Apr 15 11:03:46 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429076026757 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1429076026757 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off examples -c examples " "Command: quartus_asm --read_settings_files=off --write_settings_files=off examples -c examples" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1429076026757 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1429076027130 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1429076027137 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "349 " "Peak virtual memory: 349 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429076027300 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 15 11:03:47 2015 " "Processing ended: Wed Apr 15 11:03:47 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429076027300 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429076027300 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429076027300 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1429076027300 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1429076027411 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1429076030256 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429076030257 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 15 11:03:49 2015 " "Processing started: Wed Apr 15 11:03:49 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429076030257 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1429076030257 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta examples -c examples " "Command: quartus_sta examples -c examples" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1429076030258 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1429076030299 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1429076030486 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1429076030557 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1429076030557 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1429076030670 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1429076030946 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "examples.sdc " "Synopsys Design Constraints File file not found: 'examples.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1429076030985 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1429076030986 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1429076030990 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1429076030990 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1429076030994 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1429076031003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.739 " "Worst-case setup slack is -5.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429076031004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429076031004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.739            -204.116 clk  " "   -5.739            -204.116 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429076031004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429076031004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.375 " "Worst-case hold slack is 1.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429076031005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429076031005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.375               0.000 clk  " "    1.375               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429076031005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429076031005 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1429076031006 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1429076031007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429076031007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429076031007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429076031007 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429076031007 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1429076031032 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1429076031040 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1429076031041 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "322 " "Peak virtual memory: 322 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429076031068 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 15 11:03:51 2015 " "Processing ended: Wed Apr 15 11:03:51 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429076031068 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429076031068 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429076031068 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1429076031068 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1429076034917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429076034918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 15 11:03:54 2015 " "Processing started: Wed Apr 15 11:03:54 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429076034918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1429076034918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off examples -c examples " "Command: quartus_eda --read_settings_files=off --write_settings_files=off examples -c examples" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1429076034919 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "examples.vho examples_vhd.sdo /home/tinchuk/ee214/example_es/simulation/modelsim/ simulation " "Generated files \"examples.vho\" and \"examples_vhd.sdo\" in directory \"/home/tinchuk/ee214/example_es/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "Quartus II" 0 -1 1429076035322 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "330 " "Peak virtual memory: 330 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429076035369 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 15 11:03:55 2015 " "Processing ended: Wed Apr 15 11:03:55 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429076035369 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429076035369 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429076035369 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1429076035369 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 53 s " "Quartus II Full Compilation was successful. 0 errors, 53 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1429076035481 ""}
