set_instance_assignment -name IGNORE_MAX_FANOUT_ASSIGNMENTS ON -to intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|cxltyp3ddr|cxltyp3ddr|cxltyp3ddr_inst|cxltyp3ddr_sub|sip_top|cxl_memexp_sip_top_inst|gen_clkrst|sbr_rstn_fanout -entity intel_rtile_cxl_top_cxltyp3_ed
set_instance_assignment -name IGNORE_MAX_FANOUT_ASSIGNMENTS ON -to intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|cxltyp3ddr|cxltyp3ddr|cxltyp3ddr_inst|cxltyp3ddr_sub|sip_top|cxl_memexp_sip_top_inst|gen_clkrst|cam_warm_rstn_fanout -entity intel_rtile_cxl_top_cxltyp3_ed
set_instance_assignment -name IGNORE_MAX_FANOUT_ASSIGNMENTS ON -to intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|cxltyp3ddr|cxltyp3ddr|cxltyp3ddr_inst|cxltyp3ddr_sub|sip_top|cxl_memexp_sip_top_inst|gen_clkrst|cam_cold_rstn_fanout -entity intel_rtile_cxl_top_cxltyp3_ed
set_instance_assignment -name IGNORE_MAX_FANOUT_ASSIGNMENTS ON -to intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|cxltyp3ddr|cxltyp3ddr|cxltyp3ddr_inst|cxltyp3ddr_sub|sip_top|cxl_memexp_sip_top_inst|gen_clkrst|side_rstn_hip_fanout -entity intel_rtile_cxl_top_cxltyp3_ed
set_instance_assignment -name IGNORE_MAX_FANOUT_ASSIGNMENTS ON -to intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|cxltyp3ddr|cxltyp3ddr|cxltyp3ddr_inst|cxltyp3ddr_sub|sip_top|cxl_memexp_sip_top_inst|cxl_memexp_sip_inst|bbs|notfor_tbf_logic.bbs_rst_Q1 -entity intel_rtile_cxl_top_cxltyp3_ed
set_instance_assignment -name IGNORE_MAX_FANOUT_ASSIGNMENTS ON -to intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|cxltyp3ddr|cxltyp3ddr|cxltyp3ddr_inst|cxltyp3ddr_sub|sip_top|cxl_memexp_sip_top_inst|cxl_memexp_sip_inst|bbs|notfor_tbf_logic.bbs_rst_Q2 -entity intel_rtile_cxl_top_cxltyp3_ed
set_instance_assignment -name IGNORE_MAX_FANOUT_ASSIGNMENTS ON -to intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|cxltyp3ddr|cxltyp3ddr|cxltyp3ddr_inst|cxltyp3ddr_sub|sip_top|cxl_memexp_sip_top_inst|cxl_memexp_sip_inst|bbs|notfor_tbf_logic.bbs_rst_Q3 -entity intel_rtile_cxl_top_cxltyp3_ed
set_instance_assignment -name IGNORE_MAX_FANOUT_ASSIGNMENTS ON -to intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|cxltyp3ddr|cxltyp3ddr|cxltyp3ddr_inst|cxltyp3ddr_sub|sip_top|cxl_memexp_sip_top_inst|cxl_memexp_sip_inst|bbs|bbs|notfor_real_logic.bbs_rst_slice_q4[0] -entity intel_rtile_cxl_top_cxltyp3_ed
set_instance_assignment -name IGNORE_MAX_FANOUT_ASSIGNMENTS ON -to intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|cxltyp3ddr|cxltyp3ddr|cxltyp3ddr_inst|cxltyp3ddr_sub|sip_top|cxl_memexp_sip_top_inst|cxl_memexp_sip_inst|bbs|bbs|notfor_real_logic.bbs_rst_slice_q4[1] -entity intel_rtile_cxl_top_cxltyp3_ed
set_instance_assignment -name IGNORE_MAX_FANOUT_ASSIGNMENTS ON -to intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|cxltyp3ddr|cxltyp3ddr|cxltyp3ddr_inst|cxltyp3ddr_sub|sip_top|cxl_memexp_sip_top_inst|cxl_memexp_sip_inst|cxl_io_wrapper_inst|sip_warm_rstnQ -entity intel_rtile_cxl_top_cxltyp3_ed
set_instance_assignment -name IGNORE_MAX_FANOUT_ASSIGNMENTS ON -to intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|cxltyp3ddr|cxltyp3ddr|cxltyp3ddr_inst|cxltyp3ddr_sub|sip_top|cxl_memexp_sip_top_inst|cxl_memexp_sip_inst|cxl_io_wrapper_inst|sip_warm_rstnQQ -entity intel_rtile_cxl_top_cxltyp3_ed
set_instance_assignment -name IGNORE_MAX_FANOUT_ASSIGNMENTS ON -to intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|cxltyp3ddr|cxltyp3ddr|cxltyp3ddr_inst|cxltyp3ddr_sub|sip_top|cxl_memexp_sip_top_inst|cxl_memexp_sip_inst|cxl_io_wrapper_inst|sip_cmb_rstn -entity intel_rtile_cxl_top_cxltyp3_ed
set_instance_assignment -name IGNORE_MAX_FANOUT_ASSIGNMENTS ON -to intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|cxltyp3ddr|cxltyp3ddr|cxltyp3ddr_inst|cxltyp3ddr_sub|sip_top|cxl_memexp_sip_top_inst|cxl_memexp_sip_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|ckunit|devreset1|LUreset_b_i -entity intel_rtile_cxl_top_cxltyp3_ed
set_instance_assignment -name IGNORE_MAX_FANOUT_ASSIGNMENTS ON -to intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|cxltyp3ddr|cxltyp3ddr|cxltyp3ddr_inst|cxltyp3ddr_sub|sip_top|cxl_memexp_sip_top_inst|cxl_memexp_sip_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|ckunit|devreset1|LUplrm_rst_b_i -entity intel_rtile_cxl_top_cxltyp3_ed
set_instance_assignment -name IGNORE_MAX_FANOUT_ASSIGNMENTS ON -to intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|cxltyp3ddr|cxltyp3ddr|cxltyp3ddr_inst|cxltyp3ddr_sub|sip_top|cxl_ip|rnr_cxl_tlp_bypass|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|u_rnr_cxl_ehp_wrapper|rst_n_d2* -entity intel_rtile_cxl_top_cxltyp3_ed
set_instance_assignment -name GLOBAL_SIGNAL OFF -to intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|cxltyp3ddr|cxltyp3ddr|cxltyp3ddr_inst|cxltyp3ddr_sub|sip_top|cxl_memexp_sip_top_inst|gen_clkrst|sbr_rstn_fanout -entity intel_rtile_cxl_top_cxltyp3_ed
set_instance_assignment -name GLOBAL_SIGNAL OFF -to intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|cxltyp3ddr|cxltyp3ddr|cxltyp3ddr_inst|cxltyp3ddr_sub|sip_top|cxl_memexp_sip_top_inst|cxl_memexp_sip_inst|cxl_io_wrapper_inst|sip_cmb_rstn* -entity intel_rtile_cxl_top_cxltyp3_ed
set_instance_assignment -name GLOBAL_SIGNAL OFF -to intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|cxltyp3ddr|cxltyp3ddr|cxltyp3ddr_inst|cxltyp3ddr_sub|sip_top|cxl_memexp_sip_top_inst|cxl_memexp_sip_inst|cxl_io_wrapper_inst|cxl_io_top_inst|i_prim_pll_init_rst_cold_n_ff -entity intel_rtile_cxl_top_cxltyp3_ed
set_instance_assignment -name DUPLICATE_REGISTER 2 -to intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|cxltyp3ddr|cxltyp3ddr|cxltyp3ddr_inst|cxltyp3ddr_sub|sip_top|cxl_memexp_sip_top_inst|cxl_memexp_sip_inst|bbs|bbs|notfor_real_logic.bbs_rst_slice_q4[1] -entity intel_rtile_cxl_top_cxltyp3_ed
set_instance_assignment -name DUPLICATE_REGISTER 2 -to intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|cxltyp3ddr|cxltyp3ddr|cxltyp3ddr_inst|cxltyp3ddr_sub|sip_top|cxl_memexp_sip_top_inst|cxl_memexp_sip_inst|bbs|bbs|notfor_real_logic.bbs_rst_slice_q4[0] -entity intel_rtile_cxl_top_cxltyp3_ed
set_instance_assignment -name DUPLICATE_REGISTER 6 -to intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|cxltyp3ddr|cxltyp3ddr|cxltyp3ddr_inst|cxltyp3ddr_sub|sip_top|cxl_memexp_sip_top_inst|cxl_memexp_sip_inst|bbs|bbs|GenBBSSlice[*].bbs_slice_wrap|bbs_slice|dfc_top|ddfc_top|dataflow|ddfc_mem_ctrl_Stg.WrAddr[*] -entity intel_rtile_cxl_top_cxltyp3_ed
set_instance_assignment -name DUPLICATE_REGISTER 6 -to intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|cxltyp3ddr|cxltyp3ddr|cxltyp3ddr_inst|cxltyp3ddr_sub|sip_top|cxl_memexp_sip_top_inst|cxl_memexp_sip_inst|bbs|bbs|GenBBSSlice[*].bbs_slice_wrap|bbs_slice|dfc_top|ddfc_top|dataflow|ddfc_mem_ctrl_Stg.Wren -entity intel_rtile_cxl_top_cxltyp3_ed
set_instance_assignment -name DUPLICATE_REGISTER 6 -to intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|cxltyp3ddr|cxltyp3ddr|cxltyp3ddr_inst|cxltyp3ddr_sub|sip_top|cxl_memexp_sip_top_inst|cxl_memexp_sip_inst|bbs|bbs|GenBBSSlice[*].bbs_slice_wrap|bbs_slice|dfc_top|ddfc_top|dataflow|ddfc_mem_ctrl_Stg.RdAddr[*] -entity intel_rtile_cxl_top_cxltyp3_ed
set_instance_assignment -name DUPLICATE_REGISTER 6 -to intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|cxltyp3ddr|cxltyp3ddr|cxltyp3ddr_inst|cxltyp3ddr_sub|sip_top|cxl_memexp_sip_top_inst|cxl_memexp_sip_inst|bbs|bbs|GenBBSSlice[*].bbs_slice_wrap|bbs_slice|dfc_top|ddfc_top|dataflow|ddfc_mem_ctrl_Stg.Rden -entity intel_rtile_cxl_top_cxltyp3_ed
set_instance_assignment -name DUPLICATE_REGISTER 6 -to intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|cxltyp3ddr|cxltyp3ddr|cxltyp3ddr_inst|cxltyp3ddr_sub|sip_top|cxl_memexp_sip_top_inst|cxl_memexp_sip_inst|bbs|bbs|GenBBSSlice[*].bbs_slice_wrap|bbs_slice|dfc_top|hdfc_top|dataflow|hdfc_hostcache_ctrl_Stg.Wren -entity intel_rtile_cxl_top_cxltyp3_ed
set_instance_assignment -name DUPLICATE_REGISTER 6 -to intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|cxltyp3ddr|cxltyp3ddr|cxltyp3ddr_inst|cxltyp3ddr_sub|sip_top|cxl_memexp_sip_top_inst|cxl_memexp_sip_inst|bbs|bbs|GenBBSSlice[*].bbs_slice_wrap|bbs_slice|dfc_top|hdfc_top|dataflow|hdfc_hostcache_ctrl_Stg.WrAddr[*] -entity intel_rtile_cxl_top_cxltyp3_ed
set_instance_assignment -name DUPLICATE_REGISTER 2 -to intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|cxltyp3ddr|cxltyp3ddr|cxltyp3ddr_inst|cxltyp3ddr_sub|sip_top|cxl_memexp_sip_top_inst|cxl_memexp_sip_inst|bbs|bbs|GenBBSSlice[3].bbs_slice_wrap|bbs_slice|ial_top|ddfc_d2hdh_pre_fifo|wr_addr[*]~SynDup -entity intel_rtile_cxl_top_cxltyp3_ed
set_instance_assignment -name DUPLICATE_REGISTER 10 -to intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|cxltyp3ddr|cxltyp3ddr|cxltyp3ddr_inst|cxltyp3ddr_sub|sip_top|cxl_memexp_sip_top_inst|cxl_memexp_sip_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|pld_rst_n_cp1 -entity intel_rtile_cxl_top_cxltyp3_ed
set_instance_assignment -name HSSI_CLOCK_TOPOLOGY OFF -to intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|cxltyp3ddr|cxltyp3ddr|cxltyp3ddr_inst|cxltyp3ddr_sub|sip_top|cxl_ip|rnr_cxl_tlp_bypass|u_rtile_mdx1|u_z1578a_MD|inst_quartus|m3_121_1__hssi_dcm__pld_pcs_tx_clk_out_dcm[0] -entity intel_rtile_cxl_top_cxltyp3_ed
set_instance_assignment -name DUPLICATE_REGISTER 2 -to intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|cxltyp3ddr|cxltyp3ddr|cxltyp3ddr_inst|cxltyp3ddr_sub|cxl_mc_top|emif_inst_1|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[*] -entity intel_rtile_cxl_top_cxltyp3_ed
set_instance_assignment -name DUPLICATE_REGISTER 2 -to intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|cxltyp3ddr|cxltyp3ddr|cxltyp3ddr_inst|cxltyp3ddr_sub|cxl_mc_top|emif_inst_1|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_writedata_0_r[0][*] -entity intel_rtile_cxl_top_cxltyp3_ed
set_instance_assignment -name DUPLICATE_REGISTER 2 -to intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|cxltyp3ddr|cxltyp3ddr|cxltyp3ddr_inst|cxltyp3ddr_sub|sip_top|cxl_memexp_sip_top_inst|cxl_memexp_sip_inst|bbs|bbs|GenBBSSlice[0].bbs_slice_wrap|bbs_slice|ial_top|ial_s2mdrs_Q.Valid -entity intel_rtile_cxl_top_cxltyp3_ed
set_instance_assignment -name DUPLICATE_REGISTER 2 -to intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|cxltyp3ddr|cxltyp3ddr|cxltyp3ddr_inst|cxltyp3ddr_sub|sip_top|cxl_memexp_sip_top_inst|cxl_memexp_sip_inst|bbs|bbs|GenBBSSlice[1].bbs_slice_wrap|bbs_slice|ial_top|ial_s2mdrs_Q.Valid -entity intel_rtile_cxl_top_cxltyp3_ed
set_location_assignment PIN_CD58 -to resetn
set_location_assignment PIN_DH73 -to cxl_tx_n[0]
set_location_assignment PIN_DE76 -to cxl_tx_n[1]
set_location_assignment PIN_CT73 -to cxl_tx_n[2]
set_location_assignment PIN_CM76 -to cxl_tx_n[3]
set_location_assignment PIN_CC73 -to cxl_tx_n[4]
set_location_assignment PIN_BY76 -to cxl_tx_n[5]
set_location_assignment PIN_BL73 -to cxl_tx_n[6]
set_location_assignment PIN_BH76 -to cxl_tx_n[7]
set_location_assignment PIN_AW73 -to cxl_tx_n[8]
set_location_assignment PIN_AR76 -to cxl_tx_n[9]
set_location_assignment PIN_AF73 -to cxl_tx_n[10]
set_location_assignment PIN_AC76 -to cxl_tx_n[11]
set_location_assignment PIN_T73 -to cxl_tx_n[12]
set_location_assignment PIN_G73 -to cxl_tx_n[13]
set_location_assignment PIN_E69 -to cxl_tx_n[14]
set_location_assignment PIN_P69 -to cxl_tx_n[15]
set_location_assignment PIN_DL74 -to cxl_tx_p[0]
set_location_assignment PIN_DB77 -to cxl_tx_p[1]
set_location_assignment PIN_CW74 -to cxl_tx_p[2]
set_location_assignment PIN_CJ77 -to cxl_tx_p[3]
set_location_assignment PIN_CF74 -to cxl_tx_p[4]
set_location_assignment PIN_BU77 -to cxl_tx_p[5]
set_location_assignment PIN_BP74 -to cxl_tx_p[6]
set_location_assignment PIN_BE77 -to cxl_tx_p[7]
set_location_assignment PIN_BB74 -to cxl_tx_p[8]
set_location_assignment PIN_AM77 -to cxl_tx_p[9]
set_location_assignment PIN_AJ74 -to cxl_tx_p[10]
set_location_assignment PIN_Y77 -to cxl_tx_p[11]
set_location_assignment PIN_V74 -to cxl_tx_p[12]
set_location_assignment PIN_K74 -to cxl_tx_p[13]
set_location_assignment PIN_C71 -to cxl_tx_p[14]
set_location_assignment PIN_M71 -to cxl_tx_p[15]
set_location_assignment PIN_DB83 -to cxl_rx_n[0]
set_location_assignment PIN_CT79 -to cxl_rx_n[1]
set_location_assignment PIN_CJ83 -to cxl_rx_n[2]
set_location_assignment PIN_CC79 -to cxl_rx_n[3]
set_location_assignment PIN_BU83 -to cxl_rx_n[4]
set_location_assignment PIN_BL79 -to cxl_rx_n[5]
set_location_assignment PIN_BE83 -to cxl_rx_n[6]
set_location_assignment PIN_AW79 -to cxl_rx_n[7]
set_location_assignment PIN_AM83 -to cxl_rx_n[8]
set_location_assignment PIN_AF79 -to cxl_rx_n[9]
set_location_assignment PIN_Y83 -to cxl_rx_n[10]
set_location_assignment PIN_T79 -to cxl_rx_n[11]
set_location_assignment PIN_M83 -to cxl_rx_n[12]
set_location_assignment PIN_G79 -to cxl_rx_n[13]
set_location_assignment PIN_P76 -to cxl_rx_n[14]
set_location_assignment PIN_E76 -to cxl_rx_n[15]
set_location_assignment PIN_DE82 -to cxl_rx_p[0]
set_location_assignment PIN_CW80 -to cxl_rx_p[1]
set_location_assignment PIN_CM82 -to cxl_rx_p[2]
set_location_assignment PIN_CF80 -to cxl_rx_p[3]
set_location_assignment PIN_BY82 -to cxl_rx_p[4]
set_location_assignment PIN_BP80 -to cxl_rx_p[5]
set_location_assignment PIN_BH82 -to cxl_rx_p[6]
set_location_assignment PIN_BB80 -to cxl_rx_p[7]
set_location_assignment PIN_AR82 -to cxl_rx_p[8]
set_location_assignment PIN_AJ80 -to cxl_rx_p[9]
set_location_assignment PIN_AC82 -to cxl_rx_p[10]
set_location_assignment PIN_V80 -to cxl_rx_p[11]
set_location_assignment PIN_P82 -to cxl_rx_p[12]
set_location_assignment PIN_K80 -to cxl_rx_p[13]
set_location_assignment PIN_M77 -to cxl_rx_p[14]
set_location_assignment PIN_C77 -to cxl_rx_p[15]
set_instance_assignment -name IO_STANDARD "TRUE DIFFERENTIAL SIGNALING" -to mem_refclk[0] -entity ddr4
set_location_assignment PIN_LH48 -to mem_ck[0][0]
set_location_assignment PIN_LL49 -to mem_ck_n[0][0]
set_location_assignment PIN_LH44 -to mem_bg[0][1]
set_location_assignment PIN_LR47 -to mem_bg[0][0]
set_location_assignment PIN_LN48 -to mem_ba[0][1]
set_location_assignment PIN_LW47 -to mem_ba[0][0]
set_location_assignment PIN_LB46 -to mem_cke[0][0]
set_location_assignment PIN_KW45 -to mem_act_n[0]
set_location_assignment PIN_LB44 -to mem_cs_n[0][0]
set_location_assignment PIN_LN46 -to mem_a[0][16]
set_location_assignment PIN_LR45 -to mem_a[0][15]
set_location_assignment PIN_MA46 -to mem_a[0][14]
set_location_assignment PIN_LW45 -to mem_a[0][13]
set_location_assignment PIN_LR43 -to mem_a[0][12]
set_location_assignment PIN_KJ49 -to mem_a[0][11]
set_location_assignment PIN_KF48 -to mem_a[0][10]
set_location_assignment PIN_KU48 -to mem_a[0][9]
set_location_assignment PIN_KR49 -to mem_a[0][8]
set_location_assignment PIN_KJ47 -to mem_a[0][7]
set_location_assignment PIN_KF46 -to mem_a[0][6]
set_location_assignment PIN_KR47 -to mem_a[0][5]
set_location_assignment PIN_KU46 -to mem_a[0][4]
set_location_assignment PIN_KF44 -to mem_a[0][3]
set_location_assignment PIN_KJ45 -to mem_a[0][2]
set_location_assignment PIN_KU44 -to mem_a[0][1]
set_location_assignment PIN_KR45 -to mem_a[0][0]
set_instance_assignment -name IO_STANDARD "TRUE DIFFERENTIAL SIGNALING" -to mem_refclk[1] -entity ddr4
set_instance_assignment -name IO_STANDARD "TRUE DIFFERENTIAL SIGNALING" -to pll_ref_clk -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to pll_ref_clk -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V" -to oct_rzqin -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V SSTL" -to mem_ck[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_ck[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_ck[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS OFF -to mem_ck[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V SSTL" -to mem_ck_n[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_ck_n[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_ck_n[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS OFF -to mem_ck_n[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_a[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_a[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_a[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS OFF -to mem_a[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_a[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_a[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_a[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS OFF -to mem_a[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_a[2] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_a[2] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_a[2] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS OFF -to mem_a[2] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_a[3] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_a[3] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_a[3] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS OFF -to mem_a[3] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_a[4] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_a[4] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_a[4] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS OFF -to mem_a[4] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_a[5] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_a[5] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_a[5] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS OFF -to mem_a[5] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_a[6] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_a[6] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_a[6] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS OFF -to mem_a[6] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_a[7] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_a[7] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_a[7] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS OFF -to mem_a[7] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_a[8] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_a[8] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_a[8] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS OFF -to mem_a[8] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_a[9] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_a[9] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_a[9] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS OFF -to mem_a[9] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_a[10] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_a[10] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_a[10] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS OFF -to mem_a[10] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_a[11] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_a[11] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_a[11] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS OFF -to mem_a[11] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_a[12] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_a[12] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_a[12] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS OFF -to mem_a[12] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_a[13] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_a[13] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_a[13] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS OFF -to mem_a[13] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_a[14] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_a[14] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_a[14] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS OFF -to mem_a[14] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_a[15] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_a[15] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_a[15] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS OFF -to mem_a[15] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_a[16] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_a[16] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_a[16] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS OFF -to mem_a[16] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_act_n[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_act_n[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_act_n[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS OFF -to mem_act_n[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_ba[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_ba[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_ba[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS OFF -to mem_ba[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_ba[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_ba[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_ba[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS OFF -to mem_ba[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_bg[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_bg[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_bg[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS OFF -to mem_bg[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_bg[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_bg[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_bg[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS OFF -to mem_bg[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_cke[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_cke[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_cke[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS OFF -to mem_cke[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_cke[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_cke[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_cke[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS OFF -to mem_cke[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_cs_n[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_cs_n[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_cs_n[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS OFF -to mem_cs_n[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_cs_n[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_cs_n[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_cs_n[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS OFF -to mem_cs_n[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_odt[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_odt[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_odt[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS OFF -to mem_odt[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_odt[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_odt[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_odt[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS OFF -to mem_odt[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V" -to mem_reset_n[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_reset_n[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_par[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_par[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_par[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS OFF -to mem_par[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V" -to mem_alert_n[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V POD" -to mem_dqs[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dqs[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dqs[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dqs[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dqs[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dqs[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dqs[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V POD" -to mem_dqs[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dqs[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dqs[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dqs[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dqs[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dqs[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dqs[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V POD" -to mem_dqs[2] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dqs[2] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dqs[2] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dqs[2] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dqs[2] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dqs[2] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dqs[2] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V POD" -to mem_dqs[3] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dqs[3] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dqs[3] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dqs[3] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dqs[3] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dqs[3] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dqs[3] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V POD" -to mem_dqs[4] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dqs[4] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dqs[4] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dqs[4] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dqs[4] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dqs[4] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dqs[4] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V POD" -to mem_dqs[5] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dqs[5] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dqs[5] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dqs[5] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dqs[5] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dqs[5] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dqs[5] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V POD" -to mem_dqs[6] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dqs[6] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dqs[6] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dqs[6] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dqs[6] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dqs[6] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dqs[6] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V POD" -to mem_dqs[7] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dqs[7] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dqs[7] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dqs[7] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dqs[7] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dqs[7] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dqs[7] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V POD" -to mem_dqs[8] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dqs[8] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dqs[8] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dqs[8] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dqs[8] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dqs[8] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dqs[8] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V POD" -to mem_dqs_n[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dqs_n[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dqs_n[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dqs_n[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dqs_n[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V POD" -to mem_dqs_n[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dqs_n[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dqs_n[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dqs_n[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dqs_n[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V POD" -to mem_dqs_n[2] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dqs_n[2] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dqs_n[2] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dqs_n[2] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dqs_n[2] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V POD" -to mem_dqs_n[3] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dqs_n[3] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dqs_n[3] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dqs_n[3] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dqs_n[3] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V POD" -to mem_dqs_n[4] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dqs_n[4] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dqs_n[4] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dqs_n[4] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dqs_n[4] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V POD" -to mem_dqs_n[5] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dqs_n[5] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dqs_n[5] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dqs_n[5] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dqs_n[5] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V POD" -to mem_dqs_n[6] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dqs_n[6] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dqs_n[6] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dqs_n[6] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dqs_n[6] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V POD" -to mem_dqs_n[7] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dqs_n[7] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dqs_n[7] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dqs_n[7] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dqs_n[7] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V POD" -to mem_dqs_n[8] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dqs_n[8] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dqs_n[8] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dqs_n[8] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dqs_n[8] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[2] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[2] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[2] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[2] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[2] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[2] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[2] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[3] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[3] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[3] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[3] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[3] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[3] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[3] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[4] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[4] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[4] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[4] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[4] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[4] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[4] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[5] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[5] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[5] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[5] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[5] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[5] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[5] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[6] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[6] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[6] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[6] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[6] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[6] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[6] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[7] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[7] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[7] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[7] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[7] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[7] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[7] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[8] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[8] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[8] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[8] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[8] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[8] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[8] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[9] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[9] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[9] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[9] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[9] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[9] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[9] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[10] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[10] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[10] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[10] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[10] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[10] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[10] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[11] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[11] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[11] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[11] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[11] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[11] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[11] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[12] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[12] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[12] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[12] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[12] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[12] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[12] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[13] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[13] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[13] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[13] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[13] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[13] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[13] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[14] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[14] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[14] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[14] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[14] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[14] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[14] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[15] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[15] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[15] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[15] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[15] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[15] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[15] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[16] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[16] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[16] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[16] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[16] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[16] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[16] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[17] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[17] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[17] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[17] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[17] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[17] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[17] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[18] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[18] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[18] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[18] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[18] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[18] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[18] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[19] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[19] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[19] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[19] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[19] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[19] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[19] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[20] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[20] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[20] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[20] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[20] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[20] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[20] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[21] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[21] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[21] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[21] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[21] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[21] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[21] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[22] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[22] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[22] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[22] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[22] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[22] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[22] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[23] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[23] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[23] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[23] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[23] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[23] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[23] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[24] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[24] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[24] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[24] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[24] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[24] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[24] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[25] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[25] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[25] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[25] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[25] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[25] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[25] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[26] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[26] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[26] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[26] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[26] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[26] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[26] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[27] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[27] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[27] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[27] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[27] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[27] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[27] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[28] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[28] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[28] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[28] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[28] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[28] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[28] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[29] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[29] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[29] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[29] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[29] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[29] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[29] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[30] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[30] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[30] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[30] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[30] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[30] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[30] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[31] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[31] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[31] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[31] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[31] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[31] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[31] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[32] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[32] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[32] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[32] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[32] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[32] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[32] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[33] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[33] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[33] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[33] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[33] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[33] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[33] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[34] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[34] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[34] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[34] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[34] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[34] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[34] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[35] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[35] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[35] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[35] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[35] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[35] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[35] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[36] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[36] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[36] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[36] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[36] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[36] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[36] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[37] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[37] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[37] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[37] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[37] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[37] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[37] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[38] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[38] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[38] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[38] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[38] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[38] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[38] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[39] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[39] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[39] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[39] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[39] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[39] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[39] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[40] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[40] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[40] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[40] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[40] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[40] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[40] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[41] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[41] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[41] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[41] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[41] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[41] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[41] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[42] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[42] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[42] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[42] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[42] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[42] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[42] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[43] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[43] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[43] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[43] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[43] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[43] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[43] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[44] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[44] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[44] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[44] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[44] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[44] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[44] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[45] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[45] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[45] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[45] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[45] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[45] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[45] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[46] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[46] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[46] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[46] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[46] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[46] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[46] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[47] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[47] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[47] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[47] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[47] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[47] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[47] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[48] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[48] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[48] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[48] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[48] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[48] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[48] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[49] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[49] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[49] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[49] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[49] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[49] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[49] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[50] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[50] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[50] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[50] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[50] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[50] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[50] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[51] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[51] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[51] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[51] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[51] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[51] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[51] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[52] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[52] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[52] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[52] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[52] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[52] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[52] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[53] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[53] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[53] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[53] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[53] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[53] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[53] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[54] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[54] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[54] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[54] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[54] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[54] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[54] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[55] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[55] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[55] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[55] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[55] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[55] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[55] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[56] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[56] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[56] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[56] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[56] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[56] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[56] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[57] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[57] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[57] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[57] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[57] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[57] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[57] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[58] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[58] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[58] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[58] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[58] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[58] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[58] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[59] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[59] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[59] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[59] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[59] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[59] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[59] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[60] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[60] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[60] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[60] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[60] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[60] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[60] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[61] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[61] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[61] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[61] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[61] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[61] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[61] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[62] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[62] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[62] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[62] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[62] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[62] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[62] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[63] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[63] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[63] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[63] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[63] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[63] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[63] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[64] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[64] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[64] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[64] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[64] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[64] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[64] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[65] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[65] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[65] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[65] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[65] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[65] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[65] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[66] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[66] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[66] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[66] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[66] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[66] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[66] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[67] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[67] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[67] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[67] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[67] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[67] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[67] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[68] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[68] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[68] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[68] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[68] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[68] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[68] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[69] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[69] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[69] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[69] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[69] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[69] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[69] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[70] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[70] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[70] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[70] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[70] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[70] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[70] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[71] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[71] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dq[71] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dq[71] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dq[71] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dq[71] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dq[71] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dbi_n[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dbi_n[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dbi_n[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dbi_n[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dbi_n[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dbi_n[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dbi_n[0] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dbi_n[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dbi_n[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dbi_n[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dbi_n[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dbi_n[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dbi_n[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dbi_n[1] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dbi_n[2] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dbi_n[2] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dbi_n[2] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dbi_n[2] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dbi_n[2] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dbi_n[2] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dbi_n[2] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dbi_n[3] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dbi_n[3] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dbi_n[3] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dbi_n[3] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dbi_n[3] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dbi_n[3] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dbi_n[3] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dbi_n[4] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dbi_n[4] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dbi_n[4] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dbi_n[4] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dbi_n[4] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dbi_n[4] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dbi_n[4] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dbi_n[5] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dbi_n[5] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dbi_n[5] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dbi_n[5] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dbi_n[5] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dbi_n[5] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dbi_n[5] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dbi_n[6] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dbi_n[6] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dbi_n[6] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dbi_n[6] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dbi_n[6] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dbi_n[6] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dbi_n[6] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dbi_n[7] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dbi_n[7] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dbi_n[7] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dbi_n[7] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dbi_n[7] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dbi_n[7] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dbi_n[7] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dbi_n[8] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dbi_n[8] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 60 OHM WITH CALIBRATION" -to mem_dbi_n[8] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name SLEW_RATE 2 -to mem_dbi_n[8] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to mem_dbi_n[8] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION ON -to mem_dbi_n[8] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name VREF_MODE DDR4_CAL -to mem_dbi_n[8] -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_instance_assignment -name IO_STANDARD "1.0 V" -to resetn -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "TRUE DIFFERENTIAL SIGNALING" -to refclk4 -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD HCSL -to refclk0 -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD HCSL -to refclk1 -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to cxl_tx_n[*] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to cxl_tx_p[*] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to cxl_rx_n[*] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to cxl_rx_p[*] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V SSTL" -to mem_ck[0][0] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V SSTL" -to mem_ck_n[0][0] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_bg[0][*] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_ba[0][*] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_par[0] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_cke[0][0] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_odt[0][0] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_act_n[0] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_cs_n[0][0] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_a[0][*] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[0][*] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V POD" -to mem_dqs[0][*] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V POD" -to mem_dqs_n[0][*] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dbi_n[0][*] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V SSTL" -to mem_ck[1][0] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V SSTL" -to mem_ck_n[1][0] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_bg[1][*] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_ba[1][*] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_par[1] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_cke[1][0] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_odt[1][0] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_act_n[1] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_cs_n[1][0] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_a[1][*] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V POD" -to mem_dqs[1][*] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V POD" -to mem_dqs_n[1][*] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dbi_n[1][*] -entity cxltyp3_memexp_ddr4_top
set_location_assignment PIN_DR68 -to refclk0
set_location_assignment PIN_CU68 -to refclk1
set_location_assignment PIN_MA44 -to mem_refclk[0]
set_location_assignment PIN_MA54 -to mem_alert_n[0]
set_location_assignment PIN_LN44 -to mem_oct_rzqin[0]
set_location_assignment PIN_LB48 -to mem_par[0]
set_location_assignment PIN_LH46 -to mem_odt[0][0]
set_location_assignment PIN_LL45 -to mem_reset_n[0]
set_location_assignment PIN_MK57 -to mem_dq[0][71]
set_location_assignment PIN_MH56 -to mem_dq[0][70]
set_location_assignment PIN_MC57 -to mem_dq[0][69]
set_location_assignment PIN_MD56 -to mem_dq[0][68]
set_location_assignment PIN_MC53 -to mem_dq[0][67]
set_location_assignment PIN_MK53 -to mem_dq[0][66]
set_location_assignment PIN_MD52 -to mem_dq[0][65]
set_location_assignment PIN_MH52 -to mem_dq[0][64]
set_location_assignment PIN_LR41 -to mem_dq[0][63]
set_location_assignment PIN_LN42 -to mem_dq[0][62]
set_location_assignment PIN_LW41 -to mem_dq[0][61]
set_location_assignment PIN_MA42 -to mem_dq[0][60]
set_location_assignment PIN_LN38 -to mem_dq[0][59]
set_location_assignment PIN_LR37 -to mem_dq[0][58]
set_location_assignment PIN_MA38 -to mem_dq[0][57]
set_location_assignment PIN_LW37 -to mem_dq[0][56]
set_location_assignment PIN_MK39 -to mem_dq[0][55]
set_location_assignment PIN_MH38 -to mem_dq[0][54]
set_location_assignment PIN_MD38 -to mem_dq[0][53]
set_location_assignment PIN_MC39 -to mem_dq[0][52]
set_location_assignment PIN_MD34 -to mem_dq[0][51]
set_location_assignment PIN_MC35 -to mem_dq[0][50]
set_location_assignment PIN_MK35 -to mem_dq[0][49]
set_location_assignment PIN_MH34 -to mem_dq[0][48]
set_location_assignment PIN_MK45 -to mem_dq[0][47]
set_location_assignment PIN_MC45 -to mem_dq[0][46]
set_location_assignment PIN_MH44 -to mem_dq[0][45]
set_location_assignment PIN_MD44 -to mem_dq[0][44]
set_location_assignment PIN_MC41 -to mem_dq[0][43]
set_location_assignment PIN_MD40 -to mem_dq[0][42]
set_location_assignment PIN_MH40 -to mem_dq[0][41]
set_location_assignment PIN_MK41 -to mem_dq[0][40]
set_location_assignment PIN_MK51 -to mem_dq[0][39]
set_location_assignment PIN_MC51 -to mem_dq[0][38]
set_location_assignment PIN_MH50 -to mem_dq[0][37]
set_location_assignment PIN_MD50 -to mem_dq[0][36]
set_location_assignment PIN_MD46 -to mem_dq[0][35]
set_location_assignment PIN_MC47 -to mem_dq[0][34]
set_location_assignment PIN_MH46 -to mem_dq[0][33]
set_location_assignment PIN_MK47 -to mem_dq[0][32]
set_location_assignment PIN_MK63 -to mem_dq[0][31]
set_location_assignment PIN_MH62 -to mem_dq[0][30]
set_location_assignment PIN_MD62 -to mem_dq[0][29]
set_location_assignment PIN_MC63 -to mem_dq[0][28]
set_location_assignment PIN_MD58 -to mem_dq[0][27]
set_location_assignment PIN_MC59 -to mem_dq[0][26]
set_location_assignment PIN_MH58 -to mem_dq[0][25]
set_location_assignment PIN_MK59 -to mem_dq[0][24]
set_location_assignment PIN_MA60 -to mem_dq[0][23]
set_location_assignment PIN_LW59 -to mem_dq[0][22]
set_location_assignment PIN_LN60 -to mem_dq[0][21]
set_location_assignment PIN_LR59 -to mem_dq[0][20]
set_location_assignment PIN_MA56 -to mem_dq[0][19]
set_location_assignment PIN_LW55 -to mem_dq[0][18]
set_location_assignment PIN_LR55 -to mem_dq[0][17]
set_location_assignment PIN_LN56 -to mem_dq[0][16]
set_location_assignment PIN_LH54 -to mem_dq[0][15]
set_location_assignment PIN_LL55 -to mem_dq[0][14]
set_location_assignment PIN_KW55 -to mem_dq[0][13]
set_location_assignment PIN_LB54 -to mem_dq[0][12]
set_location_assignment PIN_LB50 -to mem_dq[0][11]
set_location_assignment PIN_KW51 -to mem_dq[0][10]
set_location_assignment PIN_LL51 -to mem_dq[0][9]
set_location_assignment PIN_LH50 -to mem_dq[0][8]
set_location_assignment PIN_KU60 -to mem_dq[0][7]
set_location_assignment PIN_KR61 -to mem_dq[0][6]
set_location_assignment PIN_KF60 -to mem_dq[0][5]
set_location_assignment PIN_KJ61 -to mem_dq[0][4]
set_location_assignment PIN_KR57 -to mem_dq[0][3]
set_location_assignment PIN_KU56 -to mem_dq[0][2]
set_location_assignment PIN_KJ57 -to mem_dq[0][1]
set_location_assignment PIN_KF56 -to mem_dq[0][0]
set_location_assignment PIN_MH54 -to mem_dqs[0][8]
set_location_assignment PIN_LW39 -to mem_dqs[0][7]
set_location_assignment PIN_MH36 -to mem_dqs[0][6]
set_location_assignment PIN_MH42 -to mem_dqs[0][5]
set_location_assignment PIN_MH48 -to mem_dqs[0][4]
set_location_assignment PIN_MH60 -to mem_dqs[0][3]
set_location_assignment PIN_LW57 -to mem_dqs[0][2]
set_location_assignment PIN_LH52 -to mem_dqs[0][1]
set_location_assignment PIN_KU58 -to mem_dqs[0][0]
set_location_assignment PIN_MK55 -to mem_dqs_n[0][8]
set_location_assignment PIN_MA40 -to mem_dqs_n[0][7]
set_location_assignment PIN_MK37 -to mem_dqs_n[0][6]
set_location_assignment PIN_MK43 -to mem_dqs_n[0][5]
set_location_assignment PIN_MK49 -to mem_dqs_n[0][4]
set_location_assignment PIN_MK61 -to mem_dqs_n[0][3]
set_location_assignment PIN_MA58 -to mem_dqs_n[0][2]
set_location_assignment PIN_LL53 -to mem_dqs_n[0][1]
set_location_assignment PIN_KR59 -to mem_dqs_n[0][0]
set_location_assignment PIN_MD54 -to mem_dbi_n[0][8]
set_location_assignment PIN_LR39 -to mem_dbi_n[0][7]
set_location_assignment PIN_MD36 -to mem_dbi_n[0][6]
set_location_assignment PIN_MD42 -to mem_dbi_n[0][5]
set_location_assignment PIN_MD48 -to mem_dbi_n[0][4]
set_location_assignment PIN_MD60 -to mem_dbi_n[0][3]
set_location_assignment PIN_LR57 -to mem_dbi_n[0][2]
set_location_assignment PIN_LB52 -to mem_dbi_n[0][1]
set_location_assignment PIN_KF58 -to mem_dbi_n[0][0]
set_location_assignment PIN_MK17 -to mem_refclk[1]
set_location_assignment PIN_MK21 -to mem_ck[1][0]
set_location_assignment PIN_MH19 -to mem_ck_n[1][0]
set_location_assignment PIN_MK27 -to mem_bg[1][1]
set_location_assignment PIN_MC9 -to mem_bg[1][0]
set_location_assignment PIN_MD7 -to mem_ba[1][1]
set_location_assignment PIN_MF5 -to mem_ba[1][0]
set_location_assignment PIN_MC5 -to mem_alert_n[1]
set_location_assignment PIN_MC17 -to mem_oct_rzqin[1]
set_location_assignment PIN_MC21 -to mem_par[1]
set_location_assignment PIN_MD23 -to mem_cke[1][0]
set_location_assignment PIN_MH23 -to mem_odt[1][0]
set_location_assignment PIN_MD26 -to mem_act_n[1]
set_location_assignment PIN_MC27 -to mem_cs_n[1][0]
set_location_assignment PIN_MH26 -to mem_reset_n[1]
set_location_assignment PIN_MC13 -to mem_a[1][16]
set_location_assignment PIN_MD11 -to mem_a[1][15]
set_location_assignment PIN_MK13 -to mem_a[1][14]
set_location_assignment PIN_MH11 -to mem_a[1][13]
set_location_assignment PIN_MD15 -to mem_a[1][12]
set_location_assignment PIN_LN15 -to mem_a[1][11]
set_location_assignment PIN_LR13 -to mem_a[1][10]
set_location_assignment PIN_LW13 -to mem_a[1][9]
set_location_assignment PIN_MA15 -to mem_a[1][8]
set_location_assignment PIN_LN19 -to mem_a[1][7]
set_location_assignment PIN_LR17 -to mem_a[1][6]
set_location_assignment PIN_MA19 -to mem_a[1][5]
set_location_assignment PIN_LW17 -to mem_a[1][4]
set_location_assignment PIN_LN23 -to mem_a[1][3]
set_location_assignment PIN_LR21 -to mem_a[1][2]
set_location_assignment PIN_LW21 -to mem_a[1][1]
set_location_assignment PIN_MA23 -to mem_a[1][0]
set_location_assignment PIN_LB32 -to mem_dq[1][71]
set_location_assignment PIN_KW33 -to mem_dq[1][70]
set_location_assignment PIN_LL33 -to mem_dq[1][69]
set_location_assignment PIN_LH32 -to mem_dq[1][68]
set_location_assignment PIN_LB36 -to mem_dq[1][67]
set_location_assignment PIN_KW37 -to mem_dq[1][66]
set_location_assignment PIN_LH36 -to mem_dq[1][65]
set_location_assignment PIN_LL37 -to mem_dq[1][64]
set_location_assignment PIN_KW27 -to mem_dq[1][63]
set_location_assignment PIN_LB26 -to mem_dq[1][62]
set_location_assignment PIN_LH26 -to mem_dq[1][61]
set_location_assignment PIN_LL27 -to mem_dq[1][60]
set_location_assignment PIN_LL31 -to mem_dq[1][59]
set_location_assignment PIN_LH30 -to mem_dq[1][58]
set_location_assignment PIN_KW31 -to mem_dq[1][57]
set_location_assignment PIN_LB30 -to mem_dq[1][56]
set_location_assignment PIN_LN26 -to mem_dq[1][55]
set_location_assignment PIN_LR25 -to mem_dq[1][54]
set_location_assignment PIN_LW25 -to mem_dq[1][53]
set_location_assignment PIN_MA26 -to mem_dq[1][52]
set_location_assignment PIN_MA30 -to mem_dq[1][51]
set_location_assignment PIN_LW29 -to mem_dq[1][50]
set_location_assignment PIN_LR29 -to mem_dq[1][49]
set_location_assignment PIN_LN30 -to mem_dq[1][48]
set_location_assignment PIN_MC29 -to mem_dq[1][47]
set_location_assignment PIN_MD28 -to mem_dq[1][46]
set_location_assignment PIN_MH28 -to mem_dq[1][45]
set_location_assignment PIN_MK29 -to mem_dq[1][44]
set_location_assignment PIN_MH32 -to mem_dq[1][43]
set_location_assignment PIN_MK33 -to mem_dq[1][42]
set_location_assignment PIN_MC33 -to mem_dq[1][41]
set_location_assignment PIN_MD32 -to mem_dq[1][40]
set_location_assignment PIN_LR31 -to mem_dq[1][39]
set_location_assignment PIN_LN32 -to mem_dq[1][38]
set_location_assignment PIN_LW31 -to mem_dq[1][37]
set_location_assignment PIN_MA32 -to mem_dq[1][36]
set_location_assignment PIN_LN36 -to mem_dq[1][35]
set_location_assignment PIN_LR35 -to mem_dq[1][34]
set_location_assignment PIN_MA36 -to mem_dq[1][33]
set_location_assignment PIN_LW35 -to mem_dq[1][32]
set_location_assignment PIN_KF38 -to mem_dq[1][31]
set_location_assignment PIN_KJ39 -to mem_dq[1][30]
set_location_assignment PIN_KU38 -to mem_dq[1][29]
set_location_assignment PIN_KR39 -to mem_dq[1][28]
set_location_assignment PIN_KJ43 -to mem_dq[1][27]
set_location_assignment PIN_KF42 -to mem_dq[1][26]
set_location_assignment PIN_KR43 -to mem_dq[1][25]
set_location_assignment PIN_KU42 -to mem_dq[1][24]
set_location_assignment PIN_LH38 -to mem_dq[1][23]
set_location_assignment PIN_LL39 -to mem_dq[1][22]
set_location_assignment PIN_KW39 -to mem_dq[1][21]
set_location_assignment PIN_LB38 -to mem_dq[1][20]
set_location_assignment PIN_LB42 -to mem_dq[1][19]
set_location_assignment PIN_KW43 -to mem_dq[1][18]
set_location_assignment PIN_LH42 -to mem_dq[1][17]
set_location_assignment PIN_LL43 -to mem_dq[1][16]
set_location_assignment PIN_KF32 -to mem_dq[1][15]
set_location_assignment PIN_KJ33 -to mem_dq[1][14]
set_location_assignment PIN_KR33 -to mem_dq[1][13]
set_location_assignment PIN_KU32 -to mem_dq[1][12]
set_location_assignment PIN_KJ37 -to mem_dq[1][11]
set_location_assignment PIN_KF36 -to mem_dq[1][10]
set_location_assignment PIN_KR37 -to mem_dq[1][9]
set_location_assignment PIN_KU36 -to mem_dq[1][8]
set_location_assignment PIN_JY32 -to mem_dq[1][7]
set_location_assignment PIN_KC33 -to mem_dq[1][6]
set_location_assignment PIN_JP32 -to mem_dq[1][5]
set_location_assignment PIN_JL33 -to mem_dq[1][4]
set_location_assignment PIN_JP36 -to mem_dq[1][3]
set_location_assignment PIN_JL37 -to mem_dq[1][2]
set_location_assignment PIN_JY36 -to mem_dq[1][1]
set_location_assignment PIN_KC37 -to mem_dq[1][0]
set_location_assignment PIN_LH34 -to mem_dqs[1][8]
set_location_assignment PIN_LH28 -to mem_dqs[1][7]
set_location_assignment PIN_LW27 -to mem_dqs[1][6]
set_location_assignment PIN_MH30 -to mem_dqs[1][5]
set_location_assignment PIN_LW33 -to mem_dqs[1][4]
set_location_assignment PIN_KU40 -to mem_dqs[1][3]
set_location_assignment PIN_LH40 -to mem_dqs[1][2]
set_location_assignment PIN_KU34 -to mem_dqs[1][1]
set_location_assignment PIN_JY34 -to mem_dqs[1][0]
set_location_assignment PIN_LL35 -to mem_dqs_n[1][8]
set_location_assignment PIN_LL29 -to mem_dqs_n[1][7]
set_location_assignment PIN_MA28 -to mem_dqs_n[1][6]
set_location_assignment PIN_MK31 -to mem_dqs_n[1][5]
set_location_assignment PIN_MA34 -to mem_dqs_n[1][4]
set_location_assignment PIN_KR41 -to mem_dqs_n[1][3]
set_location_assignment PIN_LL41 -to mem_dqs_n[1][2]
set_location_assignment PIN_KR35 -to mem_dqs_n[1][1]
set_location_assignment PIN_KC35 -to mem_dqs_n[1][0]
set_location_assignment PIN_LB34 -to mem_dbi_n[1][8]
set_location_assignment PIN_LB28 -to mem_dbi_n[1][7]
set_location_assignment PIN_LR27 -to mem_dbi_n[1][6]
set_location_assignment PIN_MD30 -to mem_dbi_n[1][5]
set_location_assignment PIN_LR33 -to mem_dbi_n[1][4]
set_location_assignment PIN_KF40 -to mem_dbi_n[1][3]
set_location_assignment PIN_LB40 -to mem_dbi_n[1][2]
set_location_assignment PIN_KF34 -to mem_dbi_n[1][1]
set_location_assignment PIN_JP34 -to mem_dbi_n[1][0]
set_location_assignment PIN_LW43 -to "mem_refclk[0](n)"
set_location_assignment PIN_MH15 -to "mem_refclk[1](n)"
set_location_assignment PIN_DM70 -to "refclk0(n)"
set_location_assignment PIN_CR70 -to "refclk1(n)"
set_location_assignment PIN_AV57 -to refclk4
set_location_assignment PIN_AT58 -to "refclk4(n)"
set_location_assignment PIN_KJ55 -to led1
set_location_assignment PIN_KR55 -to led2
set_location_assignment PIN_KU54 -to led3
set_location_assignment PIN_KW47 -to mem_cke[0][1]
set_location_assignment PIN_MC25 -to mem_cke[1][1]
set_location_assignment PIN_KW49 -to mem_cs_n[0][1]
set_location_assignment PIN_MD19 -to mem_cs_n[1][1]
set_location_assignment PIN_LL47 -to mem_odt[0][1]
set_location_assignment PIN_MK25 -to mem_odt[1][1]
set_global_assignment -name TOP_LEVEL_ENTITY cxltyp3_memexp_ddr4_top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 22.4.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "02:50:54  JUNE 02, 2022"
set_global_assignment -name LAST_QUARTUS_VERSION "22.4.0 Pro Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name FAMILY Agilex
set_global_assignment -name DEVICE AGIB027R29A1E2VR3
set_global_assignment -name FLOW_DISABLE_ASSEMBLER OFF
set_global_assignment -name NUM_PARALLEL_PROCESSORS 16
set_global_assignment -name GENERATE_COMPRESSED_SOF ON
set_global_assignment -name PWRMGT_SLAVE_DEVICE_TYPE OTHER
set_global_assignment -name PWRMGT_SLAVE_DEVICE0_ADDRESS 6A
set_global_assignment -name PWRMGT_SLAVE_DEVICE1_ADDRESS 00
set_global_assignment -name PWRMGT_SLAVE_DEVICE2_ADDRESS 00
set_global_assignment -name PWRMGT_SLAVE_DEVICE3_ADDRESS 00
set_global_assignment -name PWRMGT_SLAVE_DEVICE4_ADDRESS 00
set_global_assignment -name PWRMGT_SLAVE_DEVICE5_ADDRESS 00
set_global_assignment -name PWRMGT_SLAVE_DEVICE6_ADDRESS 00
set_global_assignment -name PWRMGT_SLAVE_DEVICE7_ADDRESS 00
set_global_assignment -name PWRMGT_DIRECT_FORMAT_COEFFICIENT_M 2
set_global_assignment -name PWRMGT_TRANSLATED_VOLTAGE_VALUE_UNIT MILLIVOLTS
set_global_assignment -name PWRMGT_VOLTAGE_OUTPUT_FORMAT "DIRECT FORMAT"
set_global_assignment -name USE_PWRMGT_SCL SDM_IO0
set_global_assignment -name USE_PWRMGT_SDA SDM_IO11
set_global_assignment -name USE_CONF_DONE SDM_IO16
set_global_assignment -name STRATIXV_CONFIGURATION_SCHEME "ACTIVE SERIAL X4"
set_global_assignment -name MINIMUM_SEU_INTERVAL 10000
set_global_assignment -name ACTIVE_SERIAL_CLOCK AS_FREQ_115MHZ_IOSC
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name VERILOG_INPUT_VERSION SYSTEMVERILOG_2009
set_global_assignment -name REMOVE_DUPLICATE_LOGIC ON
set_global_assignment -name SYNTH_GATED_CLOCK_CONVERSION ON
set_global_assignment -name REMOVE_DUPLICATE_REGISTERS OFF
set_global_assignment -name OPTIMIZATION_MODE "SUPERIOR PERFORMANCE WITH MAXIMUM PLACEMENT EFFORT"
set_global_assignment -name ALLOW_REGISTER_RETIMING ON
set_global_assignment -name ALLOW_RAM_RETIMING ON
set_global_assignment -name ALLOW_DSP_RETIMING ON
set_global_assignment -name STATE_MACHINE_PROCESSING "ONE-HOT"
set_global_assignment -name FINAL_PLACEMENT_OPTIMIZATION ALWAYS
set_global_assignment -name ALM_REGISTER_PACKING_EFFORT LOW
set_global_assignment -name QII_AUTO_PACKED_REGISTERS NORMAL
set_global_assignment -name OPTIMIZATION_TECHNIQUE SPEED
set_global_assignment -name ROUTER_TIMING_OPTIMIZATION_LEVEL MAXIMUM
set_global_assignment -name MUX_RESTRUCTURE OFF
set_global_assignment -name FLOW_ENABLE_HYPER_RETIMER_FAST_FORWARD ON
set_global_assignment -name ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP ON
set_global_assignment -name MAX_FANOUT 100 -entity cxltyp3_memexp_ddr4_top
set_global_assignment -name SYNCHRONIZATION_REGISTER_CHAIN_LENGTH 2
set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON
set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS OFF
set_global_assignment -name OPTIMIZE_POWER_DURING_FITTING OFF
set_global_assignment -name FITTER_EFFORT "STANDARD FIT"
set_global_assignment -name PHYSICAL_SYNTHESIS ON
set_global_assignment -name FITTER_AGGRESSIVE_ROUTABILITY_OPTIMIZATION ALWAYS
set_global_assignment -name TAO_FILE myresults.tao
set_global_assignment -name ENABLE_CLOCK_LATENCY ON
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100
set_global_assignment -name TIMING_ANALYZER_DO_REPORT_TIMING ON
set_global_assignment -name TIMING_ANALYZER_MULTICORNER_ANALYSIS ON
set_global_assignment -name VERILOG_MACRO RNR_CXL_SOFT_WRAPPER_MODELSIM
set_global_assignment -name VERILOG_MACRO QUARTUS_FPGA_SYNTH
set_global_assignment -name VERILOG_MACRO HYC
set_global_assignment -name VERILOG_MACRO CXL_POR_TYPE3
set_global_assignment -name VERILOG_MACRO HDM_64G
set_global_assignment -name VERILOG_MACRO SPR_D0
set_global_assignment -name VERILOG_MACRO INCLUDE_CXLMEM_READY
set_global_assignment -name VERILOG_MACRO HYC_BOARD
set_global_assignment -name VERILOG_MACRO BRDREV_1_BOARD
set_global_assignment -name VERILOG_MACRO CXL_LINK_WIDTH_X16
set_global_assignment -name VERILOG_MACRO ENABLE_DDR_DBI_PINS
set_global_assignment -name VERILOG_MACRO DEVKIT_BOARD
set_global_assignment -name VERILOG_MACRO MEM_EXPANDER
set_global_assignment -name VERILOG_MACRO DEF_ENABLE_PARSER
set_global_assignment -name VERILOG_MACRO DEF_ENABLE_CRD_ADD
set_global_assignment -name VERILOG_MACRO DEF_ENABLE_CRD_STEAL
set_global_assignment -name VERILOG_MACRO DEF_ENABLE_MERGER
set_global_assignment -name VERILOG_MACRO DIEREV_B_BOARD
set_global_assignment -name VERILOG_MACRO RNR_TWO_SLICE_CXL_X16
set_global_assignment -name VERILOG_MACRO RNR_B0_TILE
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_compliance/cxl_compliance_csr_avmm_slave.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_compliance/cxl_compliance_csr_top.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_cxl_pio_parameters.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_altera_avalon_sc_fifo_1931_vhmcgqy.v
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_altera_avalon_st_pipeline_stage_1920_zterisq.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_altera_merlin_burst_adapter_1922_tsepz7q.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1922_pev47ty.v
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_altera_merlin_demultiplexer_1921_s5kn7vi.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_altera_merlin_master_agent_191_mpbm6tq.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_altera_merlin_master_translator_191_g7h47bq.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_altera_merlin_multiplexer_1921_5zcdh2i.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_altera_merlin_multiplexer_1921_zxmqgaq.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_altera_merlin_router_1921_6kkcoeq.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_altera_merlin_router_1921_sv2vwxi.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_altera_merlin_slave_agent_191_ncfkfri.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_altera_merlin_slave_translator_191_x56fcki.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_altera_mm_interconnect_1920_sx2feoa.v
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_MEM0.v
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_MEM0_altera_avalon_onchip_memory2_1932_vi4l4uq.v
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_pcie_reset_sync.v
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_std_synchronizer_nocut.v
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_pcie_bam_v2.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_pcie_bam_v2_avmm_intf.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_pcie_bam_v2_avst_intf.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_pcie_bam_v2_cpl.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_pcie_bam_v2_fifos.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_pcie_bam_v2_rw.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_pcie_bam_v2_sch_intf.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_cxl_pio.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_cxl_bam_v2_crdt_intf.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_cxl_default_config.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_cxl_pf_checker.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_pcie_bam_v2_hwtcl.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_pio0.v
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed.v
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_cxl_pio_ed_top.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/mc_top.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/mc_channel_adapter.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/mc_cxlmem_ready_control.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/mc_rmw_shim.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/mc_ecc.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/afu/afu_top.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/afu/afu_csr_avmm_slave.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/ex_default_csr/ex_default_csr_avmm_slave.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/ex_default_csr/ex_default_csr_top.sv
set_global_assignment -name IP_FILE ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip
set_global_assignment -name IP_TOOL_NAME QsysPrimePro -entity altecc_enc_latency0 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip -library altecc_enc_latency0
set_global_assignment -name IP_TOOL_VERSION 22.4 -entity altecc_enc_latency0 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip -library altecc_enc_latency0
set_global_assignment -name IP_TOOL_ENV QsysPrimePro -entity altecc_enc_latency0 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip -library altecc_enc_latency0
set_global_assignment -name IP_TOOL_VENDOR_NAME "Intel Corporation" -entity altecc_enc_latency0 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip -library altecc_enc_latency0
set_global_assignment -name IP_TOP_LEVEL_COMPONENT_NAME altecc -entity altecc_enc_latency0 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip -library altecc_enc_latency0
set_global_assignment -name SOPCINFO_FILE ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0/altecc_enc_latency0.sopcinfo -qip ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip -library altecc_enc_latency0
set_global_assignment -name SLD_INFO "QSYS_NAME altecc_enc_latency0 HAS_SOPCINFO 1 GENERATION_ID 0" -entity altecc_enc_latency0 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip -library altecc_enc_latency0
set_global_assignment -name MISC_FILE ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0/altecc_enc_latency0.cmp -qip ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip -library altecc_enc_latency0
set_global_assignment -name IP_TARGETED_DEVICE_FAMILY Agilex -entity altecc_enc_latency0 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip -library altecc_enc_latency0
set_global_assignment -name IP_GENERATED_DEVICE_FAMILY Agilex -entity altecc_enc_latency0 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip -library altecc_enc_latency0
set_global_assignment -name IP_QSYS_MODE STANDALONE -entity altecc_enc_latency0 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip -library altecc_enc_latency0
set_global_assignment -name SYNTHESIS_ONLY_QIP ON -qip ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip
set_global_assignment -name MISC_FILE ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0/../altecc_enc_latency0.ip -qip ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip -library altecc_enc_latency0
set_global_assignment -name IP_COMPONENT_NAME YWx0ZWNjX2VuY19sYXRlbmN5MF9hbHRlY2NfMTkxMF9henFreWV5 -entity altecc_enc_latency0_altecc_1910_azqkyey -qip ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip -library altecc_1910
set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "QUxURUNDIEludGVsIEZQR0EgSVA=" -entity altecc_enc_latency0_altecc_1910_azqkyey -qip ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip -library altecc_1910
set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity altecc_enc_latency0_altecc_1910_azqkyey -qip ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip -library altecc_1910
set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity altecc_enc_latency0_altecc_1910_azqkyey -qip ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip -library altecc_1910
set_global_assignment -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24=" -entity altecc_enc_latency0_altecc_1910_azqkyey -qip ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip -library altecc_1910
set_global_assignment -name IP_COMPONENT_VERSION MTkuMS4w -entity altecc_enc_latency0_altecc_1910_azqkyey -qip ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip -library altecc_1910
set_global_assignment -name IP_COMPONENT_DESCRIPTION "VGhlIEFMVEVDQyBtZWdhZnVuY3Rpb24gYWxsb3dzIHlvdSB0byBlbmNvZGluZyBvciBkZWNvZGluZyBpbnB1dCBieSB1c2luZyBIYW1taW5nIENvZGluZyBTY2hlbWU=" -entity altecc_enc_latency0_altecc_1910_azqkyey -qip ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip -library altecc_1910
set_global_assignment -name IP_COMPONENT_GROUP "QmFzaWMgRnVuY3Rpb25zL01pc2NlbGxhbmVvdXM=" -entity altecc_enc_latency0_altecc_1910_azqkyey -qip ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip -library altecc_1910
set_global_assignment -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cDovL3d3dy5hbHRlcmEuY29tL2xpdGVyYXR1cmUvdWcvdWdfbHBtX2FsdF9tZnVnLnBkZg==" -entity altecc_enc_latency0_altecc_1910_azqkyey -qip ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip -library altecc_1910
set_global_assignment -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly9kb2N1bWVudGF0aW9uLmFsdGVyYS5jb20vIy9saW5rL3NhbTEzOTUzMzAyOTgwNTIvc2FtMTM5NTMyOTcxNTkwMg==" -entity altecc_enc_latency0_altecc_1910_azqkyey -qip ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip -library altecc_1910
set_global_assignment -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuYWx0ZXJhLmNvbS9kb2N1bWVudGF0aW9uL2t0dzE1MTc4MjIyODEyMTQuaHRtbA==" -entity altecc_enc_latency0_altecc_1910_azqkyey -qip ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip -library altecc_1910
set_global_assignment -name IP_COMPONENT_NAME "YWx0ZWNjX2VuY19sYXRlbmN5MA==" -entity altecc_enc_latency0 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip -library altecc_enc_latency0
set_global_assignment -name IP_COMPONENT_DISPLAY_NAME c3lzdGVt -entity altecc_enc_latency0 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip -library altecc_enc_latency0
set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY ON -entity altecc_enc_latency0 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip -library altecc_enc_latency0
set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity altecc_enc_latency0 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip -library altecc_enc_latency0
set_global_assignment -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24=" -entity altecc_enc_latency0 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip -library altecc_enc_latency0
set_global_assignment -name IP_COMPONENT_VERSION MS4w -entity altecc_enc_latency0 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip -library altecc_enc_latency0
set_global_assignment -name VERILOG_FILE ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0/altecc_1910/synth/altecc_enc_latency0_altecc_1910_azqkyey.v -qip ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip -library altecc_1910
set_global_assignment -name VERILOG_FILE ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0/synth/altecc_enc_latency0.v -qip ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip -library altecc_enc_latency0
set_global_assignment -name IP_TOOL_NAME altecc -entity altecc_enc_latency0_altecc_1910_azqkyey -qip ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip -library altecc_1910
set_global_assignment -name IP_TOOL_VERSION 19.1.0 -entity altecc_enc_latency0_altecc_1910_azqkyey -qip ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip -library altecc_1910
set_global_assignment -name IP_TOOL_ENV QsysPrimePro -entity altecc_enc_latency0_altecc_1910_azqkyey -qip ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip -library altecc_1910
set_global_assignment -name IP_FILE ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip
set_global_assignment -name IP_TOOL_NAME QsysPrimePro -entity altecc_dec_latency1 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip -library altecc_dec_latency1
set_global_assignment -name IP_TOOL_VERSION 22.4 -entity altecc_dec_latency1 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip -library altecc_dec_latency1
set_global_assignment -name IP_TOOL_ENV QsysPrimePro -entity altecc_dec_latency1 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip -library altecc_dec_latency1
set_global_assignment -name IP_TOOL_VENDOR_NAME "Intel Corporation" -entity altecc_dec_latency1 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip -library altecc_dec_latency1
set_global_assignment -name IP_TOP_LEVEL_COMPONENT_NAME altecc -entity altecc_dec_latency1 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip -library altecc_dec_latency1
set_global_assignment -name SOPCINFO_FILE ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1/altecc_dec_latency1.sopcinfo -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip -library altecc_dec_latency1
set_global_assignment -name SLD_INFO "QSYS_NAME altecc_dec_latency1 HAS_SOPCINFO 1 GENERATION_ID 0" -entity altecc_dec_latency1 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip -library altecc_dec_latency1
set_global_assignment -name MISC_FILE ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1/altecc_dec_latency1.cmp -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip -library altecc_dec_latency1
set_global_assignment -name IP_TARGETED_DEVICE_FAMILY Agilex -entity altecc_dec_latency1 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip -library altecc_dec_latency1
set_global_assignment -name IP_GENERATED_DEVICE_FAMILY Agilex -entity altecc_dec_latency1 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip -library altecc_dec_latency1
set_global_assignment -name IP_QSYS_MODE STANDALONE -entity altecc_dec_latency1 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip -library altecc_dec_latency1
set_global_assignment -name SYNTHESIS_ONLY_QIP ON -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip
set_global_assignment -name MISC_FILE ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1/../altecc_dec_latency1.ip -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip -library altecc_dec_latency1
set_global_assignment -name IP_COMPONENT_NAME YWx0ZWNjX2RlY19sYXRlbmN5MV9hbHRlY2NfMTkxMF9saXp4dXFp -entity altecc_dec_latency1_altecc_1910_lizxuqi -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip -library altecc_1910
set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "QUxURUNDIEludGVsIEZQR0EgSVA=" -entity altecc_dec_latency1_altecc_1910_lizxuqi -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip -library altecc_1910
set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity altecc_dec_latency1_altecc_1910_lizxuqi -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip -library altecc_1910
set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity altecc_dec_latency1_altecc_1910_lizxuqi -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip -library altecc_1910
set_global_assignment -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24=" -entity altecc_dec_latency1_altecc_1910_lizxuqi -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip -library altecc_1910
set_global_assignment -name IP_COMPONENT_VERSION MTkuMS4w -entity altecc_dec_latency1_altecc_1910_lizxuqi -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip -library altecc_1910
set_global_assignment -name IP_COMPONENT_DESCRIPTION "VGhlIEFMVEVDQyBtZWdhZnVuY3Rpb24gYWxsb3dzIHlvdSB0byBlbmNvZGluZyBvciBkZWNvZGluZyBpbnB1dCBieSB1c2luZyBIYW1taW5nIENvZGluZyBTY2hlbWU=" -entity altecc_dec_latency1_altecc_1910_lizxuqi -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip -library altecc_1910
set_global_assignment -name IP_COMPONENT_GROUP "QmFzaWMgRnVuY3Rpb25zL01pc2NlbGxhbmVvdXM=" -entity altecc_dec_latency1_altecc_1910_lizxuqi -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip -library altecc_1910
set_global_assignment -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cDovL3d3dy5hbHRlcmEuY29tL2xpdGVyYXR1cmUvdWcvdWdfbHBtX2FsdF9tZnVnLnBkZg==" -entity altecc_dec_latency1_altecc_1910_lizxuqi -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip -library altecc_1910
set_global_assignment -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly9kb2N1bWVudGF0aW9uLmFsdGVyYS5jb20vIy9saW5rL3NhbTEzOTUzMzAyOTgwNTIvc2FtMTM5NTMyOTcxNTkwMg==" -entity altecc_dec_latency1_altecc_1910_lizxuqi -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip -library altecc_1910
set_global_assignment -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuYWx0ZXJhLmNvbS9kb2N1bWVudGF0aW9uL2t0dzE1MTc4MjIyODEyMTQuaHRtbA==" -entity altecc_dec_latency1_altecc_1910_lizxuqi -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip -library altecc_1910
set_global_assignment -name IP_COMPONENT_NAME "YWx0ZWNjX2RlY19sYXRlbmN5MQ==" -entity altecc_dec_latency1 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip -library altecc_dec_latency1
set_global_assignment -name IP_COMPONENT_DISPLAY_NAME c3lzdGVt -entity altecc_dec_latency1 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip -library altecc_dec_latency1
set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY ON -entity altecc_dec_latency1 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip -library altecc_dec_latency1
set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity altecc_dec_latency1 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip -library altecc_dec_latency1
set_global_assignment -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24=" -entity altecc_dec_latency1 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip -library altecc_dec_latency1
set_global_assignment -name IP_COMPONENT_VERSION MS4w -entity altecc_dec_latency1 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip -library altecc_dec_latency1
set_global_assignment -name VERILOG_FILE ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1/altecc_1910/synth/altecc_dec_latency1_altecc_1910_lizxuqi.v -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip -library altecc_1910
set_global_assignment -name VERILOG_FILE ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1/synth/altecc_dec_latency1.v -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip -library altecc_dec_latency1
set_global_assignment -name IP_TOOL_NAME altecc -entity altecc_dec_latency1_altecc_1910_lizxuqi -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip -library altecc_1910
set_global_assignment -name IP_TOOL_VERSION 19.1.0 -entity altecc_dec_latency1_altecc_1910_lizxuqi -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip -library altecc_1910
set_global_assignment -name IP_TOOL_ENV QsysPrimePro -entity altecc_dec_latency1_altecc_1910_lizxuqi -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip -library altecc_1910
set_global_assignment -name IP_FILE ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip
set_global_assignment -name IP_TOOL_NAME QsysPrimePro -entity altecc_dec_latency2 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip -library altecc_dec_latency2
set_global_assignment -name IP_TOOL_VERSION 22.4 -entity altecc_dec_latency2 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip -library altecc_dec_latency2
set_global_assignment -name IP_TOOL_ENV QsysPrimePro -entity altecc_dec_latency2 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip -library altecc_dec_latency2
set_global_assignment -name IP_TOOL_VENDOR_NAME "Intel Corporation" -entity altecc_dec_latency2 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip -library altecc_dec_latency2
set_global_assignment -name IP_TOP_LEVEL_COMPONENT_NAME altecc -entity altecc_dec_latency2 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip -library altecc_dec_latency2
set_global_assignment -name SOPCINFO_FILE ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2/altecc_dec_latency2.sopcinfo -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip -library altecc_dec_latency2
set_global_assignment -name SLD_INFO "QSYS_NAME altecc_dec_latency2 HAS_SOPCINFO 1 GENERATION_ID 0" -entity altecc_dec_latency2 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip -library altecc_dec_latency2
set_global_assignment -name MISC_FILE ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2/altecc_dec_latency2.cmp -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip -library altecc_dec_latency2
set_global_assignment -name IP_TARGETED_DEVICE_FAMILY Agilex -entity altecc_dec_latency2 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip -library altecc_dec_latency2
set_global_assignment -name IP_GENERATED_DEVICE_FAMILY Agilex -entity altecc_dec_latency2 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip -library altecc_dec_latency2
set_global_assignment -name IP_QSYS_MODE STANDALONE -entity altecc_dec_latency2 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip -library altecc_dec_latency2
set_global_assignment -name SYNTHESIS_ONLY_QIP ON -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip
set_global_assignment -name MISC_FILE ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2/../altecc_dec_latency2.ip -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip -library altecc_dec_latency2
set_global_assignment -name IP_COMPONENT_NAME YWx0ZWNjX2RlY19sYXRlbmN5Ml9hbHRlY2NfMTkxMF92MzZqanZh -entity altecc_dec_latency2_altecc_1910_v36jjva -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip -library altecc_1910
set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "QUxURUNDIEludGVsIEZQR0EgSVA=" -entity altecc_dec_latency2_altecc_1910_v36jjva -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip -library altecc_1910
set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity altecc_dec_latency2_altecc_1910_v36jjva -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip -library altecc_1910
set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity altecc_dec_latency2_altecc_1910_v36jjva -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip -library altecc_1910
set_global_assignment -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24=" -entity altecc_dec_latency2_altecc_1910_v36jjva -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip -library altecc_1910
set_global_assignment -name IP_COMPONENT_VERSION MTkuMS4w -entity altecc_dec_latency2_altecc_1910_v36jjva -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip -library altecc_1910
set_global_assignment -name IP_COMPONENT_DESCRIPTION "VGhlIEFMVEVDQyBtZWdhZnVuY3Rpb24gYWxsb3dzIHlvdSB0byBlbmNvZGluZyBvciBkZWNvZGluZyBpbnB1dCBieSB1c2luZyBIYW1taW5nIENvZGluZyBTY2hlbWU=" -entity altecc_dec_latency2_altecc_1910_v36jjva -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip -library altecc_1910
set_global_assignment -name IP_COMPONENT_GROUP "QmFzaWMgRnVuY3Rpb25zL01pc2NlbGxhbmVvdXM=" -entity altecc_dec_latency2_altecc_1910_v36jjva -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip -library altecc_1910
set_global_assignment -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cDovL3d3dy5hbHRlcmEuY29tL2xpdGVyYXR1cmUvdWcvdWdfbHBtX2FsdF9tZnVnLnBkZg==" -entity altecc_dec_latency2_altecc_1910_v36jjva -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip -library altecc_1910
set_global_assignment -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly9kb2N1bWVudGF0aW9uLmFsdGVyYS5jb20vIy9saW5rL3NhbTEzOTUzMzAyOTgwNTIvc2FtMTM5NTMyOTcxNTkwMg==" -entity altecc_dec_latency2_altecc_1910_v36jjva -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip -library altecc_1910
set_global_assignment -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuYWx0ZXJhLmNvbS9kb2N1bWVudGF0aW9uL2t0dzE1MTc4MjIyODEyMTQuaHRtbA==" -entity altecc_dec_latency2_altecc_1910_v36jjva -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip -library altecc_1910
set_global_assignment -name IP_COMPONENT_NAME "YWx0ZWNjX2RlY19sYXRlbmN5Mg==" -entity altecc_dec_latency2 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip -library altecc_dec_latency2
set_global_assignment -name IP_COMPONENT_DISPLAY_NAME c3lzdGVt -entity altecc_dec_latency2 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip -library altecc_dec_latency2
set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY ON -entity altecc_dec_latency2 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip -library altecc_dec_latency2
set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity altecc_dec_latency2 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip -library altecc_dec_latency2
set_global_assignment -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24=" -entity altecc_dec_latency2 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip -library altecc_dec_latency2
set_global_assignment -name IP_COMPONENT_VERSION MS4w -entity altecc_dec_latency2 -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip -library altecc_dec_latency2
set_global_assignment -name VERILOG_FILE ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2/altecc_1910/synth/altecc_dec_latency2_altecc_1910_v36jjva.v -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip -library altecc_1910
set_global_assignment -name VERILOG_FILE ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2/synth/altecc_dec_latency2.v -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip -library altecc_dec_latency2
set_global_assignment -name IP_TOOL_NAME altecc -entity altecc_dec_latency2_altecc_1910_v36jjva -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip -library altecc_1910
set_global_assignment -name IP_TOOL_VERSION 19.1.0 -entity altecc_dec_latency2_altecc_1910_v36jjva -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip -library altecc_1910
set_global_assignment -name IP_TOOL_ENV QsysPrimePro -entity altecc_dec_latency2_altecc_1910_v36jjva -qip ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip -library altecc_1910
set_global_assignment -name IP_FILE ./common/mc_top/emif_ip/emif_cal_two_ch.ip
set_global_assignment -name IP_TOOL_NAME QsysPrimePro -entity emif_cal_two_ch -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library emif_cal_two_ch
set_global_assignment -name IP_TOOL_VERSION 22.4 -entity emif_cal_two_ch -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library emif_cal_two_ch
set_global_assignment -name IP_TOOL_ENV QsysPrimePro -entity emif_cal_two_ch -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library emif_cal_two_ch
set_global_assignment -name IP_TOOL_VENDOR_NAME "Intel Corporation" -entity emif_cal_two_ch -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library emif_cal_two_ch
set_global_assignment -name IP_TOP_LEVEL_COMPONENT_NAME altera_emif_cal -entity emif_cal_two_ch -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library emif_cal_two_ch
set_global_assignment -name SOPCINFO_FILE ./common/mc_top/emif_ip/emif_cal_two_ch/emif_cal_two_ch.sopcinfo -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library emif_cal_two_ch
set_global_assignment -name SLD_INFO "QSYS_NAME emif_cal_two_ch HAS_SOPCINFO 1 GENERATION_ID 0" -entity emif_cal_two_ch -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library emif_cal_two_ch
set_global_assignment -name MISC_FILE ./common/mc_top/emif_ip/emif_cal_two_ch/emif_cal_two_ch.cmp -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library emif_cal_two_ch
set_global_assignment -name IP_TARGETED_DEVICE_FAMILY Agilex -entity emif_cal_two_ch -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library emif_cal_two_ch
set_global_assignment -name IP_GENERATED_DEVICE_FAMILY Agilex -entity emif_cal_two_ch -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library emif_cal_two_ch
set_global_assignment -name IP_QSYS_MODE STANDALONE -entity emif_cal_two_ch -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library emif_cal_two_ch
set_global_assignment -name SYNTHESIS_ONLY_QIP ON -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip
set_global_assignment -name MISC_FILE ./common/mc_top/emif_ip/emif_cal_two_ch/../emif_cal_two_ch.ip -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library emif_cal_two_ch
set_global_assignment -name IP_COMPONENT_NAME "ZW1pZl9jYWxfdHdvX2NoX2FsdGVyYV9lbWlmX2NhbF9pb3NzbV8yNjJfN2VyM3d5YQ==" -entity emif_cal_two_ch_altera_emif_cal_iossm_262_7er3wya -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library altera_emif_cal_iossm_262
set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "RXh0ZXJuYWwgTWVtb3J5IEludGVyZmFjZXMgSW50ZWwgQ2FsaWJyYXRpb24gSVA=" -entity emif_cal_two_ch_altera_emif_cal_iossm_262_7er3wya -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library altera_emif_cal_iossm_262
set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity emif_cal_two_ch_altera_emif_cal_iossm_262_7er3wya -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library altera_emif_cal_iossm_262
set_global_assignment -name IP_COMPONENT_INTERNAL ON -entity emif_cal_two_ch_altera_emif_cal_iossm_262_7er3wya -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library altera_emif_cal_iossm_262
set_global_assignment -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24=" -entity emif_cal_two_ch_altera_emif_cal_iossm_262_7er3wya -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library altera_emif_cal_iossm_262
set_global_assignment -name IP_COMPONENT_VERSION "Mi42LjI=" -entity emif_cal_two_ch_altera_emif_cal_iossm_262_7er3wya -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library altera_emif_cal_iossm_262
set_global_assignment -name IP_COMPONENT_DESCRIPTION "RXh0ZXJuYWwgTWVtb3J5IEludGVyZmFjZXMgSW50ZWwgQ2FsaWJyYXRpb24gSVA=" -entity emif_cal_two_ch_altera_emif_cal_iossm_262_7er3wya -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library altera_emif_cal_iossm_262
set_global_assignment -name IP_COMPONENT_GROUP TWVtb3J5IEludGVyZmFjZXMgYW5kIENvbnRyb2xsZXJz -entity emif_cal_two_ch_altera_emif_cal_iossm_262_7er3wya -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library altera_emif_cal_iossm_262
set_global_assignment -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9zdXBwb3J0L2xpdGVyYXR1cmUvbGl0LWV4dGVybmFsLW1lbW9yeS1pbnRlcmZhY2UuaHRtbA==" -entity emif_cal_two_ch_altera_emif_cal_iossm_262_7er3wya -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library altera_emif_cal_iossm_262
set_global_assignment -name IP_COMPONENT_NAME "ZW1pZl9jYWxfdHdvX2NoX2FsdGVyYV9lbWlmX2NhbF8yNjJfYzRmZ254YQ==" -entity emif_cal_two_ch_altera_emif_cal_262_c4fgnxa -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library altera_emif_cal_262
set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "RXh0ZXJuYWwgTWVtb3J5IEludGVyZmFjZXMgSW50ZWwgQ2FsaWJyYXRpb24gSVA=" -entity emif_cal_two_ch_altera_emif_cal_262_c4fgnxa -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library altera_emif_cal_262
set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity emif_cal_two_ch_altera_emif_cal_262_c4fgnxa -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library altera_emif_cal_262
set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity emif_cal_two_ch_altera_emif_cal_262_c4fgnxa -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library altera_emif_cal_262
set_global_assignment -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24=" -entity emif_cal_two_ch_altera_emif_cal_262_c4fgnxa -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library altera_emif_cal_262
set_global_assignment -name IP_COMPONENT_VERSION "Mi42LjI=" -entity emif_cal_two_ch_altera_emif_cal_262_c4fgnxa -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library altera_emif_cal_262
set_global_assignment -name IP_COMPONENT_DESCRIPTION "RXh0ZXJuYWwgTWVtb3J5IEludGVyZmFjZXMgSW50ZWwgQ2FsaWJyYXRpb24gSVA=" -entity emif_cal_two_ch_altera_emif_cal_262_c4fgnxa -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library altera_emif_cal_262
set_global_assignment -name IP_COMPONENT_GROUP TWVtb3J5IEludGVyZmFjZXMgYW5kIENvbnRyb2xsZXJz -entity emif_cal_two_ch_altera_emif_cal_262_c4fgnxa -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library altera_emif_cal_262
set_global_assignment -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9zdXBwb3J0L2xpdGVyYXR1cmUvbGl0LWV4dGVybmFsLW1lbW9yeS1pbnRlcmZhY2UuaHRtbA==" -entity emif_cal_two_ch_altera_emif_cal_262_c4fgnxa -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library altera_emif_cal_262
set_global_assignment -name IP_COMPONENT_NAME ZW1pZl9jYWxfdHdvX2No -entity emif_cal_two_ch -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library emif_cal_two_ch
set_global_assignment -name IP_COMPONENT_DISPLAY_NAME c3lzdGVt -entity emif_cal_two_ch -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library emif_cal_two_ch
set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY ON -entity emif_cal_two_ch -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library emif_cal_two_ch
set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity emif_cal_two_ch -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library emif_cal_two_ch
set_global_assignment -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24=" -entity emif_cal_two_ch -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library emif_cal_two_ch
set_global_assignment -name IP_COMPONENT_VERSION MS4w -entity emif_cal_two_ch -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library emif_cal_two_ch
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_262/synth/altera_emif_cal_iossm.sv -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library altera_emif_cal_iossm_262
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_262/synth/altera_emif_f2c_gearbox.sv -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library altera_emif_cal_iossm_262
set_global_assignment -name SOURCE_FILE ./common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_262/synth/emif_cal_two_ch_altera_emif_cal_iossm_262_7er3wya_code.hex -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library altera_emif_cal_iossm_262
set_global_assignment -name SOURCE_FILE ./common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_262/synth/emif_cal_two_ch_altera_emif_cal_iossm_262_7er3wya_sim_global_param_tbl.hex -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library altera_emif_cal_iossm_262
set_global_assignment -name SOURCE_FILE ./common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_262/synth/emif_cal_two_ch_altera_emif_cal_iossm_262_7er3wya_sim_global_param_tbl.txt -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library altera_emif_cal_iossm_262
set_global_assignment -name SOURCE_FILE ./common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_262/synth/emif_cal_two_ch_altera_emif_cal_iossm_262_7er3wya_synth_global_param_tbl.hex -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library altera_emif_cal_iossm_262
set_global_assignment -name SOURCE_FILE ./common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_262/synth/emif_cal_two_ch_altera_emif_cal_iossm_262_7er3wya_synth_global_param_tbl.txt -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library altera_emif_cal_iossm_262
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_262/synth/emif_cal_two_ch_altera_emif_cal_iossm_262_7er3wya_arch.sv -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library altera_emif_cal_iossm_262
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_262/synth/emif_cal_two_ch_altera_emif_cal_iossm_262_7er3wya.sv -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library altera_emif_cal_iossm_262
set_global_assignment -name VERILOG_FILE ./common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_262/synth/emif_cal_two_ch_altera_emif_cal_262_c4fgnxa.v -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library altera_emif_cal_262
set_global_assignment -name VERILOG_FILE ./common/mc_top/emif_ip/emif_cal_two_ch/synth/emif_cal_two_ch.v -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library emif_cal_two_ch
set_global_assignment -name IP_TOOL_NAME altera_emif_cal -entity emif_cal_two_ch_altera_emif_cal_262_c4fgnxa -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library altera_emif_cal_262
set_global_assignment -name IP_TOOL_VERSION 2.6.2 -entity emif_cal_two_ch_altera_emif_cal_262_c4fgnxa -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library altera_emif_cal_262
set_global_assignment -name IP_TOOL_ENV QsysPrimePro -entity emif_cal_two_ch_altera_emif_cal_262_c4fgnxa -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library altera_emif_cal_262
set_global_assignment -name IP_TOOL_NAME altera_emif_cal_iossm -entity emif_cal_two_ch_altera_emif_cal_iossm_262_7er3wya -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library altera_emif_cal_iossm_262
set_global_assignment -name IP_TOOL_VERSION 2.6.2 -entity emif_cal_two_ch_altera_emif_cal_iossm_262_7er3wya -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library altera_emif_cal_iossm_262
set_global_assignment -name IP_TOOL_ENV QsysPrimePro -entity emif_cal_two_ch_altera_emif_cal_iossm_262_7er3wya -qip ./common/mc_top/emif_ip/emif_cal_two_ch.ip -library altera_emif_cal_iossm_262
set_global_assignment -name IP_FILE ./common/mc_top/emif_ip/emif.ip
set_global_assignment -name IP_TOOL_NAME QsysPrimePro -entity emif -qip ./common/mc_top/emif_ip/emif.ip -library emif
set_global_assignment -name IP_TOOL_VERSION 22.4 -entity emif -qip ./common/mc_top/emif_ip/emif.ip -library emif
set_global_assignment -name IP_TOOL_ENV QsysPrimePro -entity emif -qip ./common/mc_top/emif_ip/emif.ip -library emif
set_global_assignment -name IP_TOOL_VENDOR_NAME "Intel Corporation" -entity emif -qip ./common/mc_top/emif_ip/emif.ip -library emif
set_global_assignment -name IP_TOP_LEVEL_COMPONENT_NAME altera_emif_fm -entity emif -qip ./common/mc_top/emif_ip/emif.ip -library emif
set_global_assignment -name SOPCINFO_FILE ./common/mc_top/emif_ip/emif/emif.sopcinfo -qip ./common/mc_top/emif_ip/emif.ip -library emif
set_global_assignment -name SLD_INFO "QSYS_NAME emif HAS_SOPCINFO 1 GENERATION_ID 0" -entity emif -qip ./common/mc_top/emif_ip/emif.ip -library emif
set_global_assignment -name MISC_FILE ./common/mc_top/emif_ip/emif/emif.cmp -qip ./common/mc_top/emif_ip/emif.ip -library emif
set_global_assignment -name IP_TARGETED_DEVICE_FAMILY Agilex -entity emif -qip ./common/mc_top/emif_ip/emif.ip -library emif
set_global_assignment -name IP_TARGETED_PART_TRAIT "part.DEVICE_IOBANK_REVISION::IO96A_REVB2" -entity emif -qip ./common/mc_top/emif_ip/emif.ip -library emif
set_global_assignment -name IP_GENERATED_DEVICE_FAMILY Agilex -entity emif -qip ./common/mc_top/emif_ip/emif.ip -library emif
set_global_assignment -name IP_QSYS_MODE STANDALONE -entity emif -qip ./common/mc_top/emif_ip/emif.ip -library emif
set_global_assignment -name SYNTHESIS_ONLY_QIP ON -qip ./common/mc_top/emif_ip/emif.ip
set_global_assignment -name MISC_FILE ./common/mc_top/emif_ip/emif/../emif.ip -qip ./common/mc_top/emif_ip/emif.ip -library emif
set_global_assignment -name IP_COMPONENT_NAME ZW1pZl9hbHRlcmFfZW1pZl9hcmNoX2ZtXzE5MV91cHhxNHZ5 -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "RU1JRiBBcmNoaXRlY3R1cmUgQ29tcG9uZW50IGZvciB0aGUgQWdpbGV4IERldmljZSBGYW1pbHk=" -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name IP_COMPONENT_INTERNAL ON -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24=" -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name IP_COMPONENT_VERSION "MTkuMQ==" -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name IP_COMPONENT_DESCRIPTION "SW50ZWwgRXh0ZXJuYWwgTWVtb3J5IEludGVyZmFjZSBBcmNoaXRlY3R1cmUgQ29tcG9uZW50IGZvciB0aGUgQWdpbGV4IERldmljZSBGYW1pbHk=" -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name IP_COMPONENT_GROUP "TWVtb3J5IEludGVyZmFjZXMgYW5kIENvbnRyb2xsZXJzL0ludGVybmFsIENvbXBvbmVudHM=" -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9zdXBwb3J0L2xpdGVyYXR1cmUvbGl0LWV4dGVybmFsLW1lbW9yeS1pbnRlcmZhY2UuaHRtbA==" -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name IP_COMPONENT_NAME "ZW1pZl9hbHRlcmFfZW1pZl9mbV8yNjJfcGg0d2V3cQ==" -entity emif_altera_emif_fm_262_ph4wewq -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_fm_262
set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "RXh0ZXJuYWwgTWVtb3J5IEludGVyZmFjZXMgSW50ZWwgQWdpbGV4IEZQR0EgSVA=" -entity emif_altera_emif_fm_262_ph4wewq -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_fm_262
set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity emif_altera_emif_fm_262_ph4wewq -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_fm_262
set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity emif_altera_emif_fm_262_ph4wewq -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_fm_262
set_global_assignment -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24=" -entity emif_altera_emif_fm_262_ph4wewq -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_fm_262
set_global_assignment -name IP_COMPONENT_VERSION "Mi42LjI=" -entity emif_altera_emif_fm_262_ph4wewq -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_fm_262
set_global_assignment -name IP_COMPONENT_DESCRIPTION "RXh0ZXJuYWwgTWVtb3J5IEludGVyZmFjZXMgSW50ZWwgQWdpbGV4IEZQR0EgSVA=" -entity emif_altera_emif_fm_262_ph4wewq -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_fm_262
set_global_assignment -name IP_COMPONENT_GROUP TWVtb3J5IEludGVyZmFjZXMgYW5kIENvbnRyb2xsZXJz -entity emif_altera_emif_fm_262_ph4wewq -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_fm_262
set_global_assignment -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9zdXBwb3J0L2xpdGVyYXR1cmUvbGl0LWV4dGVybmFsLW1lbW9yeS1pbnRlcmZhY2UuaHRtbA==" -entity emif_altera_emif_fm_262_ph4wewq -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_fm_262
set_global_assignment -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL3Byb2R1Y3RzLw==" -entity emif_altera_emif_fm_262_ph4wewq -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_fm_262
set_global_assignment -name IP_COMPONENT_NAME "ZW1pZg==" -entity emif -qip ./common/mc_top/emif_ip/emif.ip -library emif
set_global_assignment -name IP_COMPONENT_DISPLAY_NAME c3lzdGVt -entity emif -qip ./common/mc_top/emif_ip/emif.ip -library emif
set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY ON -entity emif -qip ./common/mc_top/emif_ip/emif.ip -library emif
set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity emif -qip ./common/mc_top/emif_ip/emif.ip -library emif
set_global_assignment -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24=" -entity emif -qip ./common/mc_top/emif_ip/emif.ip -library emif
set_global_assignment -name IP_COMPONENT_VERSION MS4w -entity emif -qip ./common/mc_top/emif_ip/emif.ip -library emif
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_upxq4vy_top.sv -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_upxq4vy.sv -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_bufs.sv -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_ufis.sv -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_ufi_wrapper.sv -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_se_i.sv -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_se_o.sv -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_df_i.sv -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_df_o.sv -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_cp_i.sv -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_bdir_df.sv -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_bdir_se.sv -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_unused.sv -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_cal_counter.sv -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll.sv -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll_fast_sim.sv -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll_extra_clks.sv -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_oct.sv -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_core_clks_rsts.sv -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hps_clks_rsts.sv -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_local_reset.sv -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_tiles_wrap.sv -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_tiles.sv -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_lane_remap.sv -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_avl_if.sv -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_sideband_if.sv -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_mmr_if.sv -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_amm_data_if.sv -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_phylite_if.sv -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_ast_data_if.sv -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_afi_if.sv -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_seq_if.sv -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_regs.sv -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name VERILOG_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_std_synchronizer_nocut.v -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name SOURCE_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_upxq4vy_ip_parameters.dat -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name SOURCE_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_upxq4vy_spice_files.zip -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name TCL_ENTITY_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_upxq4vy_ip_parameters.tcl -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name TCL_ENTITY_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_upxq4vy_utils.tcl -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name TCL_ENTITY_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_upxq4vy_parameters.tcl -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name TCL_ENTITY_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_upxq4vy_pin_map.tcl -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name TCL_ENTITY_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_upxq4vy_report_io_timing.tcl -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name TCL_ENTITY_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_upxq4vy_report_timing.tcl -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name TCL_ENTITY_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_upxq4vy_report_timing_core.tcl -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name SDC_ENTITY_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_upxq4vy.sdc -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191 -no_sdc_promotion -no_auto_inst_discovery
set_global_assignment -name SOURCE_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_upxq4vy_seq_params_synth.hex -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name SOURCE_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_upxq4vy_seq_params_synth.txt -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name SOURCE_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_upxq4vy_seq_params_sim.txt -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name SOURCE_FILE ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_upxq4vy_readme.txt -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name VERILOG_FILE ./common/mc_top/emif_ip/emif/altera_emif_fm_262/synth/emif_altera_emif_fm_262_ph4wewq.v -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_fm_262
set_global_assignment -name VERILOG_FILE ./common/mc_top/emif_ip/emif/synth/emif.v -qip ./common/mc_top/emif_ip/emif.ip -library emif
set_global_assignment -name IP_TOOL_NAME altera_emif_fm -entity emif_altera_emif_fm_262_ph4wewq -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_fm_262
set_global_assignment -name IP_TOOL_VERSION 2.6.2 -entity emif_altera_emif_fm_262_ph4wewq -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_fm_262
set_global_assignment -name IP_TOOL_ENV QsysPrimePro -entity emif_altera_emif_fm_262_ph4wewq -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_fm_262
set_global_assignment -name IP_TOOL_NAME altera_emif_arch_fm -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name IP_TOOL_VERSION 19.1 -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name IP_TOOL_ENV QsysPrimePro -entity emif_altera_emif_arch_fm_191_upxq4vy -qip ./common/mc_top/emif_ip/emif.ip -library altera_emif_arch_fm_191
set_global_assignment -name IP_FILE ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip
set_global_assignment -name IP_TOOL_NAME QsysPrimePro -entity rspfifo -qip ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip -library rspfifo
set_global_assignment -name IP_TOOL_VERSION 22.4 -entity rspfifo -qip ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip -library rspfifo
set_global_assignment -name IP_TOOL_ENV QsysPrimePro -entity rspfifo -qip ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip -library rspfifo
set_global_assignment -name IP_TOOL_VENDOR_NAME "Intel Corporation" -entity rspfifo -qip ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip -library rspfifo
set_global_assignment -name IP_TOP_LEVEL_COMPONENT_NAME fifo -entity rspfifo -qip ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip -library rspfifo
set_global_assignment -name SOPCINFO_FILE ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo/rspfifo.sopcinfo -qip ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip -library rspfifo
set_global_assignment -name SLD_INFO "QSYS_NAME rspfifo HAS_SOPCINFO 1 GENERATION_ID 0" -entity rspfifo -qip ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip -library rspfifo
set_global_assignment -name MISC_FILE ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo/rspfifo.cmp -qip ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip -library rspfifo
set_global_assignment -name IP_TARGETED_DEVICE_FAMILY Agilex -entity rspfifo -qip ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip -library rspfifo
set_global_assignment -name IP_GENERATED_DEVICE_FAMILY Agilex -entity rspfifo -qip ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip -library rspfifo
set_global_assignment -name IP_QSYS_MODE STANDALONE -entity rspfifo -qip ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip -library rspfifo
set_global_assignment -name SYNTHESIS_ONLY_QIP ON -qip ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip
set_global_assignment -name MISC_FILE ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo/../rspfifo.ip -qip ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip -library rspfifo
set_global_assignment -name IP_COMPONENT_NAME "cnNwZmlmb19maWZvXzE5MjBfdmh6Zm5kcQ==" -entity rspfifo_fifo_1920_vhzfndq -qip ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip -library fifo_1920
set_global_assignment -name IP_COMPONENT_DISPLAY_NAME RklGTyBJbnRlbCBGUEdBIElQ -entity rspfifo_fifo_1920_vhzfndq -qip ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip -library fifo_1920
set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity rspfifo_fifo_1920_vhzfndq -qip ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip -library fifo_1920
set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity rspfifo_fifo_1920_vhzfndq -qip ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip -library fifo_1920
set_global_assignment -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24=" -entity rspfifo_fifo_1920_vhzfndq -qip ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip -library fifo_1920
set_global_assignment -name IP_COMPONENT_VERSION MTkuMi4w -entity rspfifo_fifo_1920_vhzfndq -qip ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip -library fifo_1920
set_global_assignment -name IP_COMPONENT_GROUP QmFzaWMgRnVuY3Rpb25zL09uIENoaXAgTWVtb3J5 -entity rspfifo_fifo_1920_vhzfndq -qip ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip -library fifo_1920
set_global_assignment -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2ZqbjE1NDg5MDM4MzI4ODkuaHRtbA==" -entity rspfifo_fifo_1920_vhzfndq -qip ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip -library fifo_1920
set_global_assignment -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2ZubzE1NTA2MjYwMjcyNzQuaHRtbA==" -entity rspfifo_fifo_1920_vhzfndq -qip ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip -library fifo_1920
set_global_assignment -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3ZnbzE0Mzk0NTEwMDAzMDQuaHRtbA==" -entity rspfifo_fifo_1920_vhzfndq -qip ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip -library fifo_1920
set_global_assignment -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL21jbjE0NDEwOTI5NTgxOTguaHRtbA==" -entity rspfifo_fifo_1920_vhzfndq -qip ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip -library fifo_1920
set_global_assignment -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL21jbjE0MTMxODIyOTI1NjguaHRtbA==" -entity rspfifo_fifo_1920_vhzfndq -qip ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip -library fifo_1920
set_global_assignment -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2VpczE0MTQ0NjI3Njc4NzIuaHRtbA==" -entity rspfifo_fifo_1920_vhzfndq -qip ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip -library fifo_1920
set_global_assignment -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL211ZjE0ODg1MTE0Nzg4MjUuaHRtbA==" -entity rspfifo_fifo_1920_vhzfndq -qip ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip -library fifo_1920
set_global_assignment -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3FrbzE1MTczNjM0MTA1MTIuaHRtbA==" -entity rspfifo_fifo_1920_vhzfndq -qip ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip -library fifo_1920
set_global_assignment -name IP_COMPONENT_NAME "cnNwZmlmbw==" -entity rspfifo -qip ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip -library rspfifo
set_global_assignment -name IP_COMPONENT_DISPLAY_NAME c3lzdGVt -entity rspfifo -qip ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip -library rspfifo
set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY ON -entity rspfifo -qip ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip -library rspfifo
set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity rspfifo -qip ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip -library rspfifo
set_global_assignment -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24=" -entity rspfifo -qip ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip -library rspfifo
set_global_assignment -name IP_COMPONENT_VERSION MS4w -entity rspfifo -qip ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip -library rspfifo
set_global_assignment -name VERILOG_FILE ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo/fifo_1920/synth/rspfifo_fifo_1920_vhzfndq.v -qip ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip -library fifo_1920
set_global_assignment -name SDC_ENTITY_FILE ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo/fifo_1920/synth/rspfifo_fifo_1920_vhzfndq.sdc -entity rspfifo_fifo_1920_vhzfndq -qip ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip -library fifo_1920 -no_sdc_promotion -no_auto_inst_discovery
set_global_assignment -name VERILOG_FILE ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo/synth/rspfifo.v -qip ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip -library rspfifo
set_global_assignment -name IP_TOOL_NAME fifo -entity rspfifo_fifo_1920_vhzfndq -qip ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip -library fifo_1920
set_global_assignment -name IP_TOOL_VERSION 19.2.0 -entity rspfifo_fifo_1920_vhzfndq -qip ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip -library fifo_1920
set_global_assignment -name IP_TOOL_ENV QsysPrimePro -entity rspfifo_fifo_1920_vhzfndq -qip ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip -library fifo_1920
set_global_assignment -name IP_FILE ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip
set_global_assignment -name IP_TOOL_NAME QsysPrimePro -entity reqfifo -qip ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip -library reqfifo
set_global_assignment -name IP_TOOL_VERSION 22.4 -entity reqfifo -qip ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip -library reqfifo
set_global_assignment -name IP_TOOL_ENV QsysPrimePro -entity reqfifo -qip ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip -library reqfifo
set_global_assignment -name IP_TOOL_VENDOR_NAME "Intel Corporation" -entity reqfifo -qip ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip -library reqfifo
set_global_assignment -name IP_TOP_LEVEL_COMPONENT_NAME fifo -entity reqfifo -qip ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip -library reqfifo
set_global_assignment -name SOPCINFO_FILE ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo/reqfifo.sopcinfo -qip ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip -library reqfifo
set_global_assignment -name SLD_INFO "QSYS_NAME reqfifo HAS_SOPCINFO 1 GENERATION_ID 0" -entity reqfifo -qip ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip -library reqfifo
set_global_assignment -name MISC_FILE ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo/reqfifo.cmp -qip ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip -library reqfifo
set_global_assignment -name IP_TARGETED_DEVICE_FAMILY Agilex -entity reqfifo -qip ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip -library reqfifo
set_global_assignment -name IP_GENERATED_DEVICE_FAMILY Agilex -entity reqfifo -qip ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip -library reqfifo
set_global_assignment -name IP_QSYS_MODE STANDALONE -entity reqfifo -qip ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip -library reqfifo
set_global_assignment -name SYNTHESIS_ONLY_QIP ON -qip ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip
set_global_assignment -name MISC_FILE ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo/../reqfifo.ip -qip ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip -library reqfifo
set_global_assignment -name IP_COMPONENT_NAME "cmVxZmlmb19maWZvXzE5MjBfdHRoZzY3aQ==" -entity reqfifo_fifo_1920_tthg67i -qip ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip -library fifo_1920
set_global_assignment -name IP_COMPONENT_DISPLAY_NAME RklGTyBJbnRlbCBGUEdBIElQ -entity reqfifo_fifo_1920_tthg67i -qip ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip -library fifo_1920
set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity reqfifo_fifo_1920_tthg67i -qip ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip -library fifo_1920
set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity reqfifo_fifo_1920_tthg67i -qip ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip -library fifo_1920
set_global_assignment -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24=" -entity reqfifo_fifo_1920_tthg67i -qip ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip -library fifo_1920
set_global_assignment -name IP_COMPONENT_VERSION MTkuMi4w -entity reqfifo_fifo_1920_tthg67i -qip ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip -library fifo_1920
set_global_assignment -name IP_COMPONENT_GROUP QmFzaWMgRnVuY3Rpb25zL09uIENoaXAgTWVtb3J5 -entity reqfifo_fifo_1920_tthg67i -qip ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip -library fifo_1920
set_global_assignment -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2ZqbjE1NDg5MDM4MzI4ODkuaHRtbA==" -entity reqfifo_fifo_1920_tthg67i -qip ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip -library fifo_1920
set_global_assignment -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2ZubzE1NTA2MjYwMjcyNzQuaHRtbA==" -entity reqfifo_fifo_1920_tthg67i -qip ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip -library fifo_1920
set_global_assignment -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3ZnbzE0Mzk0NTEwMDAzMDQuaHRtbA==" -entity reqfifo_fifo_1920_tthg67i -qip ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip -library fifo_1920
set_global_assignment -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL21jbjE0NDEwOTI5NTgxOTguaHRtbA==" -entity reqfifo_fifo_1920_tthg67i -qip ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip -library fifo_1920
set_global_assignment -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL21jbjE0MTMxODIyOTI1NjguaHRtbA==" -entity reqfifo_fifo_1920_tthg67i -qip ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip -library fifo_1920
set_global_assignment -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2VpczE0MTQ0NjI3Njc4NzIuaHRtbA==" -entity reqfifo_fifo_1920_tthg67i -qip ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip -library fifo_1920
set_global_assignment -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL211ZjE0ODg1MTE0Nzg4MjUuaHRtbA==" -entity reqfifo_fifo_1920_tthg67i -qip ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip -library fifo_1920
set_global_assignment -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3FrbzE1MTczNjM0MTA1MTIuaHRtbA==" -entity reqfifo_fifo_1920_tthg67i -qip ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip -library fifo_1920
set_global_assignment -name IP_COMPONENT_NAME "cmVxZmlmbw==" -entity reqfifo -qip ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip -library reqfifo
set_global_assignment -name IP_COMPONENT_DISPLAY_NAME c3lzdGVt -entity reqfifo -qip ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip -library reqfifo
set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY ON -entity reqfifo -qip ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip -library reqfifo
set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity reqfifo -qip ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip -library reqfifo
set_global_assignment -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24=" -entity reqfifo -qip ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip -library reqfifo
set_global_assignment -name IP_COMPONENT_VERSION MS4w -entity reqfifo -qip ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip -library reqfifo
set_global_assignment -name VERILOG_FILE ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo/fifo_1920/synth/reqfifo_fifo_1920_tthg67i.v -qip ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip -library fifo_1920
set_global_assignment -name SDC_ENTITY_FILE ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo/fifo_1920/synth/reqfifo_fifo_1920_tthg67i.sdc -entity reqfifo_fifo_1920_tthg67i -qip ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip -library fifo_1920 -no_sdc_promotion -no_auto_inst_discovery
set_global_assignment -name VERILOG_FILE ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo/synth/reqfifo.v -qip ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip -library reqfifo
set_global_assignment -name IP_TOOL_NAME fifo -entity reqfifo_fifo_1920_tthg67i -qip ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip -library fifo_1920
set_global_assignment -name IP_TOOL_VERSION 19.2.0 -entity reqfifo_fifo_1920_tthg67i -qip ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip -library fifo_1920
set_global_assignment -name IP_TOOL_ENV QsysPrimePro -entity reqfifo_fifo_1920_tthg67i -qip ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip -library fifo_1920
set_global_assignment -name SEARCH_PATH ./common
set_global_assignment -name SEARCH_PATH ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth
set_global_assignment -name QSYS_FILE ./../intel_rtile_cxl_top_cxltyp3_ed.ip
set_global_assignment -name IP_TOOL_NAME QsysPrimePro -entity intel_rtile_cxl_top_cxltyp3_ed -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_cxltyp3_ed
set_global_assignment -name IP_TOOL_VERSION 22.4 -entity intel_rtile_cxl_top_cxltyp3_ed -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_cxltyp3_ed
set_global_assignment -name IP_TOOL_ENV QsysPrimePro -entity intel_rtile_cxl_top_cxltyp3_ed -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_cxltyp3_ed
set_global_assignment -name IP_TOOL_VENDOR_NAME "Intel Corporation" -entity intel_rtile_cxl_top_cxltyp3_ed -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_cxltyp3_ed
set_global_assignment -name IP_TOP_LEVEL_COMPONENT_NAME intel_rtile_cxl_top -entity intel_rtile_cxl_top_cxltyp3_ed -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_cxltyp3_ed
set_global_assignment -name SOPCINFO_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_cxltyp3_ed.sopcinfo -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_cxltyp3_ed
set_global_assignment -name SLD_INFO "QSYS_NAME intel_rtile_cxl_top_cxltyp3_ed HAS_SOPCINFO 1 GENERATION_ID 0" -entity intel_rtile_cxl_top_cxltyp3_ed -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_cxltyp3_ed
set_global_assignment -name MISC_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_cxltyp3_ed.cmp -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_cxltyp3_ed
set_global_assignment -name IP_TARGETED_DEVICE_FAMILY Agilex -entity intel_rtile_cxl_top_cxltyp3_ed -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_cxltyp3_ed
set_global_assignment -name IP_TARGETED_PART_TRAIT "DEVICE::AGIB027R29A1E2VR3" -entity intel_rtile_cxl_top_cxltyp3_ed -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_cxltyp3_ed
set_global_assignment -name IP_GENERATED_DEVICE_FAMILY Agilex -entity intel_rtile_cxl_top_cxltyp3_ed -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_cxltyp3_ed
set_global_assignment -name IP_QSYS_MODE STANDALONE -entity intel_rtile_cxl_top_cxltyp3_ed -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_cxltyp3_ed
set_global_assignment -name SYNTHESIS_ONLY_QIP ON -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip
set_global_assignment -name MISC_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/../intel_rtile_cxl_top_cxltyp3_ed.ip -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_cxltyp3_ed
set_global_assignment -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2ludGVsX3J0aWxlX2N4bF9hc3RfMTAxXzJsaHlhNHk=" -entity intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_101_2lhya4y -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "SW50ZWwgUi1UaWxlIGZvciBDb21wdXRlIEV4cHJlc3MgTGluaw==" -entity intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_101_2lhya4y -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_101_2lhya4y -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_101_2lhya4y -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24=" -entity intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_101_2lhya4y -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name IP_COMPONENT_VERSION "MS4wLjE=" -entity intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_101_2lhya4y -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name IP_COMPONENT_DESCRIPTION "SW50ZWwgUi1UaWxlIGZvciBDb21wdXRlIEV4cHJlc3MgTGluaw==" -entity intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_101_2lhya4y -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name IP_COMPONENT_GROUP "SW50ZXJmYWNlIFByb3RvY29scy9Db21wdXRlIEV4cHJlc3MgTGluaw==" -entity intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_101_2lhya4y -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name IP_COMPONENT_DOCUMENTATION_LINK aHR0cHM6Ly93d3cuaW50ZWwuY29t -entity intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_101_2lhya4y -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name IP_COMPONENT_NAME cnRpbGVfY3hsX2lw -entity rtile_cxl_ip -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name IP_COMPONENT_DISPLAY_NAME cnRpbGVfY3hsX2lw -entity rtile_cxl_ip -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity rtile_cxl_ip -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity rtile_cxl_ip -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity rtile_cxl_ip -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name IP_COMPONENT_VERSION "MS43LjA=" -entity rtile_cxl_ip -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9pb3BsbF8xOTMxX2xzZXR3NGE=" -entity intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library altera_iopll_1931
set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "SU9QTEwgSW50ZWwgRlBHQSBJUA==" -entity intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library altera_iopll_1931
set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library altera_iopll_1931
set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library altera_iopll_1931
set_global_assignment -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24=" -entity intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library altera_iopll_1931
set_global_assignment -name IP_COMPONENT_VERSION MTkuMy4x -entity intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library altera_iopll_1931
set_global_assignment -name IP_COMPONENT_DESCRIPTION "SW50ZWwgRlBHQSBQaGFzZS1Mb2NrZWQgTG9vcCAoSU9QTEwgSW50ZWwgRlBHQSBJUCk=" -entity intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library altera_iopll_1931
set_global_assignment -name IP_COMPONENT_GROUP "QmFzaWMgRnVuY3Rpb25zL0Nsb2NrczsgUExMcyBhbmQgUmVzZXRzL1BMTA==" -entity intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library altera_iopll_1931
set_global_assignment -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL2RvY3MvcHJvZ3JhbW1hYmxlLzY4MzI4NS8=" -entity intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library altera_iopll_1931
set_global_assignment -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL2RvY3MvcHJvZ3JhbW1hYmxlLzY4MzE5NS8=" -entity intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library altera_iopll_1931
set_global_assignment -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL2RvY3MvcHJvZ3JhbW1hYmxlLzY4Mzc2MS8=" -entity intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library altera_iopll_1931
set_global_assignment -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL2RvY3MvcHJvZ3JhbW1hYmxlLzY4MzE2Ni8=" -entity intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library altera_iopll_1931
set_global_assignment -name IP_COMPONENT_NAME "cm5yX2lhbF9zaXBfY2xrZ2VuX3BsbA==" -entity rnr_ial_sip_clkgen_pll -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "cm5yX2lhbF9zaXBfY2xrZ2VuX3BsbA==" -entity rnr_ial_sip_clkgen_pll -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity rnr_ial_sip_clkgen_pll -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity rnr_ial_sip_clkgen_pll -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity rnr_ial_sip_clkgen_pll -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name IP_COMPONENT_VERSION "MS43LjA=" -entity rnr_ial_sip_clkgen_pll -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name IP_COMPONENT_NAME "Y3hsX2lwX3RvcA==" -entity cxl_ip_top -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name IP_COMPONENT_DISPLAY_NAME Ui1UaWxlIEludGVsIEZQR0EgSVAgZm9yIENvbXB1dGUgRXhwcmVzcyBMaW5rIChDWEwp -entity cxl_ip_top -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity cxl_ip_top -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity cxl_ip_top -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24=" -entity cxl_ip_top -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name IP_COMPONENT_VERSION "MS43LjA=" -entity cxl_ip_top -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name IP_COMPONENT_DESCRIPTION "Q1hMIFNvbHV0aW9uIGZvciBDWEwgVHlwZTEvVHlwZTIvVHlwZTM=" -entity cxl_ip_top -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name IP_COMPONENT_GROUP "SW50ZXJmYWNlIFByb3RvY29scy9Db21wdXRlIEV4cHJlc3MgTGluaw==" -entity cxl_ip_top -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name IP_COMPONENT_NAME aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2Vk -entity intel_rtile_cxl_top_cxltyp3_ed -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_cxltyp3_ed
set_global_assignment -name IP_COMPONENT_DISPLAY_NAME c3lzdGVt -entity intel_rtile_cxl_top_cxltyp3_ed -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_cxltyp3_ed
set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY ON -entity intel_rtile_cxl_top_cxltyp3_ed -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_cxltyp3_ed
set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity intel_rtile_cxl_top_cxltyp3_ed -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_cxltyp3_ed
set_global_assignment -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24=" -entity intel_rtile_cxl_top_cxltyp3_ed -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_cxltyp3_ed
set_global_assignment -name IP_COMPONENT_VERSION MS4w -entity intel_rtile_cxl_top_cxltyp3_ed -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_cxltyp3_ed
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/rnr_cxl_pkg.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/z1578a_mdx1.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/maib_and_rnr.dv.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_fifo.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_hssi_dcm_rx_mapping.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_hssi_dcm_tx_mapping.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ial_rx_mapping.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ial_tx_mapping.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_csbb_gasket.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_io_arb_wrapper.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_io_memche_priority_mux.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_io_memche_weight_counter.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_io_tx_wrapper.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_memcache_credit_allocation.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_memcache_priority_mux.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_memcache_tx_wrapper.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_memcache_tx_wrapper_revb.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_soft_rx_tx_wrapper.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_soft_rx_wrapper.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_soft_tx_wrapper.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_soft_wrapper.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_tx_dsk_m_gen_24_chnl.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_tx_dsk_m_gen.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_rx_aib_deskew_datapipe.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_rx_aib_deskew_sm.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_rx_aib_deskew.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_std_synchronizer.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_reset_ctrl.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_soft_logic_interfaces.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_user_avmm_adapter.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ptm_deser.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_d2h_data_fifo.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_credit_counter.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_flow_err_detect.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_comb_ehp2aib.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_comb_aib2ehp.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_full_ehp2aib.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_full_aib2ehp.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_wrapper.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_data.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_data_shifter.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_dvalid.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_generic.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_output_mux.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_seg_valids.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_sop_eop_dw_gen.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_sop_eop_handling.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_valid_shifter.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_wrapper.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_lut.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_segment_mux.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_segment.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_valids.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_eop_2_handling.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_eop_dwpos.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_frame_aligner.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_eop.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_segment.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_sidebands.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_valid.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_segment_decoding.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_wrapper.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SOURCE_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen0.mif -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SOURCE_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen1.mif -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SOURCE_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen2.mif -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SOURCE_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen3.mif -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SOURCE_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen4.mif -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SOURCE_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen5.mif -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SOURCE_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen6.mif -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SOURCE_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen7.mif -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/altera_std_synchronizer_nocut.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/rnr_simple_fifo.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen0.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen1.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen2.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen3.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen4.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen5.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen6.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen7.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_com_mcsb.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_com_tcsb.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_divclk.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csb_pkg.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_apperr2csb.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_avmm2csb.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_csb2cii.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_csb2cplto.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_csb2pcicfg.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_pcie_csb2serr.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_pcie_csb2vferr.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_csb_adaptor.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_csbcgcgu.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_csbcism.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_csbcport.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_csbebase.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_csbendpoint.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_csbep_wrapper.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_flr2csb.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_pcie_int2csb.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_pcie_pm2csb.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_pcie_prs2csb.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_user_avmm_adapter.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_pulsesync.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_pcie_vw2csb.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csb_common_module.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_mux2.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_com_syncfifo.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbcasyncclkreq.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo_egr.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo_ing.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbccomp.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbcegress.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csb_cfgif.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbcfifo.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbcingress.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbcinqueue.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbcusync_clk1.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbcusync_clk2.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbebulkrdwr.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbebulkrdwrwrapper.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbebytecount.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbedoserrmstr.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbehierinsert.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbemstrreg.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbemstr.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbetregsplitter.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbetrgtreg.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbetrgt.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_cxl_csb2aermsg.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_cxl_csb2cfgupdate.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_cxl_pm2csb.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_cxl_csb2hiperr.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_101_2lhya4y.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SDC_ENTITY_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/intel_rtile_cxl.sdc -entity intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_101_2lhya4y -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101 -no_sdc_promotion
set_global_assignment -name VERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtile_cxl_ip.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name VERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/altera_iopll_1931/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library altera_iopll_1931
set_global_assignment -name TCL_ENTITY_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/altera_iopll_1931/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a_all_ip_params.tcl -entity intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library altera_iopll_1931
set_global_assignment -name TCL_ENTITY_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/altera_iopll_1931/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a_parameters.tcl -entity intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library altera_iopll_1931
set_global_assignment -name SDC_ENTITY_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/altera_iopll_1931/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a.sdc -entity intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library altera_iopll_1931 -no_sdc_promotion -no_auto_inst_discovery
set_global_assignment -name TCL_ENTITY_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/altera_iopll_1931/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a_pin_map.tcl -entity intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library altera_iopll_1931
set_global_assignment -name SOURCE_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/altera_iopll_1931/synth/agilex_iobank_pll.ipxact -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library altera_iopll_1931
set_global_assignment -name VERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_ial_sip_clkgen_pll.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_mm_interconnect_1920/synth/avmm_interconnect_altera_mm_interconnect_1920_x6i2ati.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_master_translator_191/synth/avmm_interconnect_altera_merlin_master_translator_191_g7h47bq.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_slave_translator_191/synth/avmm_interconnect_altera_merlin_slave_translator_191_x56fcki.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_master_agent_191/synth/avmm_interconnect_altera_merlin_master_agent_191_mpbm6tq.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_slave_agent_191/synth/avmm_interconnect_altera_merlin_slave_agent_191_ncfkfri.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_slave_agent_191/synth/altera_merlin_burst_uncompressor.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_avalon_sc_fifo_1931/synth/avmm_interconnect_altera_avalon_sc_fifo_1931_vhmcgqy.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_router_1921/synth/avmm_interconnect_altera_merlin_router_1921_it4pkhi.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_router_1921/synth/avmm_interconnect_altera_merlin_router_1921_icidkoa.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_router_1921/synth/avmm_interconnect_altera_merlin_router_1921_5r5zhgi.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_router_1921/synth/avmm_interconnect_altera_merlin_router_1921_j77kgli.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_router_1921/synth/avmm_interconnect_altera_merlin_router_1921_2gqpuxa.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_router_1921/synth/avmm_interconnect_altera_merlin_router_1921_wf3vcdi.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_router_1921/synth/avmm_interconnect_altera_merlin_router_1921_keyv5yq.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_traffic_limiter_191/synth/avmm_interconnect_altera_merlin_traffic_limiter_191_6blplji.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_traffic_limiter_191/synth/avmm_interconnect_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_vjflwfi.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/avmm_interconnect_altera_merlin_burst_adapter_1923_cqtay7y.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_uncmpr.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_13_1.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_new.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/altera_incr_burst_converter.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/altera_wrap_burst_converter.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/altera_default_burst_converter.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/altera_merlin_address_alignment.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/avmm_interconnect_altera_merlin_burst_adapter_1923_wv5ldia.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/avmm_interconnect_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_5rwtq5i.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/avmm_interconnect_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_7e5flyy.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_demultiplexer_1921/synth/avmm_interconnect_altera_merlin_demultiplexer_1921_7qodgey.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_demultiplexer_1921/synth/avmm_interconnect_altera_merlin_demultiplexer_1921_do3w3da.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_demultiplexer_1921/synth/avmm_interconnect_altera_merlin_demultiplexer_1921_mthhoaq.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_demultiplexer_1921/synth/avmm_interconnect_altera_merlin_demultiplexer_1921_2kjodbq.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_demultiplexer_1921/synth/avmm_interconnect_altera_merlin_demultiplexer_1921_a4k7evi.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_demultiplexer_1921/synth/avmm_interconnect_altera_merlin_demultiplexer_1921_sknv6vi.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_demultiplexer_1921/synth/avmm_interconnect_altera_merlin_demultiplexer_1921_bsmfmma.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/synth/avmm_interconnect_altera_merlin_multiplexer_1921_t5ik4ly.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/synth/avmm_interconnect_altera_merlin_multiplexer_1921_5t6dnuy.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/synth/avmm_interconnect_altera_merlin_multiplexer_1921_x6qx2cy.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/synth/avmm_interconnect_altera_merlin_multiplexer_1921_7lze3pa.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/synth/avmm_interconnect_altera_merlin_multiplexer_1921_icrd6ja.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/synth/avmm_interconnect_altera_merlin_multiplexer_1921_co4zr6q.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/synth/avmm_interconnect_altera_merlin_multiplexer_1921_4vot3wy.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_7r6vdty.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/altera_merlin_address_alignment.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/altera_merlin_burst_uncompressor.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_3f4yqhi.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_q5moxay.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_7d3cali.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_dxcqefq.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_4t7ioqa.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_avalon_st_pipeline_stage_1920/synth/avmm_interconnect_altera_avalon_st_pipeline_stage_1920_zterisq.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_avalon_st_pipeline_stage_1920/synth/altera_avalon_st_pipeline_base.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/synth/avmm_interconnect.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_reset_in/synth/hip_reconfig_reset_in.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/avmm_interconnect_reset_in/synth/avmm_interconnect_reset_in.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cmb2avst_slave/altera_avalon_mm_bridge_2001/synth/cmb2avst_slave_altera_avalon_mm_bridge_2001_k2bg7dq.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cmb2avst_slave/synth/cmb2avst_slave.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/usr_avmm_hip_reconfig_slave/altera_avalon_mm_bridge_2001/synth/usr_avmm_hip_reconfig_slave_altera_avalon_mm_bridge_2001_k2bg7dq.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/usr_avmm_hip_reconfig_slave/synth/usr_avmm_hip_reconfig_slave.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/debug_master/altera_avalon_mm_bridge_2001/synth/debug_master_altera_avalon_mm_bridge_2001_k2bg7dq.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/debug_master/synth/debug_master.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_interconnect_clock/synth/cxl_io_interconnect_clock.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/avmm_interconnect_clock_in/synth/avmm_interconnect_clock_in.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/afu_slave/altera_avalon_mm_bridge_2001/synth/afu_slave_altera_avalon_mm_bridge_2001_k2bg7dq.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/afu_slave/synth/afu_slave.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_compliance_slave/altera_avalon_mm_bridge_2001/synth/cxl_compliance_slave_altera_avalon_mm_bridge_2001_k2bg7dq.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_compliance_slave/synth/cxl_compliance_slave.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/mm_ccb_1921/synth/cxl_io_slave_mm_ccb_1921_lcsq4ni.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/mm_ccb_1921/synth/cxl_io_slave_mm_ccb_st_dc_fifo_1921_jsrjbvy.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/mm_ccb_1921/synth/cxl_io_slave_mm_ccb_st_dc_fifo_1921_hwqh5ca.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/st_dc_fifo_1941/synth/cxl_io_slave_st_dc_fifo_1941_t2zlahy.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/st_dc_fifo_1941/synth/altera_reset_synchronizer.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/st_dc_fifo_1941/synth/altera_dcfifo_synchronizer_bundle.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/st_dc_fifo_1941/synth/altera_std_synchronizer_nocut.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SDC_ENTITY_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/st_dc_fifo_1941/synth/cxl_io_slave_st_dc_fifo_1941_t2zlahy.sdc -entity cxl_ip_top -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/synth/cxl_io_slave.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_interconnect_reset/synth/cxl_io_interconnect_reset.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_clock_in/synth/hip_reconfig_clock_in.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/mm_ccb_1921/synth/cxl_io_master_mm_ccb_1921_lcsq4ni.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/mm_ccb_1921/synth/cxl_io_master_mm_ccb_st_dc_fifo_1921_4asniea.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/mm_ccb_1921/synth/cxl_io_master_mm_ccb_st_dc_fifo_1921_wen3bsa.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/st_dc_fifo_1941/synth/cxl_io_master_st_dc_fifo_1941_t2zlahy.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/st_dc_fifo_1941/synth/altera_reset_synchronizer.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/st_dc_fifo_1941/synth/altera_dcfifo_synchronizer_bundle.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/st_dc_fifo_1941/synth/altera_std_synchronizer_nocut.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SDC_ENTITY_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/st_dc_fifo_1941/synth/cxl_io_master_st_dc_fifo_1941_t2zlahy.sdc -entity cxl_ip_top -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/synth/cxl_io_master.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/mm_ccb_1921/synth/hip_reconfig_slave_mm_ccb_1921_lcsq4ni.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/mm_ccb_1921/synth/hip_reconfig_slave_mm_ccb_st_dc_fifo_1921_ztdlohy.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/mm_ccb_1921/synth/hip_reconfig_slave_mm_ccb_st_dc_fifo_1921_wpesjri.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/st_dc_fifo_1941/synth/hip_reconfig_slave_st_dc_fifo_1941_t2zlahy.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/st_dc_fifo_1941/synth/altera_reset_synchronizer.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/st_dc_fifo_1941/synth/altera_dcfifo_synchronizer_bundle.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/st_dc_fifo_1941/synth/altera_std_synchronizer_nocut.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SDC_ENTITY_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/st_dc_fifo_1941/synth/hip_reconfig_slave_st_dc_fifo_1941_t2zlahy.sdc -entity cxl_ip_top -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/synth/hip_reconfig_slave.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_csb2wire_csr/altera_avalon_mm_bridge_2001/synth/cxl_io_csb2wire_csr_altera_avalon_mm_bridge_2001_k2bg7dq.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_csb2wire_csr/synth/cxl_io_csb2wire_csr.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/bbs_slave/altera_avalon_mm_bridge_2001/synth/bbs_slave_altera_avalon_mm_bridge_2001_k2bg7dq.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/bbs_slave/synth/bbs_slave.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SOURCE_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_image_version.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name MISC_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name MISC_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_ial_sip_intf.svh.iv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name MISC_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_async_rst_latch.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_async_rst_latch_p.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_async_set_latch.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_async_set_latch_p.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_bb_buf.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_buf.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_and.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_and_en.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_buf.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_div2.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_div2_reset.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_gate_and.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_gate_or.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_gate_te.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_gate_te_rst_ss.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_inv.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_mux_2to1.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_mux_3to1.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_mux_4to1.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_nand.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_nand_en.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_nor.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_nor_en.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_or.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_or_en.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_doublesync_rst.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_doublesync_rstb.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_doublesync_set.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_doublesync_setb.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_dq.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_async_rst_latch.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_async_rst_latch_p.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_async_rstd_latch.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_async_rstd_latch_p.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_async_set_latch.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_async_set_latch_p.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_latch.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_latch_p.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_rst_latch.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_rst_latch_p.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_rstd_latch.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_rstd_latch_p.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_set_latch.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_set_latch_p.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_ident.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_inv.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_latch.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_latch_async_rst.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_latch_async_rst_set.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_latch_async_set.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_latch_p.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_mux_2to1.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_or2.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_rst_latch.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_rst_latch_p.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_rstd_latch.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_rstd_latch_p.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_set_latch.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_set_latch_p.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_set_rst_latch.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_set_rst_latch_p.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_triplesync.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_triplesync_rst.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name MISC_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name MISC_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg_struct_ports.vh.iv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name MISC_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_rdl_assigns.svh.iv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name MISC_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_custom_sb_global_struct.svh.iv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name MISC_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pm_data_struct.vh.iv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name MISC_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_include_cmb_customsb.vh.iv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name MISC_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_pkg_cmb_customsb.vh.iv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name MISC_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name MISC_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_struct_ports.vh.iv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name MISC_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_struct_ports.vh.iv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name MISC_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_rdl_assigns.svh.iv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name MISC_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name MISC_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cxp_flopmacro.vm.iv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name MISC_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pld_if.svh.iv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name MISC_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tlp_enum.svh.iv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name MISC_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_straps_core.vh.iv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name MISC_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtunit_struct.svh.iv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name MISC_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_glb_rdl_assigns.svh.iv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name MISC_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_glb_xtra_logic.svh.iv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name MISC_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pf0_0_xtra_logic.svh.iv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name MISC_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pf0_1_xtra_logic.svh.iv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name MISC_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pf0_2_xtra_logic.svh.iv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name MISC_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pf0_rdl_assigns.svh.iv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name MISC_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pf1_rdl_assigns.svh.iv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name MISC_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name MISC_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name MISC_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name MISC_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name MISC_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_struct_ports.vh.iv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name MISC_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_avst_parser.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_avst_parser_top.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_avst_merger.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_avst_merger_top.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_credit_steal.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_credit_add.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_credit_add_top.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/csb2wire_cdc_bridge.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/csb2wire_csr_avmm_slave.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/csb2wire_status.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/custom_sb_top.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/csb2wire_adapter.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/custom_PM_controller.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/custom_PM_gpf_flow.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/custom_PM_Errinj.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/custom_PM_handler.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/custom_PM_response_ctrl.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ccip_if_pkg.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name MISC_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_include_latest.vh.iv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name MISC_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_include_v12.vh.iv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_v12.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name MISC_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_tc_bbs_reg_macros.vh.iv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_tc_bbs_cfg_pkg.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gbl_pkg.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxlip_top_pkg.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_pkg.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/aibwrap_pkg.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ff.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ff_en.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ff_reset.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ff_en_reset.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/fair_arbiter.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/buffer_alloc.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/buffer_alloc_minmax.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/buffer_alloc_topram.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/asc_module.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/prienc.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/tmp_tc_bbs_cfg_pkg.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gram_sdp.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gram_sdp_be.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gram_sdp_2clks.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gram_sdp_2clks_re.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gram_tdp.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/quad_ram.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ram_1r1w.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ram_2rw.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bfifo.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/nb_fifo.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gfifo.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/sbv_gfifo.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_pkg.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/fabric_pkg.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_aib_pkg.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/aibsw_if_credits.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/egress_credit_handling.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/egress_credit_handling_data_fsm.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/egress_credit_handling_pushwrite_data_fsm.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/egress_credit_handling_fsm.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_divide_lpm_divide_1910_o22elqa.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_ingress_fifo.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_ingress_fifo_ord.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_ingress.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_egress_fifo.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_egress.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_top.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/pt_pkg.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/pt_m2sreq.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/dcc_top.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ucc_top.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/dfc_pkg.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/devmem_top.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ddfc_ctrl.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ddfc_dataflow.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ddfc_top.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/dfc_top.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/m2sq_top.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/perfmon_slice.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/perfmon_top.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_slice.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_fme_top.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_avmm_slave.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_mem_inter.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_divide.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_fme_memwrap.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_slice_memwrap.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_slice_wrap.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ram_if.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_mailbox.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_mailbox_cmd.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_mailbox_elog.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_fifo.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_top.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_wrapper.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_tc_bbs_cfg.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ctech_or2_gen.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_bidir.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/dpram_inf.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_dpram_vcd.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd_dp_ram.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd_read_ptr.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd_reset_sync.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd_status_unit.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd_sym.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd_synch.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd_syncore_ram.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd_vector_extender.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd_vector_reducer.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd_write_ptr.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_a_mfc_trans_gate.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_a_m_rdy_msk.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_a_tfc_trans_gate.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_a_t_rdy_msk.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_a_arbiter.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_aunit.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_devreset.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cxpgst_sharedtimer.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_strobe_generator.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ckunit.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ram2r2w144x128.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtprs.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_CRC32_D256.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_CRC32_D224.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_CRC32_D192.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_CRC32_D160.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_CRC32_D128.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_CRC32_D96.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_CRC32_D64.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_CRC32_D32.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gto_ecrc.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtoqc.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtmfcmcu.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtmfctcu.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gt_mctp_errtrk.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gt_mctp_seqtrk.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtihdrchk.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gterrlog.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtfc.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gti.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gticpctl.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtidq.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtihq.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtiqc.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtm.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gto.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtopf.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtsideq.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtunit.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gt_hiperrlog.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_data_comp.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_generator1.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_generator2.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_errorlog.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_target_bytecntrs.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_master_bytecntrs.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_errindicator.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gunit.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_new_dualportram.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_dbgport.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_dmi.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_iointf.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_lunit.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pm.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_straps.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_triggers.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ltrcomp.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_l1subunit.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ltr_tc_cntr.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ltr_cntr_wr.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ltr_reg.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ltr.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tcmon_reg.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tcmon.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ts_comp.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_jtimestamp.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_junit.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_build_version.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_glb_regs_2_rdl.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_regs_2_rdl.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_regs_2_rdl.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pptm.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_psbmpmmsgctrl.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ctrl_stat_regs.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pcfgrdrdy.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pcfgread_rdl.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pcfgwrite_rdl.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pcorr.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pdecode.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_p_mc_multiply.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pexpbyten.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pfatal.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pnonfatal.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_prdycntrl.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_psbmstrctrl.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_psbrspstrl.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pmirror.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pintr.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_punit.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_qmgeneralpurpose.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_qmvectormachine.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_qmunit.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_qtgpslicer.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_qtslicer.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_qtqueues.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_qsunit.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_phub.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ppgtran.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cmb_avmm_slave.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cmb_avmm_master.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_core.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb2avst_top.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_side.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_hdr_data_fifos.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_crd_type.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_crd_lmt.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tx_side.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tx_hdr_data_fifos.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tx_crd_lmt.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tlp_hdr_decode.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cmb2avst_avmm_slave.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ltssm_logger.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_crd_check.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_rdl.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_top.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cfg.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_core0_fifo_vcd_dp_ram.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_core0_fifo_vcd_read_ptr.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_core0_fifo_vcd_reset_sync.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_core0_fifo_vcd_status_unit.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_core0_fifo_vcd_sym.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_core0_fifo_vcd_synch.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_core0_fifo_vcd_syncore_ram.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_core0_fifo_vcd_write_ptr.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_core_fifos.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_data_fifos.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tx_core_crd.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tx_core_fifos.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tx_burst_mode.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tx_data_fifos.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_io_shim_cdc.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_io_shim_afifo.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_io_shim_cfifo.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_io_shim_dfifo.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_io_shim_delay_data.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_io_shim_rx_egress.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_io_shim_rx_ingress.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_io_shim_tx.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_io_shim_top.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_wrapper.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_aibsw_if_ingress.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_slice_dcd.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_slice_fr_dcd.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/aibsw_if_fr_credits.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_aibsw_if_egress.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_ready_delay.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_aibsw_if_top.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_clk_rst_ctrl.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_rst_ctrl.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_top.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_core0_fifo_vcd.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_io_shim_fifo_vcd.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_bbs_fifo_vcd.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SYSTEMVERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_ip_top.sv -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name SDC_ENTITY_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_ip_top.sdc -entity cxl_ip_top -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170 -no_sdc_promotion
set_global_assignment -name TCL_ENTITY_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxltyp3ddr_quartus_constraints_ed_dis.tcl -entity cxl_ip_top -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name VERILOG_FILE ./../intel_rtile_cxl_top_cxltyp3_ed/synth/intel_rtile_cxl_top_cxltyp3_ed.v -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_cxltyp3_ed
set_global_assignment -name IP_TOOL_NAME intel_rtile_cxl_top -entity cxl_ip_top -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name IP_TOOL_VERSION 1.7.0 -entity cxl_ip_top -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name IP_TOOL_ENV QsysPrimePro -entity cxl_ip_top -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_top_170
set_global_assignment -name IP_TOOL_NAME altera_iopll -entity intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library altera_iopll_1931
set_global_assignment -name IP_TOOL_VERSION 19.3.1 -entity intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library altera_iopll_1931
set_global_assignment -name IP_TOOL_ENV QsysPrimePro -entity intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library altera_iopll_1931
set_global_assignment -name IP_TOOL_NAME intel_rtile_cxl_ast -entity intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_101_2lhya4y -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name IP_TOOL_VERSION 1.0.1 -entity intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_101_2lhya4y -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name IP_TOOL_ENV QsysPrimePro -entity intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_101_2lhya4y -qip ./../intel_rtile_cxl_top_cxltyp3_ed.ip -library intel_rtile_cxl_ast_101
set_global_assignment -name SYSTEMVERILOG_FILE ed_top_wrapper_typ3.sv
set_global_assignment -name QSYS_FILE common/intel_reset_release/intel_reset_release.ip
set_global_assignment -name IP_TOOL_NAME QsysPrimePro -entity intel_reset_release -qip common/intel_reset_release/intel_reset_release.ip -library intel_reset_release
set_global_assignment -name IP_TOOL_VERSION 22.4 -entity intel_reset_release -qip common/intel_reset_release/intel_reset_release.ip -library intel_reset_release
set_global_assignment -name IP_TOOL_ENV QsysPrimePro -entity intel_reset_release -qip common/intel_reset_release/intel_reset_release.ip -library intel_reset_release
set_global_assignment -name IP_TOOL_VENDOR_NAME "Intel Corporation" -entity intel_reset_release -qip common/intel_reset_release/intel_reset_release.ip -library intel_reset_release
set_global_assignment -name IP_TOP_LEVEL_COMPONENT_NAME altera_s10_user_rst_clkgate -entity intel_reset_release -qip common/intel_reset_release/intel_reset_release.ip -library intel_reset_release
set_global_assignment -name SOPCINFO_FILE common/intel_reset_release/intel_reset_release/intel_reset_release.sopcinfo -qip common/intel_reset_release/intel_reset_release.ip -library intel_reset_release
set_global_assignment -name SLD_INFO "QSYS_NAME intel_reset_release HAS_SOPCINFO 1 GENERATION_ID 0" -entity intel_reset_release -qip common/intel_reset_release/intel_reset_release.ip -library intel_reset_release
set_global_assignment -name MISC_FILE common/intel_reset_release/intel_reset_release/intel_reset_release.cmp -qip common/intel_reset_release/intel_reset_release.ip -library intel_reset_release
set_global_assignment -name IP_TARGETED_DEVICE_FAMILY Agilex -entity intel_reset_release -qip common/intel_reset_release/intel_reset_release.ip -library intel_reset_release
set_global_assignment -name IP_GENERATED_DEVICE_FAMILY Agilex -entity intel_reset_release -qip common/intel_reset_release/intel_reset_release.ip -library intel_reset_release
set_global_assignment -name IP_QSYS_MODE STANDALONE -entity intel_reset_release -qip common/intel_reset_release/intel_reset_release.ip -library intel_reset_release
set_global_assignment -name SYNTHESIS_ONLY_QIP ON -qip common/intel_reset_release/intel_reset_release.ip
set_global_assignment -name MISC_FILE common/intel_reset_release/intel_reset_release/../intel_reset_release.ip -qip common/intel_reset_release/intel_reset_release.ip -library intel_reset_release
set_global_assignment -name IP_COMPONENT_NAME YWx0ZXJhX3MxMF91c2VyX3JzdF9jbGtnYXRl -entity altera_s10_user_rst_clkgate -qip common/intel_reset_release/intel_reset_release.ip -library altera_s10_user_rst_clkgate_1941
set_global_assignment -name IP_COMPONENT_DISPLAY_NAME UmVzZXQgUmVsZWFzZSBJbnRlbCBGUEdBIElQ -entity altera_s10_user_rst_clkgate -qip common/intel_reset_release/intel_reset_release.ip -library altera_s10_user_rst_clkgate_1941
set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity altera_s10_user_rst_clkgate -qip common/intel_reset_release/intel_reset_release.ip -library altera_s10_user_rst_clkgate_1941
set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity altera_s10_user_rst_clkgate -qip common/intel_reset_release/intel_reset_release.ip -library altera_s10_user_rst_clkgate_1941
set_global_assignment -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24=" -entity altera_s10_user_rst_clkgate -qip common/intel_reset_release/intel_reset_release.ip -library altera_s10_user_rst_clkgate_1941
set_global_assignment -name IP_COMPONENT_VERSION MTkuNC4x -entity altera_s10_user_rst_clkgate -qip common/intel_reset_release/intel_reset_release.ip -library altera_s10_user_rst_clkgate_1941
set_global_assignment -name IP_COMPONENT_DESCRIPTION VGhpcyBJUCBvdXRwdXRzIG5JTklUX0RPTkUgYWZ0ZXIgZmluaXNoaW5nIGRldmljZSBpbml0YWxpemF0aW9uLiBVc2VyIG1vZGUgaW5pdGlhbGl6YXRpb24gY2FuIGJlZ2luIGFzIHNvb24gYXMgdGhlIG5JTklUX0RPTkUgc2lnbmFsIGFzc2VydHMu -entity altera_s10_user_rst_clkgate -qip common/intel_reset_release/intel_reset_release.ip -library altera_s10_user_rst_clkgate_1941
set_global_assignment -name IP_COMPONENT_GROUP QmFzaWMgRnVuY3Rpb25zL0NvbmZpZ3VyYXRpb24gYW5kIFByb2dyYW1taW5n -entity altera_s10_user_rst_clkgate -qip common/intel_reset_release/intel_reset_release.ip -library altera_s10_user_rst_clkgate_1941
set_global_assignment -name IP_COMPONENT_NAME "aW50ZWxfcmVzZXRfcmVsZWFzZQ==" -entity intel_reset_release -qip common/intel_reset_release/intel_reset_release.ip -library intel_reset_release
set_global_assignment -name IP_COMPONENT_DISPLAY_NAME c3lzdGVt -entity intel_reset_release -qip common/intel_reset_release/intel_reset_release.ip -library intel_reset_release
set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY ON -entity intel_reset_release -qip common/intel_reset_release/intel_reset_release.ip -library intel_reset_release
set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity intel_reset_release -qip common/intel_reset_release/intel_reset_release.ip -library intel_reset_release
set_global_assignment -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24=" -entity intel_reset_release -qip common/intel_reset_release/intel_reset_release.ip -library intel_reset_release
set_global_assignment -name IP_COMPONENT_VERSION MS4w -entity intel_reset_release -qip common/intel_reset_release/intel_reset_release.ip -library intel_reset_release
set_global_assignment -name SYSTEMVERILOG_FILE common/intel_reset_release/intel_reset_release/altera_s10_user_rst_clkgate_1941/synth/altera_s10_user_rst_clkgate.sv -qip common/intel_reset_release/intel_reset_release.ip -library altera_s10_user_rst_clkgate_1941
set_global_assignment -name SDC_ENTITY_FILE common/intel_reset_release/intel_reset_release/altera_s10_user_rst_clkgate_1941/synth/altera_s10_user_rst_clkgate_fm.sdc -entity altera_s10_user_rst_clkgate -qip common/intel_reset_release/intel_reset_release.ip -library altera_s10_user_rst_clkgate_1941 -no_sdc_promotion -no_auto_inst_discovery
set_global_assignment -name VERILOG_FILE common/intel_reset_release/intel_reset_release/synth/intel_reset_release.v -qip common/intel_reset_release/intel_reset_release.ip -library intel_reset_release
set_global_assignment -name IP_TOOL_NAME altera_s10_user_rst_clkgate -entity altera_s10_user_rst_clkgate -qip common/intel_reset_release/intel_reset_release.ip -library altera_s10_user_rst_clkgate_1941
set_global_assignment -name IP_TOOL_VERSION 19.4.1 -entity altera_s10_user_rst_clkgate -qip common/intel_reset_release/intel_reset_release.ip -library altera_s10_user_rst_clkgate_1941
set_global_assignment -name IP_TOOL_ENV QsysPrimePro -entity altera_s10_user_rst_clkgate -qip common/intel_reset_release/intel_reset_release.ip -library altera_s10_user_rst_clkgate_1941
set_global_assignment -name SYSTEMVERILOG_FILE cxltyp3_memexp_ddr4_top.sv
set_global_assignment -name SDC_FILE ./constraints/cxl_memexp_top.sdc
set_global_assignment -name CONFIGURATION_VCCIO_LEVEL 1.8V
set_global_assignment -name PWRMGT_BUS_SPEED_MODE "400 KHZ"
set_global_assignment -name PWRMGT_DIRECT_FORMAT_COEFFICIENT_B "-490"
set_global_assignment -name PWRMGT_DIRECT_FORMAT_COEFFICIENT_R "-1"
set_global_assignment -name PWRMGT_LINEAR_FORMAT_N "-12"
set_global_assignment -name BOARD default
