read_verilog ../top.v
tee -a result.log synth
#write_verilog rtl_yosys.v
