<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/jam/Downloads/kikad/solution/code_project/gowin/fpga_project/impl/gwsynthesis/fpga_project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/jam/Downloads/kikad/solution/code_project/gowin/fpga_project/src/fpga_project.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NZ-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NZ-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Jul  9 18:43:19 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1684</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1647</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>62.795(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>4.075</td>
<td>separator/msg_cmd_21_s0/Q</td>
<td>logic/interpreter/out_state_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>15.485</td>
</tr>
<tr>
<td>2</td>
<td>5.295</td>
<td>separator/msg_reciever_18_s0/Q</td>
<td>main.v_Count_10_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>14.265</td>
</tr>
<tr>
<td>3</td>
<td>5.379</td>
<td>separator/msg_reciever_18_s0/Q</td>
<td>main.v_Count_6_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>14.181</td>
</tr>
<tr>
<td>4</td>
<td>5.490</td>
<td>separator/msg_reciever_18_s0/Q</td>
<td>main.v_Count_4_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>14.070</td>
</tr>
<tr>
<td>5</td>
<td>5.533</td>
<td>separator/msg_reciever_18_s0/Q</td>
<td>main.v_Count_7_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>14.027</td>
</tr>
<tr>
<td>6</td>
<td>5.680</td>
<td>separator/msg_reciever_18_s0/Q</td>
<td>main.v_Count_9_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>13.880</td>
</tr>
<tr>
<td>7</td>
<td>5.921</td>
<td>separator/msg_cmd_21_s0/Q</td>
<td>logic/interpreter/out_state_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>13.639</td>
</tr>
<tr>
<td>8</td>
<td>6.301</td>
<td>separator/msg_reciever_18_s0/Q</td>
<td>main.v_Count_11_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>13.259</td>
</tr>
<tr>
<td>9</td>
<td>6.333</td>
<td>separator/msg_reciever_18_s0/Q</td>
<td>main.v_Count_12_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>13.227</td>
</tr>
<tr>
<td>10</td>
<td>6.458</td>
<td>separator/msg_reciever_18_s0/Q</td>
<td>main.v_Count_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>13.102</td>
</tr>
<tr>
<td>11</td>
<td>6.458</td>
<td>separator/msg_reciever_18_s0/Q</td>
<td>main.v_Count_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>13.102</td>
</tr>
<tr>
<td>12</td>
<td>6.560</td>
<td>separator/msg_reciever_18_s0/Q</td>
<td>main.v_Count_13_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>13.000</td>
</tr>
<tr>
<td>13</td>
<td>6.673</td>
<td>separator/msg_reciever_18_s0/Q</td>
<td>main.v_Count_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>12.887</td>
</tr>
<tr>
<td>14</td>
<td>6.714</td>
<td>separator/msg_reciever_18_s0/Q</td>
<td>fsm_state_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>12.846</td>
</tr>
<tr>
<td>15</td>
<td>6.741</td>
<td>separator/msg_reciever_18_s0/Q</td>
<td>main.v_Count_5_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>12.819</td>
</tr>
<tr>
<td>16</td>
<td>6.766</td>
<td>separator/msg_reciever_18_s0/Q</td>
<td>exec_cmd_signal_s2/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>13.186</td>
</tr>
<tr>
<td>17</td>
<td>7.021</td>
<td>separator/msg_reciever_18_s0/Q</td>
<td>main.v_Count_8_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>12.539</td>
</tr>
<tr>
<td>18</td>
<td>7.064</td>
<td>separator/msg_reciever_18_s0/Q</td>
<td>main.v_Count_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>12.496</td>
</tr>
<tr>
<td>19</td>
<td>7.137</td>
<td>separator/msg_reciever_18_s0/Q</td>
<td>main.v_Count_16_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>12.423</td>
</tr>
<tr>
<td>20</td>
<td>7.276</td>
<td>separator/msg_reciever_18_s0/Q</td>
<td>main.v_Count_15_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>12.284</td>
</tr>
<tr>
<td>21</td>
<td>7.349</td>
<td>separator/msg_reciever_18_s0/Q</td>
<td>main.v_Count_14_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>12.211</td>
</tr>
<tr>
<td>22</td>
<td>7.424</td>
<td>crc_gen/i_3_s0/Q</td>
<td>crc_gen/buf_split_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>12.136</td>
</tr>
<tr>
<td>23</td>
<td>7.440</td>
<td>reciever/counter_4_s1/Q</td>
<td>reciever/counter_11_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>12.120</td>
</tr>
<tr>
<td>24</td>
<td>7.440</td>
<td>reciever/counter_4_s1/Q</td>
<td>reciever/counter_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>12.120</td>
</tr>
<tr>
<td>25</td>
<td>7.445</td>
<td>crc_gen/i_3_s0/Q</td>
<td>crc_gen/buf_split_4_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>12.115</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.627</td>
<td>sender/composer/msg_89_s0/Q</td>
<td>sender/composer/out_msg_89_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.627</td>
</tr>
<tr>
<td>2</td>
<td>0.627</td>
<td>sender/composer/msg_99_s0/Q</td>
<td>sender/composer/out_msg_99_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.627</td>
</tr>
<tr>
<td>3</td>
<td>0.627</td>
<td>sender/composer/msg_102_s0/Q</td>
<td>sender/composer/out_msg_102_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.627</td>
</tr>
<tr>
<td>4</td>
<td>0.627</td>
<td>sender/composer/msg_105_s0/Q</td>
<td>sender/composer/out_msg_105_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.627</td>
</tr>
<tr>
<td>5</td>
<td>0.627</td>
<td>sender/composer/msg_108_s0/Q</td>
<td>sender/composer/out_msg_109_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.627</td>
</tr>
<tr>
<td>6</td>
<td>0.778</td>
<td>logic/v_Count_3_s0/Q</td>
<td>logic/v_Count_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>7</td>
<td>0.778</td>
<td>logic/v_Count_10_s0/Q</td>
<td>logic/v_Count_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>8</td>
<td>0.778</td>
<td>crc_gen/j_1_s5/Q</td>
<td>crc_gen/j_1_s5/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>9</td>
<td>0.778</td>
<td>sender/composer/crc_gen_out/j_1_s5/Q</td>
<td>sender/composer/crc_gen_out/j_1_s5/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>10</td>
<td>0.778</td>
<td>reciever/counter_3_s1/Q</td>
<td>reciever/counter_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>11</td>
<td>0.778</td>
<td>reciever/counter_5_s1/Q</td>
<td>reciever/counter_5_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>12</td>
<td>0.778</td>
<td>main.v_Count_5_s1/Q</td>
<td>main.v_Count_5_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>13</td>
<td>0.780</td>
<td>logic/request_signal_s3/Q</td>
<td>logic/request_signal_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.780</td>
</tr>
<tr>
<td>14</td>
<td>0.780</td>
<td>logic/v_Count_4_s0/Q</td>
<td>logic/v_Count_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.780</td>
</tr>
<tr>
<td>15</td>
<td>0.780</td>
<td>logic/v_Count_6_s0/Q</td>
<td>logic/v_Count_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.780</td>
</tr>
<tr>
<td>16</td>
<td>0.780</td>
<td>logic/v_Count_7_s0/Q</td>
<td>logic/v_Count_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.780</td>
</tr>
<tr>
<td>17</td>
<td>0.780</td>
<td>logic/v_Count_11_s0/Q</td>
<td>logic/v_Count_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.780</td>
</tr>
<tr>
<td>18</td>
<td>0.780</td>
<td>logic/v_Count_17_s0/Q</td>
<td>logic/v_Count_17_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.780</td>
</tr>
<tr>
<td>19</td>
<td>0.780</td>
<td>crc_gen/crc_reg_11_s3/Q</td>
<td>crc_gen/crc_reg_11_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.780</td>
</tr>
<tr>
<td>20</td>
<td>0.780</td>
<td>crc_gen/fsm_state_2_s0/Q</td>
<td>crc_gen/fsm_state_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.780</td>
</tr>
<tr>
<td>21</td>
<td>0.780</td>
<td>crc_gen/fsm_state_4_s0/Q</td>
<td>crc_gen/fsm_state_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.780</td>
</tr>
<tr>
<td>22</td>
<td>0.780</td>
<td>separator/counter_crc_1_s0/Q</td>
<td>separator/counter_crc_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.780</td>
</tr>
<tr>
<td>23</td>
<td>0.780</td>
<td>separator/counter_rec_1_s0/Q</td>
<td>separator/counter_rec_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.780</td>
</tr>
<tr>
<td>24</td>
<td>0.780</td>
<td>sender/fsm_state_0_s3/Q</td>
<td>sender/fsm_state_0_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.780</td>
</tr>
<tr>
<td>25</td>
<td>0.780</td>
<td>sender/start_sending_signal_s4/Q</td>
<td>sender/start_sending_signal_s4/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.780</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.482</td>
<td>7.857</td>
<td>1.375</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>fsm_state_12_s0</td>
</tr>
<tr>
<td>2</td>
<td>6.482</td>
<td>7.857</td>
<td>1.375</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>fsm_state_11_s0</td>
</tr>
<tr>
<td>3</td>
<td>6.482</td>
<td>7.857</td>
<td>1.375</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>fsm_state_9_s0</td>
</tr>
<tr>
<td>4</td>
<td>6.482</td>
<td>7.857</td>
<td>1.375</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>fsm_state_5_s0</td>
</tr>
<tr>
<td>5</td>
<td>6.482</td>
<td>7.857</td>
<td>1.375</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>send_value_18_s0</td>
</tr>
<tr>
<td>6</td>
<td>6.482</td>
<td>7.857</td>
<td>1.375</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>main.v_Count_5_s1</td>
</tr>
<tr>
<td>7</td>
<td>6.482</td>
<td>7.857</td>
<td>1.375</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>reciever/msg_2_s1</td>
</tr>
<tr>
<td>8</td>
<td>6.482</td>
<td>7.857</td>
<td>1.375</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>sender/composer/out_msg_89_s0</td>
</tr>
<tr>
<td>9</td>
<td>6.482</td>
<td>7.857</td>
<td>1.375</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>sender/composer/crc_gen_out/buf_23_s2</td>
</tr>
<tr>
<td>10</td>
<td>6.482</td>
<td>7.857</td>
<td>1.375</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>separator/msg_crc_0_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>separator/msg_cmd_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>logic/interpreter/out_state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td>separator/msg_cmd_21_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C9[2][B]</td>
<td style=" font-weight:bold;">separator/msg_cmd_21_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>2.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[2][B]</td>
<td>logic/interpreter/n1091_s11/I3</td>
</tr>
<tr>
<td>8.266</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R3C8[2][B]</td>
<td style=" background: #97FFFF;">logic/interpreter/n1091_s11/F</td>
</tr>
<tr>
<td>8.744</td>
<td>0.478</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td>logic/interpreter/n1091_s13/I1</td>
</tr>
<tr>
<td>9.872</td>
<td>1.129</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C7[0][A]</td>
<td style=" background: #97FFFF;">logic/interpreter/n1091_s13/F</td>
</tr>
<tr>
<td>10.340</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td>logic/interpreter/n1091_s10/I3</td>
</tr>
<tr>
<td>11.475</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R2C7[1][A]</td>
<td style=" background: #97FFFF;">logic/interpreter/n1091_s10/F</td>
</tr>
<tr>
<td>12.384</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[2][B]</td>
<td>logic/interpreter/n1091_s5/S0</td>
</tr>
<tr>
<td>12.936</td>
<td>0.552</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C8[2][B]</td>
<td style=" background: #97FFFF;">logic/interpreter/n1091_s5/O</td>
</tr>
<tr>
<td>14.195</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[1][B]</td>
<td>logic/interpreter/n1103_s11/I1</td>
</tr>
<tr>
<td>15.099</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C8[1][B]</td>
<td style=" background: #97FFFF;">logic/interpreter/n1103_s11/F</td>
</tr>
<tr>
<td>15.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[1][A]</td>
<td>logic/interpreter/n1103_s5/I1</td>
</tr>
<tr>
<td>15.263</td>
<td>0.164</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C8[1][A]</td>
<td style=" background: #97FFFF;">logic/interpreter/n1103_s5/O</td>
</tr>
<tr>
<td>16.177</td>
<td>0.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[2][B]</td>
<td>logic/interpreter/n1705_s15/I1</td>
</tr>
<tr>
<td>17.081</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[2][B]</td>
<td style=" background: #97FFFF;">logic/interpreter/n1705_s15/F</td>
</tr>
<tr>
<td>17.620</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>logic/interpreter/n1705_s12/I0</td>
</tr>
<tr>
<td>18.755</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td style=" background: #97FFFF;">logic/interpreter/n1705_s12/F</td>
</tr>
<tr>
<td>19.294</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C9[1][A]</td>
<td>logic/interpreter/n1705_s11/I0</td>
</tr>
<tr>
<td>19.983</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C9[1][A]</td>
<td style=" background: #97FFFF;">logic/interpreter/n1705_s11/F</td>
</tr>
<tr>
<td>19.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C9[1][A]</td>
<td style=" font-weight:bold;">logic/interpreter/out_state_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[1][A]</td>
<td>logic/interpreter/out_state_0_s1/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C9[1][A]</td>
<td>logic/interpreter/out_state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.741, 49.989%; route: 7.240, 46.755%; tC2Q: 0.504, 3.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.763</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>separator/msg_reciever_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main.v_Count_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>separator/msg_reciever_18_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">separator/msg_reciever_18_s0/Q</td>
</tr>
<tr>
<td>6.618</td>
<td>1.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>n973_s25/I2</td>
</tr>
<tr>
<td>7.827</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">n973_s25/F</td>
</tr>
<tr>
<td>8.711</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>n973_s17/I0</td>
</tr>
<tr>
<td>9.616</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">n973_s17/F</td>
</tr>
<tr>
<td>11.227</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>n973_s23/I0</td>
</tr>
<tr>
<td>12.435</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">n973_s23/F</td>
</tr>
<tr>
<td>14.040</td>
<td>1.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>n939_s12/I2</td>
</tr>
<tr>
<td>15.175</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">n939_s12/F</td>
</tr>
<tr>
<td>16.306</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[3][B]</td>
<td>n949_s8/I0</td>
</tr>
<tr>
<td>17.515</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C5[3][B]</td>
<td style=" background: #97FFFF;">n949_s8/F</td>
</tr>
<tr>
<td>18.763</td>
<td>1.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td style=" font-weight:bold;">main.v_Count_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td>main.v_Count_10_s1/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C5[0][B]</td>
<td>main.v_Count_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.666, 39.720%; route: 8.095, 56.746%; tC2Q: 0.504, 3.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.379</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>separator/msg_reciever_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main.v_Count_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>separator/msg_reciever_18_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">separator/msg_reciever_18_s0/Q</td>
</tr>
<tr>
<td>6.618</td>
<td>1.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>n973_s25/I2</td>
</tr>
<tr>
<td>7.827</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">n973_s25/F</td>
</tr>
<tr>
<td>8.711</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>n973_s17/I0</td>
</tr>
<tr>
<td>9.616</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">n973_s17/F</td>
</tr>
<tr>
<td>11.227</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>n973_s23/I0</td>
</tr>
<tr>
<td>12.435</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">n973_s23/F</td>
</tr>
<tr>
<td>14.040</td>
<td>1.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>n939_s12/I2</td>
</tr>
<tr>
<td>15.175</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">n939_s12/F</td>
</tr>
<tr>
<td>16.642</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[3][B]</td>
<td>n957_s8/I0</td>
</tr>
<tr>
<td>17.777</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C4[3][B]</td>
<td style=" background: #97FFFF;">n957_s8/F</td>
</tr>
<tr>
<td>18.680</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[0][B]</td>
<td style=" font-weight:bold;">main.v_Count_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[0][B]</td>
<td>main.v_Count_6_s1/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C4[0][B]</td>
<td>main.v_Count_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.592, 39.434%; route: 8.085, 57.010%; tC2Q: 0.504, 3.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>separator/msg_reciever_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main.v_Count_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>separator/msg_reciever_18_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">separator/msg_reciever_18_s0/Q</td>
</tr>
<tr>
<td>6.618</td>
<td>1.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>n973_s25/I2</td>
</tr>
<tr>
<td>7.827</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">n973_s25/F</td>
</tr>
<tr>
<td>8.711</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>n973_s17/I0</td>
</tr>
<tr>
<td>9.616</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">n973_s17/F</td>
</tr>
<tr>
<td>11.227</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>n973_s23/I0</td>
</tr>
<tr>
<td>12.435</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">n973_s23/F</td>
</tr>
<tr>
<td>14.040</td>
<td>1.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>n939_s12/I2</td>
</tr>
<tr>
<td>15.169</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">n939_s12/F</td>
</tr>
<tr>
<td>15.651</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td>n961_s8/I0</td>
</tr>
<tr>
<td>16.786</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">n961_s8/F</td>
</tr>
<tr>
<td>18.568</td>
<td>1.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" font-weight:bold;">main.v_Count_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>main.v_Count_4_s1/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>main.v_Count_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.586, 39.701%; route: 7.980, 56.716%; tC2Q: 0.504, 3.583%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>separator/msg_reciever_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main.v_Count_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>separator/msg_reciever_18_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">separator/msg_reciever_18_s0/Q</td>
</tr>
<tr>
<td>6.618</td>
<td>1.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>n973_s25/I2</td>
</tr>
<tr>
<td>7.827</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">n973_s25/F</td>
</tr>
<tr>
<td>8.711</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>n973_s17/I0</td>
</tr>
<tr>
<td>9.616</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">n973_s17/F</td>
</tr>
<tr>
<td>11.227</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>n973_s23/I0</td>
</tr>
<tr>
<td>12.435</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">n973_s23/F</td>
</tr>
<tr>
<td>14.040</td>
<td>1.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>n939_s12/I2</td>
</tr>
<tr>
<td>15.175</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">n939_s12/F</td>
</tr>
<tr>
<td>15.773</td>
<td>0.597</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][A]</td>
<td>n955_s8/I0</td>
</tr>
<tr>
<td>16.908</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][A]</td>
<td style=" background: #97FFFF;">n955_s8/F</td>
</tr>
<tr>
<td>18.525</td>
<td>1.617</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td style=" font-weight:bold;">main.v_Count_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td>main.v_Count_7_s1/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C5[2][A]</td>
<td>main.v_Count_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.592, 39.869%; route: 7.930, 56.536%; tC2Q: 0.504, 3.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.680</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>separator/msg_reciever_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main.v_Count_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>separator/msg_reciever_18_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">separator/msg_reciever_18_s0/Q</td>
</tr>
<tr>
<td>6.618</td>
<td>1.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>n973_s25/I2</td>
</tr>
<tr>
<td>7.827</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">n973_s25/F</td>
</tr>
<tr>
<td>8.711</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>n973_s17/I0</td>
</tr>
<tr>
<td>9.616</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">n973_s17/F</td>
</tr>
<tr>
<td>11.227</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>n973_s23/I0</td>
</tr>
<tr>
<td>12.435</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">n973_s23/F</td>
</tr>
<tr>
<td>14.040</td>
<td>1.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>n939_s12/I2</td>
</tr>
<tr>
<td>15.169</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">n939_s12/F</td>
</tr>
<tr>
<td>15.651</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>n951_s8/I0</td>
</tr>
<tr>
<td>16.786</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">n951_s8/F</td>
</tr>
<tr>
<td>18.378</td>
<td>1.592</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C8[2][A]</td>
<td style=" font-weight:bold;">main.v_Count_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C8[2][A]</td>
<td>main.v_Count_9_s1/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C8[2][A]</td>
<td>main.v_Count_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.586, 40.245%; route: 7.790, 56.123%; tC2Q: 0.504, 3.632%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.921</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>separator/msg_cmd_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>logic/interpreter/out_state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td>separator/msg_cmd_21_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C9[2][B]</td>
<td style=" font-weight:bold;">separator/msg_cmd_21_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>2.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[2][B]</td>
<td>logic/interpreter/n1091_s11/I3</td>
</tr>
<tr>
<td>8.266</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R3C8[2][B]</td>
<td style=" background: #97FFFF;">logic/interpreter/n1091_s11/F</td>
</tr>
<tr>
<td>8.744</td>
<td>0.478</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td>logic/interpreter/n1091_s13/I1</td>
</tr>
<tr>
<td>9.872</td>
<td>1.129</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C7[0][A]</td>
<td style=" background: #97FFFF;">logic/interpreter/n1091_s13/F</td>
</tr>
<tr>
<td>10.340</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td>logic/interpreter/n1091_s10/I3</td>
</tr>
<tr>
<td>11.475</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R2C7[1][A]</td>
<td style=" background: #97FFFF;">logic/interpreter/n1091_s10/F</td>
</tr>
<tr>
<td>11.851</td>
<td>0.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[3][A]</td>
<td>logic/interpreter/n1090_s4/S0</td>
</tr>
<tr>
<td>12.331</td>
<td>0.481</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C7[3][A]</td>
<td style=" background: #97FFFF;">logic/interpreter/n1090_s4/O</td>
</tr>
<tr>
<td>13.414</td>
<td>1.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[3][B]</td>
<td>logic/interpreter/n1114_s11/I0</td>
</tr>
<tr>
<td>14.623</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C7[3][B]</td>
<td style=" background: #97FFFF;">logic/interpreter/n1114_s11/F</td>
</tr>
<tr>
<td>14.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[3][A]</td>
<td>logic/interpreter/n1114_s5/I1</td>
</tr>
<tr>
<td>14.787</td>
<td>0.164</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C7[3][A]</td>
<td style=" background: #97FFFF;">logic/interpreter/n1114_s5/O</td>
</tr>
<tr>
<td>15.700</td>
<td>0.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[0][B]</td>
<td>logic/interpreter/n1704_s10/I2</td>
</tr>
<tr>
<td>16.389</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C7[0][B]</td>
<td style=" background: #97FFFF;">logic/interpreter/n1704_s10/F</td>
</tr>
<tr>
<td>16.928</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C9[0][B]</td>
<td>logic/interpreter/n1704_s9/I0</td>
</tr>
<tr>
<td>18.137</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C9[0][B]</td>
<td style=" background: #97FFFF;">logic/interpreter/n1704_s9/F</td>
</tr>
<tr>
<td>18.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C9[0][B]</td>
<td style=" font-weight:bold;">logic/interpreter/out_state_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][B]</td>
<td>logic/interpreter/out_state_1_s1/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C9[0][B]</td>
<td>logic/interpreter/out_state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.143, 52.376%; route: 5.991, 43.928%; tC2Q: 0.504, 3.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>separator/msg_reciever_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main.v_Count_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>separator/msg_reciever_18_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">separator/msg_reciever_18_s0/Q</td>
</tr>
<tr>
<td>6.618</td>
<td>1.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>n973_s25/I2</td>
</tr>
<tr>
<td>7.827</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">n973_s25/F</td>
</tr>
<tr>
<td>8.711</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>n973_s17/I0</td>
</tr>
<tr>
<td>9.616</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">n973_s17/F</td>
</tr>
<tr>
<td>11.227</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>n973_s23/I0</td>
</tr>
<tr>
<td>12.435</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">n973_s23/F</td>
</tr>
<tr>
<td>14.040</td>
<td>1.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>n939_s12/I2</td>
</tr>
<tr>
<td>15.169</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">n939_s12/F</td>
</tr>
<tr>
<td>15.651</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td>n947_s8/I0</td>
</tr>
<tr>
<td>16.340</td>
<td>0.689</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">n947_s8/F</td>
</tr>
<tr>
<td>17.757</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" font-weight:bold;">main.v_Count_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td>main.v_Count_11_s1/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C8[1][A]</td>
<td>main.v_Count_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.139, 38.759%; route: 7.616, 57.438%; tC2Q: 0.504, 3.802%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>separator/msg_reciever_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main.v_Count_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>separator/msg_reciever_18_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">separator/msg_reciever_18_s0/Q</td>
</tr>
<tr>
<td>6.618</td>
<td>1.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>n973_s25/I2</td>
</tr>
<tr>
<td>7.827</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">n973_s25/F</td>
</tr>
<tr>
<td>8.711</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>n973_s17/I0</td>
</tr>
<tr>
<td>9.616</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">n973_s17/F</td>
</tr>
<tr>
<td>11.227</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>n973_s23/I0</td>
</tr>
<tr>
<td>12.435</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">n973_s23/F</td>
</tr>
<tr>
<td>14.040</td>
<td>1.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>n939_s12/I2</td>
</tr>
<tr>
<td>15.175</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">n939_s12/F</td>
</tr>
<tr>
<td>16.666</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td>n945_s8/I0</td>
</tr>
<tr>
<td>17.355</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" background: #97FFFF;">n945_s8/F</td>
</tr>
<tr>
<td>17.725</td>
<td>0.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td style=" font-weight:bold;">main.v_Count_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td>main.v_Count_12_s1/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C8[1][B]</td>
<td>main.v_Count_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.146, 38.904%; route: 7.577, 57.284%; tC2Q: 0.504, 3.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.458</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>separator/msg_reciever_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main.v_Count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>separator/msg_reciever_18_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">separator/msg_reciever_18_s0/Q</td>
</tr>
<tr>
<td>6.618</td>
<td>1.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>n973_s25/I2</td>
</tr>
<tr>
<td>7.827</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">n973_s25/F</td>
</tr>
<tr>
<td>8.711</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>n973_s17/I0</td>
</tr>
<tr>
<td>9.616</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">n973_s17/F</td>
</tr>
<tr>
<td>11.227</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>n973_s23/I0</td>
</tr>
<tr>
<td>12.435</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">n973_s23/F</td>
</tr>
<tr>
<td>14.040</td>
<td>1.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>n939_s12/I2</td>
</tr>
<tr>
<td>15.175</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">n939_s12/F</td>
</tr>
<tr>
<td>16.696</td>
<td>1.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[1][B]</td>
<td>n967_s8/I0</td>
</tr>
<tr>
<td>17.601</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C3[1][B]</td>
<td style=" background: #97FFFF;">n967_s8/F</td>
</tr>
<tr>
<td>17.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[1][B]</td>
<td style=" font-weight:bold;">main.v_Count_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[1][B]</td>
<td>main.v_Count_1_s1/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C3[1][B]</td>
<td>main.v_Count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.361, 40.919%; route: 7.237, 55.233%; tC2Q: 0.504, 3.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.458</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>separator/msg_reciever_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main.v_Count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>separator/msg_reciever_18_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">separator/msg_reciever_18_s0/Q</td>
</tr>
<tr>
<td>6.618</td>
<td>1.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>n973_s25/I2</td>
</tr>
<tr>
<td>7.827</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">n973_s25/F</td>
</tr>
<tr>
<td>8.711</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>n973_s17/I0</td>
</tr>
<tr>
<td>9.616</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">n973_s17/F</td>
</tr>
<tr>
<td>11.227</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>n973_s23/I0</td>
</tr>
<tr>
<td>12.435</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">n973_s23/F</td>
</tr>
<tr>
<td>14.040</td>
<td>1.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>n939_s12/I2</td>
</tr>
<tr>
<td>15.175</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">n939_s12/F</td>
</tr>
<tr>
<td>16.696</td>
<td>1.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td>n965_s8/I0</td>
</tr>
<tr>
<td>17.601</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td style=" background: #97FFFF;">n965_s8/F</td>
</tr>
<tr>
<td>17.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td style=" font-weight:bold;">main.v_Count_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td>main.v_Count_2_s1/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C3[1][A]</td>
<td>main.v_Count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.361, 40.919%; route: 7.237, 55.233%; tC2Q: 0.504, 3.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>separator/msg_reciever_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main.v_Count_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>separator/msg_reciever_18_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">separator/msg_reciever_18_s0/Q</td>
</tr>
<tr>
<td>6.618</td>
<td>1.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>n973_s25/I2</td>
</tr>
<tr>
<td>7.827</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">n973_s25/F</td>
</tr>
<tr>
<td>8.711</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>n973_s17/I0</td>
</tr>
<tr>
<td>9.616</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">n973_s17/F</td>
</tr>
<tr>
<td>11.227</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>n973_s23/I0</td>
</tr>
<tr>
<td>12.435</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">n973_s23/F</td>
</tr>
<tr>
<td>14.040</td>
<td>1.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>n939_s12/I2</td>
</tr>
<tr>
<td>15.175</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">n939_s12/F</td>
</tr>
<tr>
<td>16.290</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[2][B]</td>
<td>n943_s8/I0</td>
</tr>
<tr>
<td>17.498</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C3[2][B]</td>
<td style=" background: #97FFFF;">n943_s8/F</td>
</tr>
<tr>
<td>17.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[2][B]</td>
<td style=" font-weight:bold;">main.v_Count_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[2][B]</td>
<td>main.v_Count_13_s1/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C3[2][B]</td>
<td>main.v_Count_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.666, 43.585%; route: 6.830, 52.537%; tC2Q: 0.504, 3.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>separator/msg_reciever_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main.v_Count_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>separator/msg_reciever_18_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">separator/msg_reciever_18_s0/Q</td>
</tr>
<tr>
<td>6.618</td>
<td>1.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>n973_s25/I2</td>
</tr>
<tr>
<td>7.827</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">n973_s25/F</td>
</tr>
<tr>
<td>8.711</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>n973_s17/I0</td>
</tr>
<tr>
<td>9.616</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">n973_s17/F</td>
</tr>
<tr>
<td>11.227</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>n973_s23/I0</td>
</tr>
<tr>
<td>12.435</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">n973_s23/F</td>
</tr>
<tr>
<td>14.040</td>
<td>1.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>n939_s12/I2</td>
</tr>
<tr>
<td>15.175</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">n939_s12/F</td>
</tr>
<tr>
<td>16.696</td>
<td>1.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[2][A]</td>
<td>n963_s8/I0</td>
</tr>
<tr>
<td>17.385</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C3[2][A]</td>
<td style=" background: #97FFFF;">n963_s8/F</td>
</tr>
<tr>
<td>17.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[2][A]</td>
<td style=" font-weight:bold;">main.v_Count_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[2][A]</td>
<td>main.v_Count_3_s1/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C3[2][A]</td>
<td>main.v_Count_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.146, 39.931%; route: 7.237, 56.157%; tC2Q: 0.504, 3.912%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>separator/msg_reciever_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fsm_state_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>separator/msg_reciever_18_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">separator/msg_reciever_18_s0/Q</td>
</tr>
<tr>
<td>6.618</td>
<td>1.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>n973_s25/I2</td>
</tr>
<tr>
<td>7.827</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">n973_s25/F</td>
</tr>
<tr>
<td>8.711</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>n973_s17/I0</td>
</tr>
<tr>
<td>9.616</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">n973_s17/F</td>
</tr>
<tr>
<td>12.133</td>
<td>2.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>n973_s13/I0</td>
</tr>
<tr>
<td>12.821</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">n973_s13/F</td>
</tr>
<tr>
<td>13.372</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[2][A]</td>
<td>n975_s14/I2</td>
</tr>
<tr>
<td>14.276</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C4[2][A]</td>
<td style=" background: #97FFFF;">n975_s14/F</td>
</tr>
<tr>
<td>15.191</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C3[3][A]</td>
<td>n986_s14/I0</td>
</tr>
<tr>
<td>16.095</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C3[3][A]</td>
<td style=" background: #97FFFF;">n986_s14/F</td>
</tr>
<tr>
<td>17.344</td>
<td>1.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C3[2][A]</td>
<td style=" font-weight:bold;">fsm_state_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C3[2][A]</td>
<td>fsm_state_5_s0/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C3[2][A]</td>
<td>fsm_state_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.610, 35.888%; route: 7.731, 60.187%; tC2Q: 0.504, 3.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.741</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.317</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>separator/msg_reciever_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main.v_Count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>separator/msg_reciever_18_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">separator/msg_reciever_18_s0/Q</td>
</tr>
<tr>
<td>6.618</td>
<td>1.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>n973_s25/I2</td>
</tr>
<tr>
<td>7.827</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">n973_s25/F</td>
</tr>
<tr>
<td>8.711</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>n973_s17/I0</td>
</tr>
<tr>
<td>9.616</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">n973_s17/F</td>
</tr>
<tr>
<td>11.227</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>n973_s23/I0</td>
</tr>
<tr>
<td>12.435</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">n973_s23/F</td>
</tr>
<tr>
<td>14.040</td>
<td>1.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>n939_s12/I2</td>
</tr>
<tr>
<td>15.175</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">n939_s12/F</td>
</tr>
<tr>
<td>16.109</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>n959_s8/I0</td>
</tr>
<tr>
<td>17.317</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td style=" background: #97FFFF;">n959_s8/F</td>
</tr>
<tr>
<td>17.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">main.v_Count_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>main.v_Count_5_s1/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>main.v_Count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.666, 44.200%; route: 6.649, 51.867%; tC2Q: 0.504, 3.933%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.766</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>separator/msg_reciever_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>exec_cmd_signal_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>separator/msg_reciever_18_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">separator/msg_reciever_18_s0/Q</td>
</tr>
<tr>
<td>6.618</td>
<td>1.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>n973_s25/I2</td>
</tr>
<tr>
<td>7.827</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">n973_s25/F</td>
</tr>
<tr>
<td>8.711</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>n973_s17/I0</td>
</tr>
<tr>
<td>9.616</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">n973_s17/F</td>
</tr>
<tr>
<td>11.227</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>n973_s23/I0</td>
</tr>
<tr>
<td>12.435</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">n973_s23/F</td>
</tr>
<tr>
<td>14.040</td>
<td>1.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>n939_s12/I2</td>
</tr>
<tr>
<td>15.175</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">n939_s12/F</td>
</tr>
<tr>
<td>16.133</td>
<td>0.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[0][B]</td>
<td>exec_cmd_signal_s4/I3</td>
</tr>
<tr>
<td>16.821</td>
<td>0.688</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C4[0][B]</td>
<td style=" background: #97FFFF;">exec_cmd_signal_s4/F</td>
</tr>
<tr>
<td>17.684</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][A]</td>
<td style=" font-weight:bold;">exec_cmd_signal_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][A]</td>
<td>exec_cmd_signal_s2/CLK</td>
</tr>
<tr>
<td>24.451</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C4[2][A]</td>
<td>exec_cmd_signal_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.145, 39.016%; route: 7.537, 57.161%; tC2Q: 0.504, 3.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.021</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.038</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>separator/msg_reciever_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main.v_Count_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>separator/msg_reciever_18_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">separator/msg_reciever_18_s0/Q</td>
</tr>
<tr>
<td>6.618</td>
<td>1.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>n973_s25/I2</td>
</tr>
<tr>
<td>7.827</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">n973_s25/F</td>
</tr>
<tr>
<td>8.711</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>n973_s17/I0</td>
</tr>
<tr>
<td>9.616</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">n973_s17/F</td>
</tr>
<tr>
<td>11.227</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>n973_s23/I0</td>
</tr>
<tr>
<td>12.435</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">n973_s23/F</td>
</tr>
<tr>
<td>14.040</td>
<td>1.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>n939_s12/I2</td>
</tr>
<tr>
<td>15.175</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">n939_s12/F</td>
</tr>
<tr>
<td>16.133</td>
<td>0.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[0][A]</td>
<td>n953_s8/I0</td>
</tr>
<tr>
<td>17.038</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C4[0][A]</td>
<td style=" background: #97FFFF;">n953_s8/F</td>
</tr>
<tr>
<td>17.038</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[0][A]</td>
<td style=" font-weight:bold;">main.v_Count_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[0][A]</td>
<td>main.v_Count_8_s1/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C4[0][A]</td>
<td>main.v_Count_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.361, 42.756%; route: 6.674, 53.223%; tC2Q: 0.504, 4.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>separator/msg_reciever_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main.v_Count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>separator/msg_reciever_18_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">separator/msg_reciever_18_s0/Q</td>
</tr>
<tr>
<td>6.618</td>
<td>1.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>n973_s25/I2</td>
</tr>
<tr>
<td>7.827</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">n973_s25/F</td>
</tr>
<tr>
<td>8.711</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>n973_s17/I0</td>
</tr>
<tr>
<td>9.616</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">n973_s17/F</td>
</tr>
<tr>
<td>11.227</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>n973_s23/I0</td>
</tr>
<tr>
<td>12.435</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">n973_s23/F</td>
</tr>
<tr>
<td>14.040</td>
<td>1.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>n939_s12/I2</td>
</tr>
<tr>
<td>15.175</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">n939_s12/F</td>
</tr>
<tr>
<td>16.306</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td>n969_s9/I1</td>
</tr>
<tr>
<td>16.994</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td style=" background: #97FFFF;">n969_s9/F</td>
</tr>
<tr>
<td>16.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td style=" font-weight:bold;">main.v_Count_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td>main.v_Count_0_s1/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C5[2][B]</td>
<td>main.v_Count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.146, 41.179%; route: 6.846, 54.787%; tC2Q: 0.504, 4.035%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.137</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>separator/msg_reciever_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main.v_Count_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>separator/msg_reciever_18_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">separator/msg_reciever_18_s0/Q</td>
</tr>
<tr>
<td>6.618</td>
<td>1.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>n973_s25/I2</td>
</tr>
<tr>
<td>7.827</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">n973_s25/F</td>
</tr>
<tr>
<td>8.711</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>n973_s17/I0</td>
</tr>
<tr>
<td>9.616</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">n973_s17/F</td>
</tr>
<tr>
<td>11.227</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>n973_s23/I0</td>
</tr>
<tr>
<td>12.435</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">n973_s23/F</td>
</tr>
<tr>
<td>14.040</td>
<td>1.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>n939_s12/I2</td>
</tr>
<tr>
<td>15.169</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">n939_s12/F</td>
</tr>
<tr>
<td>15.647</td>
<td>0.478</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[3][A]</td>
<td>n937_s8/I0</td>
</tr>
<tr>
<td>16.551</td>
<td>0.904</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C7[3][A]</td>
<td style=" background: #97FFFF;">n937_s8/F</td>
</tr>
<tr>
<td>16.921</td>
<td>0.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[2][B]</td>
<td style=" font-weight:bold;">main.v_Count_16_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[2][B]</td>
<td>main.v_Count_16_s1/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C7[2][B]</td>
<td>main.v_Count_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.355, 43.105%; route: 6.564, 52.836%; tC2Q: 0.504, 4.058%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.782</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>separator/msg_reciever_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main.v_Count_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>separator/msg_reciever_18_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">separator/msg_reciever_18_s0/Q</td>
</tr>
<tr>
<td>6.618</td>
<td>1.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>n973_s25/I2</td>
</tr>
<tr>
<td>7.827</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">n973_s25/F</td>
</tr>
<tr>
<td>8.711</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>n973_s17/I0</td>
</tr>
<tr>
<td>9.616</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">n973_s17/F</td>
</tr>
<tr>
<td>11.227</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>n973_s23/I0</td>
</tr>
<tr>
<td>12.435</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">n973_s23/F</td>
</tr>
<tr>
<td>14.040</td>
<td>1.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>n939_s12/I2</td>
</tr>
<tr>
<td>15.169</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">n939_s12/F</td>
</tr>
<tr>
<td>15.647</td>
<td>0.478</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[2][A]</td>
<td>n939_s9/I0</td>
</tr>
<tr>
<td>16.782</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C7[2][A]</td>
<td style=" background: #97FFFF;">n939_s9/F</td>
</tr>
<tr>
<td>16.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[2][A]</td>
<td style=" font-weight:bold;">main.v_Count_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[2][A]</td>
<td>main.v_Count_15_s1/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C7[2][A]</td>
<td>main.v_Count_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.586, 45.473%; route: 6.194, 50.422%; tC2Q: 0.504, 4.104%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.710</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>separator/msg_reciever_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main.v_Count_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>separator/msg_reciever_18_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">separator/msg_reciever_18_s0/Q</td>
</tr>
<tr>
<td>6.618</td>
<td>1.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>n973_s25/I2</td>
</tr>
<tr>
<td>7.827</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">n973_s25/F</td>
</tr>
<tr>
<td>8.711</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>n973_s17/I0</td>
</tr>
<tr>
<td>9.616</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">n973_s17/F</td>
</tr>
<tr>
<td>11.227</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>n973_s23/I0</td>
</tr>
<tr>
<td>12.435</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">n973_s23/F</td>
</tr>
<tr>
<td>14.040</td>
<td>1.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>n939_s12/I2</td>
</tr>
<tr>
<td>15.169</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">n939_s12/F</td>
</tr>
<tr>
<td>15.651</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>n941_s8/I0</td>
</tr>
<tr>
<td>16.340</td>
<td>0.689</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">n941_s8/F</td>
</tr>
<tr>
<td>16.710</td>
<td>0.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" font-weight:bold;">main.v_Count_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td>main.v_Count_14_s1/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C8[0][B]</td>
<td>main.v_Count_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.139, 42.085%; route: 6.568, 53.786%; tC2Q: 0.504, 4.129%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_gen/i_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc_gen/buf_split_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td>crc_gen/i_3_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R7C2[0][B]</td>
<td style=" font-weight:bold;">crc_gen/i_3_s0/Q</td>
</tr>
<tr>
<td>6.464</td>
<td>1.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[3][A]</td>
<td>crc_gen/buf_79_s5/I3</td>
</tr>
<tr>
<td>7.673</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R4C4[3][A]</td>
<td style=" background: #97FFFF;">crc_gen/buf_79_s5/F</td>
</tr>
<tr>
<td>9.845</td>
<td>2.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[3][B]</td>
<td>crc_gen/n1627_s12/I3</td>
</tr>
<tr>
<td>11.054</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[3][B]</td>
<td style=" background: #97FFFF;">crc_gen/n1627_s12/F</td>
</tr>
<tr>
<td>11.060</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td>crc_gen/n1627_s7/I2</td>
</tr>
<tr>
<td>12.195</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td style=" background: #97FFFF;">crc_gen/n1627_s7/F</td>
</tr>
<tr>
<td>13.631</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[3][B]</td>
<td>crc_gen/n1627_s6/I0</td>
</tr>
<tr>
<td>14.320</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[3][B]</td>
<td style=" background: #97FFFF;">crc_gen/n1627_s6/F</td>
</tr>
<tr>
<td>16.634</td>
<td>2.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[0][B]</td>
<td style=" font-weight:bold;">crc_gen/buf_split_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][B]</td>
<td>crc_gen/buf_split_3_s1/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C9[0][B]</td>
<td>crc_gen/buf_split_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.242, 34.950%; route: 7.390, 60.896%; tC2Q: 0.504, 4.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>reciever/counter_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>reciever/counter_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td>reciever/counter_4_s1/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R8C16[1][A]</td>
<td style=" font-weight:bold;">reciever/counter_4_s1/Q</td>
</tr>
<tr>
<td>6.092</td>
<td>1.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][B]</td>
<td>reciever/n100_s3/I0</td>
</tr>
<tr>
<td>6.974</td>
<td>0.882</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R10C17[3][B]</td>
<td style=" background: #97FFFF;">reciever/n100_s3/F</td>
</tr>
<tr>
<td>7.439</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C18[1][B]</td>
<td>reciever/n177_s8/I1</td>
</tr>
<tr>
<td>8.648</td>
<td>1.209</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C18[1][B]</td>
<td style=" background: #97FFFF;">reciever/n177_s8/F</td>
</tr>
<tr>
<td>10.247</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td>reciever/n177_s7/I0</td>
</tr>
<tr>
<td>11.456</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R10C15[2][A]</td>
<td style=" background: #97FFFF;">reciever/n177_s7/F</td>
</tr>
<tr>
<td>13.273</td>
<td>1.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td>reciever/n96_s2/I2</td>
</tr>
<tr>
<td>13.962</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R9C19[3][B]</td>
<td style=" background: #97FFFF;">reciever/n96_s2/F</td>
</tr>
<tr>
<td>15.409</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][A]</td>
<td>reciever/n96_s1/I0</td>
</tr>
<tr>
<td>16.618</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][A]</td>
<td style=" background: #97FFFF;">reciever/n96_s1/F</td>
</tr>
<tr>
<td>16.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][A]</td>
<td style=" font-weight:bold;">reciever/counter_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[2][A]</td>
<td>reciever/counter_11_s1/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C16[2][A]</td>
<td>reciever/counter_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.198, 42.885%; route: 6.418, 52.956%; tC2Q: 0.504, 4.160%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>reciever/counter_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>reciever/counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td>reciever/counter_4_s1/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R8C16[1][A]</td>
<td style=" font-weight:bold;">reciever/counter_4_s1/Q</td>
</tr>
<tr>
<td>6.092</td>
<td>1.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][B]</td>
<td>reciever/n100_s3/I0</td>
</tr>
<tr>
<td>6.974</td>
<td>0.882</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R10C17[3][B]</td>
<td style=" background: #97FFFF;">reciever/n100_s3/F</td>
</tr>
<tr>
<td>7.439</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C18[1][B]</td>
<td>reciever/n177_s8/I1</td>
</tr>
<tr>
<td>8.648</td>
<td>1.209</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C18[1][B]</td>
<td style=" background: #97FFFF;">reciever/n177_s8/F</td>
</tr>
<tr>
<td>10.247</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td>reciever/n177_s7/I0</td>
</tr>
<tr>
<td>11.456</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R10C15[2][A]</td>
<td style=" background: #97FFFF;">reciever/n177_s7/F</td>
</tr>
<tr>
<td>13.273</td>
<td>1.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td>reciever/n96_s2/I2</td>
</tr>
<tr>
<td>13.962</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R9C19[3][B]</td>
<td style=" background: #97FFFF;">reciever/n96_s2/F</td>
</tr>
<tr>
<td>15.409</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][B]</td>
<td>reciever/n107_s1/I1</td>
</tr>
<tr>
<td>16.618</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][B]</td>
<td style=" background: #97FFFF;">reciever/n107_s1/F</td>
</tr>
<tr>
<td>16.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][B]</td>
<td style=" font-weight:bold;">reciever/counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[2][B]</td>
<td>reciever/counter_0_s1/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C16[2][B]</td>
<td>reciever/counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.198, 42.885%; route: 6.418, 52.956%; tC2Q: 0.504, 4.160%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.445</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_gen/i_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc_gen/buf_split_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td>crc_gen/i_3_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R7C2[0][B]</td>
<td style=" font-weight:bold;">crc_gen/i_3_s0/Q</td>
</tr>
<tr>
<td>6.464</td>
<td>1.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>crc_gen/buf_15_s5/I2</td>
</tr>
<tr>
<td>7.673</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R4C4[2][A]</td>
<td style=" background: #97FFFF;">crc_gen/buf_15_s5/F</td>
</tr>
<tr>
<td>9.848</td>
<td>2.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>crc_gen/n1625_s15/I1</td>
</tr>
<tr>
<td>11.057</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td style=" background: #97FFFF;">crc_gen/n1625_s15/F</td>
</tr>
<tr>
<td>12.475</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>crc_gen/n1625_s11/I2</td>
</tr>
<tr>
<td>13.683</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">crc_gen/n1625_s11/F</td>
</tr>
<tr>
<td>14.568</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>crc_gen/n1625_s7/I3</td>
</tr>
<tr>
<td>15.703</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">crc_gen/n1625_s7/F</td>
</tr>
<tr>
<td>15.709</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>crc_gen/n1625_s6/I0</td>
</tr>
<tr>
<td>16.614</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td style=" background: #97FFFF;">crc_gen/n1625_s6/F</td>
</tr>
<tr>
<td>16.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td style=" font-weight:bold;">crc_gen/buf_split_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>crc_gen/buf_split_4_s1/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>crc_gen/buf_split_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.666, 46.768%; route: 5.945, 49.071%; tC2Q: 0.504, 4.161%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.956</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>sender/composer/msg_89_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sender/composer/out_msg_89_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][B]</td>
<td>sender/composer/msg_89_s0/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][B]</td>
<td style=" font-weight:bold;">sender/composer/msg_89_s0/Q</td>
</tr>
<tr>
<td>3.956</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td style=" font-weight:bold;">sender/composer/out_msg_89_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>sender/composer/out_msg_89_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>sender/composer/out_msg_89_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 41.492%; tC2Q: 0.367, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.956</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>sender/composer/msg_99_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sender/composer/out_msg_99_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>sender/composer/msg_99_s0/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td style=" font-weight:bold;">sender/composer/msg_99_s0/Q</td>
</tr>
<tr>
<td>3.956</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][A]</td>
<td style=" font-weight:bold;">sender/composer/out_msg_99_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][A]</td>
<td>sender/composer/out_msg_99_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C15[2][A]</td>
<td>sender/composer/out_msg_99_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 41.492%; tC2Q: 0.367, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.956</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>sender/composer/msg_102_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sender/composer/out_msg_102_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td>sender/composer/msg_102_s0/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td style=" font-weight:bold;">sender/composer/msg_102_s0/Q</td>
</tr>
<tr>
<td>3.956</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" font-weight:bold;">sender/composer/out_msg_102_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>sender/composer/out_msg_102_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>sender/composer/out_msg_102_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 41.492%; tC2Q: 0.367, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.956</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>sender/composer/msg_105_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sender/composer/out_msg_105_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[2][A]</td>
<td>sender/composer/msg_105_s0/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C18[2][A]</td>
<td style=" font-weight:bold;">sender/composer/msg_105_s0/Q</td>
</tr>
<tr>
<td>3.956</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][B]</td>
<td style=" font-weight:bold;">sender/composer/out_msg_105_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][B]</td>
<td>sender/composer/out_msg_105_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C18[0][B]</td>
<td>sender/composer/out_msg_105_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 41.492%; tC2Q: 0.367, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.956</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>sender/composer/msg_108_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sender/composer/out_msg_109_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>sender/composer/msg_108_s0/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td style=" font-weight:bold;">sender/composer/msg_108_s0/Q</td>
</tr>
<tr>
<td>3.956</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td style=" font-weight:bold;">sender/composer/out_msg_109_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>sender/composer/out_msg_109_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>sender/composer/out_msg_109_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 41.492%; tC2Q: 0.367, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>logic/v_Count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>logic/v_Count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>logic/v_Count_3_s0/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C5[0][A]</td>
<td style=" font-weight:bold;">logic/v_Count_3_s0/Q</td>
</tr>
<tr>
<td>3.699</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>logic/n192_s5/I3</td>
</tr>
<tr>
<td>4.108</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td style=" background: #97FFFF;">logic/n192_s5/F</td>
</tr>
<tr>
<td>4.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td style=" font-weight:bold;">logic/v_Count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>logic/v_Count_3_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>logic/v_Count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>logic/v_Count_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>logic/v_Count_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>logic/v_Count_10_s0/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">logic/v_Count_10_s0/Q</td>
</tr>
<tr>
<td>3.699</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>logic/n185_s5/I0</td>
</tr>
<tr>
<td>4.108</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td style=" background: #97FFFF;">logic/n185_s5/F</td>
</tr>
<tr>
<td>4.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">logic/v_Count_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>logic/v_Count_10_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>logic/v_Count_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_gen/j_1_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc_gen/j_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>crc_gen/j_1_s5/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C6[1][A]</td>
<td style=" font-weight:bold;">crc_gen/j_1_s5/Q</td>
</tr>
<tr>
<td>3.699</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>crc_gen/n1527_s14/I0</td>
</tr>
<tr>
<td>4.108</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">crc_gen/n1527_s14/F</td>
</tr>
<tr>
<td>4.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" font-weight:bold;">crc_gen/j_1_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>crc_gen/j_1_s5/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>crc_gen/j_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>sender/composer/crc_gen_out/j_1_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>sender/composer/crc_gen_out/j_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>sender/composer/crc_gen_out/j_1_s5/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C12[1][A]</td>
<td style=" font-weight:bold;">sender/composer/crc_gen_out/j_1_s5/Q</td>
</tr>
<tr>
<td>3.699</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>sender/composer/crc_gen_out/n1527_s14/I0</td>
</tr>
<tr>
<td>4.108</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td style=" background: #97FFFF;">sender/composer/crc_gen_out/n1527_s14/F</td>
</tr>
<tr>
<td>4.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td style=" font-weight:bold;">sender/composer/crc_gen_out/j_1_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>sender/composer/crc_gen_out/j_1_s5/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>sender/composer/crc_gen_out/j_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>reciever/counter_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>reciever/counter_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[0][A]</td>
<td>reciever/counter_3_s1/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R10C19[0][A]</td>
<td style=" font-weight:bold;">reciever/counter_3_s1/Q</td>
</tr>
<tr>
<td>3.699</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[0][A]</td>
<td>reciever/n104_s1/I3</td>
</tr>
<tr>
<td>4.108</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C19[0][A]</td>
<td style=" background: #97FFFF;">reciever/n104_s1/F</td>
</tr>
<tr>
<td>4.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C19[0][A]</td>
<td style=" font-weight:bold;">reciever/counter_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[0][A]</td>
<td>reciever/counter_3_s1/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C19[0][A]</td>
<td>reciever/counter_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>reciever/counter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>reciever/counter_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C17[0][A]</td>
<td>reciever/counter_5_s1/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R10C17[0][A]</td>
<td style=" font-weight:bold;">reciever/counter_5_s1/Q</td>
</tr>
<tr>
<td>3.699</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C17[0][A]</td>
<td>reciever/n102_s1/I3</td>
</tr>
<tr>
<td>4.108</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C17[0][A]</td>
<td style=" background: #97FFFF;">reciever/n102_s1/F</td>
</tr>
<tr>
<td>4.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[0][A]</td>
<td style=" font-weight:bold;">reciever/counter_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C17[0][A]</td>
<td>reciever/counter_5_s1/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C17[0][A]</td>
<td>reciever/counter_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>main.v_Count_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>main.v_Count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>main.v_Count_5_s1/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">main.v_Count_5_s1/Q</td>
</tr>
<tr>
<td>3.699</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>n959_s8/I3</td>
</tr>
<tr>
<td>4.108</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td style=" background: #97FFFF;">n959_s8/F</td>
</tr>
<tr>
<td>4.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">main.v_Count_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>main.v_Count_5_s1/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>main.v_Count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>logic/request_signal_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>logic/request_signal_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>logic/request_signal_s3/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">logic/request_signal_s3/Q</td>
</tr>
<tr>
<td>3.700</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>logic/n168_s6/I0</td>
</tr>
<tr>
<td>4.109</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td style=" background: #97FFFF;">logic/n168_s6/F</td>
</tr>
<tr>
<td>4.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">logic/request_signal_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>logic/request_signal_s3/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>logic/request_signal_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.478%; route: 0.004, 0.500%; tC2Q: 0.367, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>logic/v_Count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>logic/v_Count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>logic/v_Count_4_s0/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C5[1][A]</td>
<td style=" font-weight:bold;">logic/v_Count_4_s0/Q</td>
</tr>
<tr>
<td>3.700</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>logic/n191_s5/I1</td>
</tr>
<tr>
<td>4.109</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" background: #97FFFF;">logic/n191_s5/F</td>
</tr>
<tr>
<td>4.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" font-weight:bold;">logic/v_Count_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>logic/v_Count_4_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>logic/v_Count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.478%; route: 0.004, 0.500%; tC2Q: 0.367, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>logic/v_Count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>logic/v_Count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>logic/v_Count_6_s0/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">logic/v_Count_6_s0/Q</td>
</tr>
<tr>
<td>3.700</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>logic/n189_s5/I0</td>
</tr>
<tr>
<td>4.109</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">logic/n189_s5/F</td>
</tr>
<tr>
<td>4.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">logic/v_Count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>logic/v_Count_6_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>logic/v_Count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.478%; route: 0.004, 0.500%; tC2Q: 0.367, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>logic/v_Count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>logic/v_Count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>logic/v_Count_7_s0/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C3[1][A]</td>
<td style=" font-weight:bold;">logic/v_Count_7_s0/Q</td>
</tr>
<tr>
<td>3.700</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>logic/n188_s5/I1</td>
</tr>
<tr>
<td>4.109</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td style=" background: #97FFFF;">logic/n188_s5/F</td>
</tr>
<tr>
<td>4.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td style=" font-weight:bold;">logic/v_Count_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>logic/v_Count_7_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>logic/v_Count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.478%; route: 0.004, 0.500%; tC2Q: 0.367, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>logic/v_Count_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>logic/v_Count_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>logic/v_Count_11_s0/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C2[1][A]</td>
<td style=" font-weight:bold;">logic/v_Count_11_s0/Q</td>
</tr>
<tr>
<td>3.700</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>logic/n184_s5/I3</td>
</tr>
<tr>
<td>4.109</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td style=" background: #97FFFF;">logic/n184_s5/F</td>
</tr>
<tr>
<td>4.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td style=" font-weight:bold;">logic/v_Count_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>logic/v_Count_11_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>logic/v_Count_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.478%; route: 0.004, 0.500%; tC2Q: 0.367, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>logic/v_Count_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>logic/v_Count_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>logic/v_Count_17_s0/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">logic/v_Count_17_s0/Q</td>
</tr>
<tr>
<td>3.700</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>logic/n178_s5/I1</td>
</tr>
<tr>
<td>4.109</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" background: #97FFFF;">logic/n178_s5/F</td>
</tr>
<tr>
<td>4.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">logic/v_Count_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>logic/v_Count_17_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>logic/v_Count_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.478%; route: 0.004, 0.500%; tC2Q: 0.367, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_gen/crc_reg_11_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc_gen/crc_reg_11_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[1][A]</td>
<td>crc_gen/crc_reg_11_s3/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R5C9[1][A]</td>
<td style=" font-weight:bold;">crc_gen/crc_reg_11_s3/Q</td>
</tr>
<tr>
<td>3.700</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[1][A]</td>
<td>crc_gen/n1485_s8/I3</td>
</tr>
<tr>
<td>4.109</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[1][A]</td>
<td style=" background: #97FFFF;">crc_gen/n1485_s8/F</td>
</tr>
<tr>
<td>4.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[1][A]</td>
<td style=" font-weight:bold;">crc_gen/crc_reg_11_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[1][A]</td>
<td>crc_gen/crc_reg_11_s3/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C9[1][A]</td>
<td>crc_gen/crc_reg_11_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.478%; route: 0.004, 0.500%; tC2Q: 0.367, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_gen/fsm_state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc_gen/fsm_state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td>crc_gen/fsm_state_2_s0/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C5[1][A]</td>
<td style=" font-weight:bold;">crc_gen/fsm_state_2_s0/Q</td>
</tr>
<tr>
<td>3.700</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td>crc_gen/n1517_s7/I1</td>
</tr>
<tr>
<td>4.109</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">crc_gen/n1517_s7/F</td>
</tr>
<tr>
<td>4.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" font-weight:bold;">crc_gen/fsm_state_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td>crc_gen/fsm_state_2_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C5[1][A]</td>
<td>crc_gen/fsm_state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.478%; route: 0.004, 0.500%; tC2Q: 0.367, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_gen/fsm_state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc_gen/fsm_state_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>crc_gen/fsm_state_4_s0/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C6[0][A]</td>
<td style=" font-weight:bold;">crc_gen/fsm_state_4_s0/Q</td>
</tr>
<tr>
<td>3.700</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>crc_gen/n1513_s8/I1</td>
</tr>
<tr>
<td>4.109</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">crc_gen/n1513_s8/F</td>
</tr>
<tr>
<td>4.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" font-weight:bold;">crc_gen/fsm_state_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>crc_gen/fsm_state_4_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>crc_gen/fsm_state_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.478%; route: 0.004, 0.500%; tC2Q: 0.367, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>separator/counter_crc_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>separator/counter_crc_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>separator/counter_crc_1_s0/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">separator/counter_crc_1_s0/Q</td>
</tr>
<tr>
<td>3.700</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>separator/n340_s2/I3</td>
</tr>
<tr>
<td>4.109</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td style=" background: #97FFFF;">separator/n340_s2/F</td>
</tr>
<tr>
<td>4.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">separator/counter_crc_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>separator/counter_crc_1_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>separator/counter_crc_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.478%; route: 0.004, 0.500%; tC2Q: 0.367, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>separator/counter_rec_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>separator/counter_rec_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>separator/counter_rec_1_s0/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C15[1][A]</td>
<td style=" font-weight:bold;">separator/counter_rec_1_s0/Q</td>
</tr>
<tr>
<td>3.700</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>separator/n399_s15/I1</td>
</tr>
<tr>
<td>4.109</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">separator/n399_s15/F</td>
</tr>
<tr>
<td>4.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" font-weight:bold;">separator/counter_rec_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>separator/counter_rec_1_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>separator/counter_rec_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.478%; route: 0.004, 0.500%; tC2Q: 0.367, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>sender/fsm_state_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>sender/fsm_state_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td>sender/fsm_state_0_s3/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R5C18[1][A]</td>
<td style=" font-weight:bold;">sender/fsm_state_0_s3/Q</td>
</tr>
<tr>
<td>3.700</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td>sender/n351_s11/I1</td>
</tr>
<tr>
<td>4.109</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td style=" background: #97FFFF;">sender/n351_s11/F</td>
</tr>
<tr>
<td>4.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td style=" font-weight:bold;">sender/fsm_state_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td>sender/fsm_state_0_s3/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C18[1][A]</td>
<td>sender/fsm_state_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.478%; route: 0.004, 0.500%; tC2Q: 0.367, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>sender/start_sending_signal_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>sender/start_sending_signal_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>sender/start_sending_signal_s4/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R5C19[1][A]</td>
<td style=" font-weight:bold;">sender/start_sending_signal_s4/Q</td>
</tr>
<tr>
<td>3.700</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>sender/n352_s8/I0</td>
</tr>
<tr>
<td>4.109</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">sender/n352_s8/F</td>
</tr>
<tr>
<td>4.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" font-weight:bold;">sender/start_sending_signal_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>730</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>sender/start_sending_signal_s4/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>sender/start_sending_signal_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.478%; route: 0.004, 0.500%; tC2Q: 0.367, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.482</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.857</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fsm_state_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>fsm_state_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.355</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>fsm_state_12_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.482</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.857</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fsm_state_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>fsm_state_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.355</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>fsm_state_11_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.482</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.857</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fsm_state_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>fsm_state_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.355</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>fsm_state_9_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.482</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.857</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fsm_state_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>fsm_state_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.355</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>fsm_state_5_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.482</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.857</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>send_value_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>send_value_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.355</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>send_value_18_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.482</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.857</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>main.v_Count_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>main.v_Count_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.355</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>main.v_Count_5_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.482</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.857</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>reciever/msg_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>reciever/msg_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.355</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>reciever/msg_2_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.482</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.857</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sender/composer/out_msg_89_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>sender/composer/out_msg_89_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.355</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>sender/composer/out_msg_89_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.482</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.857</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sender/composer/crc_gen_out/buf_23_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>sender/composer/crc_gen_out/buf_23_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.355</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>sender/composer/crc_gen_out/buf_23_s2/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.482</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.857</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>separator/msg_crc_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>separator/msg_crc_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.355</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>separator/msg_crc_0_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>730</td>
<td>clk_d</td>
<td>4.075</td>
<td>0.289</td>
</tr>
<tr>
<td>134</td>
<td>reset_separator</td>
<td>13.209</td>
<td>3.423</td>
</tr>
<tr>
<td>93</td>
<td>fsm_state[6]</td>
<td>14.073</td>
<td>3.178</td>
</tr>
<tr>
<td>90</td>
<td>fsm_state[0]</td>
<td>13.763</td>
<td>2.051</td>
</tr>
<tr>
<td>72</td>
<td>fsm_state[6]</td>
<td>12.737</td>
<td>2.950</td>
</tr>
<tr>
<td>59</td>
<td>fsm_state[0]</td>
<td>13.511</td>
<td>2.021</td>
</tr>
<tr>
<td>34</td>
<td>fsm_lgc_state[1]</td>
<td>16.556</td>
<td>0.983</td>
</tr>
<tr>
<td>33</td>
<td>n137_9</td>
<td>16.106</td>
<td>2.373</td>
</tr>
<tr>
<td>33</td>
<td>n257_8</td>
<td>16.146</td>
<td>2.367</td>
</tr>
<tr>
<td>28</td>
<td>fsm_state[3]</td>
<td>15.754</td>
<td>2.185</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C19</td>
<td>98.61%</td>
</tr>
<tr>
<td>R7C6</td>
<td>98.61%</td>
</tr>
<tr>
<td>R2C7</td>
<td>98.61%</td>
</tr>
<tr>
<td>R3C17</td>
<td>98.61%</td>
</tr>
<tr>
<td>R5C5</td>
<td>98.61%</td>
</tr>
<tr>
<td>R5C16</td>
<td>98.61%</td>
</tr>
<tr>
<td>R10C12</td>
<td>98.61%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
