[13:35:25.875] <TB1>     INFO: *** Welcome to pxar ***
[13:35:25.875] <TB1>     INFO: *** Today: 2016/04/18
[13:35:25.881] <TB1>     INFO: *** Version: b2a7-dirty
[13:35:25.881] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters_C15.dat
[13:35:25.882] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:35:25.882] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//defaultMaskFile.dat
[13:35:25.882] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//trimParameters_C15.dat
[13:35:25.956] <TB1>     INFO:         clk: 4
[13:35:25.957] <TB1>     INFO:         ctr: 4
[13:35:25.957] <TB1>     INFO:         sda: 19
[13:35:25.957] <TB1>     INFO:         tin: 9
[13:35:25.957] <TB1>     INFO:         level: 15
[13:35:25.957] <TB1>     INFO:         triggerdelay: 0
[13:35:25.957] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:35:25.957] <TB1>     INFO: Log level: DEBUG
[13:35:25.965] <TB1>     INFO: Found DTB DTB_WRECOM
[13:35:25.974] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[13:35:25.977] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[13:35:25.980] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[13:35:27.533] <TB1>     INFO: DUT info: 
[13:35:27.533] <TB1>     INFO: The DUT currently contains the following objects:
[13:35:27.533] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:35:27.533] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[13:35:27.533] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[13:35:27.533] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:35:27.533] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:27.533] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:27.533] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:27.533] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:27.533] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:27.533] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:27.533] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:27.533] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:27.533] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:27.533] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:27.533] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:27.533] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:27.533] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:27.533] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:27.533] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:27.534] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:35:27.534] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:35:27.535] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:35:27.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:35:27.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:35:27.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:35:27.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:35:27.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:35:27.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:35:27.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:35:27.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:35:27.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:35:27.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:35:27.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:35:27.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:35:27.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:35:27.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:35:27.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:35:27.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:35:27.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:35:27.546] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 33079296
[13:35:27.546] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x29aa3b0
[13:35:27.546] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x277f770
[13:35:27.546] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f02e9d94010
[13:35:27.546] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f02effff510
[13:35:27.546] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33144832 fPxarMemory = 0x7f02e9d94010
[13:35:27.547] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 377mA
[13:35:27.548] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 471.9mA
[13:35:27.548] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.0 C
[13:35:27.548] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:35:27.948] <TB1>     INFO: enter 'restricted' command line mode
[13:35:27.948] <TB1>     INFO: enter test to run
[13:35:27.948] <TB1>     INFO:   test: FPIXTest no parameter change
[13:35:27.948] <TB1>     INFO:   running: fpixtest
[13:35:27.949] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:35:27.951] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:35:27.951] <TB1>     INFO: ######################################################################
[13:35:27.951] <TB1>     INFO: PixTestFPIXTest::doTest()
[13:35:27.951] <TB1>     INFO: ######################################################################
[13:35:27.955] <TB1>     INFO: ######################################################################
[13:35:27.955] <TB1>     INFO: PixTestPretest::doTest()
[13:35:27.955] <TB1>     INFO: ######################################################################
[13:35:27.958] <TB1>     INFO:    ----------------------------------------------------------------------
[13:35:27.958] <TB1>     INFO:    PixTestPretest::programROC() 
[13:35:27.958] <TB1>     INFO:    ----------------------------------------------------------------------
[13:35:45.975] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:35:45.975] <TB1>     INFO: IA differences per ROC:  17.7 20.1 20.1 20.9 19.3 19.3 18.5 18.5 20.9 18.5 19.3 17.7 18.5 19.3 18.5 18.5
[13:35:46.046] <TB1>     INFO:    ----------------------------------------------------------------------
[13:35:46.046] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:35:46.046] <TB1>     INFO:    ----------------------------------------------------------------------
[13:35:46.149] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 68.5312 mA
[13:35:46.250] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.0687 mA
[13:35:46.350] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  84 Ia 24.6688 mA
[13:35:46.451] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  81 Ia 23.8687 mA
[13:35:46.552] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 24.6688 mA
[13:35:46.653] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  75 Ia 23.8687 mA
[13:35:46.754] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 25.4688 mA
[13:35:46.855] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  70 Ia 23.0687 mA
[13:35:46.955] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  76 Ia 23.8687 mA
[13:35:47.057] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 24.6688 mA
[13:35:47.158] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  75 Ia 24.6688 mA
[13:35:47.259] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  72 Ia 23.0687 mA
[13:35:47.359] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  78 Ia 25.4688 mA
[13:35:47.459] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  70 Ia 23.8687 mA
[13:35:47.561] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.8687 mA
[13:35:47.662] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.8687 mA
[13:35:47.764] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.0687 mA
[13:35:47.865] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  84 Ia 24.6688 mA
[13:35:47.965] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  81 Ia 23.8687 mA
[13:35:48.066] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.0687 mA
[13:35:48.168] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  84 Ia 24.6688 mA
[13:35:48.268] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  81 Ia 23.8687 mA
[13:35:48.370] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 25.4688 mA
[13:35:48.470] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  70 Ia 23.8687 mA
[13:35:48.572] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.0687 mA
[13:35:48.673] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  84 Ia 25.4688 mA
[13:35:48.773] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  76 Ia 23.0687 mA
[13:35:48.874] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  82 Ia 24.6688 mA
[13:35:48.975] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  79 Ia 23.8687 mA
[13:35:49.076] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 23.8687 mA
[13:35:49.178] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.2688 mA
[13:35:49.278] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  88 Ia 23.8687 mA
[13:35:49.379] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 22.2688 mA
[13:35:49.480] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  88 Ia 23.8687 mA
[13:35:49.582] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 24.6688 mA
[13:35:49.683] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  75 Ia 23.8687 mA
[13:35:49.784] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.0687 mA
[13:35:49.885] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  84 Ia 24.6688 mA
[13:35:49.986] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  81 Ia 23.8687 mA
[13:35:50.087] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.8687 mA
[13:35:50.116] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  81
[13:35:50.116] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  75
[13:35:50.116] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  76
[13:35:50.116] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  70
[13:35:50.116] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  78
[13:35:50.116] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  78
[13:35:50.116] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  81
[13:35:50.117] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  81
[13:35:50.117] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  70
[13:35:50.117] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  79
[13:35:50.117] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  78
[13:35:50.117] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  88
[13:35:50.117] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  88
[13:35:50.117] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  75
[13:35:50.117] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  81
[13:35:50.117] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  78
[13:35:51.946] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 383.5 mA = 23.9688 mA/ROC
[13:35:51.946] <TB1>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  18.5  19.3  19.3  19.3  19.3  19.3  19.3  18.5  19.3  19.3  18.5  19.3  18.5
[13:35:51.980] <TB1>     INFO:    ----------------------------------------------------------------------
[13:35:51.980] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[13:35:51.980] <TB1>     INFO:    ----------------------------------------------------------------------
[13:35:52.115] <TB1>     INFO: Expecting 231680 events.
[13:36:00.188] <TB1>     INFO: 231680 events read in total (7355ms).
[13:36:00.344] <TB1>     INFO: Test took 8362ms.
[13:36:00.546] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 105 and Delta(CalDel) = 59
[13:36:00.549] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 91 and Delta(CalDel) = 61
[13:36:00.553] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 107 and Delta(CalDel) = 60
[13:36:00.556] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 85 and Delta(CalDel) = 62
[13:36:00.560] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 64 and Delta(CalDel) = 63
[13:36:00.563] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 100 and Delta(CalDel) = 62
[13:36:00.567] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 107 and Delta(CalDel) = 60
[13:36:00.570] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 81 and Delta(CalDel) = 56
[13:36:00.574] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 99 and Delta(CalDel) = 64
[13:36:00.578] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 84 and Delta(CalDel) = 61
[13:36:00.581] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 88 and Delta(CalDel) = 59
[13:36:00.585] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 95 and Delta(CalDel) = 61
[13:36:00.589] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 95 and Delta(CalDel) = 61
[13:36:00.592] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 94 and Delta(CalDel) = 61
[13:36:00.596] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 83 and Delta(CalDel) = 62
[13:36:00.600] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 89 and Delta(CalDel) = 59
[13:36:00.641] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:36:00.677] <TB1>     INFO:    ----------------------------------------------------------------------
[13:36:00.677] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:36:00.677] <TB1>     INFO:    ----------------------------------------------------------------------
[13:36:00.814] <TB1>     INFO: Expecting 231680 events.
[13:36:08.886] <TB1>     INFO: 231680 events read in total (7358ms).
[13:36:08.891] <TB1>     INFO: Test took 8210ms.
[13:36:08.913] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 120 +/- 29.5
[13:36:09.231] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31
[13:36:09.235] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 123 +/- 30
[13:36:09.238] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 30.5
[13:36:09.242] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31
[13:36:09.245] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 31.5
[13:36:09.249] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 31
[13:36:09.253] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 117 +/- 28
[13:36:09.256] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 157 +/- 32
[13:36:09.260] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 31
[13:36:09.265] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 30.5
[13:36:09.269] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 29.5
[13:36:09.272] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 30
[13:36:09.276] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 123 +/- 31
[13:36:09.280] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 30
[13:36:09.283] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 29
[13:36:09.317] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:36:09.317] <TB1>     INFO: CalDel:      120   144   123   137   144   139   140   117   157   138   124   136   130   123   136   124
[13:36:09.317] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:36:09.321] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters_C0.dat
[13:36:09.321] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters_C1.dat
[13:36:09.321] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters_C2.dat
[13:36:09.322] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters_C3.dat
[13:36:09.322] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters_C4.dat
[13:36:09.322] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters_C5.dat
[13:36:09.322] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters_C6.dat
[13:36:09.322] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters_C7.dat
[13:36:09.322] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters_C8.dat
[13:36:09.322] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters_C9.dat
[13:36:09.322] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters_C10.dat
[13:36:09.322] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters_C11.dat
[13:36:09.323] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters_C12.dat
[13:36:09.323] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters_C13.dat
[13:36:09.323] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters_C14.dat
[13:36:09.323] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters_C15.dat
[13:36:09.323] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:36:09.323] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:36:09.323] <TB1>     INFO: PixTestPretest::doTest() done, duration: 41 seconds
[13:36:09.323] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:36:09.410] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:36:09.410] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:36:09.410] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:36:09.410] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:36:09.413] <TB1>     INFO: ######################################################################
[13:36:09.413] <TB1>     INFO: PixTestTiming::doTest()
[13:36:09.413] <TB1>     INFO: ######################################################################
[13:36:09.413] <TB1>     INFO:    ----------------------------------------------------------------------
[13:36:09.413] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[13:36:09.413] <TB1>     INFO:    ----------------------------------------------------------------------
[13:36:09.413] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:36:15.444] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:36:17.718] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:36:19.991] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:36:22.264] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:36:24.538] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:36:26.810] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:36:29.083] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:36:31.359] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:36:38.895] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:36:41.169] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:36:43.441] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:36:45.715] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:36:47.988] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:36:50.261] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:36:52.536] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:36:54.815] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:36:58.333] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:36:59.855] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:37:01.378] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:37:02.901] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:37:04.426] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:37:05.949] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:37:07.473] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:37:08.995] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:37:10.894] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:37:12.417] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:37:13.939] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:37:15.460] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:37:16.983] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:37:18.506] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:37:20.029] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:37:21.551] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:37:26.647] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:37:28.167] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:37:29.688] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:37:31.208] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:37:32.728] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:37:34.249] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:37:35.769] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:37:37.290] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:37:40.882] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:37:43.155] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:37:45.440] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:37:47.714] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:37:49.421] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:37:51.695] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:37:53.968] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:37:56.241] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:37:59.267] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:38:01.540] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:38:03.813] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:38:06.086] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:38:08.360] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:38:10.632] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:38:12.907] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:38:15.182] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:38:19.054] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:38:21.328] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:38:23.601] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:38:25.873] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:38:28.147] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:38:30.420] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:38:32.693] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:38:34.966] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:38:42.128] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:38:44.402] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:38:46.675] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:38:48.948] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:38:51.222] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:38:53.495] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:38:55.768] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:38:58.041] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:39:05.576] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:39:07.849] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:39:10.123] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:39:12.396] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:39:14.670] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:39:16.943] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:39:19.217] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:39:21.490] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:39:31.660] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:39:33.180] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:39:34.700] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:39:36.219] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:39:37.739] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:39:39.259] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:39:40.778] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:39:42.299] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:40:01.463] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:40:02.983] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:40:04.504] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:40:06.024] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:40:07.545] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:40:09.065] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:40:10.586] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:40:12.106] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:40:24.607] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:40:26.127] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:40:27.648] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:40:29.169] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:40:30.689] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:40:32.209] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:40:33.730] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:40:35.250] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:40:44.479] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:40:46.752] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:40:49.025] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:40:51.299] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:40:53.572] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:40:55.845] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:40:58.118] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:41:00.392] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:41:10.186] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:41:12.459] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:41:14.732] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:41:17.007] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:41:19.281] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:41:21.555] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:41:23.828] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:41:26.101] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:41:35.217] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:41:37.490] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:41:39.763] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:41:42.036] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:41:44.310] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:41:46.583] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:41:48.856] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:41:51.514] <TB1>     INFO: TBM Phase Settings: 232
[13:41:51.514] <TB1>     INFO: 400MHz Phase: 2
[13:41:51.514] <TB1>     INFO: 160MHz Phase: 7
[13:41:51.514] <TB1>     INFO: Functional Phase Area: 3
[13:41:51.517] <TB1>     INFO: Test took 342104 ms.
[13:41:51.517] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:41:51.517] <TB1>     INFO:    ----------------------------------------------------------------------
[13:41:51.517] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[13:41:51.517] <TB1>     INFO:    ----------------------------------------------------------------------
[13:41:51.517] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:41:52.658] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:41:54.366] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:41:56.261] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:41:58.158] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:42:00.052] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:42:01.947] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:42:03.843] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:42:05.739] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:42:07.259] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:42:09.155] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:42:10.675] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:42:12.196] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:42:13.717] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:42:15.237] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:42:16.758] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:42:18.278] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:42:19.798] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:42:22.070] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:42:23.590] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:42:25.110] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:42:26.630] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:42:28.150] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:42:29.669] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:42:31.189] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:42:32.708] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:42:34.792] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:42:37.065] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:42:39.339] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:42:41.613] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:42:43.886] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:42:46.160] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:42:47.679] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:42:49.199] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:42:51.660] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:42:53.933] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:42:56.207] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:42:58.480] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:43:00.753] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:43:03.027] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:43:04.546] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:43:06.067] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:43:08.339] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:43:10.612] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:43:12.886] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:43:15.160] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:43:17.433] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:43:19.706] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:43:21.226] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:43:22.746] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:43:24.831] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:43:27.105] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:43:29.378] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:43:31.652] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:43:33.925] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:43:36.198] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:43:37.718] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:43:39.238] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:43:41.510] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:43:43.032] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:43:44.551] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:43:46.070] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:43:47.590] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:43:49.110] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:43:51.014] <TB1>     INFO: ROC Delay Settings: 228
[13:43:51.014] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[13:43:51.014] <TB1>     INFO: ROC Port 0 Delay: 4
[13:43:51.014] <TB1>     INFO: ROC Port 1 Delay: 4
[13:43:51.014] <TB1>     INFO: Functional ROC Area: 4
[13:43:51.017] <TB1>     INFO: Test took 119500 ms.
[13:43:51.017] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[13:43:51.017] <TB1>     INFO:    ----------------------------------------------------------------------
[13:43:51.017] <TB1>     INFO:    PixTestTiming::TimingTest()
[13:43:51.017] <TB1>     INFO:    ----------------------------------------------------------------------
[13:43:52.157] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 43cb 43c8 43c8 43cb 43c9 43cb 43c8 43cb e062 c000 a101 80b1 43c8 43c8 43c9 43c8 43c8 43c8 43c9 43c8 e062 c000 
[13:43:52.157] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 43c8 43c8 43c8 43c8 43c8 43c8 43c9 43c8 e022 c000 a102 80c0 43c8 43c8 43cb 43c8 43c8 43c8 43cb 43c8 e022 c000 
[13:43:52.157] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 43c8 43c9 43c9 43c8 43c8 43c9 43c9 43c9 e022 c000 a103 8000 43c9 43c9 43c9 43c9 43c9 43c9 43c9 43c9 e022 c000 
[13:43:52.157] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:44:06.345] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:06.345] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:44:20.554] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:20.554] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:44:34.788] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:34.788] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:44:48.889] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:48.889] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:45:02.977] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:02.977] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:45:17.053] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:17.053] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:45:31.155] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:31.155] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:45:45.237] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:45.237] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:45:59.364] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:59.365] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:46:13.556] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:46:13.938] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:46:13.950] <TB1>     INFO: Decoding statistics:
[13:46:13.950] <TB1>     INFO:   General information:
[13:46:13.950] <TB1>     INFO: 	 16bit words read:         240000000
[13:46:13.950] <TB1>     INFO: 	 valid events total:       20000000
[13:46:13.950] <TB1>     INFO: 	 empty events:             20000000
[13:46:13.950] <TB1>     INFO: 	 valid events with pixels: 0
[13:46:13.950] <TB1>     INFO: 	 valid pixel hits:         0
[13:46:13.950] <TB1>     INFO:   Event errors: 	           0
[13:46:13.951] <TB1>     INFO: 	 start marker:             0
[13:46:13.951] <TB1>     INFO: 	 stop marker:              0
[13:46:13.951] <TB1>     INFO: 	 overflow:                 0
[13:46:13.951] <TB1>     INFO: 	 invalid 5bit words:       0
[13:46:13.951] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[13:46:13.951] <TB1>     INFO:   TBM errors: 		           0
[13:46:13.951] <TB1>     INFO: 	 flawed TBM headers:       0
[13:46:13.951] <TB1>     INFO: 	 flawed TBM trailers:      0
[13:46:13.951] <TB1>     INFO: 	 event ID mismatches:      0
[13:46:13.951] <TB1>     INFO:   ROC errors: 		           0
[13:46:13.951] <TB1>     INFO: 	 missing ROC header(s):    0
[13:46:13.951] <TB1>     INFO: 	 misplaced readback start: 0
[13:46:13.951] <TB1>     INFO:   Pixel decoding errors:	   0
[13:46:13.951] <TB1>     INFO: 	 pixel data incomplete:    0
[13:46:13.951] <TB1>     INFO: 	 pixel address:            0
[13:46:13.951] <TB1>     INFO: 	 pulse height fill bit:    0
[13:46:13.951] <TB1>     INFO: 	 buffer corruption:        0
[13:46:13.951] <TB1>     INFO:    ----------------------------------------------------------------------
[13:46:13.951] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:46:13.951] <TB1>     INFO:    ----------------------------------------------------------------------
[13:46:13.951] <TB1>     INFO:    ----------------------------------------------------------------------
[13:46:13.951] <TB1>     INFO:    Read back bit status: 1
[13:46:13.951] <TB1>     INFO:    ----------------------------------------------------------------------
[13:46:13.951] <TB1>     INFO:    ----------------------------------------------------------------------
[13:46:13.951] <TB1>     INFO:    Timings are good!
[13:46:13.951] <TB1>     INFO:    ----------------------------------------------------------------------
[13:46:13.951] <TB1>     INFO: Test took 142934 ms.
[13:46:13.951] <TB1>     INFO: PixTestTiming::TimingTest() done.
[13:46:13.951] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:46:13.951] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:46:13.951] <TB1>     INFO: PixTestTiming::doTest took 604541 ms.
[13:46:13.951] <TB1>     INFO: PixTestTiming::doTest() done
[13:46:13.951] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:46:13.951] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[13:46:13.952] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[13:46:13.952] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[13:46:13.952] <TB1>     INFO: Write out ROCDelayScan3_V0
[13:46:13.952] <TB1>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:46:13.952] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:46:14.304] <TB1>     INFO: ######################################################################
[13:46:14.304] <TB1>     INFO: PixTestAlive::doTest()
[13:46:14.304] <TB1>     INFO: ######################################################################
[13:46:14.307] <TB1>     INFO:    ----------------------------------------------------------------------
[13:46:14.307] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:46:14.307] <TB1>     INFO:    ----------------------------------------------------------------------
[13:46:14.308] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:46:14.653] <TB1>     INFO: Expecting 41600 events.
[13:46:18.756] <TB1>     INFO: 41600 events read in total (3387ms).
[13:46:18.756] <TB1>     INFO: Test took 4448ms.
[13:46:18.764] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:46:18.764] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66506
[13:46:18.764] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:46:19.137] <TB1>     INFO: PixTestAlive::aliveTest() done
[13:46:19.137] <TB1>     INFO: number of dead pixels (per ROC):     1    0    0    1    0   51    0    0    0    0    0    0    0    0    0    1
[13:46:19.137] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     1    0    0    1    0   52    0    0    0    0    0    0    0    0    0    1
[13:46:19.141] <TB1>     INFO:    ----------------------------------------------------------------------
[13:46:19.141] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:46:19.141] <TB1>     INFO:    ----------------------------------------------------------------------
[13:46:19.142] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:46:19.490] <TB1>     INFO: Expecting 41600 events.
[13:46:22.475] <TB1>     INFO: 41600 events read in total (2270ms).
[13:46:22.476] <TB1>     INFO: Test took 3334ms.
[13:46:22.476] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:46:22.476] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:46:22.476] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:46:22.476] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:46:22.884] <TB1>     INFO: PixTestAlive::maskTest() done
[13:46:22.884] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:46:22.886] <TB1>     INFO:    ----------------------------------------------------------------------
[13:46:22.887] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:46:22.887] <TB1>     INFO:    ----------------------------------------------------------------------
[13:46:22.888] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:46:23.231] <TB1>     INFO: Expecting 41600 events.
[13:46:27.330] <TB1>     INFO: 41600 events read in total (3384ms).
[13:46:27.331] <TB1>     INFO: Test took 4443ms.
[13:46:27.338] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:46:27.339] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66506
[13:46:27.339] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:46:27.711] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[13:46:27.711] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:46:27.711] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:46:27.711] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:46:27.719] <TB1>     INFO: ######################################################################
[13:46:27.719] <TB1>     INFO: PixTestTrim::doTest()
[13:46:27.719] <TB1>     INFO: ######################################################################
[13:46:27.722] <TB1>     INFO:    ----------------------------------------------------------------------
[13:46:27.722] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:46:27.722] <TB1>     INFO:    ----------------------------------------------------------------------
[13:46:27.800] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:46:27.800] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:46:27.816] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:46:27.816] <TB1>     INFO:     run 1 of 1
[13:46:27.816] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:46:28.158] <TB1>     INFO: Expecting 5025280 events.
[13:47:13.356] <TB1>     INFO: 1405712 events read in total (44482ms).
[13:47:57.339] <TB1>     INFO: 2795944 events read in total (88465ms).
[13:48:41.555] <TB1>     INFO: 4198312 events read in total (132682ms).
[13:49:06.471] <TB1>     INFO: 5025280 events read in total (157597ms).
[13:49:06.509] <TB1>     INFO: Test took 158693ms.
[13:49:06.565] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:06.669] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:49:08.039] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:49:09.385] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:49:10.775] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:49:12.107] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:49:13.387] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:49:14.720] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:49:16.089] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:49:17.419] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:49:18.770] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:49:20.058] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:49:21.365] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:49:22.692] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:49:23.997] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:49:25.349] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:49:26.681] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:49:28.070] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 193658880
[13:49:28.074] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.2614 minThrLimit = 97.2605 minThrNLimit = 120.97 -> result = 97.2614 -> 97
[13:49:28.074] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.9268 minThrLimit = 87.8998 minThrNLimit = 115.211 -> result = 87.9268 -> 87
[13:49:28.075] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.832 minThrLimit = 97.825 minThrNLimit = 124.898 -> result = 97.832 -> 97
[13:49:28.075] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.886 minThrLimit = 95.8497 minThrNLimit = 117.364 -> result = 95.886 -> 95
[13:49:28.075] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.207 minThrLimit = 85.2026 minThrNLimit = 105.631 -> result = 85.207 -> 85
[13:49:28.076] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.3919 minThrLimit = 85.4579 minThrNLimit = 112.731 -> result = 89.3919 -> 89
[13:49:28.076] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.8514 minThrLimit = 96.8389 minThrNLimit = 120.781 -> result = 96.8514 -> 96
[13:49:28.077] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.203 minThrLimit = 94.1658 minThrNLimit = 117.087 -> result = 94.203 -> 94
[13:49:28.077] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.9875 minThrLimit = 94.9704 minThrNLimit = 117.917 -> result = 94.9875 -> 94
[13:49:28.077] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.6605 minThrLimit = 89.6092 minThrNLimit = 108.562 -> result = 89.6605 -> 89
[13:49:28.078] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.1651 minThrLimit = 90.1594 minThrNLimit = 111.767 -> result = 90.1651 -> 90
[13:49:28.078] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.2814 minThrLimit = 92.2799 minThrNLimit = 115.408 -> result = 92.2814 -> 92
[13:49:28.079] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.0136 minThrLimit = 87.9839 minThrNLimit = 109.378 -> result = 88.0136 -> 88
[13:49:28.079] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.7203 minThrLimit = 96.7049 minThrNLimit = 120.406 -> result = 96.7203 -> 96
[13:49:28.079] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.1473 minThrLimit = 89.0736 minThrNLimit = 114.587 -> result = 89.1473 -> 89
[13:49:28.080] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.3595 minThrLimit = 93.3332 minThrNLimit = 121.945 -> result = 93.3595 -> 93
[13:49:28.080] <TB1>     INFO: ROC 0 VthrComp = 97
[13:49:28.080] <TB1>     INFO: ROC 1 VthrComp = 87
[13:49:28.080] <TB1>     INFO: ROC 2 VthrComp = 97
[13:49:28.080] <TB1>     INFO: ROC 3 VthrComp = 95
[13:49:28.080] <TB1>     INFO: ROC 4 VthrComp = 85
[13:49:28.080] <TB1>     INFO: ROC 5 VthrComp = 89
[13:49:28.081] <TB1>     INFO: ROC 6 VthrComp = 96
[13:49:28.081] <TB1>     INFO: ROC 7 VthrComp = 94
[13:49:28.081] <TB1>     INFO: ROC 8 VthrComp = 94
[13:49:28.082] <TB1>     INFO: ROC 9 VthrComp = 89
[13:49:28.082] <TB1>     INFO: ROC 10 VthrComp = 90
[13:49:28.082] <TB1>     INFO: ROC 11 VthrComp = 92
[13:49:28.083] <TB1>     INFO: ROC 12 VthrComp = 88
[13:49:28.083] <TB1>     INFO: ROC 13 VthrComp = 96
[13:49:28.083] <TB1>     INFO: ROC 14 VthrComp = 89
[13:49:28.083] <TB1>     INFO: ROC 15 VthrComp = 93
[13:49:28.083] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:49:28.083] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:49:28.096] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:49:28.096] <TB1>     INFO:     run 1 of 1
[13:49:28.096] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:49:28.443] <TB1>     INFO: Expecting 5025280 events.
[13:50:03.363] <TB1>     INFO: 888216 events read in total (34206ms).
[13:50:38.683] <TB1>     INFO: 1774152 events read in total (69526ms).
[13:51:14.034] <TB1>     INFO: 2658624 events read in total (104877ms).
[13:51:49.253] <TB1>     INFO: 3534192 events read in total (140096ms).
[13:52:24.493] <TB1>     INFO: 4405504 events read in total (175336ms).
[13:52:48.309] <TB1>     INFO: 5025280 events read in total (199152ms).
[13:52:48.386] <TB1>     INFO: Test took 200291ms.
[13:52:48.566] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:48.891] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:52:50.511] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:52:52.122] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:52:53.727] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:52:55.354] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:52:56.969] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:52:58.601] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:53:00.225] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:53:01.859] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:53:03.521] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:53:05.145] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:53:06.764] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:53:08.405] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:53:10.038] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:53:11.655] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:53:13.252] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:53:14.871] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 312954880
[13:53:14.874] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 58.263 for pixel 18/2 mean/min/max = 44.9391/31.5919/58.2864
[13:53:14.875] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 55.3719 for pixel 3/8 mean/min/max = 44.3143/33.0638/55.5649
[13:53:14.875] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.1627 for pixel 24/15 mean/min/max = 44.3049/32.3718/56.2381
[13:53:14.875] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.1543 for pixel 0/74 mean/min/max = 45.2853/33.1523/57.4183
[13:53:14.876] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.7676 for pixel 0/15 mean/min/max = 44.4759/32.1624/56.7893
[13:53:14.876] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 75.4948 for pixel 5/79 mean/min/max = 54.2197/32.5716/75.8678
[13:53:14.877] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 57.6855 for pixel 14/1 mean/min/max = 45.1234/32.478/57.7689
[13:53:14.877] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 55.4532 for pixel 19/73 mean/min/max = 44.3539/32.9213/55.7864
[13:53:14.877] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 62.9481 for pixel 0/41 mean/min/max = 47.3231/31.5981/63.0481
[13:53:14.877] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.9961 for pixel 5/1 mean/min/max = 46.1475/34.2839/58.0111
[13:53:14.878] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.1482 for pixel 19/12 mean/min/max = 44.8901/34.3595/55.4208
[13:53:14.878] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 57.2394 for pixel 24/7 mean/min/max = 45.2364/33.1189/57.3539
[13:53:14.879] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 58.1903 for pixel 13/10 mean/min/max = 45.9433/33.6808/58.2059
[13:53:14.879] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.2566 for pixel 0/75 mean/min/max = 44.0184/32.7382/55.2986
[13:53:14.879] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.3937 for pixel 18/27 mean/min/max = 44.5459/33.6197/55.4721
[13:53:14.880] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.2919 for pixel 11/20 mean/min/max = 44.9303/33.529/56.3316
[13:53:14.880] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:53:15.012] <TB1>     INFO: Expecting 411648 events.
[13:53:22.752] <TB1>     INFO: 411648 events read in total (7019ms).
[13:53:22.759] <TB1>     INFO: Expecting 411648 events.
[13:53:30.374] <TB1>     INFO: 411648 events read in total (6950ms).
[13:53:30.383] <TB1>     INFO: Expecting 411648 events.
[13:53:37.986] <TB1>     INFO: 411648 events read in total (6939ms).
[13:53:37.997] <TB1>     INFO: Expecting 411648 events.
[13:53:45.415] <TB1>     INFO: 411648 events read in total (6756ms).
[13:53:45.429] <TB1>     INFO: Expecting 411648 events.
[13:53:52.838] <TB1>     INFO: 411648 events read in total (6742ms).
[13:53:52.853] <TB1>     INFO: Expecting 411648 events.
[13:54:00.347] <TB1>     INFO: 411648 events read in total (6826ms).
[13:54:00.366] <TB1>     INFO: Expecting 411648 events.
[13:54:08.030] <TB1>     INFO: 411648 events read in total (7010ms).
[13:54:08.050] <TB1>     INFO: Expecting 411648 events.
[13:54:15.673] <TB1>     INFO: 411648 events read in total (6970ms).
[13:54:15.695] <TB1>     INFO: Expecting 411648 events.
[13:54:23.346] <TB1>     INFO: 411648 events read in total (6999ms).
[13:54:23.371] <TB1>     INFO: Expecting 411648 events.
[13:54:30.983] <TB1>     INFO: 411648 events read in total (6962ms).
[13:54:31.009] <TB1>     INFO: Expecting 411648 events.
[13:54:38.639] <TB1>     INFO: 411648 events read in total (6980ms).
[13:54:38.668] <TB1>     INFO: Expecting 411648 events.
[13:54:46.336] <TB1>     INFO: 411648 events read in total (7018ms).
[13:54:46.370] <TB1>     INFO: Expecting 411648 events.
[13:54:54.026] <TB1>     INFO: 411648 events read in total (7019ms).
[13:54:54.060] <TB1>     INFO: Expecting 411648 events.
[13:55:01.693] <TB1>     INFO: 411648 events read in total (6994ms).
[13:55:01.730] <TB1>     INFO: Expecting 411648 events.
[13:55:09.439] <TB1>     INFO: 411648 events read in total (7070ms).
[13:55:09.480] <TB1>     INFO: Expecting 411648 events.
[13:55:17.189] <TB1>     INFO: 411648 events read in total (7079ms).
[13:55:17.231] <TB1>     INFO: Test took 122351ms.
[13:55:17.732] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2753 < 35 for itrim = 108; old thr = 34.3271 ... break
[13:55:17.773] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1741 < 35 for itrim+1 = 96; old thr = 34.8675 ... break
[13:55:17.816] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6053 < 35 for itrim+1 = 100; old thr = 34.6731 ... break
[13:55:17.842] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4855 < 35 for itrim = 91; old thr = 34.319 ... break
[13:55:17.864] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4237 < 35 for itrim = 83; old thr = 34.011 ... break
[13:55:17.894] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2812 < 35 for itrim+1 = 147; old thr = 34.7809 ... break
[13:55:17.930] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3914 < 35 for itrim = 98; old thr = 33.1717 ... break
[13:55:17.967] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8633 < 35 for itrim+1 = 100; old thr = 34.9496 ... break
[13:55:17.992] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2689 < 35 for itrim = 112; old thr = 33.6773 ... break
[13:55:18.021] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.21 < 35 for itrim+1 = 95; old thr = 34.8278 ... break
[13:55:18.053] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9389 < 35 for itrim+1 = 90; old thr = 34.522 ... break
[13:55:18.091] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6174 < 35 for itrim+1 = 98; old thr = 34.7582 ... break
[13:55:18.130] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0156 < 35 for itrim = 110; old thr = 34.3309 ... break
[13:55:18.161] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4418 < 35 for itrim+1 = 96; old thr = 34.6788 ... break
[13:55:18.202] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0025 < 35 for itrim = 101; old thr = 34.5642 ... break
[13:55:18.242] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0118 < 35 for itrim = 108; old thr = 32.6329 ... break
[13:55:18.317] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:55:18.328] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:55:18.328] <TB1>     INFO:     run 1 of 1
[13:55:18.328] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:55:18.672] <TB1>     INFO: Expecting 5025280 events.
[13:55:54.512] <TB1>     INFO: 871520 events read in total (35125ms).
[13:56:29.530] <TB1>     INFO: 1741784 events read in total (70143ms).
[13:57:04.705] <TB1>     INFO: 2612072 events read in total (105319ms).
[13:57:39.744] <TB1>     INFO: 3470496 events read in total (140357ms).
[13:58:14.809] <TB1>     INFO: 4323568 events read in total (175422ms).
[13:58:42.027] <TB1>     INFO: 5025280 events read in total (202641ms).
[13:58:42.109] <TB1>     INFO: Test took 203781ms.
[13:58:42.298] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:42.646] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:58:44.184] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:58:45.700] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:58:47.201] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:58:48.745] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:58:50.263] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:58:51.776] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:58:53.318] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:58:54.851] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:58:56.407] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:58:57.942] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:58:59.483] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:59:00.004] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:59:02.548] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:59:04.101] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:59:05.609] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:59:07.117] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 328785920
[13:59:07.119] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 10.347201 .. 58.596489
[13:59:07.194] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 68 (-1/-1) hits flags = 528 (plus default)
[13:59:07.204] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:59:07.204] <TB1>     INFO:     run 1 of 1
[13:59:07.204] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:59:07.547] <TB1>     INFO: Expecting 2296320 events.
[13:59:45.991] <TB1>     INFO: 1094800 events read in total (37721ms).
[14:00:23.302] <TB1>     INFO: 2177944 events read in total (75032ms).
[14:00:27.922] <TB1>     INFO: 2296320 events read in total (79652ms).
[14:00:27.944] <TB1>     INFO: Test took 80740ms.
[14:00:28.006] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:28.108] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:00:29.209] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:00:30.310] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:00:31.415] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:00:32.517] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:00:33.620] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:00:34.704] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:00:35.806] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:00:36.912] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:00:38.014] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:00:39.115] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:00:40.219] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:00:41.323] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:00:42.423] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:00:43.528] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:00:44.632] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:00:45.740] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 234688512
[14:00:45.822] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 19.074997 .. 46.608485
[14:00:45.896] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 9 .. 56 (-1/-1) hits flags = 528 (plus default)
[14:00:45.906] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:00:45.906] <TB1>     INFO:     run 1 of 1
[14:00:45.906] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:00:46.249] <TB1>     INFO: Expecting 1597440 events.
[14:01:25.434] <TB1>     INFO: 1121280 events read in total (38471ms).
[14:01:42.127] <TB1>     INFO: 1597440 events read in total (55164ms).
[14:01:42.143] <TB1>     INFO: Test took 56237ms.
[14:01:42.178] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:42.255] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:01:43.305] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:01:44.348] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:01:45.393] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:01:46.434] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:01:47.478] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:01:48.500] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:01:49.540] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:01:50.579] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:01:51.617] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:01:52.661] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:01:53.701] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:01:54.739] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:01:55.751] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:01:56.757] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:01:57.764] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:01:58.776] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 223567872
[14:01:58.858] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 23.252064 .. 43.054814
[14:01:58.933] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 13 .. 53 (-1/-1) hits flags = 528 (plus default)
[14:01:58.944] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:01:58.944] <TB1>     INFO:     run 1 of 1
[14:01:58.944] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:01:59.291] <TB1>     INFO: Expecting 1364480 events.
[14:02:38.974] <TB1>     INFO: 1120696 events read in total (38968ms).
[14:02:47.742] <TB1>     INFO: 1364480 events read in total (47736ms).
[14:02:47.755] <TB1>     INFO: Test took 48811ms.
[14:02:47.786] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:47.846] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:02:48.830] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:02:49.809] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:02:50.816] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:02:51.821] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:02:52.832] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:02:53.818] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:02:54.798] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:02:55.785] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:02:56.761] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:02:57.743] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:02:58.724] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:02:59.706] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:03:00.689] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:03:01.669] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:03:02.651] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:03:03.638] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 309633024
[14:03:03.722] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.001722 .. 43.052088
[14:03:03.800] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 53 (-1/-1) hits flags = 528 (plus default)
[14:03:03.812] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:03:03.812] <TB1>     INFO:     run 1 of 1
[14:03:03.812] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:03:04.156] <TB1>     INFO: Expecting 1297920 events.
[14:03:43.644] <TB1>     INFO: 1101328 events read in total (38773ms).
[14:03:50.787] <TB1>     INFO: 1297920 events read in total (45916ms).
[14:03:50.806] <TB1>     INFO: Test took 46994ms.
[14:03:50.840] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:50.898] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:03:51.885] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:03:52.866] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:03:53.854] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:03:54.836] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:03:55.818] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:03:56.780] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:03:57.761] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:03:58.742] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:03:59.716] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:04:00.693] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:04:01.673] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:04:02.651] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:04:03.632] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:04:04.615] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:04:05.596] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:04:06.579] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 352194560
[14:04:06.664] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:04:06.664] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:04:06.676] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:04:06.676] <TB1>     INFO:     run 1 of 1
[14:04:06.676] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:07.022] <TB1>     INFO: Expecting 1364480 events.
[14:04:45.745] <TB1>     INFO: 1076744 events read in total (38009ms).
[14:04:56.060] <TB1>     INFO: 1364480 events read in total (48325ms).
[14:04:56.083] <TB1>     INFO: Test took 49407ms.
[14:04:56.121] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:56.189] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:04:57.158] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:04:58.122] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:04:59.089] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:05:00.050] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:05:01.014] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:05:01.958] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:05:02.923] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:05:03.886] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:05:04.848] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:05:05.807] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:05:06.773] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:05:07.734] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:05:08.695] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:05:09.655] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:05:10.620] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:05:11.586] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 353144832
[14:05:11.621] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C0.dat
[14:05:11.622] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C1.dat
[14:05:11.622] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C2.dat
[14:05:11.622] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C3.dat
[14:05:11.622] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C4.dat
[14:05:11.622] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C5.dat
[14:05:11.622] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C6.dat
[14:05:11.622] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C7.dat
[14:05:11.622] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C8.dat
[14:05:11.622] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C9.dat
[14:05:11.622] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C10.dat
[14:05:11.623] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C11.dat
[14:05:11.623] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C12.dat
[14:05:11.623] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C13.dat
[14:05:11.623] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C14.dat
[14:05:11.623] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C15.dat
[14:05:11.623] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//trimParameters35_C0.dat
[14:05:11.631] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//trimParameters35_C1.dat
[14:05:11.638] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//trimParameters35_C2.dat
[14:05:11.645] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//trimParameters35_C3.dat
[14:05:11.652] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//trimParameters35_C4.dat
[14:05:11.659] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//trimParameters35_C5.dat
[14:05:11.666] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//trimParameters35_C6.dat
[14:05:11.673] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//trimParameters35_C7.dat
[14:05:11.680] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//trimParameters35_C8.dat
[14:05:11.687] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//trimParameters35_C9.dat
[14:05:11.694] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//trimParameters35_C10.dat
[14:05:11.701] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//trimParameters35_C11.dat
[14:05:11.708] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//trimParameters35_C12.dat
[14:05:11.715] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//trimParameters35_C13.dat
[14:05:11.722] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//trimParameters35_C14.dat
[14:05:11.729] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//trimParameters35_C15.dat
[14:05:11.736] <TB1>     INFO: PixTestTrim::trimTest() done
[14:05:11.736] <TB1>     INFO: vtrim:     108  96 100  91  83 147  98 100 112  95  90  98 110  96 101 108 
[14:05:11.736] <TB1>     INFO: vthrcomp:   97  87  97  95  85  89  96  94  94  89  90  92  88  96  89  93 
[14:05:11.736] <TB1>     INFO: vcal mean:  34.97  34.98  34.97  35.00  34.99  34.34  34.88  35.01  35.00  35.01  35.03  35.01  34.96  34.97  35.03  35.00 
[14:05:11.736] <TB1>     INFO: vcal RMS:    1.04   0.80   0.79   0.99   0.84   4.91   0.84   0.82   0.88   0.81   0.78   0.84   0.84   0.82   0.78   0.99 
[14:05:11.736] <TB1>     INFO: bits mean:   9.77   9.82   9.83   8.79   9.78   8.26   9.40   9.97   9.08   8.85   9.52   9.56   9.13   9.82   9.72   9.61 
[14:05:11.736] <TB1>     INFO: bits RMS:    2.69   2.53   2.59   2.91   2.65   2.78   2.72   2.47   2.84   2.67   2.46   2.48   2.65   2.53   2.44   2.54 
[14:05:11.748] <TB1>     INFO:    ----------------------------------------------------------------------
[14:05:11.748] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:05:11.748] <TB1>     INFO:    ----------------------------------------------------------------------
[14:05:11.750] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:05:11.750] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:05:11.760] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:05:11.761] <TB1>     INFO:     run 1 of 1
[14:05:11.761] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:05:12.108] <TB1>     INFO: Expecting 4160000 events.
[14:05:57.859] <TB1>     INFO: 1133825 events read in total (45036ms).
[14:06:43.746] <TB1>     INFO: 2256940 events read in total (90924ms).
[14:07:29.428] <TB1>     INFO: 3365000 events read in total (136605ms).
[14:08:01.397] <TB1>     INFO: 4160000 events read in total (168574ms).
[14:08:01.479] <TB1>     INFO: Test took 169718ms.
[14:08:01.696] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:01.954] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:08:03.871] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:08:05.756] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:08:07.593] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:08:09.465] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:08:11.310] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:08:13.145] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:08:15.012] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:08:16.884] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:08:18.768] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:08:20.657] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:08:22.552] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:08:24.472] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:08:26.373] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:08:28.286] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:08:30.207] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:08:32.112] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 407322624
[14:08:32.113] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:08:32.186] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:08:32.186] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 172 (-1/-1) hits flags = 528 (plus default)
[14:08:32.196] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:08:32.196] <TB1>     INFO:     run 1 of 1
[14:08:32.196] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:08:32.539] <TB1>     INFO: Expecting 3598400 events.
[14:09:19.058] <TB1>     INFO: 1172775 events read in total (45804ms).
[14:10:05.716] <TB1>     INFO: 2325820 events read in total (92463ms).
[14:10:51.898] <TB1>     INFO: 3465780 events read in total (138644ms).
[14:10:57.324] <TB1>     INFO: 3598400 events read in total (144070ms).
[14:10:57.372] <TB1>     INFO: Test took 145176ms.
[14:10:57.476] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:57.675] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:59.387] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:11:01.150] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:11:02.882] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:11:04.600] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:11:06.359] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:11:08.043] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:11:09.783] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:11:11.538] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:11:13.272] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:11:15.018] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:11:16.771] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:11:18.526] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:11:20.282] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:11:22.006] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:11:23.768] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:11:25.515] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 407363584
[14:11:25.516] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:11:25.590] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:11:25.590] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 161 (-1/-1) hits flags = 528 (plus default)
[14:11:25.600] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:11:25.600] <TB1>     INFO:     run 1 of 1
[14:11:25.601] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:11:25.945] <TB1>     INFO: Expecting 3369600 events.
[14:12:14.228] <TB1>     INFO: 1216315 events read in total (47568ms).
[14:13:01.550] <TB1>     INFO: 2407885 events read in total (94890ms).
[14:13:39.900] <TB1>     INFO: 3369600 events read in total (133240ms).
[14:13:39.944] <TB1>     INFO: Test took 134344ms.
[14:13:40.032] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:40.193] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:13:41.842] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:13:43.536] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:13:45.209] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:13:46.844] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:13:48.543] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:13:50.161] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:13:51.826] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:13:53.499] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:13:55.172] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:13:56.847] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:13:58.550] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:14:00.222] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:14:01.906] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:14:03.576] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:14:05.316] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:14:07.047] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 407363584
[14:14:07.048] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:14:07.121] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:14:07.121] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[14:14:07.131] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:14:07.131] <TB1>     INFO:     run 1 of 1
[14:14:07.131] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:14:07.473] <TB1>     INFO: Expecting 3307200 events.
[14:14:56.338] <TB1>     INFO: 1229330 events read in total (48150ms).
[14:15:43.884] <TB1>     INFO: 2433045 events read in total (95696ms).
[14:16:02.976] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[14:16:02.977] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[14:16:02.977] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:16:02.977] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a079 8000 43e9 659 244e 43e8 659 2485 43e9 659 24a3 43e9 659 2481 43e8 659 2489 43e9 659 244d 43e9 659 24a7 43e9 659 2489 e022 c000 
[14:16:02.977] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a073 80b1 4288 659 244d 4288 659 2485 4288 659 24a3 4288 659 246f 4288 659 2489 4288 659 244d 4288 659 24a5 4288 659 2488 e022 c000 
[14:16:02.977] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a074 80c0 4288 659 244d 4288 659 2485 4288 659 24a1 4288 659 2480 4288 659 2489 4288 659 244c 4288 659 24a5 4288 659 2488 e022 c000 
[14:16:02.977] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a075 8000 4288 659 244f 4288 659 2485 4288 659 24a3 4288 659 246f 4288 659 2489 4288 659 244c 4288 659 24a5 4288 659 2489 e022 c000 
[14:16:02.977] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a076 8040 4288 659 244d 4289 659 2484 4288 659 24a1 43e8 659 2480 1fa 2cb2 2cb0 cb2 43e8 659 24a7 43e8 659 2488 e022 c000 
[14:16:02.977] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a077 80b1 43e8 659 244c 43e9 659 2485 43e9 659 24a2 43e8 659 2481 43e9 659 248a 43e8 659 244c 43e9 659 24a5 43e8 659 2487 e022 c000 
[14:16:02.977] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a078 80c0 43e9 659 244d 43e9 659 2485 43e9 659 24a2 43e9 659 246d 43e9 659 2489 43e9 659 244c 43e9 659 24a5 43e9 659 2487 e022 c000 
[14:16:02.977] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:16:02.977] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a179 8040 43e8 659 246d 43e8 659 2485 43e9 659 246f 43e8 659 2485 43e8 659 2464 43e8 659 2480 43e9 659 24a3 43e8 659 2445 e022 c000 
[14:16:02.977] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a173 80c0 4288 659 246d 4288 659 2486 4288 659 246f 4288 659 2482 4289 659 2464 4289 659 246f 4288 659 24a3 4289 659 2444 e022 c000 
[14:16:02.977] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a174 8000 4288 659 246d 4288 659 2485 4288 659 246f 4289 659 2483 4288 659 2465 4288 659 246f 4288 659 24a4 4289 659 2444 e022 c000 
[14:16:02.977] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a175 8040 4288 659 246c 4289 659 2485 4288 659 246f 4289 659 2485 4288 659 2465 4289 659 246f 4288 659 24a4 4289 659 2444 e022 c000 
[14:16:02.977] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a176 80b1 4288 659 246d 4288 659 2485 4288 659 246d 43e8 659 2482 fc 2659 464 43e8 659 2480 43e8 659 24a4 43e8 659 2445 e022 c000 
[14:16:02.977] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a177 80c0 43e8 659 246c 43e8 659 2485 43e8 659 246d 43e8 659 2485 43e8 659 2464 43e8 659 2480 43e8 659 24a4 43e8 659 2442 e022 c000 
[14:16:02.977] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a178 8000 43e8 659 2480 43e8 659 2485 43e8 659 246e 43e8 659 2483 43e8 659 2465 43e8 659 2480 43e8 659 24a4 43e8 659 2444 e022 c000 
[14:16:17.105] <TB1>     INFO: 3307200 events read in total (128917ms).
[14:16:17.147] <TB1>     INFO: Test took 130016ms.
[14:16:17.231] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:17.398] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:16:19.017] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:16:20.690] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:16:22.331] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:16:23.949] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:16:25.616] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:27.201] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:28.850] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:30.494] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:32.119] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:33.763] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:16:35.438] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:16:37.094] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:16:38.757] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:16:40.398] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:16:42.064] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:16:43.732] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 407363584
[14:16:43.733] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:16:43.806] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:16:43.806] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[14:16:43.816] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:16:43.816] <TB1>     INFO:     run 1 of 1
[14:16:43.816] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:16:44.158] <TB1>     INFO: Expecting 3307200 events.
[14:17:33.557] <TB1>     INFO: 1229155 events read in total (48684ms).
[14:18:21.549] <TB1>     INFO: 2432865 events read in total (96676ms).
[14:18:56.598] <TB1>     INFO: 3307200 events read in total (131726ms).
[14:18:56.638] <TB1>     INFO: Test took 132823ms.
[14:18:56.721] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:56.873] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:58.543] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:19:00.269] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:19:01.958] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:19:03.615] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:19:05.290] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:19:06.881] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:19:08.519] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:19:10.159] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:19:11.793] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:19:13.447] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:19:15.120] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:19:16.774] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:19:18.433] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:19:20.076] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:19:21.753] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:19:23.420] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 407363584
[14:19:23.421] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.71107, thr difference RMS: 1.75728
[14:19:23.421] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.23723, thr difference RMS: 1.30145
[14:19:23.421] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.27626, thr difference RMS: 1.50133
[14:19:23.421] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.24064, thr difference RMS: 1.67465
[14:19:23.421] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 10.1566, thr difference RMS: 1.47813
[14:19:23.422] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.30696, thr difference RMS: 2.2149
[14:19:23.422] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.48466, thr difference RMS: 1.57553
[14:19:23.422] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.45281, thr difference RMS: 1.67004
[14:19:23.422] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.07136, thr difference RMS: 1.87877
[14:19:23.422] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.52519, thr difference RMS: 1.66474
[14:19:23.423] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.63333, thr difference RMS: 1.39933
[14:19:23.423] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.17758, thr difference RMS: 1.57549
[14:19:23.423] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.14765, thr difference RMS: 1.62017
[14:19:23.423] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.34014, thr difference RMS: 1.6029
[14:19:23.423] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.93295, thr difference RMS: 1.39143
[14:19:23.424] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.82806, thr difference RMS: 1.67869
[14:19:23.424] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.70192, thr difference RMS: 1.8039
[14:19:23.424] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.30402, thr difference RMS: 1.3339
[14:19:23.424] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.30693, thr difference RMS: 1.50124
[14:19:23.424] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.14673, thr difference RMS: 1.69363
[14:19:23.425] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 10.1877, thr difference RMS: 1.43455
[14:19:23.425] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.4067, thr difference RMS: 2.27318
[14:19:23.425] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.53496, thr difference RMS: 1.57318
[14:19:23.425] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.39112, thr difference RMS: 1.66947
[14:19:23.425] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.09649, thr difference RMS: 1.9105
[14:19:23.426] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.40665, thr difference RMS: 1.65063
[14:19:23.426] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.60343, thr difference RMS: 1.387
[14:19:23.426] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.24846, thr difference RMS: 1.55414
[14:19:23.426] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.02726, thr difference RMS: 1.56832
[14:19:23.426] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.33112, thr difference RMS: 1.60005
[14:19:23.427] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.93609, thr difference RMS: 1.39064
[14:19:23.427] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.74508, thr difference RMS: 1.64372
[14:19:23.427] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.77629, thr difference RMS: 1.7778
[14:19:23.427] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.37969, thr difference RMS: 1.30784
[14:19:23.428] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.38619, thr difference RMS: 1.50656
[14:19:23.428] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.08087, thr difference RMS: 1.70259
[14:19:23.428] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.4227, thr difference RMS: 1.37624
[14:19:23.428] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.50101, thr difference RMS: 2.29752
[14:19:23.428] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.64187, thr difference RMS: 1.57483
[14:19:23.429] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.38543, thr difference RMS: 1.6452
[14:19:23.429] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.17347, thr difference RMS: 1.90199
[14:19:23.429] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.36861, thr difference RMS: 1.639
[14:19:23.429] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.73346, thr difference RMS: 1.37435
[14:19:23.429] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.36701, thr difference RMS: 1.54225
[14:19:23.430] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.05234, thr difference RMS: 1.54579
[14:19:23.430] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.43725, thr difference RMS: 1.59536
[14:19:23.430] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.96577, thr difference RMS: 1.38422
[14:19:23.430] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.71903, thr difference RMS: 1.63803
[14:19:23.430] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.7954, thr difference RMS: 1.78533
[14:19:23.431] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.52611, thr difference RMS: 1.29375
[14:19:23.431] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.35708, thr difference RMS: 1.50106
[14:19:23.431] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.09217, thr difference RMS: 1.71463
[14:19:23.431] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.4737, thr difference RMS: 1.40466
[14:19:23.431] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.49969, thr difference RMS: 2.29291
[14:19:23.432] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.81849, thr difference RMS: 1.57035
[14:19:23.432] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.32374, thr difference RMS: 1.65571
[14:19:23.432] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.19579, thr difference RMS: 1.92931
[14:19:23.432] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.36087, thr difference RMS: 1.64255
[14:19:23.432] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.81326, thr difference RMS: 1.38418
[14:19:23.433] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.44094, thr difference RMS: 1.56742
[14:19:23.433] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.09081, thr difference RMS: 1.54402
[14:19:23.433] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.43019, thr difference RMS: 1.57701
[14:19:23.433] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.09596, thr difference RMS: 1.35848
[14:19:23.433] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.66828, thr difference RMS: 1.63502
[14:19:23.543] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[14:19:23.546] <TB1>     INFO: PixTestTrim::doTest() done, duration: 1975 seconds
[14:19:23.546] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:19:24.251] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:19:24.252] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:19:24.255] <TB1>     INFO: ######################################################################
[14:19:24.255] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[14:19:24.255] <TB1>     INFO: ######################################################################
[14:19:24.255] <TB1>     INFO:    ----------------------------------------------------------------------
[14:19:24.255] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:19:24.255] <TB1>     INFO:    ----------------------------------------------------------------------
[14:19:24.255] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:19:24.265] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:19:24.265] <TB1>     INFO:     run 1 of 1
[14:19:24.265] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:24.607] <TB1>     INFO: Expecting 59072000 events.
[14:19:52.559] <TB1>     INFO: 1072400 events read in total (27237ms).
[14:20:20.593] <TB1>     INFO: 2141200 events read in total (55271ms).
[14:20:47.483] <TB1>     INFO: 3212200 events read in total (82161ms).
[14:21:15.986] <TB1>     INFO: 4283400 events read in total (110664ms).
[14:21:44.195] <TB1>     INFO: 5351200 events read in total (138873ms).
[14:22:12.487] <TB1>     INFO: 6421000 events read in total (167165ms).
[14:22:40.954] <TB1>     INFO: 7492000 events read in total (195632ms).
[14:22:48.274] <TB1>  WARNING: Channel 0 ROC 1: Readback start marker after 12 readouts!
[14:22:48.274] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[14:22:48.274] <TB1>  WARNING: Channel 1 ROC 1: Readback start marker after 7 readouts!
[14:22:48.274] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[14:22:48.274] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:22:48.274] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0cb 80b1 43e9 cc 282e 43e8 cc 2869 43e9 cc 286d 43e9 cc 2861 43e8 cc 286c 43e9 cc 2824 43e9 cc 286d 43e9 cc 2868 e022 c000 
[14:22:48.274] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0c5 8000 4288 cc 282d 4288 cc 2869 4288 cc 286d 4288 cc 2861 4288 cc 286c 4288 cc 2824 4288 cc 286c 4288 cc 2867 e022 c000 
[14:22:48.274] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0c6 8040 4288 cc 2840 4288 cc 2869 4288 cc 286d 4288 cc 2860 4288 cc 286c 4288 cc 2823 4288 cc 286c 4288 cc 2867 e022 c000 
[14:22:48.274] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0c7 80b1 4288 cc 282d 4289 cc 2869 4288 cc 286d 4288 cc 2862 4289 cc 286c 4288 cc 2824 4288 cc 286c 4288 cc 2867 e022 c000 
[14:22:48.274] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0c8 80c0 43e8 cc 282d 43eb fff 2fff ff2 2199 2190 199 43e8 cc 286c 43e8 cc 2823 43e9 cc 286c 43e8 cc 2866 e022 c000 
[14:22:48.274] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0c9 8000 43e9 cc 282e 43e9 cc 2869 43e8 cc 286d 43e9 cc 2861 43e9 cc 286c 43e9 cc 2824 43e8 cc 286c 43e9 cc 2867 e022 c000 
[14:22:48.274] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0ca 8040 43e8 cc 282e 43e9 cc 2869 43e9 cc 286d 43e8 cc 2862 43e9 cc 286c 43e8 cc 2824 43e9 cc 286c 43e8 cc 2868 e022 c000 
[14:22:48.274] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:22:48.274] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1cb 80c0 43e8 cc 2865 43e8 cc 2869 43e8 cc 2865 43e8 cc 2864 43e8 cc 2840 43e8 cc 2861 43e8 cc 286c 43e8 cc 282c e022 c000 
[14:22:48.274] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1c5 8040 4288 cc 2866 4289 cc 2869 4288 cc 2865 4289 cc 2865 4288 cc 282d 4289 cc 2861 4288 cc 286c 4289 cc 282b e022 c000 
[14:22:48.274] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1c6 80b1 4288 cc 2865 4288 cc 2869 4288 cc 2864 4288 cc 2864 4288 cc 282f 4288 cc 2861 4288 cc 286c 4288 cc 282c e022 c000 
[14:22:48.274] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1c7 80c0 4288 cc 2865 4288 cc 2869 4288 cc 2864 4288 cc 2865 4288 cc 282e 4288 cc 2861 4288 cc 286c 4288 cc 282c e022 c000 
[14:22:48.274] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1c8 8000 43e8 cc 2865 43eb eaa 2b00 38 20cc 864 43e8 cc 2863 43e8 cc 2840 43e8 cc 2861 43e8 cc 286c 43e8 cc 282b e022 c000 
[14:22:48.274] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1c9 8040 43e8 cc 2865 43e8 cc 2869 43e8 cc 2864 43e8 cc 2864 43e8 cc 2840 43e8 cc 2861 43e8 cc 286c 43e8 cc 282c e022 c000 
[14:22:48.274] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ca 80b1 43e8 cc 2865 43e8 cc 2869 43e9 cc 2864 43e8 cc 2865 43e8 cc 282d 43e8 cc 2861 43e9 cc 286c 43e8 cc 282c e022 c000 
[14:23:09.216] <TB1>     INFO: 8560800 events read in total (223894ms).
[14:23:37.516] <TB1>     INFO: 9631000 events read in total (252194ms).
[14:24:06.147] <TB1>     INFO: 10701200 events read in total (280825ms).
[14:24:34.445] <TB1>     INFO: 11769000 events read in total (309123ms).
[14:24:41.619] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (5) != Token Chain Length (8)
[14:24:41.619] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (1) != Token Chain Length (8)
[14:24:41.619] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:24:41.619] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a061 8000 43c8 43c8 43c8 43c9 43c8 43c8 43c8 43c9 e022 c000 
[14:24:41.619] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a05b 80b1 4289 4288 4289 4289 4288 4289 4289 4289 e022 c000 
[14:24:41.619] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a05c 80c0 4289 428b 4288 4289 428b 4289 4288 4289 e022 c000 
[14:24:41.619] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a05d 8000 4288 4288 428b 4288 4288 4288 428b 4288 e022 c000 
[14:24:41.619] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== b05e 8040 43cb 7fd 2ff0 43c9 43cb 43c8 43cb e022 c000 
[14:24:41.619] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a05f 80b1 43c8 43c8 43c8 43c8 43c8 43c8 43c9 43c8 e022 c000 
[14:24:41.619] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a060 80c0 43c8 43c9 43c9 43c8 43c8 43c9 43c9 43c9 e022 c000 
[14:24:41.619] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:24:41.619] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a161 8040 43cb 43cb 43c8 43cb 43cb 43cb 43c9 43cb e022 c000 
[14:24:41.619] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a15b 80c0 4288 4288 4289 4288 4288 4288 4289 4288 e022 c000 
[14:24:41.619] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a15c 8000 4288 4288 4289 4288 4288 4288 4289 4288 e022 c000 
[14:24:41.619] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a15d 8040 4289 4289 4289 4289 4289 4289 4289 4289 e022 c000 
[14:24:41.619] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== b15e 80b1 43c9 e003 c087 
[14:24:41.619] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a15f 80c0 43c9 43c9 43cb 43c9 43c9 43c9 43cb 43c9 e022 c000 
[14:24:41.619] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a160 8000 43c8 43c8 43c9 43c8 43c8 43c8 43c9 43c8 e022 c000 
[14:25:01.334] <TB1>     INFO: 12838800 events read in total (336012ms).
[14:25:28.890] <TB1>     INFO: 13910800 events read in total (363568ms).
[14:25:57.166] <TB1>     INFO: 14979600 events read in total (391844ms).
[14:26:25.368] <TB1>     INFO: 16048800 events read in total (420046ms).
[14:26:53.703] <TB1>     INFO: 17120000 events read in total (448381ms).
[14:27:00.898] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (7) != Token Chain Length (8)
[14:27:00.899] <TB1>  WARNING: Channel 1 ROC 1: Readback start marker after 7 readouts!
[14:27:00.899] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[14:27:00.899] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:27:00.899] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a06b 80b1 43c9 43c9 43c8 43c9 43c9 43c9 43c8 43c9 e022 c000 
[14:27:00.899] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a065 8000 4288 4288 4288 4288 4288 4288 4288 4288 e022 c000 
[14:27:00.899] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a066 8040 4288 4288 4288 4288 4288 4288 4288 4288 e022 c000 
[14:27:00.899] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a067 80b1 4288 4288 4288 4288 4288 4288 4288 4288 e022 c000 
[14:27:00.899] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== b068 80c0 43c8 43ca 43c8 43c8 43c8 43c8 43c8 e022 c000 
[14:27:00.899] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a069 8000 43c8 43c9 43c8 43c8 43c9 43c8 43c8 43c8 e022 c000 
[14:27:00.899] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a06a 8040 43c8 43c8 43c9 43c8 43c8 43c8 43c9 43c8 e022 c000 
[14:27:00.899] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:27:00.899] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a16b 80c0 43c8 43c8 43c8 43c8 43c8 43c8 43c8 43c8 e022 c000 
[14:27:00.899] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a165 8040 4288 4289 4288 4289 4288 4289 4288 4289 e022 c000 
[14:27:00.899] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a166 80b1 4288 4288 4288 4288 4288 4288 4288 4288 e022 c000 
[14:27:00.899] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a167 80c0 4288 4288 4288 4288 4288 4288 4288 4288 e022 c000 
[14:27:00.899] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== b168 8000 43c8 43cb 8 43c8 43c8 43c8 43c8 43c8 e022 c000 
[14:27:00.899] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a169 8040 43c8 43c8 43c8 43c8 43c8 43c8 43c8 43c8 e022 c000 
[14:27:00.899] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a16a 80b1 43c8 43c8 43c8 43c8 43c8 43c8 43c8 43c8 e022 c000 
[14:27:21.953] <TB1>     INFO: 18188200 events read in total (476631ms).
[14:27:50.193] <TB1>     INFO: 19259600 events read in total (504871ms).
[14:28:18.142] <TB1>     INFO: 20329600 events read in total (532820ms).
[14:28:46.374] <TB1>     INFO: 21397800 events read in total (561052ms).
[14:29:14.632] <TB1>     INFO: 22468200 events read in total (589310ms).
[14:29:42.935] <TB1>     INFO: 23539200 events read in total (617613ms).
[14:30:11.183] <TB1>     INFO: 24607800 events read in total (645861ms).
[14:30:39.428] <TB1>     INFO: 25678600 events read in total (674106ms).
[14:31:07.693] <TB1>     INFO: 26747600 events read in total (702371ms).
[14:31:35.996] <TB1>     INFO: 27815800 events read in total (730674ms).
[14:32:04.264] <TB1>     INFO: 28886600 events read in total (758942ms).
[14:32:32.521] <TB1>     INFO: 29957600 events read in total (787199ms).
[14:33:00.755] <TB1>     INFO: 31025600 events read in total (815433ms).
[14:33:28.978] <TB1>     INFO: 32095800 events read in total (843657ms).
[14:33:57.334] <TB1>     INFO: 33166200 events read in total (872012ms).
[14:34:25.678] <TB1>     INFO: 34234800 events read in total (900356ms).
[14:34:54.048] <TB1>     INFO: 35306000 events read in total (928726ms).
[14:35:22.344] <TB1>     INFO: 36375200 events read in total (957022ms).
[14:35:50.666] <TB1>     INFO: 37443000 events read in total (985344ms).
[14:36:18.942] <TB1>     INFO: 38512400 events read in total (1013620ms).
[14:36:47.238] <TB1>     INFO: 39583600 events read in total (1041916ms).
[14:37:15.550] <TB1>     INFO: 40652000 events read in total (1070228ms).
[14:37:43.774] <TB1>     INFO: 41720200 events read in total (1098452ms).
[14:38:12.047] <TB1>     INFO: 42791200 events read in total (1126725ms).
[14:38:40.309] <TB1>     INFO: 43859600 events read in total (1154987ms).
[14:39:08.648] <TB1>     INFO: 44928000 events read in total (1183326ms).
[14:39:36.984] <TB1>     INFO: 45998000 events read in total (1211662ms).
[14:40:05.306] <TB1>     INFO: 47067400 events read in total (1239984ms).
[14:40:33.633] <TB1>     INFO: 48135000 events read in total (1268311ms).
[14:40:40.942] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (7) != Token Chain Length (8)
[14:40:40.942] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[14:40:40.942] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:40:40.942] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0d4 80c0 43c8 6d4 2847 43c8 6d4 286d 43c8 6d4 2888 43c8 6d4 2865 43c8 6d4 2882 43c8 6d4 2840 43c8 6d4 2889 43c8 6d4 2880 e022 c000 
[14:40:40.942] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0ce 8040 428b 6d4 2848 4288 6d4 286d 4288 6d4 2889 428b 6d4 2864 4289 6d4 2881 428b 6d4 2840 4288 6d4 2887 428b 6d4 286f e022 c000 
[14:40:40.942] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0cf 80b1 4288 6d4 2847 4288 6d4 286d 4288 6d4 2888 4288 6d4 2865 4288 6d4 2881 4288 6d4 282d 4289 6d4 2888 4288 6d4 286f e022 c000 
[14:40:40.942] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0d0 80c0 4288 6d4 2846 4289 6d4 286d 4289 6d4 2888 4288 6d4 2865 4288 6d4 2882 4289 6d4 282d 4289 6d4 2887 4289 6d4 286f e022 c000 
[14:40:40.942] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0d1 8000 4288 6d4 2847 4288 6d4 286d 53c8 6d4 2888 43ca fff 43c8 6d4 2881 43c8 6d4 2840 43c8 6d4 2888 43c9 6d4 286f e022 c000 
[14:40:40.942] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0d2 8040 43c8 6d4 2847 43c8 6d4 286d 43c8 6d4 2888 43c9 6d4 2865 43c8 6d4 2882 43c9 6d4 2840 43c8 6d4 2888 43c9 6d4 2880 e022 c000 
[14:40:40.942] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0d3 80b1 43c8 6d4 2847 43c8 6d4 286d 43c8 6d4 2888 43c8 6d4 2865 43c8 6d4 2882 43c8 6d4 2840 43c8 6d4 2889 43c8 6d4 2880 e022 c000 
[14:40:40.942] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:40:40.942] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1d4 8000 43c8 6d4 2869 43c8 6d4 2880 43c8 6d4 2865 43c9 6d4 2869 43c8 6d4 2845 43c8 6d4 2867 43c8 6d4 2867 43c9 6d4 282d e022 c000 
[14:40:40.942] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ce 80b1 4289 6d4 286c 4289 6d4 2880 4288 6d4 2865 4289 6d4 2869 4289 6d4 2845 4289 6d4 2866 4288 6d4 2867 4289 6d4 282d e022 c000 
[14:40:40.942] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1cf 80c0 4288 6d4 2869 4288 6d4 2880 428b 6d4 2867 4288 6d4 2869 4288 6d4 2845 4288 6d4 2866 428b 6d4 2867 4288 6d4 282d e022 c000 
[14:40:40.942] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1d0 8000 4288 6d4 286a 4288 6d4 2880 4289 6d4 2865 4288 6d4 2868 4288 6d4 2845 4288 6d4 2866 4289 6d4 2868 4288 6d4 282d e022 c000 
[14:40:40.942] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1d1 8040 428b 6d4 286c 428b 6d4 2880 53c8 6d4 2865 7ff 2016 b07 200b 6d4 2845 43cb 6d4 2865 43c9 6d4 2866 43cb 6d4 282d e022 c000 
[14:40:40.942] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1d2 80b1 43c9 6d4 286c 43c9 6d4 2880 43c9 6d4 2867 43c9 6d4 2869 43c9 6d4 2845 43c9 6d4 2867 43c9 6d4 2867 43c9 6d4 282d e022 c000 
[14:40:40.942] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1d3 80c0 43c8 6d4 286c 43c8 6d4 2880 43c8 6d4 2867 43c8 6d4 2869 43c9 6d4 2845 43c9 6d4 2869 43c8 6d4 2868 43c9 6d4 282d e022 c000 
[14:41:01.880] <TB1>     INFO: 49203000 events read in total (1296558ms).
[14:41:09.060] <TB1>  WARNING: Channel 0 ROC 3: Readback start marker after 10 readouts!
[14:41:09.060] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[14:41:09.060] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[14:41:09.060] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:41:09.060] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a09b 80b1 43e9 6d8 2646 43e8 6d8 266b 43e8 6d8 2689 43e9 6d8 2661 43e8 6d8 266f 43e9 6d8 262c 43e8 43e9 6d8 266c e022 c000 
[14:41:09.060] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a095 8000 4288 6d8 2644 4288 6d8 2669 4288 6d8 2689 4288 6d8 264f 4288 6d8 266d 4288 6d8 262d 4288 6d8 2684 4288 6d8 266d e022 c000 
[14:41:09.060] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a096 8040 4288 6d8 2645 4288 6d8 266c 4288 6d8 2688 4288 6d8 2661 4288 6d8 266e 4288 6d8 262d 4288 6d8 2685 4288 6d8 266c e022 c000 
[14:41:09.060] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a097 80b1 4288 6d8 2645 4289 6d8 266c 4288 6d8 2689 4288 6d8 2661 4289 6d8 266f 4288 6d8 262d 4288 6d8 2685 4288 e022 c000 
[14:41:09.060] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a098 80c0 4288 6d8 2645 4288 6d8 266b 43e9 6d8 2689 43eb fff 2ff7 ff0 2db0 2db0 db0 43e9 6d8 2685 43e8 6d8 266c e022 c000 
[14:41:09.060] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a099 8000 43e9 6d8 2645 43e9 6d8 2669 43e8 6d8 2689 43e9 6d8 2661 43e9 6d8 2681 43e9 43e8 6d8 2685 43e9 6d8 266c e022 c000 
[14:41:09.060] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a09a 8040 43e8 6d8 2645 43e8 6d8 266c 43e9 6d8 2689 43e8 6d8 2661 43e8 6d8 266f 43e8 6d8 262d 43e9 6d8 2684 43e8 6d8 266c e022 c000 
[14:41:09.060] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:41:09.060] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a19b 80c0 43e8 6d8 2668 43e8 6d8 266d 43e8 6d8 2663 43e8 6d8 2665 43e8 6d8 2647 43e8 43e8 6d8 2666 43e8 6d8 262a e022 c000 
[14:41:09.061] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a195 8040 4288 6d8 2666 4289 6d8 266d 4288 6d8 2662 4289 6d8 2665 4288 6d8 2647 4289 6d8 264d 4288 6d8 2667 4289 6d8 262c e022 c000 
[14:41:09.061] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a196 80b1 4288 6d8 2668 4288 6d8 266d 4288 6d8 2664 4288 6d8 2665 4288 6d8 2645 4288 6d8 264d 4288 6d8 2667 4288 6d8 262c e022 c000 
[14:41:09.061] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a197 80c0 4288 6d8 2668 4288 6d8 266f 4288 6d8 2663 4288 6d8 2666 4288 6d8 2646 4288 6d8 264d 4288 6d8 2667 4288 6d8 262c e022 c000 
[14:41:09.061] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a198 8000 4288 6d8 2666 4288 6d8 266d 43e8 6d8 2661 43eb 3 200f 38 26d8 645 43e8 6d8 264d 43e8 6d8 2667 43e8 6d8 262c e022 c000 
[14:41:09.061] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a199 8040 43e8 6d8 2667 43e8 43e8 6d8 2663 43e8 6d8 2665 43e8 6d8 2645 43e8 6d8 264c 43e8 6d8 2668 43e8 6d8 262a e022 c000 
[14:41:09.061] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a19a 80b1 43e8 6d8 2668 43e8 6d8 266e 43e9 6d8 2661 43e8 6d8 2667 43e8 6d8 2645 43e8 6d8 264d 43e9 6d8 2667 43e8 6d8 2629 e022 c000 
[14:41:30.220] <TB1>     INFO: 50274600 events read in total (1324898ms).
[14:41:37.340] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[14:41:37.340] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[14:41:37.340] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:41:37.340] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a052 8040 43c8 71a 2045 43c8 71a 2085 43c8 71a 208c 43c9 71a 206d 43c8 71a 2082 43c9 71a 202d 43c8 71a 2088 43c9 71a 2080 e022 c000 
[14:41:37.340] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a04c 80c0 4288 71a 2045 428b 71a 2085 4289 71a 208a 4288 71a 206d 428b 71a 2081 4288 71a 2040 4289 71a 2088 4288 71a 206f e022 c000 
[14:41:37.340] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a04d 8000 4289 71a 2045 4288 71a 2085 428b 71a 2089 4289 71a 206d 4288 71a 2081 4289 71a 202d 428b 71a 2087 4289 71a 206f e022 c000 
[14:41:37.340] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a04e 8040 428b 71a 2044 4288 71a 2085 4288 71a 208c 428b 71a 206d 4289 71a 2083 428b 71a 2040 4288 71a 2088 428b 71a 206f e022 c000 
[14:41:37.340] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a04f 80b1 4288 71a 2045 4288 71a 2087 43c8 71a 2089 1f8 2e34 2e30 e34 43c8 71a 202d 43c9 71a 2088 43c8 71a 206f e022 c000 
[14:41:37.340] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a050 80c0 43c8 71a 2045 43c9 71a 2086 43c9 71a 208c 43c8 71a 206d 43c8 71a 2082 43c9 71a 202d 43c9 71a 2087 43c9 71a 206f e022 c000 
[14:41:37.340] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a051 8000 43c8 71a 2044 43c8 71a 2085 43c8 71a 208b 43c9 71a 206d 43c8 71a 2082 43c8 71a 202c 43c8 71a 2089 43c9 71a 206f e022 c000 
[14:41:37.340] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:41:37.340] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a152 80b1 43c9 71a 2066 43c9 71a 206c 43c9 71a 2063 43c9 71a 2067 43c9 71a 2049 43c9 71a 2064 43c9 71a 206d 43c9 71a 2027 e022 c000 
[14:41:37.340] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a14c 8000 4289 71a 2065 4289 71a 206c 4288 71a 2063 4289 71a 2068 4289 71a 2049 4289 71a 2062 4288 71a 206f 4289 71a 2029 e022 c000 
[14:41:37.340] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a14d 8040 4289 71a 2066 4289 71a 206c 4288 71a 2063 4289 71a 2067 4289 71a 2049 4289 71a 2063 4288 71a 206d 4289 71a 2029 e022 c000 
[14:41:37.340] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a14e 80b1 4288 71a 2066 4288 71a 206c 4289 71a 2063 4288 71a 2068 4288 71a 2049 4288 71a 2063 4289 71a 206d 4288 71a 2029 e022 c000 
[14:41:37.340] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a14f 80c0 4288 71a 2066 4288 71a 206d 43cb 71a 2063 fc 271a 67 43c8 71a 2049 43c8 71a 2064 43cb 71a 206e 43c8 71a 2027 e022 c000 
[14:41:37.340] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a150 8000 43c9 71a 2066 43c9 71a 206c 43c9 71a 2064 43c9 71a 2068 43c9 71a 2049 43c9 71a 2062 43c9 71a 206d 43c9 71a 2027 e022 c000 
[14:41:37.340] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a151 8040 43cb 71a 2067 43cb 71a 206d 43c8 71a 2062 43cb 71a 2068 43cb 71a 2049 43cb 71a 2062 43c9 71a 206d 43cb 71a 2027 e022 c000 
[14:41:58.493] <TB1>     INFO: 51342400 events read in total (1353171ms).
[14:42:26.796] <TB1>     INFO: 52410200 events read in total (1381474ms).
[14:42:55.022] <TB1>     INFO: 53478600 events read in total (1409701ms).
[14:43:23.362] <TB1>     INFO: 54549600 events read in total (1438040ms).
[14:43:30.489] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (7) != Token Chain Length (8)
[14:43:30.489] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (7) != Token Chain Length (8)
[14:43:30.489] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:43:30.489] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a057 80b1 43c8 822 2449 43c9 822 2480 43c8 822 2487 43c8 822 2481 43c9 822 2483 43c8 822 2447 43c8 822 2488 43c8 822 2469 e022 c000 
[14:43:30.489] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a051 8000 4288 822 244c 4288 822 246f 4288 822 2489 4289 822 2481 4288 822 2483 4288 822 2447 4288 822 2487 4289 822 246b e022 c000 
[14:43:30.489] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a052 8040 4288 822 244c 4288 822 2480 4288 822 2487 4289 822 2481 4288 822 2483 4289 822 2447 4288 822 2487 4289 822 2469 e022 c000 
[14:43:30.489] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a053 80b1 4288 822 244a 4288 822 2480 4288 822 2489 4288 822 2481 4288 822 2483 4288 822 2447 4288 822 2487 4288 822 246a e022 c000 
[14:43:30.489] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a054 80c0 4288 822 244c 4288 822 246f 4288 822 2488 4288 822 2481 4288 822 2484 4288 822 3447 43c8 822 24bf ff1 2044 e022 c000 
[14:43:30.489] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a055 8000 43c8 822 244a 43c8 822 246f 43c8 822 2489 43c8 822 2481 43c8 822 2481 43c8 822 2447 43c8 822 2487 43c8 822 2469 e022 c000 
[14:43:30.489] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a056 8040 43c8 822 244c 43c8 822 2480 43c8 822 2487 43c8 822 2481 43c8 822 2482 43c8 822 2447 43c8 822 2487 43c8 822 2469 e022 c000 
[14:43:30.489] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:43:30.489] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a157 80c0 43c8 822 246c 43c8 822 246f 43c8 822 246b 43c8 822 246f 43c8 822 244d 43c8 822 2467 43c8 822 2487 43c8 822 242f e022 c000 
[14:43:30.489] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a151 8040 428b 822 246c 428b 822 2480 4288 822 246b 428b 822 2480 428b 822 244d 428b 822 2467 4289 822 2489 428b 822 242f e022 c000 
[14:43:30.489] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a152 80b1 4289 822 246c 4289 822 246f 4289 822 246c 4289 822 2480 4289 822 244d 4289 822 2467 4289 822 2487 4289 822 242f e022 c000 
[14:43:30.489] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a153 80c0 4288 822 246c 4288 822 246f 4288 822 2469 4288 822 2481 4289 822 244d 4289 822 2467 4288 822 2485 4289 822 242d e022 c000 
[14:43:30.489] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a154 8000 4288 822 246c 4288 822 2480 4288 822 246b 4289 822 2480 4288 822 244d 4288 822 3468 43c8 822 24b0 39 2822 42f e022 c000 
[14:43:30.489] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a155 8040 43c8 822 246c 43c9 822 246d 43c8 822 2469 43c9 822 246f 43c8 822 244d 43c9 822 2469 43c8 822 2486 43c9 822 2440 e022 c000 
[14:43:30.489] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a156 80b1 43c8 822 246c 43c8 822 246d 43c8 822 246c 43c8 822 2480 43c8 822 244d 43c8 822 2467 43c8 822 2487 43c8 822 242f e022 c000 
[14:43:51.678] <TB1>     INFO: 55617800 events read in total (1466356ms).
[14:44:19.896] <TB1>     INFO: 56684600 events read in total (1494574ms).
[14:44:48.137] <TB1>     INFO: 57751200 events read in total (1522815ms).
[14:44:55.397] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (7) != Token Chain Length (8)
[14:44:55.397] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[14:44:55.397] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:44:55.397] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a009 8000 43e9 844 244e 43e9 844 246d 43e9 844 248c 43e9 844 2461 43e9 844 2485 43e9 844 2444 43e9 844 246f 43e9 844 2465 e022 c000 
[14:44:55.397] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a003 80b1 4288 844 244d 4288 844 246d 4288 844 248b 4288 844 2462 4288 844 2485 4288 844 2443 4288 844 2480 4288 844 2467 e022 c000 
[14:44:55.397] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a004 80c0 4288 844 244d 4288 844 246f 4288 844 248c 4288 844 2461 4288 844 2486 4288 844 2444 4288 844 2480 4288 844 2467 e022 c000 
[14:44:55.397] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a005 8000 4288 844 244d 4288 844 246d 4288 844 248c 4288 844 2462 4288 844 2485 4288 844 2443 4288 844 2480 4288 844 2467 e022 c000 
[14:44:55.397] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a006 8040 4288 844 244f 4288 844 246d 43e8 844 248c 43eb fff 43e8 844 2485 43e8 844 2443 43e8 844 2480 43e8 844 2467 e022 c000 
[14:44:55.397] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a007 80b1 43e8 844 244d 43e9 844 246d 43e8 844 248c 43e8 844 2462 43e9 844 2485 43e8 844 2443 43e8 844 2480 43e8 844 2467 e022 c000 
[14:44:55.397] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a008 80c0 43e8 844 244d 43e9 844 246d 43e9 844 2489 43e8 844 2461 43e9 844 2485 43e8 844 2444 43e9 844 246f 43e8 844 2468 e022 c000 
[14:44:55.397] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:44:55.397] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a109 8040 43e8 844 244d 43e8 844 246d 43e8 844 244d 43e8 844 2469 43e8 844 244d 43e8 844 246a 43e8 844 2482 43e8 844 242c e022 c000 
[14:44:55.397] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a103 80c0 4288 844 244f 4288 844 246d 4288 844 244d 4288 844 2468 4289 844 244d 4289 844 246c 4288 844 2481 4289 844 242c e022 c000 
[14:44:55.397] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a104 8000 4288 844 244f 4288 844 246c 4288 844 244d 4289 844 2469 4288 844 244d 4288 844 246c 4288 844 2481 4289 844 242c e022 c000 
[14:44:55.397] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a105 8040 4288 844 2460 4289 844 246d 4288 844 244d 4289 844 2469 4288 844 244d 4289 844 246c 4288 844 2482 4289 844 242d e022 c000 
[14:44:55.397] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a106 80b1 4288 844 244f 4288 844 246c 43e8 844 244d 43ea b77 270b 8 2844 44c 43e8 844 246b 43e8 844 2481 43e8 844 242c e022 c000 
[14:44:55.397] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a107 80c0 43e8 844 2460 43e8 844 246d 43e8 844 244c 43e8 844 2469 43e8 844 244d 43e8 844 246c 43e8 844 2482 43e8 844 242c e022 c000 
[14:44:55.397] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a108 8000 43e8 844 244f 43e8 844 246d 43e8 844 244c 43e8 844 2469 43e8 844 244d 43e8 844 246c 43e8 844 2482 43e8 844 242d e022 c000 
[14:45:16.371] <TB1>     INFO: 58822400 events read in total (1551049ms).
[14:45:18.336] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (7) != Token Chain Length (8)
[14:45:18.336] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[14:45:18.336] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:45:18.336] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a076 8040 43c8 848 224d 43c9 848 226f 43c8 848 2287 43c8 848 224d 43c9 848 2285 43c8 848 2244 43c8 848 2281 43c8 848 2268 e022 c000 
[14:45:18.337] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a070 80c0 4288 848 224e 4289 848 2280 4289 848 2286 4288 848 224d 4288 848 2285 4289 848 2244 4289 848 2281 4289 848 2267 e022 c000 
[14:45:18.337] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a071 8000 4288 848 224d 4288 848 2280 4288 848 2285 4289 848 224d 4288 848 2285 4288 848 2245 4288 848 2281 4289 848 2267 e022 c000 
[14:45:18.337] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a072 8040 4288 848 224f 4288 848 2280 4288 848 2285 4289 848 224d 4288 848 2284 4289 848 2245 4288 848 2281 4289 848 2268 e022 c000 
[14:45:18.337] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== b073 80b1 43c8 87f 43c8 848 2280 43c8 848 2287 43c8 848 224d 43c8 848 2285 43c8 848 2244 43c8 848 2281 43c8 848 2267 e022 c000 
[14:45:18.337] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a074 80c0 43c8 848 224e 43c8 848 2280 43c8 848 2288 43c8 848 224f 43c8 848 2285 43c8 848 2245 43c8 848 2281 43c8 848 2268 e022 c000 
[14:45:18.337] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a075 8000 43c8 848 224f 43c8 848 2281 43c8 848 2287 43c8 848 224d 43c8 848 2286 43c8 848 2245 43c8 848 2281 43c8 848 2267 e022 c000 
[14:45:18.337] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:45:18.337] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a176 80b1 43c8 848 2260 43c8 848 226c 43c8 848 224f 43c8 848 2269 43c8 848 2249 43c8 848 226d 43c8 848 2284 43c8 848 222c e022 c000 
[14:45:18.337] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a170 8000 4289 848 224f 4289 848 226d 4289 848 224d 4289 848 2267 4289 848 2249 4289 848 226c 4289 848 2283 4289 848 222b e022 c000 
[14:45:18.337] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a171 8040 428a 848 2260 428a 848 226c 4288 848 224d 428a 848 2267 428a 848 2249 428a 848 226c 4289 848 2282 428a 848 222c e022 c000 
[14:45:18.337] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a172 80b1 4289 848 2260 4289 848 226c 4289 848 224e 4289 848 2269 4289 848 224c 4289 848 226c 4289 848 2283 4289 848 222c e022 c000 
[14:45:18.337] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== b173 80c0 43c8 86b 2a0f 8 2848 26d 43c8 848 224f 43c8 848 2269 43c9 848 224b 43c9 848 226c 43c8 848 2283 43c9 848 222c e022 c000 
[14:45:18.337] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a174 8000 43c8 848 2260 43c8 848 226d 43c8 848 224e 43c9 848 2269 43c8 848 224c 43c8 848 226c 43c8 848 2283 43c9 848 222c e022 c000 
[14:45:18.337] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a175 8040 43c8 848 224f 43c9 848 226d 43c8 848 224d 43c9 848 2269 43c8 848 224c 43c9 848 226d 43c8 848 2283 43c9 848 222b e022 c000 
[14:45:23.269] <TB1>     INFO: 59072000 events read in total (1557947ms).
[14:45:23.292] <TB1>     INFO: Test took 1559027ms.
[14:45:23.358] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:45:23.484] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:45:23.484] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:24.669] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:45:24.669] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:25.820] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:45:25.820] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:26.973] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:45:26.973] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:28.133] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:45:28.133] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:29.293] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:45:29.293] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:30.426] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:45:30.426] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:31.596] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:45:31.596] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:32.756] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:45:32.756] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:33.905] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:45:33.905] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:35.055] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:45:35.055] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:36.234] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:45:36.235] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:37.396] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:45:37.396] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:38.561] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:45:38.561] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:39.742] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:45:39.742] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:40.900] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:45:40.900] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:42.026] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 505724928
[14:45:42.060] <TB1>     INFO: PixTestScurves::scurves() done 
[14:45:42.060] <TB1>     INFO: Vcal mean:  35.05  35.06  34.99  35.10  35.02  34.47  34.96  35.09  35.15  35.13  35.10  35.03  35.09  35.02  35.10  35.12 
[14:45:42.060] <TB1>     INFO: Vcal RMS:    0.94   0.68   0.66   0.88   0.71   4.91   0.71   0.69   0.74   0.68   0.66   0.71   0.72   0.69   0.66   0.87 
[14:45:42.060] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:45:42.133] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:45:42.133] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:45:42.134] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:45:42.134] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:45:42.134] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:45:42.134] <TB1>     INFO: ######################################################################
[14:45:42.134] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:45:42.134] <TB1>     INFO: ######################################################################
[14:45:42.137] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:45:42.484] <TB1>     INFO: Expecting 41600 events.
[14:45:46.577] <TB1>     INFO: 41600 events read in total (3367ms).
[14:45:46.577] <TB1>     INFO: Test took 4440ms.
[14:45:46.585] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:45:46.585] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66477
[14:45:46.585] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:45:46.589] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 2, 45] has eff 0/10
[14:45:46.590] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 2, 45]
[14:45:46.590] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [3, 35, 77] has eff 0/10
[14:45:46.590] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [3, 35, 77]
[14:45:46.590] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 0] has eff 0/10
[14:45:46.590] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 0]
[14:45:46.590] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 1] has eff 0/10
[14:45:46.590] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 1]
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 2] has eff 0/10
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 2]
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 3] has eff 0/10
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 3]
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 4] has eff 0/10
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 4]
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 5] has eff 0/10
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 5]
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 6] has eff 0/10
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 6]
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 7] has eff 0/10
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 7]
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 8] has eff 0/10
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 8]
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 9] has eff 0/10
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 9]
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 10] has eff 0/10
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 10]
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 11] has eff 0/10
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 11]
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 12] has eff 0/10
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 12]
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 13] has eff 0/10
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 13]
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 14] has eff 0/10
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 14]
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 15] has eff 0/10
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 15]
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 16] has eff 0/10
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 16]
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 17] has eff 0/10
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 17]
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 18] has eff 0/10
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 18]
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 19] has eff 0/10
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 19]
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 20] has eff 0/10
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 20]
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 21] has eff 0/10
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 21]
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 22] has eff 0/10
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 22]
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 23] has eff 0/10
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 23]
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 24] has eff 0/10
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 24]
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 25] has eff 0/10
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 25]
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 26] has eff 0/10
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 26]
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 27] has eff 0/10
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 27]
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 28] has eff 0/10
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 28]
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 29] has eff 0/10
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 29]
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 30] has eff 0/10
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 30]
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 31] has eff 0/10
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 31]
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 32] has eff 0/10
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 32]
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 33] has eff 0/10
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 33]
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 34] has eff 0/10
[14:45:46.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 34]
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 35] has eff 0/10
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 35]
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 36] has eff 0/10
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 36]
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 37] has eff 0/10
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 37]
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 38] has eff 0/10
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 38]
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 39] has eff 0/10
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 39]
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 40] has eff 0/10
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 40]
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 41] has eff 0/10
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 41]
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 42] has eff 0/10
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 42]
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 43] has eff 0/10
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 43]
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 44] has eff 0/10
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 44]
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 45] has eff 0/10
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 45]
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 46] has eff 0/10
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 46]
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 47] has eff 0/10
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 47]
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 48] has eff 0/10
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 48]
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 49] has eff 0/10
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 49]
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 50] has eff 0/10
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 50]
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 51] has eff 0/10
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 51]
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 52] has eff 0/10
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 52]
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 53] has eff 0/10
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 53]
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 54] has eff 0/10
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 54]
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 55] has eff 0/10
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 55]
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 56] has eff 0/10
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 56]
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 57] has eff 0/10
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 57]
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 58] has eff 0/10
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 58]
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 59] has eff 0/10
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 59]
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 60] has eff 0/10
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 60]
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 61] has eff 0/10
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 61]
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 62] has eff 0/10
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 62]
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 63] has eff 0/10
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 63]
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 64] has eff 0/10
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 64]
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 65] has eff 0/10
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 65]
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 66] has eff 0/10
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 66]
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 67] has eff 0/10
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 67]
[14:45:46.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 68] has eff 0/10
[14:45:46.593] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 68]
[14:45:46.593] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 69] has eff 0/10
[14:45:46.593] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 69]
[14:45:46.593] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 70] has eff 0/10
[14:45:46.593] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 70]
[14:45:46.593] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 71] has eff 0/10
[14:45:46.593] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 71]
[14:45:46.593] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 72] has eff 0/10
[14:45:46.593] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 72]
[14:45:46.593] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 73] has eff 0/10
[14:45:46.593] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 73]
[14:45:46.593] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 74] has eff 0/10
[14:45:46.593] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 74]
[14:45:46.593] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 75] has eff 0/10
[14:45:46.593] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 75]
[14:45:46.593] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 76] has eff 0/10
[14:45:46.593] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 76]
[14:45:46.593] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 77] has eff 0/10
[14:45:46.593] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 77]
[14:45:46.593] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 78] has eff 0/10
[14:45:46.593] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 78]
[14:45:46.593] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 17, 79] has eff 0/10
[14:45:46.593] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 17, 79]
[14:45:46.594] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 2, 0] has eff 0/10
[14:45:46.594] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 2, 0]
[14:45:46.605] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 83
[14:45:46.605] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:45:46.605] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:45:46.605] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:45:46.935] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:45:47.281] <TB1>     INFO: Expecting 41600 events.
[14:45:51.432] <TB1>     INFO: 41600 events read in total (3436ms).
[14:45:51.432] <TB1>     INFO: Test took 4497ms.
[14:45:51.440] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:45:51.440] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66478
[14:45:51.441] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:45:51.445] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 156.4
[14:45:51.445] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 156
[14:45:51.446] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.554
[14:45:51.446] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[14:45:51.446] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.438
[14:45:51.446] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 177
[14:45:51.446] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.236
[14:45:51.446] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 173
[14:45:51.446] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.067
[14:45:51.446] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 177
[14:45:51.446] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 152.996
[14:45:51.446] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 153
[14:45:51.446] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.232
[14:45:51.446] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 175
[14:45:51.447] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.977
[14:45:51.447] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[14:45:51.447] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.254
[14:45:51.447] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 168
[14:45:51.447] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.523
[14:45:51.447] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 172
[14:45:51.447] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.277
[14:45:51.447] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 171
[14:45:51.447] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.239
[14:45:51.447] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 173
[14:45:51.447] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.557
[14:45:51.448] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 167
[14:45:51.448] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.241
[14:45:51.448] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 169
[14:45:51.448] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.608
[14:45:51.448] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,16] phvalue 178
[14:45:51.448] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 151.309
[14:45:51.448] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 152
[14:45:51.448] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:45:51.448] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:45:51.448] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:45:51.536] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:45:51.882] <TB1>     INFO: Expecting 41600 events.
[14:45:56.038] <TB1>     INFO: 41600 events read in total (3441ms).
[14:45:56.039] <TB1>     INFO: Test took 4503ms.
[14:45:56.047] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:45:56.047] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66477
[14:45:56.047] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:45:56.051] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:45:56.052] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 50minph_roc = 12
[14:45:56.052] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 48.9471
[14:45:56.052] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 49
[14:45:56.052] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.0302
[14:45:56.052] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,10] phvalue 72
[14:45:56.052] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.5346
[14:45:56.052] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 77
[14:45:56.052] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.1002
[14:45:56.052] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 67
[14:45:56.053] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.0166
[14:45:56.053] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 76
[14:45:56.053] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 41.4824
[14:45:56.053] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,32] phvalue 42
[14:45:56.053] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.6772
[14:45:56.053] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 76
[14:45:56.053] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.0009
[14:45:56.053] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 69
[14:45:56.053] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.9838
[14:45:56.053] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 67
[14:45:56.053] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.7544
[14:45:56.054] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 71
[14:45:56.054] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.3402
[14:45:56.054] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 64
[14:45:56.054] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.2116
[14:45:56.054] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 66
[14:45:56.054] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.5374
[14:45:56.054] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 54
[14:45:56.054] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.5027
[14:45:56.054] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,67] phvalue 66
[14:45:56.054] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.7892
[14:45:56.054] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 74
[14:45:56.054] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 41.0084
[14:45:56.055] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,14] phvalue 42
[14:45:56.058] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 0 0
[14:45:56.464] <TB1>     INFO: Expecting 2560 events.
[14:45:57.422] <TB1>     INFO: 2560 events read in total (243ms).
[14:45:57.422] <TB1>     INFO: Test took 1364ms.
[14:45:57.422] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:57.423] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 10, 1 1
[14:45:57.930] <TB1>     INFO: Expecting 2560 events.
[14:45:58.886] <TB1>     INFO: 2560 events read in total (241ms).
[14:45:58.886] <TB1>     INFO: Test took 1463ms.
[14:45:58.887] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:58.887] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 2 2
[14:45:59.394] <TB1>     INFO: Expecting 2560 events.
[14:46:00.353] <TB1>     INFO: 2560 events read in total (243ms).
[14:46:00.354] <TB1>     INFO: Test took 1467ms.
[14:46:00.355] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:00.355] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 3 3
[14:46:00.861] <TB1>     INFO: Expecting 2560 events.
[14:46:01.817] <TB1>     INFO: 2560 events read in total (241ms).
[14:46:01.817] <TB1>     INFO: Test took 1462ms.
[14:46:01.818] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:01.818] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 4 4
[14:46:02.325] <TB1>     INFO: Expecting 2560 events.
[14:46:03.281] <TB1>     INFO: 2560 events read in total (241ms).
[14:46:03.281] <TB1>     INFO: Test took 1463ms.
[14:46:03.282] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:03.282] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 32, 5 5
[14:46:03.789] <TB1>     INFO: Expecting 2560 events.
[14:46:04.748] <TB1>     INFO: 2560 events read in total (244ms).
[14:46:04.748] <TB1>     INFO: Test took 1466ms.
[14:46:04.748] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:04.748] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 6 6
[14:46:05.255] <TB1>     INFO: Expecting 2560 events.
[14:46:06.212] <TB1>     INFO: 2560 events read in total (242ms).
[14:46:06.213] <TB1>     INFO: Test took 1465ms.
[14:46:06.213] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:06.213] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 7 7
[14:46:06.720] <TB1>     INFO: Expecting 2560 events.
[14:46:07.676] <TB1>     INFO: 2560 events read in total (241ms).
[14:46:07.677] <TB1>     INFO: Test took 1464ms.
[14:46:07.677] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:07.677] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 8 8
[14:46:08.184] <TB1>     INFO: Expecting 2560 events.
[14:46:09.141] <TB1>     INFO: 2560 events read in total (242ms).
[14:46:09.141] <TB1>     INFO: Test took 1464ms.
[14:46:09.142] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:09.142] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 9 9
[14:46:09.653] <TB1>     INFO: Expecting 2560 events.
[14:46:10.609] <TB1>     INFO: 2560 events read in total (241ms).
[14:46:10.609] <TB1>     INFO: Test took 1467ms.
[14:46:10.610] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:10.610] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 10 10
[14:46:11.117] <TB1>     INFO: Expecting 2560 events.
[14:46:12.074] <TB1>     INFO: 2560 events read in total (242ms).
[14:46:12.074] <TB1>     INFO: Test took 1464ms.
[14:46:12.074] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:12.074] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 11 11
[14:46:12.581] <TB1>     INFO: Expecting 2560 events.
[14:46:13.538] <TB1>     INFO: 2560 events read in total (242ms).
[14:46:13.539] <TB1>     INFO: Test took 1465ms.
[14:46:13.540] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:13.541] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 12 12
[14:46:14.047] <TB1>     INFO: Expecting 2560 events.
[14:46:14.004] <TB1>     INFO: 2560 events read in total (242ms).
[14:46:15.005] <TB1>     INFO: Test took 1464ms.
[14:46:15.006] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:15.006] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 67, 13 13
[14:46:15.512] <TB1>     INFO: Expecting 2560 events.
[14:46:16.468] <TB1>     INFO: 2560 events read in total (242ms).
[14:46:16.468] <TB1>     INFO: Test took 1462ms.
[14:46:16.468] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:16.468] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 14 14
[14:46:16.976] <TB1>     INFO: Expecting 2560 events.
[14:46:17.934] <TB1>     INFO: 2560 events read in total (244ms).
[14:46:17.934] <TB1>     INFO: Test took 1466ms.
[14:46:17.934] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:17.935] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 14, 15 15
[14:46:18.440] <TB1>     INFO: Expecting 2560 events.
[14:46:19.398] <TB1>     INFO: 2560 events read in total (243ms).
[14:46:19.398] <TB1>     INFO: Test took 1463ms.
[14:46:19.399] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:19.399] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[14:46:19.399] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC1
[14:46:19.399] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[14:46:19.399] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[14:46:19.399] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[14:46:19.399] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC5
[14:46:19.399] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC6
[14:46:19.399] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[14:46:19.399] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC8
[14:46:19.399] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[14:46:19.399] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[14:46:19.399] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[14:46:19.399] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[14:46:19.399] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC13
[14:46:19.399] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC14
[14:46:19.399] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[14:46:19.402] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:19.908] <TB1>     INFO: Expecting 655360 events.
[14:46:31.686] <TB1>     INFO: 655360 events read in total (11063ms).
[14:46:31.697] <TB1>     INFO: Expecting 655360 events.
[14:46:43.293] <TB1>     INFO: 655360 events read in total (11023ms).
[14:46:43.308] <TB1>     INFO: Expecting 655360 events.
[14:46:54.909] <TB1>     INFO: 655360 events read in total (11032ms).
[14:46:54.928] <TB1>     INFO: Expecting 655360 events.
[14:47:06.541] <TB1>     INFO: 655360 events read in total (11051ms).
[14:47:06.565] <TB1>     INFO: Expecting 655360 events.
[14:47:18.208] <TB1>     INFO: 655360 events read in total (11086ms).
[14:47:18.235] <TB1>     INFO: Expecting 655360 events.
[14:47:29.825] <TB1>     INFO: 655360 events read in total (11036ms).
[14:47:29.857] <TB1>     INFO: Expecting 655360 events.
[14:47:41.453] <TB1>     INFO: 655360 events read in total (11049ms).
[14:47:41.492] <TB1>     INFO: Expecting 655360 events.
[14:47:53.058] <TB1>     INFO: 655360 events read in total (11030ms).
[14:47:53.098] <TB1>     INFO: Expecting 655360 events.
[14:47:58.425] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[14:47:58.426] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 1 has NoTokenPass but 6 ROCs were found
[14:48:04.717] <TB1>     INFO: 655360 events read in total (11075ms).
[14:48:04.762] <TB1>     INFO: Expecting 655360 events.
[14:48:16.358] <TB1>     INFO: 655360 events read in total (11058ms).
[14:48:16.407] <TB1>     INFO: Expecting 655360 events.
[14:48:28.029] <TB1>     INFO: 655360 events read in total (11089ms).
[14:48:28.081] <TB1>     INFO: Expecting 655360 events.
[14:48:39.700] <TB1>     INFO: 655360 events read in total (11090ms).
[14:48:39.758] <TB1>     INFO: Expecting 655360 events.
[14:48:51.387] <TB1>     INFO: 655360 events read in total (11103ms).
[14:48:51.449] <TB1>     INFO: Expecting 655360 events.
[14:49:03.082] <TB1>     INFO: 655360 events read in total (11106ms).
[14:49:03.147] <TB1>     INFO: Expecting 655360 events.
[14:49:14.797] <TB1>     INFO: 655360 events read in total (11123ms).
[14:49:14.870] <TB1>     INFO: Expecting 655360 events.
[14:49:26.544] <TB1>     INFO: 655360 events read in total (11148ms).
[14:49:26.617] <TB1>     INFO: Test took 187215ms.
[14:49:26.717] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:27.020] <TB1>     INFO: Expecting 655360 events.
[14:49:38.760] <TB1>     INFO: 655360 events read in total (11025ms).
[14:49:38.771] <TB1>     INFO: Expecting 655360 events.
[14:49:50.396] <TB1>     INFO: 655360 events read in total (11057ms).
[14:49:50.411] <TB1>     INFO: Expecting 655360 events.
[14:50:01.979] <TB1>     INFO: 655360 events read in total (11005ms).
[14:50:01.998] <TB1>     INFO: Expecting 655360 events.
[14:50:13.596] <TB1>     INFO: 655360 events read in total (11035ms).
[14:50:13.619] <TB1>     INFO: Expecting 655360 events.
[14:50:25.263] <TB1>     INFO: 655360 events read in total (11086ms).
[14:50:25.291] <TB1>     INFO: Expecting 655360 events.
[14:50:36.893] <TB1>     INFO: 655360 events read in total (11048ms).
[14:50:36.926] <TB1>     INFO: Expecting 655360 events.
[14:50:48.495] <TB1>     INFO: 655360 events read in total (11020ms).
[14:50:48.534] <TB1>     INFO: Expecting 655360 events.
[14:50:53.841] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[14:50:53.842] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 1 has NoTokenPass but 8 ROCs were found
[14:51:00.133] <TB1>     INFO: 655360 events read in total (11059ms).
[14:51:00.174] <TB1>     INFO: Expecting 655360 events.
[14:51:11.806] <TB1>     INFO: 655360 events read in total (11096ms).
[14:51:11.852] <TB1>     INFO: Expecting 655360 events.
[14:51:23.378] <TB1>     INFO: 655360 events read in total (10986ms).
[14:51:23.428] <TB1>     INFO: Expecting 655360 events.
[14:51:34.834] <TB1>     INFO: 655360 events read in total (10875ms).
[14:51:34.887] <TB1>     INFO: Expecting 655360 events.
[14:51:46.537] <TB1>     INFO: 655360 events read in total (11118ms).
[14:51:46.596] <TB1>     INFO: Expecting 655360 events.
[14:51:58.264] <TB1>     INFO: 655360 events read in total (11141ms).
[14:51:58.325] <TB1>     INFO: Expecting 655360 events.
[14:52:09.003] <TB1>     INFO: 655360 events read in total (11151ms).
[14:52:10.073] <TB1>     INFO: Expecting 655360 events.
[14:52:21.645] <TB1>     INFO: 655360 events read in total (11045ms).
[14:52:21.718] <TB1>     INFO: Expecting 655360 events.
[14:52:33.334] <TB1>     INFO: 655360 events read in total (11089ms).
[14:52:33.410] <TB1>     INFO: Test took 186693ms.
[14:52:33.588] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:33.588] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:52:33.588] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:33.588] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:52:33.589] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:33.589] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:52:33.589] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:33.589] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:52:33.589] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:33.590] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:52:33.590] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:33.590] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:52:33.590] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:33.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:52:33.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:33.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:52:33.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:33.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:52:33.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:33.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:52:33.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:33.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:52:33.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:33.593] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:52:33.593] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:33.593] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:52:33.593] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:33.593] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:52:33.593] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:33.594] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:52:33.594] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:33.594] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:52:33.594] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:33.601] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:33.608] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:33.615] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:33.622] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:33.628] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:52:33.636] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:52:33.642] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:52:33.649] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:52:33.656] <TB1>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:52:33.663] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:33.670] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:33.677] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:33.684] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:33.690] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:33.697] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:33.704] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:33.711] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:33.718] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:33.724] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:33.731] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:33.738] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:52:33.770] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C0.dat
[14:52:33.770] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C1.dat
[14:52:33.771] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C2.dat
[14:52:33.771] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C3.dat
[14:52:33.771] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C4.dat
[14:52:33.771] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C5.dat
[14:52:33.771] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C6.dat
[14:52:33.771] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C7.dat
[14:52:33.771] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C8.dat
[14:52:33.771] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C9.dat
[14:52:33.772] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C10.dat
[14:52:33.772] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C11.dat
[14:52:33.772] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C12.dat
[14:52:33.772] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C13.dat
[14:52:33.772] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C14.dat
[14:52:33.772] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C15.dat
[14:52:34.121] <TB1>     INFO: Expecting 41600 events.
[14:52:37.967] <TB1>     INFO: 41600 events read in total (3131ms).
[14:52:37.968] <TB1>     INFO: Test took 4193ms.
[14:52:38.622] <TB1>     INFO: Expecting 41600 events.
[14:52:42.467] <TB1>     INFO: 41600 events read in total (3130ms).
[14:52:42.468] <TB1>     INFO: Test took 4193ms.
[14:52:43.121] <TB1>     INFO: Expecting 41600 events.
[14:52:46.982] <TB1>     INFO: 41600 events read in total (3146ms).
[14:52:46.983] <TB1>     INFO: Test took 4211ms.
[14:52:47.286] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:47.419] <TB1>     INFO: Expecting 2560 events.
[14:52:48.378] <TB1>     INFO: 2560 events read in total (244ms).
[14:52:48.378] <TB1>     INFO: Test took 1092ms.
[14:52:48.380] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:48.887] <TB1>     INFO: Expecting 2560 events.
[14:52:49.848] <TB1>     INFO: 2560 events read in total (246ms).
[14:52:49.849] <TB1>     INFO: Test took 1469ms.
[14:52:49.851] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:50.357] <TB1>     INFO: Expecting 2560 events.
[14:52:51.315] <TB1>     INFO: 2560 events read in total (243ms).
[14:52:51.316] <TB1>     INFO: Test took 1465ms.
[14:52:51.318] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:51.831] <TB1>     INFO: Expecting 2560 events.
[14:52:52.789] <TB1>     INFO: 2560 events read in total (243ms).
[14:52:52.789] <TB1>     INFO: Test took 1471ms.
[14:52:52.791] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:53.298] <TB1>     INFO: Expecting 2560 events.
[14:52:54.257] <TB1>     INFO: 2560 events read in total (244ms).
[14:52:54.257] <TB1>     INFO: Test took 1466ms.
[14:52:54.259] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:54.766] <TB1>     INFO: Expecting 2560 events.
[14:52:55.725] <TB1>     INFO: 2560 events read in total (245ms).
[14:52:55.726] <TB1>     INFO: Test took 1467ms.
[14:52:55.729] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:56.234] <TB1>     INFO: Expecting 2560 events.
[14:52:57.192] <TB1>     INFO: 2560 events read in total (243ms).
[14:52:57.193] <TB1>     INFO: Test took 1464ms.
[14:52:57.196] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:57.701] <TB1>     INFO: Expecting 2560 events.
[14:52:58.661] <TB1>     INFO: 2560 events read in total (245ms).
[14:52:58.661] <TB1>     INFO: Test took 1465ms.
[14:52:58.664] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:59.171] <TB1>     INFO: Expecting 2560 events.
[14:53:00.130] <TB1>     INFO: 2560 events read in total (244ms).
[14:53:00.130] <TB1>     INFO: Test took 1466ms.
[14:53:00.132] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:00.639] <TB1>     INFO: Expecting 2560 events.
[14:53:01.600] <TB1>     INFO: 2560 events read in total (246ms).
[14:53:01.600] <TB1>     INFO: Test took 1468ms.
[14:53:01.602] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:02.109] <TB1>     INFO: Expecting 2560 events.
[14:53:03.067] <TB1>     INFO: 2560 events read in total (243ms).
[14:53:03.067] <TB1>     INFO: Test took 1465ms.
[14:53:03.071] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:03.576] <TB1>     INFO: Expecting 2560 events.
[14:53:04.536] <TB1>     INFO: 2560 events read in total (245ms).
[14:53:04.536] <TB1>     INFO: Test took 1466ms.
[14:53:04.538] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:05.045] <TB1>     INFO: Expecting 2560 events.
[14:53:05.001] <TB1>     INFO: 2560 events read in total (242ms).
[14:53:05.001] <TB1>     INFO: Test took 1463ms.
[14:53:05.003] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:06.510] <TB1>     INFO: Expecting 2560 events.
[14:53:07.470] <TB1>     INFO: 2560 events read in total (245ms).
[14:53:07.470] <TB1>     INFO: Test took 1467ms.
[14:53:07.472] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:07.978] <TB1>     INFO: Expecting 2560 events.
[14:53:08.937] <TB1>     INFO: 2560 events read in total (245ms).
[14:53:08.938] <TB1>     INFO: Test took 1466ms.
[14:53:08.940] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:09.447] <TB1>     INFO: Expecting 2560 events.
[14:53:10.406] <TB1>     INFO: 2560 events read in total (244ms).
[14:53:10.407] <TB1>     INFO: Test took 1467ms.
[14:53:10.409] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:10.915] <TB1>     INFO: Expecting 2560 events.
[14:53:11.875] <TB1>     INFO: 2560 events read in total (245ms).
[14:53:11.875] <TB1>     INFO: Test took 1467ms.
[14:53:11.878] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:12.384] <TB1>     INFO: Expecting 2560 events.
[14:53:13.343] <TB1>     INFO: 2560 events read in total (244ms).
[14:53:13.344] <TB1>     INFO: Test took 1466ms.
[14:53:13.347] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:13.852] <TB1>     INFO: Expecting 2560 events.
[14:53:14.811] <TB1>     INFO: 2560 events read in total (244ms).
[14:53:14.812] <TB1>     INFO: Test took 1465ms.
[14:53:14.814] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:15.320] <TB1>     INFO: Expecting 2560 events.
[14:53:16.281] <TB1>     INFO: 2560 events read in total (246ms).
[14:53:16.281] <TB1>     INFO: Test took 1467ms.
[14:53:16.284] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:16.790] <TB1>     INFO: Expecting 2560 events.
[14:53:17.749] <TB1>     INFO: 2560 events read in total (244ms).
[14:53:17.749] <TB1>     INFO: Test took 1466ms.
[14:53:17.751] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:18.258] <TB1>     INFO: Expecting 2560 events.
[14:53:19.216] <TB1>     INFO: 2560 events read in total (243ms).
[14:53:19.216] <TB1>     INFO: Test took 1465ms.
[14:53:19.218] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:19.725] <TB1>     INFO: Expecting 2560 events.
[14:53:20.685] <TB1>     INFO: 2560 events read in total (245ms).
[14:53:20.685] <TB1>     INFO: Test took 1467ms.
[14:53:20.688] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:21.194] <TB1>     INFO: Expecting 2560 events.
[14:53:22.154] <TB1>     INFO: 2560 events read in total (245ms).
[14:53:22.154] <TB1>     INFO: Test took 1466ms.
[14:53:22.156] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:22.664] <TB1>     INFO: Expecting 2560 events.
[14:53:23.623] <TB1>     INFO: 2560 events read in total (244ms).
[14:53:23.623] <TB1>     INFO: Test took 1467ms.
[14:53:23.625] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:24.131] <TB1>     INFO: Expecting 2560 events.
[14:53:25.091] <TB1>     INFO: 2560 events read in total (245ms).
[14:53:25.092] <TB1>     INFO: Test took 1467ms.
[14:53:25.095] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:25.601] <TB1>     INFO: Expecting 2560 events.
[14:53:26.561] <TB1>     INFO: 2560 events read in total (245ms).
[14:53:26.561] <TB1>     INFO: Test took 1466ms.
[14:53:26.564] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:27.070] <TB1>     INFO: Expecting 2560 events.
[14:53:28.030] <TB1>     INFO: 2560 events read in total (244ms).
[14:53:28.031] <TB1>     INFO: Test took 1467ms.
[14:53:28.033] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:28.538] <TB1>     INFO: Expecting 2560 events.
[14:53:29.500] <TB1>     INFO: 2560 events read in total (246ms).
[14:53:29.500] <TB1>     INFO: Test took 1467ms.
[14:53:29.502] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:30.008] <TB1>     INFO: Expecting 2560 events.
[14:53:30.968] <TB1>     INFO: 2560 events read in total (245ms).
[14:53:30.969] <TB1>     INFO: Test took 1467ms.
[14:53:30.971] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:31.477] <TB1>     INFO: Expecting 2560 events.
[14:53:32.436] <TB1>     INFO: 2560 events read in total (244ms).
[14:53:32.436] <TB1>     INFO: Test took 1465ms.
[14:53:32.439] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:32.944] <TB1>     INFO: Expecting 2560 events.
[14:53:33.904] <TB1>     INFO: 2560 events read in total (245ms).
[14:53:33.905] <TB1>     INFO: Test took 1466ms.
[14:53:34.924] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[14:53:34.924] <TB1>     INFO: PH scale (per ROC):    72  81  79  76  76  61  75  78  70  71  79  79  78  80  85  81
[14:53:34.924] <TB1>     INFO: PH offset (per ROC):  202 173 172 182 176 210 174 176 186 180 180 181 191 180 171 200
[14:53:35.095] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:53:35.098] <TB1>     INFO: ######################################################################
[14:53:35.098] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:53:35.098] <TB1>     INFO: ######################################################################
[14:53:35.098] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:53:35.108] <TB1>     INFO: scanning low vcal = 10
[14:53:35.451] <TB1>     INFO: Expecting 41600 events.
[14:53:39.184] <TB1>     INFO: 41600 events read in total (3018ms).
[14:53:39.185] <TB1>     INFO: Test took 4077ms.
[14:53:39.187] <TB1>     INFO: scanning low vcal = 20
[14:53:39.695] <TB1>     INFO: Expecting 41600 events.
[14:53:43.426] <TB1>     INFO: 41600 events read in total (3016ms).
[14:53:43.426] <TB1>     INFO: Test took 4239ms.
[14:53:43.429] <TB1>     INFO: scanning low vcal = 30
[14:53:43.934] <TB1>     INFO: Expecting 41600 events.
[14:53:47.685] <TB1>     INFO: 41600 events read in total (3036ms).
[14:53:47.686] <TB1>     INFO: Test took 4257ms.
[14:53:47.688] <TB1>     INFO: scanning low vcal = 40
[14:53:48.190] <TB1>     INFO: Expecting 41600 events.
[14:53:52.444] <TB1>     INFO: 41600 events read in total (3539ms).
[14:53:52.445] <TB1>     INFO: Test took 4757ms.
[14:53:52.448] <TB1>     INFO: scanning low vcal = 50
[14:53:52.869] <TB1>     INFO: Expecting 41600 events.
[14:53:57.139] <TB1>     INFO: 41600 events read in total (3555ms).
[14:53:57.140] <TB1>     INFO: Test took 4692ms.
[14:53:57.143] <TB1>     INFO: scanning low vcal = 60
[14:53:57.566] <TB1>     INFO: Expecting 41600 events.
[14:54:01.835] <TB1>     INFO: 41600 events read in total (3553ms).
[14:54:01.836] <TB1>     INFO: Test took 4693ms.
[14:54:01.839] <TB1>     INFO: scanning low vcal = 70
[14:54:02.261] <TB1>     INFO: Expecting 41600 events.
[14:54:06.534] <TB1>     INFO: 41600 events read in total (3558ms).
[14:54:06.535] <TB1>     INFO: Test took 4696ms.
[14:54:06.538] <TB1>     INFO: scanning low vcal = 80
[14:54:06.959] <TB1>     INFO: Expecting 41600 events.
[14:54:11.209] <TB1>     INFO: 41600 events read in total (3535ms).
[14:54:11.210] <TB1>     INFO: Test took 4672ms.
[14:54:11.213] <TB1>     INFO: scanning low vcal = 90
[14:54:11.634] <TB1>     INFO: Expecting 41600 events.
[14:54:15.901] <TB1>     INFO: 41600 events read in total (3552ms).
[14:54:15.902] <TB1>     INFO: Test took 4689ms.
[14:54:15.905] <TB1>     INFO: scanning low vcal = 100
[14:54:16.330] <TB1>     INFO: Expecting 41600 events.
[14:54:20.751] <TB1>     INFO: 41600 events read in total (3706ms).
[14:54:20.752] <TB1>     INFO: Test took 4847ms.
[14:54:20.755] <TB1>     INFO: scanning low vcal = 110
[14:54:21.176] <TB1>     INFO: Expecting 41600 events.
[14:54:25.468] <TB1>     INFO: 41600 events read in total (3577ms).
[14:54:25.469] <TB1>     INFO: Test took 4714ms.
[14:54:25.473] <TB1>     INFO: scanning low vcal = 120
[14:54:25.892] <TB1>     INFO: Expecting 41600 events.
[14:54:30.170] <TB1>     INFO: 41600 events read in total (3563ms).
[14:54:30.171] <TB1>     INFO: Test took 4698ms.
[14:54:30.174] <TB1>     INFO: scanning low vcal = 130
[14:54:30.595] <TB1>     INFO: Expecting 41600 events.
[14:54:34.869] <TB1>     INFO: 41600 events read in total (3559ms).
[14:54:34.870] <TB1>     INFO: Test took 4696ms.
[14:54:34.874] <TB1>     INFO: scanning low vcal = 140
[14:54:35.298] <TB1>     INFO: Expecting 41600 events.
[14:54:39.584] <TB1>     INFO: 41600 events read in total (3571ms).
[14:54:39.585] <TB1>     INFO: Test took 4711ms.
[14:54:39.588] <TB1>     INFO: scanning low vcal = 150
[14:54:40.009] <TB1>     INFO: Expecting 41600 events.
[14:54:44.294] <TB1>     INFO: 41600 events read in total (3570ms).
[14:54:44.295] <TB1>     INFO: Test took 4707ms.
[14:54:44.298] <TB1>     INFO: scanning low vcal = 160
[14:54:44.719] <TB1>     INFO: Expecting 41600 events.
[14:54:48.000] <TB1>     INFO: 41600 events read in total (3565ms).
[14:54:48.001] <TB1>     INFO: Test took 4703ms.
[14:54:48.004] <TB1>     INFO: scanning low vcal = 170
[14:54:49.426] <TB1>     INFO: Expecting 41600 events.
[14:54:53.718] <TB1>     INFO: 41600 events read in total (3577ms).
[14:54:53.718] <TB1>     INFO: Test took 4714ms.
[14:54:53.723] <TB1>     INFO: scanning low vcal = 180
[14:54:54.143] <TB1>     INFO: Expecting 41600 events.
[14:54:58.431] <TB1>     INFO: 41600 events read in total (3573ms).
[14:54:58.431] <TB1>     INFO: Test took 4708ms.
[14:54:58.434] <TB1>     INFO: scanning low vcal = 190
[14:54:58.854] <TB1>     INFO: Expecting 41600 events.
[14:55:03.159] <TB1>     INFO: 41600 events read in total (3590ms).
[14:55:03.160] <TB1>     INFO: Test took 4726ms.
[14:55:03.163] <TB1>     INFO: scanning low vcal = 200
[14:55:03.584] <TB1>     INFO: Expecting 41600 events.
[14:55:07.870] <TB1>     INFO: 41600 events read in total (3572ms).
[14:55:07.871] <TB1>     INFO: Test took 4708ms.
[14:55:07.873] <TB1>     INFO: scanning low vcal = 210
[14:55:08.295] <TB1>     INFO: Expecting 41600 events.
[14:55:12.590] <TB1>     INFO: 41600 events read in total (3580ms).
[14:55:12.590] <TB1>     INFO: Test took 4717ms.
[14:55:12.593] <TB1>     INFO: scanning low vcal = 220
[14:55:13.015] <TB1>     INFO: Expecting 41600 events.
[14:55:17.284] <TB1>     INFO: 41600 events read in total (3554ms).
[14:55:17.285] <TB1>     INFO: Test took 4692ms.
[14:55:17.288] <TB1>     INFO: scanning low vcal = 230
[14:55:17.711] <TB1>     INFO: Expecting 41600 events.
[14:55:21.992] <TB1>     INFO: 41600 events read in total (3566ms).
[14:55:21.992] <TB1>     INFO: Test took 4704ms.
[14:55:21.995] <TB1>     INFO: scanning low vcal = 240
[14:55:22.419] <TB1>     INFO: Expecting 41600 events.
[14:55:26.696] <TB1>     INFO: 41600 events read in total (3562ms).
[14:55:26.697] <TB1>     INFO: Test took 4702ms.
[14:55:26.701] <TB1>     INFO: scanning low vcal = 250
[14:55:27.124] <TB1>     INFO: Expecting 41600 events.
[14:55:31.404] <TB1>     INFO: 41600 events read in total (3565ms).
[14:55:31.404] <TB1>     INFO: Test took 4703ms.
[14:55:31.409] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:55:31.830] <TB1>     INFO: Expecting 41600 events.
[14:55:36.118] <TB1>     INFO: 41600 events read in total (3573ms).
[14:55:36.119] <TB1>     INFO: Test took 4710ms.
[14:55:36.121] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:55:36.545] <TB1>     INFO: Expecting 41600 events.
[14:55:40.819] <TB1>     INFO: 41600 events read in total (3559ms).
[14:55:40.820] <TB1>     INFO: Test took 4699ms.
[14:55:40.823] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:55:41.244] <TB1>     INFO: Expecting 41600 events.
[14:55:45.529] <TB1>     INFO: 41600 events read in total (3570ms).
[14:55:45.529] <TB1>     INFO: Test took 4706ms.
[14:55:45.532] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:55:45.954] <TB1>     INFO: Expecting 41600 events.
[14:55:50.248] <TB1>     INFO: 41600 events read in total (3580ms).
[14:55:50.249] <TB1>     INFO: Test took 4716ms.
[14:55:50.252] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:55:50.674] <TB1>     INFO: Expecting 41600 events.
[14:55:54.945] <TB1>     INFO: 41600 events read in total (3556ms).
[14:55:54.945] <TB1>     INFO: Test took 4693ms.
[14:55:55.478] <TB1>     INFO: PixTestGainPedestal::measure() done 
[14:55:55.481] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:55:55.481] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:55:55.481] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:55:55.482] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:55:55.482] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:55:55.482] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:55:55.482] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:55:55.482] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:55:55.482] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:55:55.483] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:55:55.483] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:55:55.483] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:55:55.483] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:55:55.483] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:55:55.483] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:55:55.484] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:56:33.345] <TB1>     INFO: PixTestGainPedestal::fit() done
[14:56:33.345] <TB1>     INFO: non-linearity mean:  0.953 0.948 0.958 0.956 0.954 0.974 0.963 0.953 0.953 0.957 0.958 0.953 0.948 0.961 0.962 0.951
[14:56:33.345] <TB1>     INFO: non-linearity RMS:   0.007 0.007 0.006 0.007 0.005 0.006 0.004 0.006 0.007 0.007 0.006 0.006 0.007 0.005 0.005 0.006
[14:56:33.345] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:56:33.368] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:56:33.390] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:56:33.412] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:56:33.434] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:56:33.456] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:56:33.478] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:56:33.501] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:56:33.523] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:56:33.545] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:56:33.567] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:56:33.589] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:56:33.611] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:56:33.634] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:56:33.656] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:56:33.678] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-39_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:56:33.700] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[14:56:33.700] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:56:33.708] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:56:33.708] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:56:33.710] <TB1>     INFO: ######################################################################
[14:56:33.710] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:56:33.710] <TB1>     INFO: ######################################################################
[14:56:33.713] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:56:33.724] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:56:33.724] <TB1>     INFO:     run 1 of 1
[14:56:33.724] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:56:34.071] <TB1>     INFO: Expecting 3120000 events.
[14:57:24.306] <TB1>     INFO: 1293560 events read in total (49521ms).
[14:58:14.402] <TB1>     INFO: 2583410 events read in total (99618ms).
[14:58:35.419] <TB1>     INFO: 3120000 events read in total (120635ms).
[14:58:35.466] <TB1>     INFO: Test took 121743ms.
[14:58:35.538] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:58:35.662] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:58:37.213] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:58:38.701] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:58:40.285] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:58:41.798] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:58:43.200] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:58:44.624] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:58:46.174] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:58:47.662] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:58:49.174] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:58:50.582] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:58:52.019] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:58:53.491] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:58:54.946] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:58:56.485] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:58:57.956] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:58:59.502] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 408326144
[14:58:59.533] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:58:59.533] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.388, RMS = 1.28983
[14:58:59.533] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[14:58:59.533] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:58:59.533] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.1214, RMS = 1.37197
[14:58:59.533] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[14:58:59.534] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:58:59.534] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.6133, RMS = 1.17319
[14:58:59.534] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:58:59.534] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:58:59.534] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.0279, RMS = 1.31254
[14:58:59.534] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:58:59.535] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:58:59.535] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.3216, RMS = 1.82115
[14:58:59.535] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[14:58:59.535] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:58:59.535] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.1712, RMS = 1.46394
[14:58:59.535] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[14:58:59.536] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:58:59.536] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.3115, RMS = 1.13995
[14:58:59.536] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[14:58:59.536] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:58:59.536] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.1796, RMS = 1.17132
[14:58:59.536] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[14:58:59.538] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:58:59.538] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.2525, RMS = 0.77046
[14:58:59.538] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:58:59.538] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:58:59.538] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.9797, RMS = 0.891247
[14:58:59.538] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:58:59.539] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:58:59.539] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.0322, RMS = 1.17378
[14:58:59.539] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:58:59.539] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:58:59.539] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.4825, RMS = 1.09104
[14:58:59.539] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:58:59.540] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:58:59.540] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.6357, RMS = 1.19294
[14:58:59.540] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:58:59.540] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:58:59.540] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.1415, RMS = 1.25319
[14:58:59.540] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:58:59.541] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:58:59.541] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.7883, RMS = 0.814349
[14:58:59.541] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:58:59.541] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:58:59.541] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.6962, RMS = 0.948683
[14:58:59.541] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:58:59.542] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:58:59.543] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.2497, RMS = 3.62496
[14:58:59.543] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[14:58:59.543] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:58:59.543] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.8684, RMS = 3.37815
[14:58:59.543] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:58:59.544] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:58:59.544] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.4305, RMS = 1.26923
[14:58:59.544] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:58:59.544] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:58:59.544] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.5997, RMS = 1.09404
[14:58:59.544] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:58:59.545] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:58:59.545] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.2342, RMS = 1.3647
[14:58:59.545] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:58:59.545] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:58:59.545] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.7405, RMS = 1.5685
[14:58:59.545] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:58:59.546] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:58:59.546] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.1469, RMS = 1.02169
[14:58:59.546] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:58:59.546] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:58:59.546] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.7504, RMS = 1.07712
[14:58:59.546] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:58:59.547] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:58:59.547] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.4442, RMS = 1.89559
[14:58:59.547] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[14:58:59.547] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:58:59.547] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.9896, RMS = 1.90085
[14:58:59.547] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[14:58:59.548] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:58:59.548] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.0025, RMS = 1.10622
[14:58:59.548] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:58:59.548] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:58:59.548] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.3872, RMS = 1.11101
[14:58:59.548] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:58:59.549] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:58:59.550] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.4159, RMS = 1.33965
[14:58:59.550] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:58:59.550] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:58:59.550] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.1013, RMS = 1.48174
[14:58:59.550] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:58:59.551] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:58:59.551] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.9454, RMS = 1.02191
[14:58:59.551] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:58:59.551] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:58:59.551] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.1, RMS = 1.14187
[14:58:59.551] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:58:59.554] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 145 seconds
[14:58:59.554] <TB1>     INFO: number of dead bumps (per ROC):     0    0    0    0    0   76    0    0    0    0    2    1    0    0    0    0
[14:58:59.554] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:58:59.656] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:58:59.656] <TB1>     INFO: enter test to run
[14:58:59.656] <TB1>     INFO:   test:  no parameter change
[14:58:59.657] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 385.1mA
[14:58:59.658] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 475.1mA
[14:58:59.658] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.3 C
[14:58:59.658] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:59:00.122] <TB1>    QUIET: Connection to board 26 closed.
[14:59:00.123] <TB1>     INFO: pXar: this is the end, my friend
[14:59:00.123] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
