# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../Lab8.srcs/sources_1/imports/sources_1/imports/new/ALU.sv" \
"../../../../Lab8.srcs/sources_1/imports/sources_1/imports/Lab2a.srcs/sources_1/new/adder.sv" \
"../../../../Lab8.srcs/sources_1/imports/sources_1/imports/Lab2a.srcs/sources_1/new/addsub.sv" \
"../../../../Lab8.srcs/sources_1/imports/sources_1/imports/Lab2a.srcs/sources_1/new/comparator.sv" \
"../../../../Lab8.srcs/sources_1/new/controller.sv" \
"../../../../Lab8.srcs/sources_1/new/datapath.sv" \
"../../../../Lab8.srcs/sources_1/imports/sources_1/imports/Lab2a.srcs/sources_1/imports/new/fulladder.sv" \
"../../../../Lab8.srcs/sources_1/imports/sources_1/imports/Lab2a.srcs/sim_4/new/logical.sv" \
"../../../../Lab8.srcs/sources_1/new/mips.sv" \
"../../../../Lab8.srcs/sources_1/imports/sources_1/new/ram.sv" \
"../../../../Lab8.srcs/sources_1/imports/sources_1/new/register_file.sv" \
"../../../../Lab8.srcs/sources_1/imports/sources_1/new/rom.sv" \
"../../../../Lab8.srcs/sources_1/imports/sources_1/imports/Lab2a.srcs/sim_5/new/shifter.sv" \
"../../../../Lab8.srcs/sources_1/new/top.sv" \
"../../../../Lab8.srcs/sources_1/new/tester_full.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
