--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml fft_flow_4_no_fifos.twx fft_flow_4_no_fifos.ncd -o
fft_flow_4_no_fifos.twr fft_flow_4_no_fifos.pcf -ucf fft_flow.ucf

Design file:              fft_flow_4_no_fifos.ncd
Physical constraint file: fft_flow_4_no_fifos.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dcm_instance/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: dcm_instance/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: dcm_instance/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dcm_instance/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: dcm_instance/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: dcm_instance/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 8.148ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: dcm_instance/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: dcm_instance/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: dcm_instance/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_instance_clkout1 = PERIOD TIMEGRP 
"dcm_instance_clkout1" TS_sys_clk_pin         * 0.2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1601745928510891884544 paths analyzed, 10201 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  33.804ns.
--------------------------------------------------------------------------------

Paths for end point vga_ram_79_0 (SLICE_X20Y56.D5), 12063601608700780544 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT (DSP)
  Destination:          vga_ram_79_0 (FF)
  Requirement:          50.000ns
  Data Path Delay:      33.629ns (Levels of Logic = 78)
  Clock Path Skew:      -0.053ns (0.238 - 0.291)
  Source Clock:         original_clk rising at 0.000ns
  Destination Clock:    original_clk rising at 50.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT to vga_ram_79_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y12.P29      Tdspcko_P_PREG        1.200   Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT
                                                       Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT
    SLICE_X31Y49.B2      net (fanout=17)       1.340   a<29>
    SLICE_X31Y49.B       Tilo                  0.259   Maddsub_n4079_cy<5>
                                                       Maddsub_n4079_cy<5>1
    SLICE_X28Y43.AX      net (fanout=14)       1.215   Maddsub_n4079_cy<5>
    SLICE_X28Y43.COUT    Taxcy                 0.259   Maddsub_n4082_cy<3>
                                                       Maddsub_n4082_cy<3>
    SLICE_X28Y44.CIN     net (fanout=1)        0.003   Maddsub_n4082_cy<3>
    SLICE_X28Y44.COUT    Tbyp                  0.076   Maddsub_n4082_cy<7>
                                                       Maddsub_n4082_cy<7>
    SLICE_X28Y45.CIN     net (fanout=1)        0.003   Maddsub_n4082_cy<7>
    SLICE_X28Y45.COUT    Tbyp                  0.076   fft_out_ram_33<9>
                                                       Maddsub_n4082_cy<11>
    SLICE_X28Y46.CIN     net (fanout=1)        0.003   Maddsub_n4082_cy<11>
    SLICE_X28Y46.AMUX    Tcina                 0.177   fft_out_ram_32<9>
                                                       Maddsub_n4082_xor<12>
    SLICE_X33Y43.A4      net (fanout=24)       1.027   n4082<12>
    SLICE_X33Y43.A       Tilo                  0.259   fft_out_ram_72<12>
                                                       n4082<12>_inv2_INV_0
    SLICE_X32Y43.AX      net (fanout=1)        0.225   n4082<12>_inv
    SLICE_X32Y43.COUT    Taxcy                 0.259   Maddsub_n4085_cy<3>
                                                       Maddsub_n4085_cy<3>
    SLICE_X32Y44.CIN     net (fanout=1)        0.003   Maddsub_n4085_cy<3>
    SLICE_X32Y44.COUT    Tbyp                  0.076   Maddsub_n4085_cy<7>
                                                       Maddsub_n4085_cy<7>
    SLICE_X32Y45.CIN     net (fanout=1)        0.003   Maddsub_n4085_cy<7>
    SLICE_X32Y45.COUT    Tbyp                  0.076   fft_out_ram_0<9>
                                                       Maddsub_n4085_cy<11>
    SLICE_X32Y46.CIN     net (fanout=1)        0.003   Maddsub_n4085_cy<11>
    SLICE_X32Y46.DMUX    Tcind                 0.272   fft_out_ram_2<9>
                                                       Maddsub_n4085_xor<15>
    SLICE_X31Y44.A5      net (fanout=26)       0.639   n4085<15>
    SLICE_X31Y44.A       Tilo                  0.259   _n10581_inv
                                                       n4085<15>_inv2_INV_0
    SLICE_X30Y44.AX      net (fanout=1)        0.254   n4085<15>_inv
    SLICE_X30Y44.COUT    Taxcy                 0.208   Maddsub_n4088_cy<3>
                                                       Maddsub_n4088_cy<3>
    SLICE_X30Y45.CIN     net (fanout=1)        0.003   Maddsub_n4088_cy<3>
    SLICE_X30Y45.COUT    Tbyp                  0.076   Maddsub_n4088_cy<7>
                                                       Maddsub_n4088_cy<7>
    SLICE_X30Y46.CIN     net (fanout=1)        0.003   Maddsub_n4088_cy<7>
    SLICE_X30Y46.COUT    Tbyp                  0.076   fft_out_ram_35<9>
                                                       Maddsub_n4088_cy<11>
    SLICE_X30Y47.CIN     net (fanout=1)        0.003   Maddsub_n4088_cy<11>
    SLICE_X30Y47.COUT    Tbyp                  0.076   fft_out_ram_10<13>
                                                       Maddsub_n4088_cy<15>
    SLICE_X30Y48.CIN     net (fanout=1)        0.003   Maddsub_n4088_cy<15>
    SLICE_X30Y48.BMUX    Tcinb                 0.292   n4088<17>
                                                       Maddsub_n4088_xor<17>
    SLICE_X33Y48.A6      net (fanout=26)       0.380   n4088<17>
    SLICE_X33Y48.A       Tilo                  0.259   n4088<17>_inv
                                                       n4088<17>_inv2_INV_0
    SLICE_X32Y47.AX      net (fanout=1)        0.386   n4088<17>_inv
    SLICE_X32Y47.COUT    Taxcy                 0.259   fft_out_ram_2<13>
                                                       Maddsub_n4091_cy<3>
    SLICE_X32Y48.CIN     net (fanout=1)        0.003   Maddsub_n4091_cy<3>
    SLICE_X32Y48.COUT    Tbyp                  0.076   fft_out_ram_1<13>
                                                       Maddsub_n4091_cy<7>
    SLICE_X32Y49.CIN     net (fanout=1)        0.003   Maddsub_n4091_cy<7>
    SLICE_X32Y49.COUT    Tbyp                  0.076   fft_out_ram_0<13>
                                                       Maddsub_n4091_cy<11>
    SLICE_X32Y50.CIN     net (fanout=1)        0.003   Maddsub_n4091_cy<11>
    SLICE_X32Y50.COUT    Tbyp                  0.076   fft_out_ram_73<4>
                                                       Maddsub_n4091_cy<15>
    SLICE_X32Y51.CIN     net (fanout=1)        0.003   Maddsub_n4091_cy<15>
    SLICE_X32Y51.BMUX    Tcinb                 0.260   fft_out_ram_2<4>
                                                       Maddsub_n4091_xor<17>
    SLICE_X33Y49.B3      net (fanout=25)       0.552   n4091<17>
    SLICE_X33Y49.B       Tilo                  0.259   fft_out_ram_72<8>
                                                       n4091<17>_inv2_INV_0
    SLICE_X30Y49.AX      net (fanout=1)        0.440   n4091<17>_inv
    SLICE_X30Y49.COUT    Taxcy                 0.208   Maddsub_n4094_cy<3>
                                                       Maddsub_n4094_cy<3>
    SLICE_X30Y50.CIN     net (fanout=1)        0.003   Maddsub_n4094_cy<3>
    SLICE_X30Y50.COUT    Tbyp                  0.076   Maddsub_n4094_cy<7>
                                                       Maddsub_n4094_cy<7>
    SLICE_X30Y51.CIN     net (fanout=1)        0.003   Maddsub_n4094_cy<7>
    SLICE_X30Y51.COUT    Tbyp                  0.076   fft_out_ram_0<4>
                                                       Maddsub_n4094_cy<11>
    SLICE_X30Y52.CIN     net (fanout=1)        0.003   Maddsub_n4094_cy<11>
    SLICE_X30Y52.COUT    Tbyp                  0.076   fft_out_ram_64<4>
                                                       Maddsub_n4094_cy<15>
    SLICE_X30Y53.CIN     net (fanout=1)        0.003   Maddsub_n4094_cy<15>
    SLICE_X30Y53.BMUX    Tcinb                 0.292   n4094<17>
                                                       Maddsub_n4094_xor<17>
    SLICE_X33Y52.A3      net (fanout=24)       0.541   n4094<17>
    SLICE_X33Y52.A       Tilo                  0.259   n4094<17>_inv
                                                       n4094<17>_inv2_INV_0
    SLICE_X28Y47.AX      net (fanout=1)        0.910   n4094<17>_inv
    SLICE_X28Y47.COUT    Taxcy                 0.259   fft_out_ram_7<13>
                                                       Maddsub_n4097_cy<3>
    SLICE_X28Y48.CIN     net (fanout=1)        0.003   Maddsub_n4097_cy<3>
    SLICE_X28Y48.COUT    Tbyp                  0.076   Maddsub_n4097_cy<7>
                                                       Maddsub_n4097_cy<7>
    SLICE_X28Y49.CIN     net (fanout=1)        0.003   Maddsub_n4097_cy<7>
    SLICE_X28Y49.COUT    Tbyp                  0.076   Maddsub_n4097_cy<11>
                                                       Maddsub_n4097_cy<11>
    SLICE_X28Y50.CIN     net (fanout=1)        0.003   Maddsub_n4097_cy<11>
    SLICE_X28Y50.COUT    Tbyp                  0.076   fft_out_ram_14<4>
                                                       Maddsub_n4097_cy<15>
    SLICE_X28Y51.CIN     net (fanout=1)        0.003   Maddsub_n4097_cy<15>
    SLICE_X28Y51.BMUX    Tcinb                 0.260   fft_out_ram_13<4>
                                                       Maddsub_n4097_xor<17>
    SLICE_X29Y52.A4      net (fanout=24)       0.498   n4097<17>
    SLICE_X29Y52.A       Tilo                  0.259   fft_out_ram_6<8>
                                                       n4097<17>_inv2_1_INV_0
    SLICE_X28Y52.AX      net (fanout=1)        0.225   n4097<17>_inv2
    SLICE_X28Y52.COUT    Taxcy                 0.259   Maddsub_n4100_cy<3>
                                                       Maddsub_n4100_cy<3>
    SLICE_X28Y53.CIN     net (fanout=1)        0.003   Maddsub_n4100_cy<3>
    SLICE_X28Y53.COUT    Tbyp                  0.076   fft_out_ram_5<4>
                                                       Maddsub_n4100_cy<7>
    SLICE_X28Y54.CIN     net (fanout=1)        0.003   Maddsub_n4100_cy<7>
    SLICE_X28Y54.COUT    Tbyp                  0.076   Maddsub_n4100_cy<11>
                                                       Maddsub_n4100_cy<11>
    SLICE_X28Y55.CIN     net (fanout=1)        0.003   Maddsub_n4100_cy<11>
    SLICE_X28Y55.COUT    Tbyp                  0.076   fft_out_ram_7<4>
                                                       Maddsub_n4100_cy<15>
    SLICE_X28Y56.CIN     net (fanout=1)        0.082   Maddsub_n4100_cy<15>
    SLICE_X28Y56.BMUX    Tcinb                 0.260   n4100<17>
                                                       Maddsub_n4100_xor<17>
    SLICE_X27Y52.A5      net (fanout=23)       0.877   n4100<17>
    SLICE_X27Y52.A       Tilo                  0.259   n4100<17>_inv2
                                                       n4100<17>_inv2_1_INV_0
    SLICE_X26Y52.AX      net (fanout=1)        0.254   n4100<17>_inv2
    SLICE_X26Y52.COUT    Taxcy                 0.208   Maddsub_n4103_cy<3>
                                                       Maddsub_n4103_cy<3>
    SLICE_X26Y53.CIN     net (fanout=1)        0.003   Maddsub_n4103_cy<3>
    SLICE_X26Y53.COUT    Tbyp                  0.076   Maddsub_n4103_cy<7>
                                                       Maddsub_n4103_cy<7>
    SLICE_X26Y54.CIN     net (fanout=1)        0.003   Maddsub_n4103_cy<7>
    SLICE_X26Y54.COUT    Tbyp                  0.076   Maddsub_n4103_cy<11>
                                                       Maddsub_n4103_cy<11>
    SLICE_X26Y55.CIN     net (fanout=1)        0.003   Maddsub_n4103_cy<11>
    SLICE_X26Y55.COUT    Tbyp                  0.076   vga_ram_45<4>
                                                       Maddsub_n4103_cy<15>
    SLICE_X26Y56.CIN     net (fanout=1)        0.082   Maddsub_n4103_cy<15>
    SLICE_X26Y56.BMUX    Tcinb                 0.292   n4103<17>
                                                       Maddsub_n4103_xor<17>
    SLICE_X25Y53.B3      net (fanout=22)       0.825   n4103<17>
    SLICE_X25Y53.B       Tilo                  0.259   fft_out_ram_67<3>
                                                       n4103<17>_inv2_1_INV_0
    SLICE_X24Y53.AX      net (fanout=1)        0.608   n4103<17>_inv2
    SLICE_X24Y53.COUT    Taxcy                 0.259   Maddsub_n4106_cy<3>
                                                       Maddsub_n4106_cy<3>
    SLICE_X24Y54.CIN     net (fanout=1)        0.003   Maddsub_n4106_cy<3>
    SLICE_X24Y54.COUT    Tbyp                  0.076   vga_ram_34<4>
                                                       Maddsub_n4106_cy<7>
    SLICE_X24Y55.CIN     net (fanout=1)        0.003   Maddsub_n4106_cy<7>
    SLICE_X24Y55.COUT    Tbyp                  0.076   Maddsub_n4106_cy<11>
                                                       Maddsub_n4106_cy<11>
    SLICE_X24Y56.CIN     net (fanout=1)        0.082   Maddsub_n4106_cy<11>
    SLICE_X24Y56.COUT    Tbyp                  0.076   Maddsub_n4106_cy<15>
                                                       Maddsub_n4106_cy<15>
    SLICE_X24Y57.CIN     net (fanout=1)        0.003   Maddsub_n4106_cy<15>
    SLICE_X24Y57.BMUX    Tcinb                 0.260   vga_ram_59<0>
                                                       Maddsub_n4106_xor<17>
    SLICE_X23Y54.D6      net (fanout=21)       0.611   n4106<17>
    SLICE_X23Y54.D       Tilo                  0.259   fft_out_ram_3<3>
                                                       n4106<17>_inv2_1_INV_0
    SLICE_X22Y54.AX      net (fanout=1)        0.732   n4106<17>_inv2
    SLICE_X22Y54.COUT    Taxcy                 0.208   Maddsub_n4109_cy<3>
                                                       Maddsub_n4109_cy<3>
    SLICE_X22Y55.CIN     net (fanout=1)        0.003   Maddsub_n4109_cy<3>
    SLICE_X22Y55.COUT    Tbyp                  0.076   Maddsub_n4109_cy<7>
                                                       Maddsub_n4109_cy<7>
    SLICE_X22Y56.CIN     net (fanout=1)        0.082   Maddsub_n4109_cy<7>
    SLICE_X22Y56.COUT    Tbyp                  0.076   vga_ram_12<0>
                                                       Maddsub_n4109_cy<11>
    SLICE_X22Y57.CIN     net (fanout=1)        0.003   Maddsub_n4109_cy<11>
    SLICE_X22Y57.COUT    Tbyp                  0.076   Maddsub_n4109_cy<15>
                                                       Maddsub_n4109_cy<15>
    SLICE_X22Y58.CIN     net (fanout=1)        0.003   Maddsub_n4109_cy<15>
    SLICE_X22Y58.BMUX    Tcinb                 0.292   vga_ram_63<0>
                                                       Maddsub_n4109_xor<17>
    SLICE_X21Y55.A3      net (fanout=20)       0.829   n4109<17>
    SLICE_X21Y55.A       Tilo                  0.259   n4109<17>_inv2
                                                       n4109<17>_inv2_1_INV_0
    SLICE_X20Y55.AX      net (fanout=1)        0.225   n4109<17>_inv2
    SLICE_X20Y55.COUT    Taxcy                 0.259   Maddsub_n4112_cy<3>
                                                       Maddsub_n4112_cy<3>
    SLICE_X20Y56.CIN     net (fanout=1)        0.082   Maddsub_n4112_cy<3>
    SLICE_X20Y56.COUT    Tbyp                  0.076   vga_ram_79<0>
                                                       Maddsub_n4112_cy<7>
    SLICE_X20Y57.CIN     net (fanout=1)        0.003   Maddsub_n4112_cy<7>
    SLICE_X20Y57.COUT    Tbyp                  0.076   vga_ram_13<0>
                                                       Maddsub_n4112_cy<11>
    SLICE_X20Y58.CIN     net (fanout=1)        0.003   Maddsub_n4112_cy<11>
    SLICE_X20Y58.COUT    Tbyp                  0.076   Maddsub_n4112_cy<15>
                                                       Maddsub_n4112_cy<15>
    SLICE_X20Y59.CIN     net (fanout=1)        0.003   Maddsub_n4112_cy<15>
    SLICE_X20Y59.BMUX    Tcinb                 0.260   n4112<17>
                                                       Maddsub_n4112_xor<17>
    SLICE_X23Y59.C5      net (fanout=19)       0.414   n4112<17>
    SLICE_X23Y59.C       Tilo                  0.259   vga_ram_17<3>
                                                       n4112<17>_inv2_1_INV_0
    SLICE_X22Y59.AX      net (fanout=1)        0.421   n4112<17>_inv2
    SLICE_X22Y59.COUT    Taxcy                 0.208   Maddsub_n4115_cy<3>
                                                       Maddsub_n4115_cy<3>
    SLICE_X22Y60.CIN     net (fanout=1)        0.003   Maddsub_n4115_cy<3>
    SLICE_X22Y60.COUT    Tbyp                  0.076   vga_ram_30<0>
                                                       Maddsub_n4115_cy<7>
    SLICE_X22Y61.CIN     net (fanout=1)        0.003   Maddsub_n4115_cy<7>
    SLICE_X22Y61.COUT    Tbyp                  0.076   vga_ram_28<4>
                                                       Maddsub_n4115_cy<11>
    SLICE_X22Y62.CIN     net (fanout=1)        0.003   Maddsub_n4115_cy<11>
    SLICE_X22Y62.COUT    Tbyp                  0.076   Maddsub_n4115_cy<15>
                                                       Maddsub_n4115_cy<15>
    SLICE_X22Y63.CIN     net (fanout=1)        0.003   Maddsub_n4115_cy<15>
    SLICE_X22Y63.BMUX    Tcinb                 0.292   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1445
                                                       Maddsub_n4115_xor<17>
    SLICE_X19Y57.C1      net (fanout=18)       1.110   n4115<17>
    SLICE_X19Y57.C       Tilo                  0.259   vga_ram_9<3>
                                                       n4115<17>_inv2_1_INV_0
    SLICE_X18Y56.AX      net (fanout=1)        1.012   n4115<17>_inv2
    SLICE_X18Y56.COUT    Taxcy                 0.208   Maddsub_n4118_cy<3>
                                                       Maddsub_n4118_cy<3>
    SLICE_X18Y57.CIN     net (fanout=1)        0.003   Maddsub_n4118_cy<3>
    SLICE_X18Y57.COUT    Tbyp                  0.076   vga_ram_15<0>
                                                       Maddsub_n4118_cy<7>
    SLICE_X18Y58.CIN     net (fanout=1)        0.003   Maddsub_n4118_cy<7>
    SLICE_X18Y58.COUT    Tbyp                  0.076   vga_ram_11<0>
                                                       Maddsub_n4118_cy<11>
    SLICE_X18Y59.CIN     net (fanout=1)        0.003   Maddsub_n4118_cy<11>
    SLICE_X18Y59.COUT    Tbyp                  0.076   Maddsub_n4118_cy<15>
                                                       Maddsub_n4118_cy<15>
    SLICE_X18Y60.CIN     net (fanout=1)        0.003   Maddsub_n4118_cy<15>
    SLICE_X18Y60.BMUX    Tcinb                 0.292   vga_ram_19<4>
                                                       Maddsub_n4118_xor<17>
    SLICE_X13Y58.A4      net (fanout=7)        0.893   n4118<17>
    SLICE_X13Y58.A       Tilo                  0.259   vga_ram_87<3>
                                                       GND_4_o_INV_63_o1_4_INV_0
    SLICE_X20Y56.D5      net (fanout=18)       1.121   GND_4_o_INV_63_o13
    SLICE_X20Y56.CLK     Tas                   0.320   vga_ram_79<0>
                                                       GND_4_o_INV_63_o13_rt
                                                       vga_ram_79_0
    -------------------------------------------------  ---------------------------
    Total                                     33.629ns (14.520ns logic, 19.109ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT (DSP)
  Destination:          vga_ram_79_0 (FF)
  Requirement:          50.000ns
  Data Path Delay:      33.612ns (Levels of Logic = 72)
  Clock Path Skew:      -0.053ns (0.238 - 0.291)
  Source Clock:         original_clk rising at 0.000ns
  Destination Clock:    original_clk rising at 50.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT to vga_ram_79_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y12.P29      Tdspcko_P_PREG        1.200   Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT
                                                       Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT
    SLICE_X31Y49.B2      net (fanout=17)       1.340   a<29>
    SLICE_X31Y49.B       Tilo                  0.259   Maddsub_n4079_cy<5>
                                                       Maddsub_n4079_cy<5>1
    SLICE_X28Y43.AX      net (fanout=14)       1.215   Maddsub_n4079_cy<5>
    SLICE_X28Y43.COUT    Taxcy                 0.259   Maddsub_n4082_cy<3>
                                                       Maddsub_n4082_cy<3>
    SLICE_X28Y44.CIN     net (fanout=1)        0.003   Maddsub_n4082_cy<3>
    SLICE_X28Y44.COUT    Tbyp                  0.076   Maddsub_n4082_cy<7>
                                                       Maddsub_n4082_cy<7>
    SLICE_X28Y45.CIN     net (fanout=1)        0.003   Maddsub_n4082_cy<7>
    SLICE_X28Y45.COUT    Tbyp                  0.076   fft_out_ram_33<9>
                                                       Maddsub_n4082_cy<11>
    SLICE_X28Y46.CIN     net (fanout=1)        0.003   Maddsub_n4082_cy<11>
    SLICE_X28Y46.AMUX    Tcina                 0.177   fft_out_ram_32<9>
                                                       Maddsub_n4082_xor<12>
    SLICE_X33Y43.A4      net (fanout=24)       1.027   n4082<12>
    SLICE_X33Y43.A       Tilo                  0.259   fft_out_ram_72<12>
                                                       n4082<12>_inv2_INV_0
    SLICE_X32Y43.AX      net (fanout=1)        0.225   n4082<12>_inv
    SLICE_X32Y43.COUT    Taxcy                 0.259   Maddsub_n4085_cy<3>
                                                       Maddsub_n4085_cy<3>
    SLICE_X32Y44.CIN     net (fanout=1)        0.003   Maddsub_n4085_cy<3>
    SLICE_X32Y44.COUT    Tbyp                  0.076   Maddsub_n4085_cy<7>
                                                       Maddsub_n4085_cy<7>
    SLICE_X32Y45.CIN     net (fanout=1)        0.003   Maddsub_n4085_cy<7>
    SLICE_X32Y45.COUT    Tbyp                  0.076   fft_out_ram_0<9>
                                                       Maddsub_n4085_cy<11>
    SLICE_X32Y46.CIN     net (fanout=1)        0.003   Maddsub_n4085_cy<11>
    SLICE_X32Y46.DMUX    Tcind                 0.272   fft_out_ram_2<9>
                                                       Maddsub_n4085_xor<15>
    SLICE_X31Y44.A5      net (fanout=26)       0.639   n4085<15>
    SLICE_X31Y44.A       Tilo                  0.259   _n10581_inv
                                                       n4085<15>_inv2_INV_0
    SLICE_X30Y44.AX      net (fanout=1)        0.254   n4085<15>_inv
    SLICE_X30Y44.COUT    Taxcy                 0.208   Maddsub_n4088_cy<3>
                                                       Maddsub_n4088_cy<3>
    SLICE_X30Y45.CIN     net (fanout=1)        0.003   Maddsub_n4088_cy<3>
    SLICE_X30Y45.COUT    Tbyp                  0.076   Maddsub_n4088_cy<7>
                                                       Maddsub_n4088_cy<7>
    SLICE_X30Y46.CIN     net (fanout=1)        0.003   Maddsub_n4088_cy<7>
    SLICE_X30Y46.COUT    Tbyp                  0.076   fft_out_ram_35<9>
                                                       Maddsub_n4088_cy<11>
    SLICE_X30Y47.CIN     net (fanout=1)        0.003   Maddsub_n4088_cy<11>
    SLICE_X30Y47.COUT    Tbyp                  0.076   fft_out_ram_10<13>
                                                       Maddsub_n4088_cy<15>
    SLICE_X30Y48.CIN     net (fanout=1)        0.003   Maddsub_n4088_cy<15>
    SLICE_X30Y48.BMUX    Tcinb                 0.292   n4088<17>
                                                       Maddsub_n4088_xor<17>
    SLICE_X33Y48.A6      net (fanout=26)       0.380   n4088<17>
    SLICE_X33Y48.A       Tilo                  0.259   n4088<17>_inv
                                                       n4088<17>_inv2_INV_0
    SLICE_X32Y47.AX      net (fanout=1)        0.386   n4088<17>_inv
    SLICE_X32Y47.COUT    Taxcy                 0.259   fft_out_ram_2<13>
                                                       Maddsub_n4091_cy<3>
    SLICE_X32Y48.CIN     net (fanout=1)        0.003   Maddsub_n4091_cy<3>
    SLICE_X32Y48.COUT    Tbyp                  0.076   fft_out_ram_1<13>
                                                       Maddsub_n4091_cy<7>
    SLICE_X32Y49.CIN     net (fanout=1)        0.003   Maddsub_n4091_cy<7>
    SLICE_X32Y49.COUT    Tbyp                  0.076   fft_out_ram_0<13>
                                                       Maddsub_n4091_cy<11>
    SLICE_X32Y50.CIN     net (fanout=1)        0.003   Maddsub_n4091_cy<11>
    SLICE_X32Y50.COUT    Tbyp                  0.076   fft_out_ram_73<4>
                                                       Maddsub_n4091_cy<15>
    SLICE_X32Y51.CIN     net (fanout=1)        0.003   Maddsub_n4091_cy<15>
    SLICE_X32Y51.BMUX    Tcinb                 0.260   fft_out_ram_2<4>
                                                       Maddsub_n4091_xor<17>
    SLICE_X33Y49.B3      net (fanout=25)       0.552   n4091<17>
    SLICE_X33Y49.B       Tilo                  0.259   fft_out_ram_72<8>
                                                       n4091<17>_inv2_INV_0
    SLICE_X30Y49.AX      net (fanout=1)        0.440   n4091<17>_inv
    SLICE_X30Y49.COUT    Taxcy                 0.208   Maddsub_n4094_cy<3>
                                                       Maddsub_n4094_cy<3>
    SLICE_X30Y50.CIN     net (fanout=1)        0.003   Maddsub_n4094_cy<3>
    SLICE_X30Y50.COUT    Tbyp                  0.076   Maddsub_n4094_cy<7>
                                                       Maddsub_n4094_cy<7>
    SLICE_X30Y51.CIN     net (fanout=1)        0.003   Maddsub_n4094_cy<7>
    SLICE_X30Y51.COUT    Tbyp                  0.076   fft_out_ram_0<4>
                                                       Maddsub_n4094_cy<11>
    SLICE_X30Y52.CIN     net (fanout=1)        0.003   Maddsub_n4094_cy<11>
    SLICE_X30Y52.COUT    Tbyp                  0.076   fft_out_ram_64<4>
                                                       Maddsub_n4094_cy<15>
    SLICE_X30Y53.CIN     net (fanout=1)        0.003   Maddsub_n4094_cy<15>
    SLICE_X30Y53.BMUX    Tcinb                 0.292   n4094<17>
                                                       Maddsub_n4094_xor<17>
    SLICE_X33Y52.A3      net (fanout=24)       0.541   n4094<17>
    SLICE_X33Y52.A       Tilo                  0.259   n4094<17>_inv
                                                       n4094<17>_inv2_INV_0
    SLICE_X28Y47.AX      net (fanout=1)        0.910   n4094<17>_inv
    SLICE_X28Y47.COUT    Taxcy                 0.259   fft_out_ram_7<13>
                                                       Maddsub_n4097_cy<3>
    SLICE_X28Y48.CIN     net (fanout=1)        0.003   Maddsub_n4097_cy<3>
    SLICE_X28Y48.COUT    Tbyp                  0.076   Maddsub_n4097_cy<7>
                                                       Maddsub_n4097_cy<7>
    SLICE_X28Y49.CIN     net (fanout=1)        0.003   Maddsub_n4097_cy<7>
    SLICE_X28Y49.COUT    Tbyp                  0.076   Maddsub_n4097_cy<11>
                                                       Maddsub_n4097_cy<11>
    SLICE_X28Y50.CIN     net (fanout=1)        0.003   Maddsub_n4097_cy<11>
    SLICE_X28Y50.COUT    Tbyp                  0.076   fft_out_ram_14<4>
                                                       Maddsub_n4097_cy<15>
    SLICE_X28Y51.CIN     net (fanout=1)        0.003   Maddsub_n4097_cy<15>
    SLICE_X28Y51.BMUX    Tcinb                 0.260   fft_out_ram_13<4>
                                                       Maddsub_n4097_xor<17>
    SLICE_X29Y52.A4      net (fanout=24)       0.498   n4097<17>
    SLICE_X29Y52.A       Tilo                  0.259   fft_out_ram_6<8>
                                                       n4097<17>_inv2_1_INV_0
    SLICE_X28Y52.AX      net (fanout=1)        0.225   n4097<17>_inv2
    SLICE_X28Y52.COUT    Taxcy                 0.259   Maddsub_n4100_cy<3>
                                                       Maddsub_n4100_cy<3>
    SLICE_X28Y53.CIN     net (fanout=1)        0.003   Maddsub_n4100_cy<3>
    SLICE_X28Y53.COUT    Tbyp                  0.076   fft_out_ram_5<4>
                                                       Maddsub_n4100_cy<7>
    SLICE_X28Y54.CIN     net (fanout=1)        0.003   Maddsub_n4100_cy<7>
    SLICE_X28Y54.COUT    Tbyp                  0.076   Maddsub_n4100_cy<11>
                                                       Maddsub_n4100_cy<11>
    SLICE_X28Y55.CIN     net (fanout=1)        0.003   Maddsub_n4100_cy<11>
    SLICE_X28Y55.COUT    Tbyp                  0.076   fft_out_ram_7<4>
                                                       Maddsub_n4100_cy<15>
    SLICE_X28Y56.CIN     net (fanout=1)        0.082   Maddsub_n4100_cy<15>
    SLICE_X28Y56.BMUX    Tcinb                 0.260   n4100<17>
                                                       Maddsub_n4100_xor<17>
    SLICE_X27Y52.A5      net (fanout=23)       0.877   n4100<17>
    SLICE_X27Y52.A       Tilo                  0.259   n4100<17>_inv2
                                                       n4100<17>_inv2_1_INV_0
    SLICE_X26Y52.AX      net (fanout=1)        0.254   n4100<17>_inv2
    SLICE_X26Y52.COUT    Taxcy                 0.208   Maddsub_n4103_cy<3>
                                                       Maddsub_n4103_cy<3>
    SLICE_X26Y53.CIN     net (fanout=1)        0.003   Maddsub_n4103_cy<3>
    SLICE_X26Y53.COUT    Tbyp                  0.076   Maddsub_n4103_cy<7>
                                                       Maddsub_n4103_cy<7>
    SLICE_X26Y54.CIN     net (fanout=1)        0.003   Maddsub_n4103_cy<7>
    SLICE_X26Y54.COUT    Tbyp                  0.076   Maddsub_n4103_cy<11>
                                                       Maddsub_n4103_cy<11>
    SLICE_X26Y55.CIN     net (fanout=1)        0.003   Maddsub_n4103_cy<11>
    SLICE_X26Y55.COUT    Tbyp                  0.076   vga_ram_45<4>
                                                       Maddsub_n4103_cy<15>
    SLICE_X26Y56.CIN     net (fanout=1)        0.082   Maddsub_n4103_cy<15>
    SLICE_X26Y56.BMUX    Tcinb                 0.292   n4103<17>
                                                       Maddsub_n4103_xor<17>
    SLICE_X25Y53.B3      net (fanout=22)       0.825   n4103<17>
    SLICE_X25Y53.B       Tilo                  0.259   fft_out_ram_67<3>
                                                       n4103<17>_inv2_1_INV_0
    SLICE_X24Y53.AX      net (fanout=1)        0.608   n4103<17>_inv2
    SLICE_X24Y53.COUT    Taxcy                 0.259   Maddsub_n4106_cy<3>
                                                       Maddsub_n4106_cy<3>
    SLICE_X24Y54.CIN     net (fanout=1)        0.003   Maddsub_n4106_cy<3>
    SLICE_X24Y54.COUT    Tbyp                  0.076   vga_ram_34<4>
                                                       Maddsub_n4106_cy<7>
    SLICE_X24Y55.CIN     net (fanout=1)        0.003   Maddsub_n4106_cy<7>
    SLICE_X24Y55.COUT    Tbyp                  0.076   Maddsub_n4106_cy<11>
                                                       Maddsub_n4106_cy<11>
    SLICE_X24Y56.CIN     net (fanout=1)        0.082   Maddsub_n4106_cy<11>
    SLICE_X24Y56.COUT    Tbyp                  0.076   Maddsub_n4106_cy<15>
                                                       Maddsub_n4106_cy<15>
    SLICE_X24Y57.CIN     net (fanout=1)        0.003   Maddsub_n4106_cy<15>
    SLICE_X24Y57.BMUX    Tcinb                 0.260   vga_ram_59<0>
                                                       Maddsub_n4106_xor<17>
    SLICE_X23Y54.D6      net (fanout=21)       0.611   n4106<17>
    SLICE_X23Y54.D       Tilo                  0.259   fft_out_ram_3<3>
                                                       n4106<17>_inv2_1_INV_0
    SLICE_X22Y54.AX      net (fanout=1)        0.732   n4106<17>_inv2
    SLICE_X22Y54.COUT    Taxcy                 0.208   Maddsub_n4109_cy<3>
                                                       Maddsub_n4109_cy<3>
    SLICE_X22Y55.CIN     net (fanout=1)        0.003   Maddsub_n4109_cy<3>
    SLICE_X22Y55.COUT    Tbyp                  0.076   Maddsub_n4109_cy<7>
                                                       Maddsub_n4109_cy<7>
    SLICE_X22Y56.CIN     net (fanout=1)        0.082   Maddsub_n4109_cy<7>
    SLICE_X22Y56.COUT    Tbyp                  0.076   vga_ram_12<0>
                                                       Maddsub_n4109_cy<11>
    SLICE_X22Y57.CIN     net (fanout=1)        0.003   Maddsub_n4109_cy<11>
    SLICE_X22Y57.COUT    Tbyp                  0.076   Maddsub_n4109_cy<15>
                                                       Maddsub_n4109_cy<15>
    SLICE_X22Y58.CIN     net (fanout=1)        0.003   Maddsub_n4109_cy<15>
    SLICE_X22Y58.BMUX    Tcinb                 0.292   vga_ram_63<0>
                                                       Maddsub_n4109_xor<17>
    SLICE_X21Y55.A3      net (fanout=20)       0.829   n4109<17>
    SLICE_X21Y55.A       Tilo                  0.259   n4109<17>_inv2
                                                       n4109<17>_inv2_1_INV_0
    SLICE_X20Y55.AX      net (fanout=1)        0.225   n4109<17>_inv2
    SLICE_X20Y55.COUT    Taxcy                 0.259   Maddsub_n4112_cy<3>
                                                       Maddsub_n4112_cy<3>
    SLICE_X20Y56.CIN     net (fanout=1)        0.082   Maddsub_n4112_cy<3>
    SLICE_X20Y56.COUT    Tbyp                  0.076   vga_ram_79<0>
                                                       Maddsub_n4112_cy<7>
    SLICE_X20Y57.CIN     net (fanout=1)        0.003   Maddsub_n4112_cy<7>
    SLICE_X20Y57.CMUX    Tcinc                 0.272   vga_ram_13<0>
                                                       Maddsub_n4112_cy<11>
    SLICE_X22Y62.A1      net (fanout=2)        1.289   n4112<10>
    SLICE_X22Y62.COUT    Topcya                0.379   Maddsub_n4115_cy<15>
                                                       Maddsub_n4115_lut<12>
                                                       Maddsub_n4115_cy<15>
    SLICE_X22Y63.CIN     net (fanout=1)        0.003   Maddsub_n4115_cy<15>
    SLICE_X22Y63.BMUX    Tcinb                 0.292   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1445
                                                       Maddsub_n4115_xor<17>
    SLICE_X19Y57.C1      net (fanout=18)       1.110   n4115<17>
    SLICE_X19Y57.C       Tilo                  0.259   vga_ram_9<3>
                                                       n4115<17>_inv2_1_INV_0
    SLICE_X18Y56.AX      net (fanout=1)        1.012   n4115<17>_inv2
    SLICE_X18Y56.COUT    Taxcy                 0.208   Maddsub_n4118_cy<3>
                                                       Maddsub_n4118_cy<3>
    SLICE_X18Y57.CIN     net (fanout=1)        0.003   Maddsub_n4118_cy<3>
    SLICE_X18Y57.COUT    Tbyp                  0.076   vga_ram_15<0>
                                                       Maddsub_n4118_cy<7>
    SLICE_X18Y58.CIN     net (fanout=1)        0.003   Maddsub_n4118_cy<7>
    SLICE_X18Y58.COUT    Tbyp                  0.076   vga_ram_11<0>
                                                       Maddsub_n4118_cy<11>
    SLICE_X18Y59.CIN     net (fanout=1)        0.003   Maddsub_n4118_cy<11>
    SLICE_X18Y59.COUT    Tbyp                  0.076   Maddsub_n4118_cy<15>
                                                       Maddsub_n4118_cy<15>
    SLICE_X18Y60.CIN     net (fanout=1)        0.003   Maddsub_n4118_cy<15>
    SLICE_X18Y60.BMUX    Tcinb                 0.292   vga_ram_19<4>
                                                       Maddsub_n4118_xor<17>
    SLICE_X13Y58.A4      net (fanout=7)        0.893   n4118<17>
    SLICE_X13Y58.A       Tilo                  0.259   vga_ram_87<3>
                                                       GND_4_o_INV_63_o1_4_INV_0
    SLICE_X20Y56.D5      net (fanout=18)       1.121   GND_4_o_INV_63_o13
    SLICE_X20Y56.CLK     Tas                   0.320   vga_ram_79<0>
                                                       GND_4_o_INV_63_o13_rt
                                                       vga_ram_79_0
    -------------------------------------------------  ---------------------------
    Total                                     33.612ns (14.064ns logic, 19.548ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT (DSP)
  Destination:          vga_ram_79_0 (FF)
  Requirement:          50.000ns
  Data Path Delay:      33.558ns (Levels of Logic = 72)
  Clock Path Skew:      -0.053ns (0.238 - 0.291)
  Source Clock:         original_clk rising at 0.000ns
  Destination Clock:    original_clk rising at 50.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT to vga_ram_79_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y12.P29      Tdspcko_P_PREG        1.200   Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT
                                                       Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT
    SLICE_X31Y49.B2      net (fanout=17)       1.340   a<29>
    SLICE_X31Y49.B       Tilo                  0.259   Maddsub_n4079_cy<5>
                                                       Maddsub_n4079_cy<5>1
    SLICE_X28Y43.AX      net (fanout=14)       1.215   Maddsub_n4079_cy<5>
    SLICE_X28Y43.COUT    Taxcy                 0.259   Maddsub_n4082_cy<3>
                                                       Maddsub_n4082_cy<3>
    SLICE_X28Y44.CIN     net (fanout=1)        0.003   Maddsub_n4082_cy<3>
    SLICE_X28Y44.COUT    Tbyp                  0.076   Maddsub_n4082_cy<7>
                                                       Maddsub_n4082_cy<7>
    SLICE_X28Y45.CIN     net (fanout=1)        0.003   Maddsub_n4082_cy<7>
    SLICE_X28Y45.COUT    Tbyp                  0.076   fft_out_ram_33<9>
                                                       Maddsub_n4082_cy<11>
    SLICE_X28Y46.CIN     net (fanout=1)        0.003   Maddsub_n4082_cy<11>
    SLICE_X28Y46.AMUX    Tcina                 0.177   fft_out_ram_32<9>
                                                       Maddsub_n4082_xor<12>
    SLICE_X33Y43.A4      net (fanout=24)       1.027   n4082<12>
    SLICE_X33Y43.A       Tilo                  0.259   fft_out_ram_72<12>
                                                       n4082<12>_inv2_INV_0
    SLICE_X32Y43.AX      net (fanout=1)        0.225   n4082<12>_inv
    SLICE_X32Y43.COUT    Taxcy                 0.259   Maddsub_n4085_cy<3>
                                                       Maddsub_n4085_cy<3>
    SLICE_X32Y44.CIN     net (fanout=1)        0.003   Maddsub_n4085_cy<3>
    SLICE_X32Y44.COUT    Tbyp                  0.076   Maddsub_n4085_cy<7>
                                                       Maddsub_n4085_cy<7>
    SLICE_X32Y45.CIN     net (fanout=1)        0.003   Maddsub_n4085_cy<7>
    SLICE_X32Y45.COUT    Tbyp                  0.076   fft_out_ram_0<9>
                                                       Maddsub_n4085_cy<11>
    SLICE_X32Y46.CIN     net (fanout=1)        0.003   Maddsub_n4085_cy<11>
    SLICE_X32Y46.DMUX    Tcind                 0.272   fft_out_ram_2<9>
                                                       Maddsub_n4085_xor<15>
    SLICE_X31Y44.A5      net (fanout=26)       0.639   n4085<15>
    SLICE_X31Y44.A       Tilo                  0.259   _n10581_inv
                                                       n4085<15>_inv2_INV_0
    SLICE_X30Y44.AX      net (fanout=1)        0.254   n4085<15>_inv
    SLICE_X30Y44.COUT    Taxcy                 0.208   Maddsub_n4088_cy<3>
                                                       Maddsub_n4088_cy<3>
    SLICE_X30Y45.CIN     net (fanout=1)        0.003   Maddsub_n4088_cy<3>
    SLICE_X30Y45.COUT    Tbyp                  0.076   Maddsub_n4088_cy<7>
                                                       Maddsub_n4088_cy<7>
    SLICE_X30Y46.CIN     net (fanout=1)        0.003   Maddsub_n4088_cy<7>
    SLICE_X30Y46.COUT    Tbyp                  0.076   fft_out_ram_35<9>
                                                       Maddsub_n4088_cy<11>
    SLICE_X30Y47.CIN     net (fanout=1)        0.003   Maddsub_n4088_cy<11>
    SLICE_X30Y47.COUT    Tbyp                  0.076   fft_out_ram_10<13>
                                                       Maddsub_n4088_cy<15>
    SLICE_X30Y48.CIN     net (fanout=1)        0.003   Maddsub_n4088_cy<15>
    SLICE_X30Y48.BMUX    Tcinb                 0.292   n4088<17>
                                                       Maddsub_n4088_xor<17>
    SLICE_X33Y48.A6      net (fanout=26)       0.380   n4088<17>
    SLICE_X33Y48.A       Tilo                  0.259   n4088<17>_inv
                                                       n4088<17>_inv2_INV_0
    SLICE_X32Y47.AX      net (fanout=1)        0.386   n4088<17>_inv
    SLICE_X32Y47.COUT    Taxcy                 0.259   fft_out_ram_2<13>
                                                       Maddsub_n4091_cy<3>
    SLICE_X32Y48.CIN     net (fanout=1)        0.003   Maddsub_n4091_cy<3>
    SLICE_X32Y48.COUT    Tbyp                  0.076   fft_out_ram_1<13>
                                                       Maddsub_n4091_cy<7>
    SLICE_X32Y49.CIN     net (fanout=1)        0.003   Maddsub_n4091_cy<7>
    SLICE_X32Y49.COUT    Tbyp                  0.076   fft_out_ram_0<13>
                                                       Maddsub_n4091_cy<11>
    SLICE_X32Y50.CIN     net (fanout=1)        0.003   Maddsub_n4091_cy<11>
    SLICE_X32Y50.COUT    Tbyp                  0.076   fft_out_ram_73<4>
                                                       Maddsub_n4091_cy<15>
    SLICE_X32Y51.CIN     net (fanout=1)        0.003   Maddsub_n4091_cy<15>
    SLICE_X32Y51.BMUX    Tcinb                 0.260   fft_out_ram_2<4>
                                                       Maddsub_n4091_xor<17>
    SLICE_X33Y49.B3      net (fanout=25)       0.552   n4091<17>
    SLICE_X33Y49.B       Tilo                  0.259   fft_out_ram_72<8>
                                                       n4091<17>_inv2_INV_0
    SLICE_X30Y49.AX      net (fanout=1)        0.440   n4091<17>_inv
    SLICE_X30Y49.COUT    Taxcy                 0.208   Maddsub_n4094_cy<3>
                                                       Maddsub_n4094_cy<3>
    SLICE_X30Y50.CIN     net (fanout=1)        0.003   Maddsub_n4094_cy<3>
    SLICE_X30Y50.COUT    Tbyp                  0.076   Maddsub_n4094_cy<7>
                                                       Maddsub_n4094_cy<7>
    SLICE_X30Y51.CIN     net (fanout=1)        0.003   Maddsub_n4094_cy<7>
    SLICE_X30Y51.COUT    Tbyp                  0.076   fft_out_ram_0<4>
                                                       Maddsub_n4094_cy<11>
    SLICE_X30Y52.CIN     net (fanout=1)        0.003   Maddsub_n4094_cy<11>
    SLICE_X30Y52.COUT    Tbyp                  0.076   fft_out_ram_64<4>
                                                       Maddsub_n4094_cy<15>
    SLICE_X30Y53.CIN     net (fanout=1)        0.003   Maddsub_n4094_cy<15>
    SLICE_X30Y53.BMUX    Tcinb                 0.292   n4094<17>
                                                       Maddsub_n4094_xor<17>
    SLICE_X33Y52.A3      net (fanout=24)       0.541   n4094<17>
    SLICE_X33Y52.A       Tilo                  0.259   n4094<17>_inv
                                                       n4094<17>_inv2_INV_0
    SLICE_X28Y47.AX      net (fanout=1)        0.910   n4094<17>_inv
    SLICE_X28Y47.COUT    Taxcy                 0.259   fft_out_ram_7<13>
                                                       Maddsub_n4097_cy<3>
    SLICE_X28Y48.CIN     net (fanout=1)        0.003   Maddsub_n4097_cy<3>
    SLICE_X28Y48.COUT    Tbyp                  0.076   Maddsub_n4097_cy<7>
                                                       Maddsub_n4097_cy<7>
    SLICE_X28Y49.CIN     net (fanout=1)        0.003   Maddsub_n4097_cy<7>
    SLICE_X28Y49.COUT    Tbyp                  0.076   Maddsub_n4097_cy<11>
                                                       Maddsub_n4097_cy<11>
    SLICE_X28Y50.CIN     net (fanout=1)        0.003   Maddsub_n4097_cy<11>
    SLICE_X28Y50.COUT    Tbyp                  0.076   fft_out_ram_14<4>
                                                       Maddsub_n4097_cy<15>
    SLICE_X28Y51.CIN     net (fanout=1)        0.003   Maddsub_n4097_cy<15>
    SLICE_X28Y51.BMUX    Tcinb                 0.260   fft_out_ram_13<4>
                                                       Maddsub_n4097_xor<17>
    SLICE_X29Y52.A4      net (fanout=24)       0.498   n4097<17>
    SLICE_X29Y52.A       Tilo                  0.259   fft_out_ram_6<8>
                                                       n4097<17>_inv2_1_INV_0
    SLICE_X28Y52.AX      net (fanout=1)        0.225   n4097<17>_inv2
    SLICE_X28Y52.COUT    Taxcy                 0.259   Maddsub_n4100_cy<3>
                                                       Maddsub_n4100_cy<3>
    SLICE_X28Y53.CIN     net (fanout=1)        0.003   Maddsub_n4100_cy<3>
    SLICE_X28Y53.COUT    Tbyp                  0.076   fft_out_ram_5<4>
                                                       Maddsub_n4100_cy<7>
    SLICE_X28Y54.CIN     net (fanout=1)        0.003   Maddsub_n4100_cy<7>
    SLICE_X28Y54.COUT    Tbyp                  0.076   Maddsub_n4100_cy<11>
                                                       Maddsub_n4100_cy<11>
    SLICE_X28Y55.CIN     net (fanout=1)        0.003   Maddsub_n4100_cy<11>
    SLICE_X28Y55.COUT    Tbyp                  0.076   fft_out_ram_7<4>
                                                       Maddsub_n4100_cy<15>
    SLICE_X28Y56.CIN     net (fanout=1)        0.082   Maddsub_n4100_cy<15>
    SLICE_X28Y56.BMUX    Tcinb                 0.260   n4100<17>
                                                       Maddsub_n4100_xor<17>
    SLICE_X27Y52.A5      net (fanout=23)       0.877   n4100<17>
    SLICE_X27Y52.A       Tilo                  0.259   n4100<17>_inv2
                                                       n4100<17>_inv2_1_INV_0
    SLICE_X26Y52.AX      net (fanout=1)        0.254   n4100<17>_inv2
    SLICE_X26Y52.COUT    Taxcy                 0.208   Maddsub_n4103_cy<3>
                                                       Maddsub_n4103_cy<3>
    SLICE_X26Y53.CIN     net (fanout=1)        0.003   Maddsub_n4103_cy<3>
    SLICE_X26Y53.COUT    Tbyp                  0.076   Maddsub_n4103_cy<7>
                                                       Maddsub_n4103_cy<7>
    SLICE_X26Y54.CIN     net (fanout=1)        0.003   Maddsub_n4103_cy<7>
    SLICE_X26Y54.COUT    Tbyp                  0.076   Maddsub_n4103_cy<11>
                                                       Maddsub_n4103_cy<11>
    SLICE_X26Y55.CIN     net (fanout=1)        0.003   Maddsub_n4103_cy<11>
    SLICE_X26Y55.COUT    Tbyp                  0.076   vga_ram_45<4>
                                                       Maddsub_n4103_cy<15>
    SLICE_X26Y56.CIN     net (fanout=1)        0.082   Maddsub_n4103_cy<15>
    SLICE_X26Y56.BMUX    Tcinb                 0.292   n4103<17>
                                                       Maddsub_n4103_xor<17>
    SLICE_X25Y53.B3      net (fanout=22)       0.825   n4103<17>
    SLICE_X25Y53.B       Tilo                  0.259   fft_out_ram_67<3>
                                                       n4103<17>_inv2_1_INV_0
    SLICE_X24Y53.AX      net (fanout=1)        0.608   n4103<17>_inv2
    SLICE_X24Y53.COUT    Taxcy                 0.259   Maddsub_n4106_cy<3>
                                                       Maddsub_n4106_cy<3>
    SLICE_X24Y54.CIN     net (fanout=1)        0.003   Maddsub_n4106_cy<3>
    SLICE_X24Y54.COUT    Tbyp                  0.076   vga_ram_34<4>
                                                       Maddsub_n4106_cy<7>
    SLICE_X24Y55.CIN     net (fanout=1)        0.003   Maddsub_n4106_cy<7>
    SLICE_X24Y55.COUT    Tbyp                  0.076   Maddsub_n4106_cy<11>
                                                       Maddsub_n4106_cy<11>
    SLICE_X24Y56.CIN     net (fanout=1)        0.082   Maddsub_n4106_cy<11>
    SLICE_X24Y56.COUT    Tbyp                  0.076   Maddsub_n4106_cy<15>
                                                       Maddsub_n4106_cy<15>
    SLICE_X24Y57.CIN     net (fanout=1)        0.003   Maddsub_n4106_cy<15>
    SLICE_X24Y57.BMUX    Tcinb                 0.260   vga_ram_59<0>
                                                       Maddsub_n4106_xor<17>
    SLICE_X23Y54.D6      net (fanout=21)       0.611   n4106<17>
    SLICE_X23Y54.D       Tilo                  0.259   fft_out_ram_3<3>
                                                       n4106<17>_inv2_1_INV_0
    SLICE_X22Y54.AX      net (fanout=1)        0.732   n4106<17>_inv2
    SLICE_X22Y54.COUT    Taxcy                 0.208   Maddsub_n4109_cy<3>
                                                       Maddsub_n4109_cy<3>
    SLICE_X22Y55.CIN     net (fanout=1)        0.003   Maddsub_n4109_cy<3>
    SLICE_X22Y55.COUT    Tbyp                  0.076   Maddsub_n4109_cy<7>
                                                       Maddsub_n4109_cy<7>
    SLICE_X22Y56.CIN     net (fanout=1)        0.082   Maddsub_n4109_cy<7>
    SLICE_X22Y56.COUT    Tbyp                  0.076   vga_ram_12<0>
                                                       Maddsub_n4109_cy<11>
    SLICE_X22Y57.CIN     net (fanout=1)        0.003   Maddsub_n4109_cy<11>
    SLICE_X22Y57.COUT    Tbyp                  0.076   Maddsub_n4109_cy<15>
                                                       Maddsub_n4109_cy<15>
    SLICE_X22Y58.CIN     net (fanout=1)        0.003   Maddsub_n4109_cy<15>
    SLICE_X22Y58.BMUX    Tcinb                 0.292   vga_ram_63<0>
                                                       Maddsub_n4109_xor<17>
    SLICE_X21Y55.A3      net (fanout=20)       0.829   n4109<17>
    SLICE_X21Y55.A       Tilo                  0.259   n4109<17>_inv2
                                                       n4109<17>_inv2_1_INV_0
    SLICE_X20Y55.AX      net (fanout=1)        0.225   n4109<17>_inv2
    SLICE_X20Y55.COUT    Taxcy                 0.259   Maddsub_n4112_cy<3>
                                                       Maddsub_n4112_cy<3>
    SLICE_X20Y56.CIN     net (fanout=1)        0.082   Maddsub_n4112_cy<3>
    SLICE_X20Y56.CMUX    Tcinc                 0.272   vga_ram_79<0>
                                                       Maddsub_n4112_cy<7>
    SLICE_X22Y61.A2      net (fanout=2)        1.235   n4112<6>
    SLICE_X22Y61.COUT    Topcya                0.379   vga_ram_28<4>
                                                       Maddsub_n4115_lut<8>
                                                       Maddsub_n4115_cy<11>
    SLICE_X22Y62.CIN     net (fanout=1)        0.003   Maddsub_n4115_cy<11>
    SLICE_X22Y62.COUT    Tbyp                  0.076   Maddsub_n4115_cy<15>
                                                       Maddsub_n4115_cy<15>
    SLICE_X22Y63.CIN     net (fanout=1)        0.003   Maddsub_n4115_cy<15>
    SLICE_X22Y63.BMUX    Tcinb                 0.292   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1445
                                                       Maddsub_n4115_xor<17>
    SLICE_X19Y57.C1      net (fanout=18)       1.110   n4115<17>
    SLICE_X19Y57.C       Tilo                  0.259   vga_ram_9<3>
                                                       n4115<17>_inv2_1_INV_0
    SLICE_X18Y56.AX      net (fanout=1)        1.012   n4115<17>_inv2
    SLICE_X18Y56.COUT    Taxcy                 0.208   Maddsub_n4118_cy<3>
                                                       Maddsub_n4118_cy<3>
    SLICE_X18Y57.CIN     net (fanout=1)        0.003   Maddsub_n4118_cy<3>
    SLICE_X18Y57.COUT    Tbyp                  0.076   vga_ram_15<0>
                                                       Maddsub_n4118_cy<7>
    SLICE_X18Y58.CIN     net (fanout=1)        0.003   Maddsub_n4118_cy<7>
    SLICE_X18Y58.COUT    Tbyp                  0.076   vga_ram_11<0>
                                                       Maddsub_n4118_cy<11>
    SLICE_X18Y59.CIN     net (fanout=1)        0.003   Maddsub_n4118_cy<11>
    SLICE_X18Y59.COUT    Tbyp                  0.076   Maddsub_n4118_cy<15>
                                                       Maddsub_n4118_cy<15>
    SLICE_X18Y60.CIN     net (fanout=1)        0.003   Maddsub_n4118_cy<15>
    SLICE_X18Y60.BMUX    Tcinb                 0.292   vga_ram_19<4>
                                                       Maddsub_n4118_xor<17>
    SLICE_X13Y58.A4      net (fanout=7)        0.893   n4118<17>
    SLICE_X13Y58.A       Tilo                  0.259   vga_ram_87<3>
                                                       GND_4_o_INV_63_o1_4_INV_0
    SLICE_X20Y56.D5      net (fanout=18)       1.121   GND_4_o_INV_63_o13
    SLICE_X20Y56.CLK     Tas                   0.320   vga_ram_79<0>
                                                       GND_4_o_INV_63_o13_rt
                                                       vga_ram_79_0
    -------------------------------------------------  ---------------------------
    Total                                     33.558ns (14.064ns logic, 19.494ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point vga_ram_74_0 (SLICE_X16Y54.AX), 12063601608700780544 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT (DSP)
  Destination:          vga_ram_74_0 (FF)
  Requirement:          50.000ns
  Data Path Delay:      33.591ns (Levels of Logic = 77)
  Clock Path Skew:      -0.059ns (0.327 - 0.386)
  Source Clock:         original_clk rising at 0.000ns
  Destination Clock:    original_clk rising at 50.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT to vga_ram_74_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y12.P29      Tdspcko_P_PREG        1.200   Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT
                                                       Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT
    SLICE_X31Y49.B2      net (fanout=17)       1.340   a<29>
    SLICE_X31Y49.B       Tilo                  0.259   Maddsub_n4079_cy<5>
                                                       Maddsub_n4079_cy<5>1
    SLICE_X28Y43.AX      net (fanout=14)       1.215   Maddsub_n4079_cy<5>
    SLICE_X28Y43.COUT    Taxcy                 0.259   Maddsub_n4082_cy<3>
                                                       Maddsub_n4082_cy<3>
    SLICE_X28Y44.CIN     net (fanout=1)        0.003   Maddsub_n4082_cy<3>
    SLICE_X28Y44.COUT    Tbyp                  0.076   Maddsub_n4082_cy<7>
                                                       Maddsub_n4082_cy<7>
    SLICE_X28Y45.CIN     net (fanout=1)        0.003   Maddsub_n4082_cy<7>
    SLICE_X28Y45.COUT    Tbyp                  0.076   fft_out_ram_33<9>
                                                       Maddsub_n4082_cy<11>
    SLICE_X28Y46.CIN     net (fanout=1)        0.003   Maddsub_n4082_cy<11>
    SLICE_X28Y46.AMUX    Tcina                 0.177   fft_out_ram_32<9>
                                                       Maddsub_n4082_xor<12>
    SLICE_X33Y43.A4      net (fanout=24)       1.027   n4082<12>
    SLICE_X33Y43.A       Tilo                  0.259   fft_out_ram_72<12>
                                                       n4082<12>_inv2_INV_0
    SLICE_X32Y43.AX      net (fanout=1)        0.225   n4082<12>_inv
    SLICE_X32Y43.COUT    Taxcy                 0.259   Maddsub_n4085_cy<3>
                                                       Maddsub_n4085_cy<3>
    SLICE_X32Y44.CIN     net (fanout=1)        0.003   Maddsub_n4085_cy<3>
    SLICE_X32Y44.COUT    Tbyp                  0.076   Maddsub_n4085_cy<7>
                                                       Maddsub_n4085_cy<7>
    SLICE_X32Y45.CIN     net (fanout=1)        0.003   Maddsub_n4085_cy<7>
    SLICE_X32Y45.COUT    Tbyp                  0.076   fft_out_ram_0<9>
                                                       Maddsub_n4085_cy<11>
    SLICE_X32Y46.CIN     net (fanout=1)        0.003   Maddsub_n4085_cy<11>
    SLICE_X32Y46.DMUX    Tcind                 0.272   fft_out_ram_2<9>
                                                       Maddsub_n4085_xor<15>
    SLICE_X31Y44.A5      net (fanout=26)       0.639   n4085<15>
    SLICE_X31Y44.A       Tilo                  0.259   _n10581_inv
                                                       n4085<15>_inv2_INV_0
    SLICE_X30Y44.AX      net (fanout=1)        0.254   n4085<15>_inv
    SLICE_X30Y44.COUT    Taxcy                 0.208   Maddsub_n4088_cy<3>
                                                       Maddsub_n4088_cy<3>
    SLICE_X30Y45.CIN     net (fanout=1)        0.003   Maddsub_n4088_cy<3>
    SLICE_X30Y45.COUT    Tbyp                  0.076   Maddsub_n4088_cy<7>
                                                       Maddsub_n4088_cy<7>
    SLICE_X30Y46.CIN     net (fanout=1)        0.003   Maddsub_n4088_cy<7>
    SLICE_X30Y46.COUT    Tbyp                  0.076   fft_out_ram_35<9>
                                                       Maddsub_n4088_cy<11>
    SLICE_X30Y47.CIN     net (fanout=1)        0.003   Maddsub_n4088_cy<11>
    SLICE_X30Y47.COUT    Tbyp                  0.076   fft_out_ram_10<13>
                                                       Maddsub_n4088_cy<15>
    SLICE_X30Y48.CIN     net (fanout=1)        0.003   Maddsub_n4088_cy<15>
    SLICE_X30Y48.BMUX    Tcinb                 0.292   n4088<17>
                                                       Maddsub_n4088_xor<17>
    SLICE_X33Y48.A6      net (fanout=26)       0.380   n4088<17>
    SLICE_X33Y48.A       Tilo                  0.259   n4088<17>_inv
                                                       n4088<17>_inv2_INV_0
    SLICE_X32Y47.AX      net (fanout=1)        0.386   n4088<17>_inv
    SLICE_X32Y47.COUT    Taxcy                 0.259   fft_out_ram_2<13>
                                                       Maddsub_n4091_cy<3>
    SLICE_X32Y48.CIN     net (fanout=1)        0.003   Maddsub_n4091_cy<3>
    SLICE_X32Y48.COUT    Tbyp                  0.076   fft_out_ram_1<13>
                                                       Maddsub_n4091_cy<7>
    SLICE_X32Y49.CIN     net (fanout=1)        0.003   Maddsub_n4091_cy<7>
    SLICE_X32Y49.COUT    Tbyp                  0.076   fft_out_ram_0<13>
                                                       Maddsub_n4091_cy<11>
    SLICE_X32Y50.CIN     net (fanout=1)        0.003   Maddsub_n4091_cy<11>
    SLICE_X32Y50.COUT    Tbyp                  0.076   fft_out_ram_73<4>
                                                       Maddsub_n4091_cy<15>
    SLICE_X32Y51.CIN     net (fanout=1)        0.003   Maddsub_n4091_cy<15>
    SLICE_X32Y51.BMUX    Tcinb                 0.260   fft_out_ram_2<4>
                                                       Maddsub_n4091_xor<17>
    SLICE_X33Y49.B3      net (fanout=25)       0.552   n4091<17>
    SLICE_X33Y49.B       Tilo                  0.259   fft_out_ram_72<8>
                                                       n4091<17>_inv2_INV_0
    SLICE_X30Y49.AX      net (fanout=1)        0.440   n4091<17>_inv
    SLICE_X30Y49.COUT    Taxcy                 0.208   Maddsub_n4094_cy<3>
                                                       Maddsub_n4094_cy<3>
    SLICE_X30Y50.CIN     net (fanout=1)        0.003   Maddsub_n4094_cy<3>
    SLICE_X30Y50.COUT    Tbyp                  0.076   Maddsub_n4094_cy<7>
                                                       Maddsub_n4094_cy<7>
    SLICE_X30Y51.CIN     net (fanout=1)        0.003   Maddsub_n4094_cy<7>
    SLICE_X30Y51.COUT    Tbyp                  0.076   fft_out_ram_0<4>
                                                       Maddsub_n4094_cy<11>
    SLICE_X30Y52.CIN     net (fanout=1)        0.003   Maddsub_n4094_cy<11>
    SLICE_X30Y52.COUT    Tbyp                  0.076   fft_out_ram_64<4>
                                                       Maddsub_n4094_cy<15>
    SLICE_X30Y53.CIN     net (fanout=1)        0.003   Maddsub_n4094_cy<15>
    SLICE_X30Y53.BMUX    Tcinb                 0.292   n4094<17>
                                                       Maddsub_n4094_xor<17>
    SLICE_X33Y52.A3      net (fanout=24)       0.541   n4094<17>
    SLICE_X33Y52.A       Tilo                  0.259   n4094<17>_inv
                                                       n4094<17>_inv2_INV_0
    SLICE_X28Y47.AX      net (fanout=1)        0.910   n4094<17>_inv
    SLICE_X28Y47.COUT    Taxcy                 0.259   fft_out_ram_7<13>
                                                       Maddsub_n4097_cy<3>
    SLICE_X28Y48.CIN     net (fanout=1)        0.003   Maddsub_n4097_cy<3>
    SLICE_X28Y48.COUT    Tbyp                  0.076   Maddsub_n4097_cy<7>
                                                       Maddsub_n4097_cy<7>
    SLICE_X28Y49.CIN     net (fanout=1)        0.003   Maddsub_n4097_cy<7>
    SLICE_X28Y49.COUT    Tbyp                  0.076   Maddsub_n4097_cy<11>
                                                       Maddsub_n4097_cy<11>
    SLICE_X28Y50.CIN     net (fanout=1)        0.003   Maddsub_n4097_cy<11>
    SLICE_X28Y50.COUT    Tbyp                  0.076   fft_out_ram_14<4>
                                                       Maddsub_n4097_cy<15>
    SLICE_X28Y51.CIN     net (fanout=1)        0.003   Maddsub_n4097_cy<15>
    SLICE_X28Y51.BMUX    Tcinb                 0.260   fft_out_ram_13<4>
                                                       Maddsub_n4097_xor<17>
    SLICE_X29Y52.A4      net (fanout=24)       0.498   n4097<17>
    SLICE_X29Y52.A       Tilo                  0.259   fft_out_ram_6<8>
                                                       n4097<17>_inv2_1_INV_0
    SLICE_X28Y52.AX      net (fanout=1)        0.225   n4097<17>_inv2
    SLICE_X28Y52.COUT    Taxcy                 0.259   Maddsub_n4100_cy<3>
                                                       Maddsub_n4100_cy<3>
    SLICE_X28Y53.CIN     net (fanout=1)        0.003   Maddsub_n4100_cy<3>
    SLICE_X28Y53.COUT    Tbyp                  0.076   fft_out_ram_5<4>
                                                       Maddsub_n4100_cy<7>
    SLICE_X28Y54.CIN     net (fanout=1)        0.003   Maddsub_n4100_cy<7>
    SLICE_X28Y54.COUT    Tbyp                  0.076   Maddsub_n4100_cy<11>
                                                       Maddsub_n4100_cy<11>
    SLICE_X28Y55.CIN     net (fanout=1)        0.003   Maddsub_n4100_cy<11>
    SLICE_X28Y55.COUT    Tbyp                  0.076   fft_out_ram_7<4>
                                                       Maddsub_n4100_cy<15>
    SLICE_X28Y56.CIN     net (fanout=1)        0.082   Maddsub_n4100_cy<15>
    SLICE_X28Y56.BMUX    Tcinb                 0.260   n4100<17>
                                                       Maddsub_n4100_xor<17>
    SLICE_X27Y52.A5      net (fanout=23)       0.877   n4100<17>
    SLICE_X27Y52.A       Tilo                  0.259   n4100<17>_inv2
                                                       n4100<17>_inv2_1_INV_0
    SLICE_X26Y52.AX      net (fanout=1)        0.254   n4100<17>_inv2
    SLICE_X26Y52.COUT    Taxcy                 0.208   Maddsub_n4103_cy<3>
                                                       Maddsub_n4103_cy<3>
    SLICE_X26Y53.CIN     net (fanout=1)        0.003   Maddsub_n4103_cy<3>
    SLICE_X26Y53.COUT    Tbyp                  0.076   Maddsub_n4103_cy<7>
                                                       Maddsub_n4103_cy<7>
    SLICE_X26Y54.CIN     net (fanout=1)        0.003   Maddsub_n4103_cy<7>
    SLICE_X26Y54.COUT    Tbyp                  0.076   Maddsub_n4103_cy<11>
                                                       Maddsub_n4103_cy<11>
    SLICE_X26Y55.CIN     net (fanout=1)        0.003   Maddsub_n4103_cy<11>
    SLICE_X26Y55.COUT    Tbyp                  0.076   vga_ram_45<4>
                                                       Maddsub_n4103_cy<15>
    SLICE_X26Y56.CIN     net (fanout=1)        0.082   Maddsub_n4103_cy<15>
    SLICE_X26Y56.BMUX    Tcinb                 0.292   n4103<17>
                                                       Maddsub_n4103_xor<17>
    SLICE_X25Y53.B3      net (fanout=22)       0.825   n4103<17>
    SLICE_X25Y53.B       Tilo                  0.259   fft_out_ram_67<3>
                                                       n4103<17>_inv2_1_INV_0
    SLICE_X24Y53.AX      net (fanout=1)        0.608   n4103<17>_inv2
    SLICE_X24Y53.COUT    Taxcy                 0.259   Maddsub_n4106_cy<3>
                                                       Maddsub_n4106_cy<3>
    SLICE_X24Y54.CIN     net (fanout=1)        0.003   Maddsub_n4106_cy<3>
    SLICE_X24Y54.COUT    Tbyp                  0.076   vga_ram_34<4>
                                                       Maddsub_n4106_cy<7>
    SLICE_X24Y55.CIN     net (fanout=1)        0.003   Maddsub_n4106_cy<7>
    SLICE_X24Y55.COUT    Tbyp                  0.076   Maddsub_n4106_cy<11>
                                                       Maddsub_n4106_cy<11>
    SLICE_X24Y56.CIN     net (fanout=1)        0.082   Maddsub_n4106_cy<11>
    SLICE_X24Y56.COUT    Tbyp                  0.076   Maddsub_n4106_cy<15>
                                                       Maddsub_n4106_cy<15>
    SLICE_X24Y57.CIN     net (fanout=1)        0.003   Maddsub_n4106_cy<15>
    SLICE_X24Y57.BMUX    Tcinb                 0.260   vga_ram_59<0>
                                                       Maddsub_n4106_xor<17>
    SLICE_X23Y54.D6      net (fanout=21)       0.611   n4106<17>
    SLICE_X23Y54.D       Tilo                  0.259   fft_out_ram_3<3>
                                                       n4106<17>_inv2_1_INV_0
    SLICE_X22Y54.AX      net (fanout=1)        0.732   n4106<17>_inv2
    SLICE_X22Y54.COUT    Taxcy                 0.208   Maddsub_n4109_cy<3>
                                                       Maddsub_n4109_cy<3>
    SLICE_X22Y55.CIN     net (fanout=1)        0.003   Maddsub_n4109_cy<3>
    SLICE_X22Y55.COUT    Tbyp                  0.076   Maddsub_n4109_cy<7>
                                                       Maddsub_n4109_cy<7>
    SLICE_X22Y56.CIN     net (fanout=1)        0.082   Maddsub_n4109_cy<7>
    SLICE_X22Y56.COUT    Tbyp                  0.076   vga_ram_12<0>
                                                       Maddsub_n4109_cy<11>
    SLICE_X22Y57.CIN     net (fanout=1)        0.003   Maddsub_n4109_cy<11>
    SLICE_X22Y57.COUT    Tbyp                  0.076   Maddsub_n4109_cy<15>
                                                       Maddsub_n4109_cy<15>
    SLICE_X22Y58.CIN     net (fanout=1)        0.003   Maddsub_n4109_cy<15>
    SLICE_X22Y58.BMUX    Tcinb                 0.292   vga_ram_63<0>
                                                       Maddsub_n4109_xor<17>
    SLICE_X21Y55.A3      net (fanout=20)       0.829   n4109<17>
    SLICE_X21Y55.A       Tilo                  0.259   n4109<17>_inv2
                                                       n4109<17>_inv2_1_INV_0
    SLICE_X20Y55.AX      net (fanout=1)        0.225   n4109<17>_inv2
    SLICE_X20Y55.COUT    Taxcy                 0.259   Maddsub_n4112_cy<3>
                                                       Maddsub_n4112_cy<3>
    SLICE_X20Y56.CIN     net (fanout=1)        0.082   Maddsub_n4112_cy<3>
    SLICE_X20Y56.COUT    Tbyp                  0.076   vga_ram_79<0>
                                                       Maddsub_n4112_cy<7>
    SLICE_X20Y57.CIN     net (fanout=1)        0.003   Maddsub_n4112_cy<7>
    SLICE_X20Y57.COUT    Tbyp                  0.076   vga_ram_13<0>
                                                       Maddsub_n4112_cy<11>
    SLICE_X20Y58.CIN     net (fanout=1)        0.003   Maddsub_n4112_cy<11>
    SLICE_X20Y58.COUT    Tbyp                  0.076   Maddsub_n4112_cy<15>
                                                       Maddsub_n4112_cy<15>
    SLICE_X20Y59.CIN     net (fanout=1)        0.003   Maddsub_n4112_cy<15>
    SLICE_X20Y59.BMUX    Tcinb                 0.260   n4112<17>
                                                       Maddsub_n4112_xor<17>
    SLICE_X23Y59.C5      net (fanout=19)       0.414   n4112<17>
    SLICE_X23Y59.C       Tilo                  0.259   vga_ram_17<3>
                                                       n4112<17>_inv2_1_INV_0
    SLICE_X22Y59.AX      net (fanout=1)        0.421   n4112<17>_inv2
    SLICE_X22Y59.COUT    Taxcy                 0.208   Maddsub_n4115_cy<3>
                                                       Maddsub_n4115_cy<3>
    SLICE_X22Y60.CIN     net (fanout=1)        0.003   Maddsub_n4115_cy<3>
    SLICE_X22Y60.COUT    Tbyp                  0.076   vga_ram_30<0>
                                                       Maddsub_n4115_cy<7>
    SLICE_X22Y61.CIN     net (fanout=1)        0.003   Maddsub_n4115_cy<7>
    SLICE_X22Y61.COUT    Tbyp                  0.076   vga_ram_28<4>
                                                       Maddsub_n4115_cy<11>
    SLICE_X22Y62.CIN     net (fanout=1)        0.003   Maddsub_n4115_cy<11>
    SLICE_X22Y62.COUT    Tbyp                  0.076   Maddsub_n4115_cy<15>
                                                       Maddsub_n4115_cy<15>
    SLICE_X22Y63.CIN     net (fanout=1)        0.003   Maddsub_n4115_cy<15>
    SLICE_X22Y63.BMUX    Tcinb                 0.292   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1445
                                                       Maddsub_n4115_xor<17>
    SLICE_X19Y57.C1      net (fanout=18)       1.110   n4115<17>
    SLICE_X19Y57.C       Tilo                  0.259   vga_ram_9<3>
                                                       n4115<17>_inv2_1_INV_0
    SLICE_X18Y56.AX      net (fanout=1)        1.012   n4115<17>_inv2
    SLICE_X18Y56.COUT    Taxcy                 0.208   Maddsub_n4118_cy<3>
                                                       Maddsub_n4118_cy<3>
    SLICE_X18Y57.CIN     net (fanout=1)        0.003   Maddsub_n4118_cy<3>
    SLICE_X18Y57.COUT    Tbyp                  0.076   vga_ram_15<0>
                                                       Maddsub_n4118_cy<7>
    SLICE_X18Y58.CIN     net (fanout=1)        0.003   Maddsub_n4118_cy<7>
    SLICE_X18Y58.COUT    Tbyp                  0.076   vga_ram_11<0>
                                                       Maddsub_n4118_cy<11>
    SLICE_X18Y59.CIN     net (fanout=1)        0.003   Maddsub_n4118_cy<11>
    SLICE_X18Y59.COUT    Tbyp                  0.076   Maddsub_n4118_cy<15>
                                                       Maddsub_n4118_cy<15>
    SLICE_X18Y60.CIN     net (fanout=1)        0.003   Maddsub_n4118_cy<15>
    SLICE_X18Y60.BMUX    Tcinb                 0.292   vga_ram_19<4>
                                                       Maddsub_n4118_xor<17>
    SLICE_X23Y56.A3      net (fanout=7)        0.780   n4118<17>
    SLICE_X23Y56.A       Tilo                  0.259   vga_ram_78<3>
                                                       GND_4_o_INV_63_o1_3_INV_0
    SLICE_X16Y54.AX      net (fanout=18)       1.380   GND_4_o_INV_63_o12
    SLICE_X16Y54.CLK     Tdick                 0.136   vga_ram_74<3>
                                                       vga_ram_74_0
    -------------------------------------------------  ---------------------------
    Total                                     33.591ns (14.336ns logic, 19.255ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT (DSP)
  Destination:          vga_ram_74_0 (FF)
  Requirement:          50.000ns
  Data Path Delay:      33.574ns (Levels of Logic = 71)
  Clock Path Skew:      -0.059ns (0.327 - 0.386)
  Source Clock:         original_clk rising at 0.000ns
  Destination Clock:    original_clk rising at 50.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT to vga_ram_74_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y12.P29      Tdspcko_P_PREG        1.200   Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT
                                                       Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT
    SLICE_X31Y49.B2      net (fanout=17)       1.340   a<29>
    SLICE_X31Y49.B       Tilo                  0.259   Maddsub_n4079_cy<5>
                                                       Maddsub_n4079_cy<5>1
    SLICE_X28Y43.AX      net (fanout=14)       1.215   Maddsub_n4079_cy<5>
    SLICE_X28Y43.COUT    Taxcy                 0.259   Maddsub_n4082_cy<3>
                                                       Maddsub_n4082_cy<3>
    SLICE_X28Y44.CIN     net (fanout=1)        0.003   Maddsub_n4082_cy<3>
    SLICE_X28Y44.COUT    Tbyp                  0.076   Maddsub_n4082_cy<7>
                                                       Maddsub_n4082_cy<7>
    SLICE_X28Y45.CIN     net (fanout=1)        0.003   Maddsub_n4082_cy<7>
    SLICE_X28Y45.COUT    Tbyp                  0.076   fft_out_ram_33<9>
                                                       Maddsub_n4082_cy<11>
    SLICE_X28Y46.CIN     net (fanout=1)        0.003   Maddsub_n4082_cy<11>
    SLICE_X28Y46.AMUX    Tcina                 0.177   fft_out_ram_32<9>
                                                       Maddsub_n4082_xor<12>
    SLICE_X33Y43.A4      net (fanout=24)       1.027   n4082<12>
    SLICE_X33Y43.A       Tilo                  0.259   fft_out_ram_72<12>
                                                       n4082<12>_inv2_INV_0
    SLICE_X32Y43.AX      net (fanout=1)        0.225   n4082<12>_inv
    SLICE_X32Y43.COUT    Taxcy                 0.259   Maddsub_n4085_cy<3>
                                                       Maddsub_n4085_cy<3>
    SLICE_X32Y44.CIN     net (fanout=1)        0.003   Maddsub_n4085_cy<3>
    SLICE_X32Y44.COUT    Tbyp                  0.076   Maddsub_n4085_cy<7>
                                                       Maddsub_n4085_cy<7>
    SLICE_X32Y45.CIN     net (fanout=1)        0.003   Maddsub_n4085_cy<7>
    SLICE_X32Y45.COUT    Tbyp                  0.076   fft_out_ram_0<9>
                                                       Maddsub_n4085_cy<11>
    SLICE_X32Y46.CIN     net (fanout=1)        0.003   Maddsub_n4085_cy<11>
    SLICE_X32Y46.DMUX    Tcind                 0.272   fft_out_ram_2<9>
                                                       Maddsub_n4085_xor<15>
    SLICE_X31Y44.A5      net (fanout=26)       0.639   n4085<15>
    SLICE_X31Y44.A       Tilo                  0.259   _n10581_inv
                                                       n4085<15>_inv2_INV_0
    SLICE_X30Y44.AX      net (fanout=1)        0.254   n4085<15>_inv
    SLICE_X30Y44.COUT    Taxcy                 0.208   Maddsub_n4088_cy<3>
                                                       Maddsub_n4088_cy<3>
    SLICE_X30Y45.CIN     net (fanout=1)        0.003   Maddsub_n4088_cy<3>
    SLICE_X30Y45.COUT    Tbyp                  0.076   Maddsub_n4088_cy<7>
                                                       Maddsub_n4088_cy<7>
    SLICE_X30Y46.CIN     net (fanout=1)        0.003   Maddsub_n4088_cy<7>
    SLICE_X30Y46.COUT    Tbyp                  0.076   fft_out_ram_35<9>
                                                       Maddsub_n4088_cy<11>
    SLICE_X30Y47.CIN     net (fanout=1)        0.003   Maddsub_n4088_cy<11>
    SLICE_X30Y47.COUT    Tbyp                  0.076   fft_out_ram_10<13>
                                                       Maddsub_n4088_cy<15>
    SLICE_X30Y48.CIN     net (fanout=1)        0.003   Maddsub_n4088_cy<15>
    SLICE_X30Y48.BMUX    Tcinb                 0.292   n4088<17>
                                                       Maddsub_n4088_xor<17>
    SLICE_X33Y48.A6      net (fanout=26)       0.380   n4088<17>
    SLICE_X33Y48.A       Tilo                  0.259   n4088<17>_inv
                                                       n4088<17>_inv2_INV_0
    SLICE_X32Y47.AX      net (fanout=1)        0.386   n4088<17>_inv
    SLICE_X32Y47.COUT    Taxcy                 0.259   fft_out_ram_2<13>
                                                       Maddsub_n4091_cy<3>
    SLICE_X32Y48.CIN     net (fanout=1)        0.003   Maddsub_n4091_cy<3>
    SLICE_X32Y48.COUT    Tbyp                  0.076   fft_out_ram_1<13>
                                                       Maddsub_n4091_cy<7>
    SLICE_X32Y49.CIN     net (fanout=1)        0.003   Maddsub_n4091_cy<7>
    SLICE_X32Y49.COUT    Tbyp                  0.076   fft_out_ram_0<13>
                                                       Maddsub_n4091_cy<11>
    SLICE_X32Y50.CIN     net (fanout=1)        0.003   Maddsub_n4091_cy<11>
    SLICE_X32Y50.COUT    Tbyp                  0.076   fft_out_ram_73<4>
                                                       Maddsub_n4091_cy<15>
    SLICE_X32Y51.CIN     net (fanout=1)        0.003   Maddsub_n4091_cy<15>
    SLICE_X32Y51.BMUX    Tcinb                 0.260   fft_out_ram_2<4>
                                                       Maddsub_n4091_xor<17>
    SLICE_X33Y49.B3      net (fanout=25)       0.552   n4091<17>
    SLICE_X33Y49.B       Tilo                  0.259   fft_out_ram_72<8>
                                                       n4091<17>_inv2_INV_0
    SLICE_X30Y49.AX      net (fanout=1)        0.440   n4091<17>_inv
    SLICE_X30Y49.COUT    Taxcy                 0.208   Maddsub_n4094_cy<3>
                                                       Maddsub_n4094_cy<3>
    SLICE_X30Y50.CIN     net (fanout=1)        0.003   Maddsub_n4094_cy<3>
    SLICE_X30Y50.COUT    Tbyp                  0.076   Maddsub_n4094_cy<7>
                                                       Maddsub_n4094_cy<7>
    SLICE_X30Y51.CIN     net (fanout=1)        0.003   Maddsub_n4094_cy<7>
    SLICE_X30Y51.COUT    Tbyp                  0.076   fft_out_ram_0<4>
                                                       Maddsub_n4094_cy<11>
    SLICE_X30Y52.CIN     net (fanout=1)        0.003   Maddsub_n4094_cy<11>
    SLICE_X30Y52.COUT    Tbyp                  0.076   fft_out_ram_64<4>
                                                       Maddsub_n4094_cy<15>
    SLICE_X30Y53.CIN     net (fanout=1)        0.003   Maddsub_n4094_cy<15>
    SLICE_X30Y53.BMUX    Tcinb                 0.292   n4094<17>
                                                       Maddsub_n4094_xor<17>
    SLICE_X33Y52.A3      net (fanout=24)       0.541   n4094<17>
    SLICE_X33Y52.A       Tilo                  0.259   n4094<17>_inv
                                                       n4094<17>_inv2_INV_0
    SLICE_X28Y47.AX      net (fanout=1)        0.910   n4094<17>_inv
    SLICE_X28Y47.COUT    Taxcy                 0.259   fft_out_ram_7<13>
                                                       Maddsub_n4097_cy<3>
    SLICE_X28Y48.CIN     net (fanout=1)        0.003   Maddsub_n4097_cy<3>
    SLICE_X28Y48.COUT    Tbyp                  0.076   Maddsub_n4097_cy<7>
                                                       Maddsub_n4097_cy<7>
    SLICE_X28Y49.CIN     net (fanout=1)        0.003   Maddsub_n4097_cy<7>
    SLICE_X28Y49.COUT    Tbyp                  0.076   Maddsub_n4097_cy<11>
                                                       Maddsub_n4097_cy<11>
    SLICE_X28Y50.CIN     net (fanout=1)        0.003   Maddsub_n4097_cy<11>
    SLICE_X28Y50.COUT    Tbyp                  0.076   fft_out_ram_14<4>
                                                       Maddsub_n4097_cy<15>
    SLICE_X28Y51.CIN     net (fanout=1)        0.003   Maddsub_n4097_cy<15>
    SLICE_X28Y51.BMUX    Tcinb                 0.260   fft_out_ram_13<4>
                                                       Maddsub_n4097_xor<17>
    SLICE_X29Y52.A4      net (fanout=24)       0.498   n4097<17>
    SLICE_X29Y52.A       Tilo                  0.259   fft_out_ram_6<8>
                                                       n4097<17>_inv2_1_INV_0
    SLICE_X28Y52.AX      net (fanout=1)        0.225   n4097<17>_inv2
    SLICE_X28Y52.COUT    Taxcy                 0.259   Maddsub_n4100_cy<3>
                                                       Maddsub_n4100_cy<3>
    SLICE_X28Y53.CIN     net (fanout=1)        0.003   Maddsub_n4100_cy<3>
    SLICE_X28Y53.COUT    Tbyp                  0.076   fft_out_ram_5<4>
                                                       Maddsub_n4100_cy<7>
    SLICE_X28Y54.CIN     net (fanout=1)        0.003   Maddsub_n4100_cy<7>
    SLICE_X28Y54.COUT    Tbyp                  0.076   Maddsub_n4100_cy<11>
                                                       Maddsub_n4100_cy<11>
    SLICE_X28Y55.CIN     net (fanout=1)        0.003   Maddsub_n4100_cy<11>
    SLICE_X28Y55.COUT    Tbyp                  0.076   fft_out_ram_7<4>
                                                       Maddsub_n4100_cy<15>
    SLICE_X28Y56.CIN     net (fanout=1)        0.082   Maddsub_n4100_cy<15>
    SLICE_X28Y56.BMUX    Tcinb                 0.260   n4100<17>
                                                       Maddsub_n4100_xor<17>
    SLICE_X27Y52.A5      net (fanout=23)       0.877   n4100<17>
    SLICE_X27Y52.A       Tilo                  0.259   n4100<17>_inv2
                                                       n4100<17>_inv2_1_INV_0
    SLICE_X26Y52.AX      net (fanout=1)        0.254   n4100<17>_inv2
    SLICE_X26Y52.COUT    Taxcy                 0.208   Maddsub_n4103_cy<3>
                                                       Maddsub_n4103_cy<3>
    SLICE_X26Y53.CIN     net (fanout=1)        0.003   Maddsub_n4103_cy<3>
    SLICE_X26Y53.COUT    Tbyp                  0.076   Maddsub_n4103_cy<7>
                                                       Maddsub_n4103_cy<7>
    SLICE_X26Y54.CIN     net (fanout=1)        0.003   Maddsub_n4103_cy<7>
    SLICE_X26Y54.COUT    Tbyp                  0.076   Maddsub_n4103_cy<11>
                                                       Maddsub_n4103_cy<11>
    SLICE_X26Y55.CIN     net (fanout=1)        0.003   Maddsub_n4103_cy<11>
    SLICE_X26Y55.COUT    Tbyp                  0.076   vga_ram_45<4>
                                                       Maddsub_n4103_cy<15>
    SLICE_X26Y56.CIN     net (fanout=1)        0.082   Maddsub_n4103_cy<15>
    SLICE_X26Y56.BMUX    Tcinb                 0.292   n4103<17>
                                                       Maddsub_n4103_xor<17>
    SLICE_X25Y53.B3      net (fanout=22)       0.825   n4103<17>
    SLICE_X25Y53.B       Tilo                  0.259   fft_out_ram_67<3>
                                                       n4103<17>_inv2_1_INV_0
    SLICE_X24Y53.AX      net (fanout=1)        0.608   n4103<17>_inv2
    SLICE_X24Y53.COUT    Taxcy                 0.259   Maddsub_n4106_cy<3>
                                                       Maddsub_n4106_cy<3>
    SLICE_X24Y54.CIN     net (fanout=1)        0.003   Maddsub_n4106_cy<3>
    SLICE_X24Y54.COUT    Tbyp                  0.076   vga_ram_34<4>
                                                       Maddsub_n4106_cy<7>
    SLICE_X24Y55.CIN     net (fanout=1)        0.003   Maddsub_n4106_cy<7>
    SLICE_X24Y55.COUT    Tbyp                  0.076   Maddsub_n4106_cy<11>
                                                       Maddsub_n4106_cy<11>
    SLICE_X24Y56.CIN     net (fanout=1)        0.082   Maddsub_n4106_cy<11>
    SLICE_X24Y56.COUT    Tbyp                  0.076   Maddsub_n4106_cy<15>
                                                       Maddsub_n4106_cy<15>
    SLICE_X24Y57.CIN     net (fanout=1)        0.003   Maddsub_n4106_cy<15>
    SLICE_X24Y57.BMUX    Tcinb                 0.260   vga_ram_59<0>
                                                       Maddsub_n4106_xor<17>
    SLICE_X23Y54.D6      net (fanout=21)       0.611   n4106<17>
    SLICE_X23Y54.D       Tilo                  0.259   fft_out_ram_3<3>
                                                       n4106<17>_inv2_1_INV_0
    SLICE_X22Y54.AX      net (fanout=1)        0.732   n4106<17>_inv2
    SLICE_X22Y54.COUT    Taxcy                 0.208   Maddsub_n4109_cy<3>
                                                       Maddsub_n4109_cy<3>
    SLICE_X22Y55.CIN     net (fanout=1)        0.003   Maddsub_n4109_cy<3>
    SLICE_X22Y55.COUT    Tbyp                  0.076   Maddsub_n4109_cy<7>
                                                       Maddsub_n4109_cy<7>
    SLICE_X22Y56.CIN     net (fanout=1)        0.082   Maddsub_n4109_cy<7>
    SLICE_X22Y56.COUT    Tbyp                  0.076   vga_ram_12<0>
                                                       Maddsub_n4109_cy<11>
    SLICE_X22Y57.CIN     net (fanout=1)        0.003   Maddsub_n4109_cy<11>
    SLICE_X22Y57.COUT    Tbyp                  0.076   Maddsub_n4109_cy<15>
                                                       Maddsub_n4109_cy<15>
    SLICE_X22Y58.CIN     net (fanout=1)        0.003   Maddsub_n4109_cy<15>
    SLICE_X22Y58.BMUX    Tcinb                 0.292   vga_ram_63<0>
                                                       Maddsub_n4109_xor<17>
    SLICE_X21Y55.A3      net (fanout=20)       0.829   n4109<17>
    SLICE_X21Y55.A       Tilo                  0.259   n4109<17>_inv2
                                                       n4109<17>_inv2_1_INV_0
    SLICE_X20Y55.AX      net (fanout=1)        0.225   n4109<17>_inv2
    SLICE_X20Y55.COUT    Taxcy                 0.259   Maddsub_n4112_cy<3>
                                                       Maddsub_n4112_cy<3>
    SLICE_X20Y56.CIN     net (fanout=1)        0.082   Maddsub_n4112_cy<3>
    SLICE_X20Y56.COUT    Tbyp                  0.076   vga_ram_79<0>
                                                       Maddsub_n4112_cy<7>
    SLICE_X20Y57.CIN     net (fanout=1)        0.003   Maddsub_n4112_cy<7>
    SLICE_X20Y57.CMUX    Tcinc                 0.272   vga_ram_13<0>
                                                       Maddsub_n4112_cy<11>
    SLICE_X22Y62.A1      net (fanout=2)        1.289   n4112<10>
    SLICE_X22Y62.COUT    Topcya                0.379   Maddsub_n4115_cy<15>
                                                       Maddsub_n4115_lut<12>
                                                       Maddsub_n4115_cy<15>
    SLICE_X22Y63.CIN     net (fanout=1)        0.003   Maddsub_n4115_cy<15>
    SLICE_X22Y63.BMUX    Tcinb                 0.292   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1445
                                                       Maddsub_n4115_xor<17>
    SLICE_X19Y57.C1      net (fanout=18)       1.110   n4115<17>
    SLICE_X19Y57.C       Tilo                  0.259   vga_ram_9<3>
                                                       n4115<17>_inv2_1_INV_0
    SLICE_X18Y56.AX      net (fanout=1)        1.012   n4115<17>_inv2
    SLICE_X18Y56.COUT    Taxcy                 0.208   Maddsub_n4118_cy<3>
                                                       Maddsub_n4118_cy<3>
    SLICE_X18Y57.CIN     net (fanout=1)        0.003   Maddsub_n4118_cy<3>
    SLICE_X18Y57.COUT    Tbyp                  0.076   vga_ram_15<0>
                                                       Maddsub_n4118_cy<7>
    SLICE_X18Y58.CIN     net (fanout=1)        0.003   Maddsub_n4118_cy<7>
    SLICE_X18Y58.COUT    Tbyp                  0.076   vga_ram_11<0>
                                                       Maddsub_n4118_cy<11>
    SLICE_X18Y59.CIN     net (fanout=1)        0.003   Maddsub_n4118_cy<11>
    SLICE_X18Y59.COUT    Tbyp                  0.076   Maddsub_n4118_cy<15>
                                                       Maddsub_n4118_cy<15>
    SLICE_X18Y60.CIN     net (fanout=1)        0.003   Maddsub_n4118_cy<15>
    SLICE_X18Y60.BMUX    Tcinb                 0.292   vga_ram_19<4>
                                                       Maddsub_n4118_xor<17>
    SLICE_X23Y56.A3      net (fanout=7)        0.780   n4118<17>
    SLICE_X23Y56.A       Tilo                  0.259   vga_ram_78<3>
                                                       GND_4_o_INV_63_o1_3_INV_0
    SLICE_X16Y54.AX      net (fanout=18)       1.380   GND_4_o_INV_63_o12
    SLICE_X16Y54.CLK     Tdick                 0.136   vga_ram_74<3>
                                                       vga_ram_74_0
    -------------------------------------------------  ---------------------------
    Total                                     33.574ns (13.880ns logic, 19.694ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT (DSP)
  Destination:          vga_ram_74_0 (FF)
  Requirement:          50.000ns
  Data Path Delay:      33.520ns (Levels of Logic = 71)
  Clock Path Skew:      -0.059ns (0.327 - 0.386)
  Source Clock:         original_clk rising at 0.000ns
  Destination Clock:    original_clk rising at 50.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT to vga_ram_74_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y12.P29      Tdspcko_P_PREG        1.200   Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT
                                                       Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT
    SLICE_X31Y49.B2      net (fanout=17)       1.340   a<29>
    SLICE_X31Y49.B       Tilo                  0.259   Maddsub_n4079_cy<5>
                                                       Maddsub_n4079_cy<5>1
    SLICE_X28Y43.AX      net (fanout=14)       1.215   Maddsub_n4079_cy<5>
    SLICE_X28Y43.COUT    Taxcy                 0.259   Maddsub_n4082_cy<3>
                                                       Maddsub_n4082_cy<3>
    SLICE_X28Y44.CIN     net (fanout=1)        0.003   Maddsub_n4082_cy<3>
    SLICE_X28Y44.COUT    Tbyp                  0.076   Maddsub_n4082_cy<7>
                                                       Maddsub_n4082_cy<7>
    SLICE_X28Y45.CIN     net (fanout=1)        0.003   Maddsub_n4082_cy<7>
    SLICE_X28Y45.COUT    Tbyp                  0.076   fft_out_ram_33<9>
                                                       Maddsub_n4082_cy<11>
    SLICE_X28Y46.CIN     net (fanout=1)        0.003   Maddsub_n4082_cy<11>
    SLICE_X28Y46.AMUX    Tcina                 0.177   fft_out_ram_32<9>
                                                       Maddsub_n4082_xor<12>
    SLICE_X33Y43.A4      net (fanout=24)       1.027   n4082<12>
    SLICE_X33Y43.A       Tilo                  0.259   fft_out_ram_72<12>
                                                       n4082<12>_inv2_INV_0
    SLICE_X32Y43.AX      net (fanout=1)        0.225   n4082<12>_inv
    SLICE_X32Y43.COUT    Taxcy                 0.259   Maddsub_n4085_cy<3>
                                                       Maddsub_n4085_cy<3>
    SLICE_X32Y44.CIN     net (fanout=1)        0.003   Maddsub_n4085_cy<3>
    SLICE_X32Y44.COUT    Tbyp                  0.076   Maddsub_n4085_cy<7>
                                                       Maddsub_n4085_cy<7>
    SLICE_X32Y45.CIN     net (fanout=1)        0.003   Maddsub_n4085_cy<7>
    SLICE_X32Y45.COUT    Tbyp                  0.076   fft_out_ram_0<9>
                                                       Maddsub_n4085_cy<11>
    SLICE_X32Y46.CIN     net (fanout=1)        0.003   Maddsub_n4085_cy<11>
    SLICE_X32Y46.DMUX    Tcind                 0.272   fft_out_ram_2<9>
                                                       Maddsub_n4085_xor<15>
    SLICE_X31Y44.A5      net (fanout=26)       0.639   n4085<15>
    SLICE_X31Y44.A       Tilo                  0.259   _n10581_inv
                                                       n4085<15>_inv2_INV_0
    SLICE_X30Y44.AX      net (fanout=1)        0.254   n4085<15>_inv
    SLICE_X30Y44.COUT    Taxcy                 0.208   Maddsub_n4088_cy<3>
                                                       Maddsub_n4088_cy<3>
    SLICE_X30Y45.CIN     net (fanout=1)        0.003   Maddsub_n4088_cy<3>
    SLICE_X30Y45.COUT    Tbyp                  0.076   Maddsub_n4088_cy<7>
                                                       Maddsub_n4088_cy<7>
    SLICE_X30Y46.CIN     net (fanout=1)        0.003   Maddsub_n4088_cy<7>
    SLICE_X30Y46.COUT    Tbyp                  0.076   fft_out_ram_35<9>
                                                       Maddsub_n4088_cy<11>
    SLICE_X30Y47.CIN     net (fanout=1)        0.003   Maddsub_n4088_cy<11>
    SLICE_X30Y47.COUT    Tbyp                  0.076   fft_out_ram_10<13>
                                                       Maddsub_n4088_cy<15>
    SLICE_X30Y48.CIN     net (fanout=1)        0.003   Maddsub_n4088_cy<15>
    SLICE_X30Y48.BMUX    Tcinb                 0.292   n4088<17>
                                                       Maddsub_n4088_xor<17>
    SLICE_X33Y48.A6      net (fanout=26)       0.380   n4088<17>
    SLICE_X33Y48.A       Tilo                  0.259   n4088<17>_inv
                                                       n4088<17>_inv2_INV_0
    SLICE_X32Y47.AX      net (fanout=1)        0.386   n4088<17>_inv
    SLICE_X32Y47.COUT    Taxcy                 0.259   fft_out_ram_2<13>
                                                       Maddsub_n4091_cy<3>
    SLICE_X32Y48.CIN     net (fanout=1)        0.003   Maddsub_n4091_cy<3>
    SLICE_X32Y48.COUT    Tbyp                  0.076   fft_out_ram_1<13>
                                                       Maddsub_n4091_cy<7>
    SLICE_X32Y49.CIN     net (fanout=1)        0.003   Maddsub_n4091_cy<7>
    SLICE_X32Y49.COUT    Tbyp                  0.076   fft_out_ram_0<13>
                                                       Maddsub_n4091_cy<11>
    SLICE_X32Y50.CIN     net (fanout=1)        0.003   Maddsub_n4091_cy<11>
    SLICE_X32Y50.COUT    Tbyp                  0.076   fft_out_ram_73<4>
                                                       Maddsub_n4091_cy<15>
    SLICE_X32Y51.CIN     net (fanout=1)        0.003   Maddsub_n4091_cy<15>
    SLICE_X32Y51.BMUX    Tcinb                 0.260   fft_out_ram_2<4>
                                                       Maddsub_n4091_xor<17>
    SLICE_X33Y49.B3      net (fanout=25)       0.552   n4091<17>
    SLICE_X33Y49.B       Tilo                  0.259   fft_out_ram_72<8>
                                                       n4091<17>_inv2_INV_0
    SLICE_X30Y49.AX      net (fanout=1)        0.440   n4091<17>_inv
    SLICE_X30Y49.COUT    Taxcy                 0.208   Maddsub_n4094_cy<3>
                                                       Maddsub_n4094_cy<3>
    SLICE_X30Y50.CIN     net (fanout=1)        0.003   Maddsub_n4094_cy<3>
    SLICE_X30Y50.COUT    Tbyp                  0.076   Maddsub_n4094_cy<7>
                                                       Maddsub_n4094_cy<7>
    SLICE_X30Y51.CIN     net (fanout=1)        0.003   Maddsub_n4094_cy<7>
    SLICE_X30Y51.COUT    Tbyp                  0.076   fft_out_ram_0<4>
                                                       Maddsub_n4094_cy<11>
    SLICE_X30Y52.CIN     net (fanout=1)        0.003   Maddsub_n4094_cy<11>
    SLICE_X30Y52.COUT    Tbyp                  0.076   fft_out_ram_64<4>
                                                       Maddsub_n4094_cy<15>
    SLICE_X30Y53.CIN     net (fanout=1)        0.003   Maddsub_n4094_cy<15>
    SLICE_X30Y53.BMUX    Tcinb                 0.292   n4094<17>
                                                       Maddsub_n4094_xor<17>
    SLICE_X33Y52.A3      net (fanout=24)       0.541   n4094<17>
    SLICE_X33Y52.A       Tilo                  0.259   n4094<17>_inv
                                                       n4094<17>_inv2_INV_0
    SLICE_X28Y47.AX      net (fanout=1)        0.910   n4094<17>_inv
    SLICE_X28Y47.COUT    Taxcy                 0.259   fft_out_ram_7<13>
                                                       Maddsub_n4097_cy<3>
    SLICE_X28Y48.CIN     net (fanout=1)        0.003   Maddsub_n4097_cy<3>
    SLICE_X28Y48.COUT    Tbyp                  0.076   Maddsub_n4097_cy<7>
                                                       Maddsub_n4097_cy<7>
    SLICE_X28Y49.CIN     net (fanout=1)        0.003   Maddsub_n4097_cy<7>
    SLICE_X28Y49.COUT    Tbyp                  0.076   Maddsub_n4097_cy<11>
                                                       Maddsub_n4097_cy<11>
    SLICE_X28Y50.CIN     net (fanout=1)        0.003   Maddsub_n4097_cy<11>
    SLICE_X28Y50.COUT    Tbyp                  0.076   fft_out_ram_14<4>
                                                       Maddsub_n4097_cy<15>
    SLICE_X28Y51.CIN     net (fanout=1)        0.003   Maddsub_n4097_cy<15>
    SLICE_X28Y51.BMUX    Tcinb                 0.260   fft_out_ram_13<4>
                                                       Maddsub_n4097_xor<17>
    SLICE_X29Y52.A4      net (fanout=24)       0.498   n4097<17>
    SLICE_X29Y52.A       Tilo                  0.259   fft_out_ram_6<8>
                                                       n4097<17>_inv2_1_INV_0
    SLICE_X28Y52.AX      net (fanout=1)        0.225   n4097<17>_inv2
    SLICE_X28Y52.COUT    Taxcy                 0.259   Maddsub_n4100_cy<3>
                                                       Maddsub_n4100_cy<3>
    SLICE_X28Y53.CIN     net (fanout=1)        0.003   Maddsub_n4100_cy<3>
    SLICE_X28Y53.COUT    Tbyp                  0.076   fft_out_ram_5<4>
                                                       Maddsub_n4100_cy<7>
    SLICE_X28Y54.CIN     net (fanout=1)        0.003   Maddsub_n4100_cy<7>
    SLICE_X28Y54.COUT    Tbyp                  0.076   Maddsub_n4100_cy<11>
                                                       Maddsub_n4100_cy<11>
    SLICE_X28Y55.CIN     net (fanout=1)        0.003   Maddsub_n4100_cy<11>
    SLICE_X28Y55.COUT    Tbyp                  0.076   fft_out_ram_7<4>
                                                       Maddsub_n4100_cy<15>
    SLICE_X28Y56.CIN     net (fanout=1)        0.082   Maddsub_n4100_cy<15>
    SLICE_X28Y56.BMUX    Tcinb                 0.260   n4100<17>
                                                       Maddsub_n4100_xor<17>
    SLICE_X27Y52.A5      net (fanout=23)       0.877   n4100<17>
    SLICE_X27Y52.A       Tilo                  0.259   n4100<17>_inv2
                                                       n4100<17>_inv2_1_INV_0
    SLICE_X26Y52.AX      net (fanout=1)        0.254   n4100<17>_inv2
    SLICE_X26Y52.COUT    Taxcy                 0.208   Maddsub_n4103_cy<3>
                                                       Maddsub_n4103_cy<3>
    SLICE_X26Y53.CIN     net (fanout=1)        0.003   Maddsub_n4103_cy<3>
    SLICE_X26Y53.COUT    Tbyp                  0.076   Maddsub_n4103_cy<7>
                                                       Maddsub_n4103_cy<7>
    SLICE_X26Y54.CIN     net (fanout=1)        0.003   Maddsub_n4103_cy<7>
    SLICE_X26Y54.COUT    Tbyp                  0.076   Maddsub_n4103_cy<11>
                                                       Maddsub_n4103_cy<11>
    SLICE_X26Y55.CIN     net (fanout=1)        0.003   Maddsub_n4103_cy<11>
    SLICE_X26Y55.COUT    Tbyp                  0.076   vga_ram_45<4>
                                                       Maddsub_n4103_cy<15>
    SLICE_X26Y56.CIN     net (fanout=1)        0.082   Maddsub_n4103_cy<15>
    SLICE_X26Y56.BMUX    Tcinb                 0.292   n4103<17>
                                                       Maddsub_n4103_xor<17>
    SLICE_X25Y53.B3      net (fanout=22)       0.825   n4103<17>
    SLICE_X25Y53.B       Tilo                  0.259   fft_out_ram_67<3>
                                                       n4103<17>_inv2_1_INV_0
    SLICE_X24Y53.AX      net (fanout=1)        0.608   n4103<17>_inv2
    SLICE_X24Y53.COUT    Taxcy                 0.259   Maddsub_n4106_cy<3>
                                                       Maddsub_n4106_cy<3>
    SLICE_X24Y54.CIN     net (fanout=1)        0.003   Maddsub_n4106_cy<3>
    SLICE_X24Y54.COUT    Tbyp                  0.076   vga_ram_34<4>
                                                       Maddsub_n4106_cy<7>
    SLICE_X24Y55.CIN     net (fanout=1)        0.003   Maddsub_n4106_cy<7>
    SLICE_X24Y55.COUT    Tbyp                  0.076   Maddsub_n4106_cy<11>
                                                       Maddsub_n4106_cy<11>
    SLICE_X24Y56.CIN     net (fanout=1)        0.082   Maddsub_n4106_cy<11>
    SLICE_X24Y56.COUT    Tbyp                  0.076   Maddsub_n4106_cy<15>
                                                       Maddsub_n4106_cy<15>
    SLICE_X24Y57.CIN     net (fanout=1)        0.003   Maddsub_n4106_cy<15>
    SLICE_X24Y57.BMUX    Tcinb                 0.260   vga_ram_59<0>
                                                       Maddsub_n4106_xor<17>
    SLICE_X23Y54.D6      net (fanout=21)       0.611   n4106<17>
    SLICE_X23Y54.D       Tilo                  0.259   fft_out_ram_3<3>
                                                       n4106<17>_inv2_1_INV_0
    SLICE_X22Y54.AX      net (fanout=1)        0.732   n4106<17>_inv2
    SLICE_X22Y54.COUT    Taxcy                 0.208   Maddsub_n4109_cy<3>
                                                       Maddsub_n4109_cy<3>
    SLICE_X22Y55.CIN     net (fanout=1)        0.003   Maddsub_n4109_cy<3>
    SLICE_X22Y55.COUT    Tbyp                  0.076   Maddsub_n4109_cy<7>
                                                       Maddsub_n4109_cy<7>
    SLICE_X22Y56.CIN     net (fanout=1)        0.082   Maddsub_n4109_cy<7>
    SLICE_X22Y56.COUT    Tbyp                  0.076   vga_ram_12<0>
                                                       Maddsub_n4109_cy<11>
    SLICE_X22Y57.CIN     net (fanout=1)        0.003   Maddsub_n4109_cy<11>
    SLICE_X22Y57.COUT    Tbyp                  0.076   Maddsub_n4109_cy<15>
                                                       Maddsub_n4109_cy<15>
    SLICE_X22Y58.CIN     net (fanout=1)        0.003   Maddsub_n4109_cy<15>
    SLICE_X22Y58.BMUX    Tcinb                 0.292   vga_ram_63<0>
                                                       Maddsub_n4109_xor<17>
    SLICE_X21Y55.A3      net (fanout=20)       0.829   n4109<17>
    SLICE_X21Y55.A       Tilo                  0.259   n4109<17>_inv2
                                                       n4109<17>_inv2_1_INV_0
    SLICE_X20Y55.AX      net (fanout=1)        0.225   n4109<17>_inv2
    SLICE_X20Y55.COUT    Taxcy                 0.259   Maddsub_n4112_cy<3>
                                                       Maddsub_n4112_cy<3>
    SLICE_X20Y56.CIN     net (fanout=1)        0.082   Maddsub_n4112_cy<3>
    SLICE_X20Y56.CMUX    Tcinc                 0.272   vga_ram_79<0>
                                                       Maddsub_n4112_cy<7>
    SLICE_X22Y61.A2      net (fanout=2)        1.235   n4112<6>
    SLICE_X22Y61.COUT    Topcya                0.379   vga_ram_28<4>
                                                       Maddsub_n4115_lut<8>
                                                       Maddsub_n4115_cy<11>
    SLICE_X22Y62.CIN     net (fanout=1)        0.003   Maddsub_n4115_cy<11>
    SLICE_X22Y62.COUT    Tbyp                  0.076   Maddsub_n4115_cy<15>
                                                       Maddsub_n4115_cy<15>
    SLICE_X22Y63.CIN     net (fanout=1)        0.003   Maddsub_n4115_cy<15>
    SLICE_X22Y63.BMUX    Tcinb                 0.292   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1445
                                                       Maddsub_n4115_xor<17>
    SLICE_X19Y57.C1      net (fanout=18)       1.110   n4115<17>
    SLICE_X19Y57.C       Tilo                  0.259   vga_ram_9<3>
                                                       n4115<17>_inv2_1_INV_0
    SLICE_X18Y56.AX      net (fanout=1)        1.012   n4115<17>_inv2
    SLICE_X18Y56.COUT    Taxcy                 0.208   Maddsub_n4118_cy<3>
                                                       Maddsub_n4118_cy<3>
    SLICE_X18Y57.CIN     net (fanout=1)        0.003   Maddsub_n4118_cy<3>
    SLICE_X18Y57.COUT    Tbyp                  0.076   vga_ram_15<0>
                                                       Maddsub_n4118_cy<7>
    SLICE_X18Y58.CIN     net (fanout=1)        0.003   Maddsub_n4118_cy<7>
    SLICE_X18Y58.COUT    Tbyp                  0.076   vga_ram_11<0>
                                                       Maddsub_n4118_cy<11>
    SLICE_X18Y59.CIN     net (fanout=1)        0.003   Maddsub_n4118_cy<11>
    SLICE_X18Y59.COUT    Tbyp                  0.076   Maddsub_n4118_cy<15>
                                                       Maddsub_n4118_cy<15>
    SLICE_X18Y60.CIN     net (fanout=1)        0.003   Maddsub_n4118_cy<15>
    SLICE_X18Y60.BMUX    Tcinb                 0.292   vga_ram_19<4>
                                                       Maddsub_n4118_xor<17>
    SLICE_X23Y56.A3      net (fanout=7)        0.780   n4118<17>
    SLICE_X23Y56.A       Tilo                  0.259   vga_ram_78<3>
                                                       GND_4_o_INV_63_o1_3_INV_0
    SLICE_X16Y54.AX      net (fanout=18)       1.380   GND_4_o_INV_63_o12
    SLICE_X16Y54.CLK     Tdick                 0.136   vga_ram_74<3>
                                                       vga_ram_74_0
    -------------------------------------------------  ---------------------------
    Total                                     33.520ns (13.880ns logic, 19.640ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point vga_ram_72_0 (SLICE_X17Y54.AX), 12063601608700780544 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT (DSP)
  Destination:          vga_ram_72_0 (FF)
  Requirement:          50.000ns
  Data Path Delay:      33.506ns (Levels of Logic = 77)
  Clock Path Skew:      -0.059ns (0.327 - 0.386)
  Source Clock:         original_clk rising at 0.000ns
  Destination Clock:    original_clk rising at 50.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT to vga_ram_72_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y12.P29      Tdspcko_P_PREG        1.200   Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT
                                                       Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT
    SLICE_X31Y49.B2      net (fanout=17)       1.340   a<29>
    SLICE_X31Y49.B       Tilo                  0.259   Maddsub_n4079_cy<5>
                                                       Maddsub_n4079_cy<5>1
    SLICE_X28Y43.AX      net (fanout=14)       1.215   Maddsub_n4079_cy<5>
    SLICE_X28Y43.COUT    Taxcy                 0.259   Maddsub_n4082_cy<3>
                                                       Maddsub_n4082_cy<3>
    SLICE_X28Y44.CIN     net (fanout=1)        0.003   Maddsub_n4082_cy<3>
    SLICE_X28Y44.COUT    Tbyp                  0.076   Maddsub_n4082_cy<7>
                                                       Maddsub_n4082_cy<7>
    SLICE_X28Y45.CIN     net (fanout=1)        0.003   Maddsub_n4082_cy<7>
    SLICE_X28Y45.COUT    Tbyp                  0.076   fft_out_ram_33<9>
                                                       Maddsub_n4082_cy<11>
    SLICE_X28Y46.CIN     net (fanout=1)        0.003   Maddsub_n4082_cy<11>
    SLICE_X28Y46.AMUX    Tcina                 0.177   fft_out_ram_32<9>
                                                       Maddsub_n4082_xor<12>
    SLICE_X33Y43.A4      net (fanout=24)       1.027   n4082<12>
    SLICE_X33Y43.A       Tilo                  0.259   fft_out_ram_72<12>
                                                       n4082<12>_inv2_INV_0
    SLICE_X32Y43.AX      net (fanout=1)        0.225   n4082<12>_inv
    SLICE_X32Y43.COUT    Taxcy                 0.259   Maddsub_n4085_cy<3>
                                                       Maddsub_n4085_cy<3>
    SLICE_X32Y44.CIN     net (fanout=1)        0.003   Maddsub_n4085_cy<3>
    SLICE_X32Y44.COUT    Tbyp                  0.076   Maddsub_n4085_cy<7>
                                                       Maddsub_n4085_cy<7>
    SLICE_X32Y45.CIN     net (fanout=1)        0.003   Maddsub_n4085_cy<7>
    SLICE_X32Y45.COUT    Tbyp                  0.076   fft_out_ram_0<9>
                                                       Maddsub_n4085_cy<11>
    SLICE_X32Y46.CIN     net (fanout=1)        0.003   Maddsub_n4085_cy<11>
    SLICE_X32Y46.DMUX    Tcind                 0.272   fft_out_ram_2<9>
                                                       Maddsub_n4085_xor<15>
    SLICE_X31Y44.A5      net (fanout=26)       0.639   n4085<15>
    SLICE_X31Y44.A       Tilo                  0.259   _n10581_inv
                                                       n4085<15>_inv2_INV_0
    SLICE_X30Y44.AX      net (fanout=1)        0.254   n4085<15>_inv
    SLICE_X30Y44.COUT    Taxcy                 0.208   Maddsub_n4088_cy<3>
                                                       Maddsub_n4088_cy<3>
    SLICE_X30Y45.CIN     net (fanout=1)        0.003   Maddsub_n4088_cy<3>
    SLICE_X30Y45.COUT    Tbyp                  0.076   Maddsub_n4088_cy<7>
                                                       Maddsub_n4088_cy<7>
    SLICE_X30Y46.CIN     net (fanout=1)        0.003   Maddsub_n4088_cy<7>
    SLICE_X30Y46.COUT    Tbyp                  0.076   fft_out_ram_35<9>
                                                       Maddsub_n4088_cy<11>
    SLICE_X30Y47.CIN     net (fanout=1)        0.003   Maddsub_n4088_cy<11>
    SLICE_X30Y47.COUT    Tbyp                  0.076   fft_out_ram_10<13>
                                                       Maddsub_n4088_cy<15>
    SLICE_X30Y48.CIN     net (fanout=1)        0.003   Maddsub_n4088_cy<15>
    SLICE_X30Y48.BMUX    Tcinb                 0.292   n4088<17>
                                                       Maddsub_n4088_xor<17>
    SLICE_X33Y48.A6      net (fanout=26)       0.380   n4088<17>
    SLICE_X33Y48.A       Tilo                  0.259   n4088<17>_inv
                                                       n4088<17>_inv2_INV_0
    SLICE_X32Y47.AX      net (fanout=1)        0.386   n4088<17>_inv
    SLICE_X32Y47.COUT    Taxcy                 0.259   fft_out_ram_2<13>
                                                       Maddsub_n4091_cy<3>
    SLICE_X32Y48.CIN     net (fanout=1)        0.003   Maddsub_n4091_cy<3>
    SLICE_X32Y48.COUT    Tbyp                  0.076   fft_out_ram_1<13>
                                                       Maddsub_n4091_cy<7>
    SLICE_X32Y49.CIN     net (fanout=1)        0.003   Maddsub_n4091_cy<7>
    SLICE_X32Y49.COUT    Tbyp                  0.076   fft_out_ram_0<13>
                                                       Maddsub_n4091_cy<11>
    SLICE_X32Y50.CIN     net (fanout=1)        0.003   Maddsub_n4091_cy<11>
    SLICE_X32Y50.COUT    Tbyp                  0.076   fft_out_ram_73<4>
                                                       Maddsub_n4091_cy<15>
    SLICE_X32Y51.CIN     net (fanout=1)        0.003   Maddsub_n4091_cy<15>
    SLICE_X32Y51.BMUX    Tcinb                 0.260   fft_out_ram_2<4>
                                                       Maddsub_n4091_xor<17>
    SLICE_X33Y49.B3      net (fanout=25)       0.552   n4091<17>
    SLICE_X33Y49.B       Tilo                  0.259   fft_out_ram_72<8>
                                                       n4091<17>_inv2_INV_0
    SLICE_X30Y49.AX      net (fanout=1)        0.440   n4091<17>_inv
    SLICE_X30Y49.COUT    Taxcy                 0.208   Maddsub_n4094_cy<3>
                                                       Maddsub_n4094_cy<3>
    SLICE_X30Y50.CIN     net (fanout=1)        0.003   Maddsub_n4094_cy<3>
    SLICE_X30Y50.COUT    Tbyp                  0.076   Maddsub_n4094_cy<7>
                                                       Maddsub_n4094_cy<7>
    SLICE_X30Y51.CIN     net (fanout=1)        0.003   Maddsub_n4094_cy<7>
    SLICE_X30Y51.COUT    Tbyp                  0.076   fft_out_ram_0<4>
                                                       Maddsub_n4094_cy<11>
    SLICE_X30Y52.CIN     net (fanout=1)        0.003   Maddsub_n4094_cy<11>
    SLICE_X30Y52.COUT    Tbyp                  0.076   fft_out_ram_64<4>
                                                       Maddsub_n4094_cy<15>
    SLICE_X30Y53.CIN     net (fanout=1)        0.003   Maddsub_n4094_cy<15>
    SLICE_X30Y53.BMUX    Tcinb                 0.292   n4094<17>
                                                       Maddsub_n4094_xor<17>
    SLICE_X33Y52.A3      net (fanout=24)       0.541   n4094<17>
    SLICE_X33Y52.A       Tilo                  0.259   n4094<17>_inv
                                                       n4094<17>_inv2_INV_0
    SLICE_X28Y47.AX      net (fanout=1)        0.910   n4094<17>_inv
    SLICE_X28Y47.COUT    Taxcy                 0.259   fft_out_ram_7<13>
                                                       Maddsub_n4097_cy<3>
    SLICE_X28Y48.CIN     net (fanout=1)        0.003   Maddsub_n4097_cy<3>
    SLICE_X28Y48.COUT    Tbyp                  0.076   Maddsub_n4097_cy<7>
                                                       Maddsub_n4097_cy<7>
    SLICE_X28Y49.CIN     net (fanout=1)        0.003   Maddsub_n4097_cy<7>
    SLICE_X28Y49.COUT    Tbyp                  0.076   Maddsub_n4097_cy<11>
                                                       Maddsub_n4097_cy<11>
    SLICE_X28Y50.CIN     net (fanout=1)        0.003   Maddsub_n4097_cy<11>
    SLICE_X28Y50.COUT    Tbyp                  0.076   fft_out_ram_14<4>
                                                       Maddsub_n4097_cy<15>
    SLICE_X28Y51.CIN     net (fanout=1)        0.003   Maddsub_n4097_cy<15>
    SLICE_X28Y51.BMUX    Tcinb                 0.260   fft_out_ram_13<4>
                                                       Maddsub_n4097_xor<17>
    SLICE_X29Y52.A4      net (fanout=24)       0.498   n4097<17>
    SLICE_X29Y52.A       Tilo                  0.259   fft_out_ram_6<8>
                                                       n4097<17>_inv2_1_INV_0
    SLICE_X28Y52.AX      net (fanout=1)        0.225   n4097<17>_inv2
    SLICE_X28Y52.COUT    Taxcy                 0.259   Maddsub_n4100_cy<3>
                                                       Maddsub_n4100_cy<3>
    SLICE_X28Y53.CIN     net (fanout=1)        0.003   Maddsub_n4100_cy<3>
    SLICE_X28Y53.COUT    Tbyp                  0.076   fft_out_ram_5<4>
                                                       Maddsub_n4100_cy<7>
    SLICE_X28Y54.CIN     net (fanout=1)        0.003   Maddsub_n4100_cy<7>
    SLICE_X28Y54.COUT    Tbyp                  0.076   Maddsub_n4100_cy<11>
                                                       Maddsub_n4100_cy<11>
    SLICE_X28Y55.CIN     net (fanout=1)        0.003   Maddsub_n4100_cy<11>
    SLICE_X28Y55.COUT    Tbyp                  0.076   fft_out_ram_7<4>
                                                       Maddsub_n4100_cy<15>
    SLICE_X28Y56.CIN     net (fanout=1)        0.082   Maddsub_n4100_cy<15>
    SLICE_X28Y56.BMUX    Tcinb                 0.260   n4100<17>
                                                       Maddsub_n4100_xor<17>
    SLICE_X27Y52.A5      net (fanout=23)       0.877   n4100<17>
    SLICE_X27Y52.A       Tilo                  0.259   n4100<17>_inv2
                                                       n4100<17>_inv2_1_INV_0
    SLICE_X26Y52.AX      net (fanout=1)        0.254   n4100<17>_inv2
    SLICE_X26Y52.COUT    Taxcy                 0.208   Maddsub_n4103_cy<3>
                                                       Maddsub_n4103_cy<3>
    SLICE_X26Y53.CIN     net (fanout=1)        0.003   Maddsub_n4103_cy<3>
    SLICE_X26Y53.COUT    Tbyp                  0.076   Maddsub_n4103_cy<7>
                                                       Maddsub_n4103_cy<7>
    SLICE_X26Y54.CIN     net (fanout=1)        0.003   Maddsub_n4103_cy<7>
    SLICE_X26Y54.COUT    Tbyp                  0.076   Maddsub_n4103_cy<11>
                                                       Maddsub_n4103_cy<11>
    SLICE_X26Y55.CIN     net (fanout=1)        0.003   Maddsub_n4103_cy<11>
    SLICE_X26Y55.COUT    Tbyp                  0.076   vga_ram_45<4>
                                                       Maddsub_n4103_cy<15>
    SLICE_X26Y56.CIN     net (fanout=1)        0.082   Maddsub_n4103_cy<15>
    SLICE_X26Y56.BMUX    Tcinb                 0.292   n4103<17>
                                                       Maddsub_n4103_xor<17>
    SLICE_X25Y53.B3      net (fanout=22)       0.825   n4103<17>
    SLICE_X25Y53.B       Tilo                  0.259   fft_out_ram_67<3>
                                                       n4103<17>_inv2_1_INV_0
    SLICE_X24Y53.AX      net (fanout=1)        0.608   n4103<17>_inv2
    SLICE_X24Y53.COUT    Taxcy                 0.259   Maddsub_n4106_cy<3>
                                                       Maddsub_n4106_cy<3>
    SLICE_X24Y54.CIN     net (fanout=1)        0.003   Maddsub_n4106_cy<3>
    SLICE_X24Y54.COUT    Tbyp                  0.076   vga_ram_34<4>
                                                       Maddsub_n4106_cy<7>
    SLICE_X24Y55.CIN     net (fanout=1)        0.003   Maddsub_n4106_cy<7>
    SLICE_X24Y55.COUT    Tbyp                  0.076   Maddsub_n4106_cy<11>
                                                       Maddsub_n4106_cy<11>
    SLICE_X24Y56.CIN     net (fanout=1)        0.082   Maddsub_n4106_cy<11>
    SLICE_X24Y56.COUT    Tbyp                  0.076   Maddsub_n4106_cy<15>
                                                       Maddsub_n4106_cy<15>
    SLICE_X24Y57.CIN     net (fanout=1)        0.003   Maddsub_n4106_cy<15>
    SLICE_X24Y57.BMUX    Tcinb                 0.260   vga_ram_59<0>
                                                       Maddsub_n4106_xor<17>
    SLICE_X23Y54.D6      net (fanout=21)       0.611   n4106<17>
    SLICE_X23Y54.D       Tilo                  0.259   fft_out_ram_3<3>
                                                       n4106<17>_inv2_1_INV_0
    SLICE_X22Y54.AX      net (fanout=1)        0.732   n4106<17>_inv2
    SLICE_X22Y54.COUT    Taxcy                 0.208   Maddsub_n4109_cy<3>
                                                       Maddsub_n4109_cy<3>
    SLICE_X22Y55.CIN     net (fanout=1)        0.003   Maddsub_n4109_cy<3>
    SLICE_X22Y55.COUT    Tbyp                  0.076   Maddsub_n4109_cy<7>
                                                       Maddsub_n4109_cy<7>
    SLICE_X22Y56.CIN     net (fanout=1)        0.082   Maddsub_n4109_cy<7>
    SLICE_X22Y56.COUT    Tbyp                  0.076   vga_ram_12<0>
                                                       Maddsub_n4109_cy<11>
    SLICE_X22Y57.CIN     net (fanout=1)        0.003   Maddsub_n4109_cy<11>
    SLICE_X22Y57.COUT    Tbyp                  0.076   Maddsub_n4109_cy<15>
                                                       Maddsub_n4109_cy<15>
    SLICE_X22Y58.CIN     net (fanout=1)        0.003   Maddsub_n4109_cy<15>
    SLICE_X22Y58.BMUX    Tcinb                 0.292   vga_ram_63<0>
                                                       Maddsub_n4109_xor<17>
    SLICE_X21Y55.A3      net (fanout=20)       0.829   n4109<17>
    SLICE_X21Y55.A       Tilo                  0.259   n4109<17>_inv2
                                                       n4109<17>_inv2_1_INV_0
    SLICE_X20Y55.AX      net (fanout=1)        0.225   n4109<17>_inv2
    SLICE_X20Y55.COUT    Taxcy                 0.259   Maddsub_n4112_cy<3>
                                                       Maddsub_n4112_cy<3>
    SLICE_X20Y56.CIN     net (fanout=1)        0.082   Maddsub_n4112_cy<3>
    SLICE_X20Y56.COUT    Tbyp                  0.076   vga_ram_79<0>
                                                       Maddsub_n4112_cy<7>
    SLICE_X20Y57.CIN     net (fanout=1)        0.003   Maddsub_n4112_cy<7>
    SLICE_X20Y57.COUT    Tbyp                  0.076   vga_ram_13<0>
                                                       Maddsub_n4112_cy<11>
    SLICE_X20Y58.CIN     net (fanout=1)        0.003   Maddsub_n4112_cy<11>
    SLICE_X20Y58.COUT    Tbyp                  0.076   Maddsub_n4112_cy<15>
                                                       Maddsub_n4112_cy<15>
    SLICE_X20Y59.CIN     net (fanout=1)        0.003   Maddsub_n4112_cy<15>
    SLICE_X20Y59.BMUX    Tcinb                 0.260   n4112<17>
                                                       Maddsub_n4112_xor<17>
    SLICE_X23Y59.C5      net (fanout=19)       0.414   n4112<17>
    SLICE_X23Y59.C       Tilo                  0.259   vga_ram_17<3>
                                                       n4112<17>_inv2_1_INV_0
    SLICE_X22Y59.AX      net (fanout=1)        0.421   n4112<17>_inv2
    SLICE_X22Y59.COUT    Taxcy                 0.208   Maddsub_n4115_cy<3>
                                                       Maddsub_n4115_cy<3>
    SLICE_X22Y60.CIN     net (fanout=1)        0.003   Maddsub_n4115_cy<3>
    SLICE_X22Y60.COUT    Tbyp                  0.076   vga_ram_30<0>
                                                       Maddsub_n4115_cy<7>
    SLICE_X22Y61.CIN     net (fanout=1)        0.003   Maddsub_n4115_cy<7>
    SLICE_X22Y61.COUT    Tbyp                  0.076   vga_ram_28<4>
                                                       Maddsub_n4115_cy<11>
    SLICE_X22Y62.CIN     net (fanout=1)        0.003   Maddsub_n4115_cy<11>
    SLICE_X22Y62.COUT    Tbyp                  0.076   Maddsub_n4115_cy<15>
                                                       Maddsub_n4115_cy<15>
    SLICE_X22Y63.CIN     net (fanout=1)        0.003   Maddsub_n4115_cy<15>
    SLICE_X22Y63.BMUX    Tcinb                 0.292   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1445
                                                       Maddsub_n4115_xor<17>
    SLICE_X19Y57.C1      net (fanout=18)       1.110   n4115<17>
    SLICE_X19Y57.C       Tilo                  0.259   vga_ram_9<3>
                                                       n4115<17>_inv2_1_INV_0
    SLICE_X18Y56.AX      net (fanout=1)        1.012   n4115<17>_inv2
    SLICE_X18Y56.COUT    Taxcy                 0.208   Maddsub_n4118_cy<3>
                                                       Maddsub_n4118_cy<3>
    SLICE_X18Y57.CIN     net (fanout=1)        0.003   Maddsub_n4118_cy<3>
    SLICE_X18Y57.COUT    Tbyp                  0.076   vga_ram_15<0>
                                                       Maddsub_n4118_cy<7>
    SLICE_X18Y58.CIN     net (fanout=1)        0.003   Maddsub_n4118_cy<7>
    SLICE_X18Y58.COUT    Tbyp                  0.076   vga_ram_11<0>
                                                       Maddsub_n4118_cy<11>
    SLICE_X18Y59.CIN     net (fanout=1)        0.003   Maddsub_n4118_cy<11>
    SLICE_X18Y59.COUT    Tbyp                  0.076   Maddsub_n4118_cy<15>
                                                       Maddsub_n4118_cy<15>
    SLICE_X18Y60.CIN     net (fanout=1)        0.003   Maddsub_n4118_cy<15>
    SLICE_X18Y60.BMUX    Tcinb                 0.292   vga_ram_19<4>
                                                       Maddsub_n4118_xor<17>
    SLICE_X23Y56.A3      net (fanout=7)        0.780   n4118<17>
    SLICE_X23Y56.A       Tilo                  0.259   vga_ram_78<3>
                                                       GND_4_o_INV_63_o1_3_INV_0
    SLICE_X17Y54.AX      net (fanout=18)       1.368   GND_4_o_INV_63_o12
    SLICE_X17Y54.CLK     Tdick                 0.063   vga_ram_72<3>
                                                       vga_ram_72_0
    -------------------------------------------------  ---------------------------
    Total                                     33.506ns (14.263ns logic, 19.243ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT (DSP)
  Destination:          vga_ram_72_0 (FF)
  Requirement:          50.000ns
  Data Path Delay:      33.489ns (Levels of Logic = 71)
  Clock Path Skew:      -0.059ns (0.327 - 0.386)
  Source Clock:         original_clk rising at 0.000ns
  Destination Clock:    original_clk rising at 50.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT to vga_ram_72_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y12.P29      Tdspcko_P_PREG        1.200   Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT
                                                       Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT
    SLICE_X31Y49.B2      net (fanout=17)       1.340   a<29>
    SLICE_X31Y49.B       Tilo                  0.259   Maddsub_n4079_cy<5>
                                                       Maddsub_n4079_cy<5>1
    SLICE_X28Y43.AX      net (fanout=14)       1.215   Maddsub_n4079_cy<5>
    SLICE_X28Y43.COUT    Taxcy                 0.259   Maddsub_n4082_cy<3>
                                                       Maddsub_n4082_cy<3>
    SLICE_X28Y44.CIN     net (fanout=1)        0.003   Maddsub_n4082_cy<3>
    SLICE_X28Y44.COUT    Tbyp                  0.076   Maddsub_n4082_cy<7>
                                                       Maddsub_n4082_cy<7>
    SLICE_X28Y45.CIN     net (fanout=1)        0.003   Maddsub_n4082_cy<7>
    SLICE_X28Y45.COUT    Tbyp                  0.076   fft_out_ram_33<9>
                                                       Maddsub_n4082_cy<11>
    SLICE_X28Y46.CIN     net (fanout=1)        0.003   Maddsub_n4082_cy<11>
    SLICE_X28Y46.AMUX    Tcina                 0.177   fft_out_ram_32<9>
                                                       Maddsub_n4082_xor<12>
    SLICE_X33Y43.A4      net (fanout=24)       1.027   n4082<12>
    SLICE_X33Y43.A       Tilo                  0.259   fft_out_ram_72<12>
                                                       n4082<12>_inv2_INV_0
    SLICE_X32Y43.AX      net (fanout=1)        0.225   n4082<12>_inv
    SLICE_X32Y43.COUT    Taxcy                 0.259   Maddsub_n4085_cy<3>
                                                       Maddsub_n4085_cy<3>
    SLICE_X32Y44.CIN     net (fanout=1)        0.003   Maddsub_n4085_cy<3>
    SLICE_X32Y44.COUT    Tbyp                  0.076   Maddsub_n4085_cy<7>
                                                       Maddsub_n4085_cy<7>
    SLICE_X32Y45.CIN     net (fanout=1)        0.003   Maddsub_n4085_cy<7>
    SLICE_X32Y45.COUT    Tbyp                  0.076   fft_out_ram_0<9>
                                                       Maddsub_n4085_cy<11>
    SLICE_X32Y46.CIN     net (fanout=1)        0.003   Maddsub_n4085_cy<11>
    SLICE_X32Y46.DMUX    Tcind                 0.272   fft_out_ram_2<9>
                                                       Maddsub_n4085_xor<15>
    SLICE_X31Y44.A5      net (fanout=26)       0.639   n4085<15>
    SLICE_X31Y44.A       Tilo                  0.259   _n10581_inv
                                                       n4085<15>_inv2_INV_0
    SLICE_X30Y44.AX      net (fanout=1)        0.254   n4085<15>_inv
    SLICE_X30Y44.COUT    Taxcy                 0.208   Maddsub_n4088_cy<3>
                                                       Maddsub_n4088_cy<3>
    SLICE_X30Y45.CIN     net (fanout=1)        0.003   Maddsub_n4088_cy<3>
    SLICE_X30Y45.COUT    Tbyp                  0.076   Maddsub_n4088_cy<7>
                                                       Maddsub_n4088_cy<7>
    SLICE_X30Y46.CIN     net (fanout=1)        0.003   Maddsub_n4088_cy<7>
    SLICE_X30Y46.COUT    Tbyp                  0.076   fft_out_ram_35<9>
                                                       Maddsub_n4088_cy<11>
    SLICE_X30Y47.CIN     net (fanout=1)        0.003   Maddsub_n4088_cy<11>
    SLICE_X30Y47.COUT    Tbyp                  0.076   fft_out_ram_10<13>
                                                       Maddsub_n4088_cy<15>
    SLICE_X30Y48.CIN     net (fanout=1)        0.003   Maddsub_n4088_cy<15>
    SLICE_X30Y48.BMUX    Tcinb                 0.292   n4088<17>
                                                       Maddsub_n4088_xor<17>
    SLICE_X33Y48.A6      net (fanout=26)       0.380   n4088<17>
    SLICE_X33Y48.A       Tilo                  0.259   n4088<17>_inv
                                                       n4088<17>_inv2_INV_0
    SLICE_X32Y47.AX      net (fanout=1)        0.386   n4088<17>_inv
    SLICE_X32Y47.COUT    Taxcy                 0.259   fft_out_ram_2<13>
                                                       Maddsub_n4091_cy<3>
    SLICE_X32Y48.CIN     net (fanout=1)        0.003   Maddsub_n4091_cy<3>
    SLICE_X32Y48.COUT    Tbyp                  0.076   fft_out_ram_1<13>
                                                       Maddsub_n4091_cy<7>
    SLICE_X32Y49.CIN     net (fanout=1)        0.003   Maddsub_n4091_cy<7>
    SLICE_X32Y49.COUT    Tbyp                  0.076   fft_out_ram_0<13>
                                                       Maddsub_n4091_cy<11>
    SLICE_X32Y50.CIN     net (fanout=1)        0.003   Maddsub_n4091_cy<11>
    SLICE_X32Y50.COUT    Tbyp                  0.076   fft_out_ram_73<4>
                                                       Maddsub_n4091_cy<15>
    SLICE_X32Y51.CIN     net (fanout=1)        0.003   Maddsub_n4091_cy<15>
    SLICE_X32Y51.BMUX    Tcinb                 0.260   fft_out_ram_2<4>
                                                       Maddsub_n4091_xor<17>
    SLICE_X33Y49.B3      net (fanout=25)       0.552   n4091<17>
    SLICE_X33Y49.B       Tilo                  0.259   fft_out_ram_72<8>
                                                       n4091<17>_inv2_INV_0
    SLICE_X30Y49.AX      net (fanout=1)        0.440   n4091<17>_inv
    SLICE_X30Y49.COUT    Taxcy                 0.208   Maddsub_n4094_cy<3>
                                                       Maddsub_n4094_cy<3>
    SLICE_X30Y50.CIN     net (fanout=1)        0.003   Maddsub_n4094_cy<3>
    SLICE_X30Y50.COUT    Tbyp                  0.076   Maddsub_n4094_cy<7>
                                                       Maddsub_n4094_cy<7>
    SLICE_X30Y51.CIN     net (fanout=1)        0.003   Maddsub_n4094_cy<7>
    SLICE_X30Y51.COUT    Tbyp                  0.076   fft_out_ram_0<4>
                                                       Maddsub_n4094_cy<11>
    SLICE_X30Y52.CIN     net (fanout=1)        0.003   Maddsub_n4094_cy<11>
    SLICE_X30Y52.COUT    Tbyp                  0.076   fft_out_ram_64<4>
                                                       Maddsub_n4094_cy<15>
    SLICE_X30Y53.CIN     net (fanout=1)        0.003   Maddsub_n4094_cy<15>
    SLICE_X30Y53.BMUX    Tcinb                 0.292   n4094<17>
                                                       Maddsub_n4094_xor<17>
    SLICE_X33Y52.A3      net (fanout=24)       0.541   n4094<17>
    SLICE_X33Y52.A       Tilo                  0.259   n4094<17>_inv
                                                       n4094<17>_inv2_INV_0
    SLICE_X28Y47.AX      net (fanout=1)        0.910   n4094<17>_inv
    SLICE_X28Y47.COUT    Taxcy                 0.259   fft_out_ram_7<13>
                                                       Maddsub_n4097_cy<3>
    SLICE_X28Y48.CIN     net (fanout=1)        0.003   Maddsub_n4097_cy<3>
    SLICE_X28Y48.COUT    Tbyp                  0.076   Maddsub_n4097_cy<7>
                                                       Maddsub_n4097_cy<7>
    SLICE_X28Y49.CIN     net (fanout=1)        0.003   Maddsub_n4097_cy<7>
    SLICE_X28Y49.COUT    Tbyp                  0.076   Maddsub_n4097_cy<11>
                                                       Maddsub_n4097_cy<11>
    SLICE_X28Y50.CIN     net (fanout=1)        0.003   Maddsub_n4097_cy<11>
    SLICE_X28Y50.COUT    Tbyp                  0.076   fft_out_ram_14<4>
                                                       Maddsub_n4097_cy<15>
    SLICE_X28Y51.CIN     net (fanout=1)        0.003   Maddsub_n4097_cy<15>
    SLICE_X28Y51.BMUX    Tcinb                 0.260   fft_out_ram_13<4>
                                                       Maddsub_n4097_xor<17>
    SLICE_X29Y52.A4      net (fanout=24)       0.498   n4097<17>
    SLICE_X29Y52.A       Tilo                  0.259   fft_out_ram_6<8>
                                                       n4097<17>_inv2_1_INV_0
    SLICE_X28Y52.AX      net (fanout=1)        0.225   n4097<17>_inv2
    SLICE_X28Y52.COUT    Taxcy                 0.259   Maddsub_n4100_cy<3>
                                                       Maddsub_n4100_cy<3>
    SLICE_X28Y53.CIN     net (fanout=1)        0.003   Maddsub_n4100_cy<3>
    SLICE_X28Y53.COUT    Tbyp                  0.076   fft_out_ram_5<4>
                                                       Maddsub_n4100_cy<7>
    SLICE_X28Y54.CIN     net (fanout=1)        0.003   Maddsub_n4100_cy<7>
    SLICE_X28Y54.COUT    Tbyp                  0.076   Maddsub_n4100_cy<11>
                                                       Maddsub_n4100_cy<11>
    SLICE_X28Y55.CIN     net (fanout=1)        0.003   Maddsub_n4100_cy<11>
    SLICE_X28Y55.COUT    Tbyp                  0.076   fft_out_ram_7<4>
                                                       Maddsub_n4100_cy<15>
    SLICE_X28Y56.CIN     net (fanout=1)        0.082   Maddsub_n4100_cy<15>
    SLICE_X28Y56.BMUX    Tcinb                 0.260   n4100<17>
                                                       Maddsub_n4100_xor<17>
    SLICE_X27Y52.A5      net (fanout=23)       0.877   n4100<17>
    SLICE_X27Y52.A       Tilo                  0.259   n4100<17>_inv2
                                                       n4100<17>_inv2_1_INV_0
    SLICE_X26Y52.AX      net (fanout=1)        0.254   n4100<17>_inv2
    SLICE_X26Y52.COUT    Taxcy                 0.208   Maddsub_n4103_cy<3>
                                                       Maddsub_n4103_cy<3>
    SLICE_X26Y53.CIN     net (fanout=1)        0.003   Maddsub_n4103_cy<3>
    SLICE_X26Y53.COUT    Tbyp                  0.076   Maddsub_n4103_cy<7>
                                                       Maddsub_n4103_cy<7>
    SLICE_X26Y54.CIN     net (fanout=1)        0.003   Maddsub_n4103_cy<7>
    SLICE_X26Y54.COUT    Tbyp                  0.076   Maddsub_n4103_cy<11>
                                                       Maddsub_n4103_cy<11>
    SLICE_X26Y55.CIN     net (fanout=1)        0.003   Maddsub_n4103_cy<11>
    SLICE_X26Y55.COUT    Tbyp                  0.076   vga_ram_45<4>
                                                       Maddsub_n4103_cy<15>
    SLICE_X26Y56.CIN     net (fanout=1)        0.082   Maddsub_n4103_cy<15>
    SLICE_X26Y56.BMUX    Tcinb                 0.292   n4103<17>
                                                       Maddsub_n4103_xor<17>
    SLICE_X25Y53.B3      net (fanout=22)       0.825   n4103<17>
    SLICE_X25Y53.B       Tilo                  0.259   fft_out_ram_67<3>
                                                       n4103<17>_inv2_1_INV_0
    SLICE_X24Y53.AX      net (fanout=1)        0.608   n4103<17>_inv2
    SLICE_X24Y53.COUT    Taxcy                 0.259   Maddsub_n4106_cy<3>
                                                       Maddsub_n4106_cy<3>
    SLICE_X24Y54.CIN     net (fanout=1)        0.003   Maddsub_n4106_cy<3>
    SLICE_X24Y54.COUT    Tbyp                  0.076   vga_ram_34<4>
                                                       Maddsub_n4106_cy<7>
    SLICE_X24Y55.CIN     net (fanout=1)        0.003   Maddsub_n4106_cy<7>
    SLICE_X24Y55.COUT    Tbyp                  0.076   Maddsub_n4106_cy<11>
                                                       Maddsub_n4106_cy<11>
    SLICE_X24Y56.CIN     net (fanout=1)        0.082   Maddsub_n4106_cy<11>
    SLICE_X24Y56.COUT    Tbyp                  0.076   Maddsub_n4106_cy<15>
                                                       Maddsub_n4106_cy<15>
    SLICE_X24Y57.CIN     net (fanout=1)        0.003   Maddsub_n4106_cy<15>
    SLICE_X24Y57.BMUX    Tcinb                 0.260   vga_ram_59<0>
                                                       Maddsub_n4106_xor<17>
    SLICE_X23Y54.D6      net (fanout=21)       0.611   n4106<17>
    SLICE_X23Y54.D       Tilo                  0.259   fft_out_ram_3<3>
                                                       n4106<17>_inv2_1_INV_0
    SLICE_X22Y54.AX      net (fanout=1)        0.732   n4106<17>_inv2
    SLICE_X22Y54.COUT    Taxcy                 0.208   Maddsub_n4109_cy<3>
                                                       Maddsub_n4109_cy<3>
    SLICE_X22Y55.CIN     net (fanout=1)        0.003   Maddsub_n4109_cy<3>
    SLICE_X22Y55.COUT    Tbyp                  0.076   Maddsub_n4109_cy<7>
                                                       Maddsub_n4109_cy<7>
    SLICE_X22Y56.CIN     net (fanout=1)        0.082   Maddsub_n4109_cy<7>
    SLICE_X22Y56.COUT    Tbyp                  0.076   vga_ram_12<0>
                                                       Maddsub_n4109_cy<11>
    SLICE_X22Y57.CIN     net (fanout=1)        0.003   Maddsub_n4109_cy<11>
    SLICE_X22Y57.COUT    Tbyp                  0.076   Maddsub_n4109_cy<15>
                                                       Maddsub_n4109_cy<15>
    SLICE_X22Y58.CIN     net (fanout=1)        0.003   Maddsub_n4109_cy<15>
    SLICE_X22Y58.BMUX    Tcinb                 0.292   vga_ram_63<0>
                                                       Maddsub_n4109_xor<17>
    SLICE_X21Y55.A3      net (fanout=20)       0.829   n4109<17>
    SLICE_X21Y55.A       Tilo                  0.259   n4109<17>_inv2
                                                       n4109<17>_inv2_1_INV_0
    SLICE_X20Y55.AX      net (fanout=1)        0.225   n4109<17>_inv2
    SLICE_X20Y55.COUT    Taxcy                 0.259   Maddsub_n4112_cy<3>
                                                       Maddsub_n4112_cy<3>
    SLICE_X20Y56.CIN     net (fanout=1)        0.082   Maddsub_n4112_cy<3>
    SLICE_X20Y56.COUT    Tbyp                  0.076   vga_ram_79<0>
                                                       Maddsub_n4112_cy<7>
    SLICE_X20Y57.CIN     net (fanout=1)        0.003   Maddsub_n4112_cy<7>
    SLICE_X20Y57.CMUX    Tcinc                 0.272   vga_ram_13<0>
                                                       Maddsub_n4112_cy<11>
    SLICE_X22Y62.A1      net (fanout=2)        1.289   n4112<10>
    SLICE_X22Y62.COUT    Topcya                0.379   Maddsub_n4115_cy<15>
                                                       Maddsub_n4115_lut<12>
                                                       Maddsub_n4115_cy<15>
    SLICE_X22Y63.CIN     net (fanout=1)        0.003   Maddsub_n4115_cy<15>
    SLICE_X22Y63.BMUX    Tcinb                 0.292   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1445
                                                       Maddsub_n4115_xor<17>
    SLICE_X19Y57.C1      net (fanout=18)       1.110   n4115<17>
    SLICE_X19Y57.C       Tilo                  0.259   vga_ram_9<3>
                                                       n4115<17>_inv2_1_INV_0
    SLICE_X18Y56.AX      net (fanout=1)        1.012   n4115<17>_inv2
    SLICE_X18Y56.COUT    Taxcy                 0.208   Maddsub_n4118_cy<3>
                                                       Maddsub_n4118_cy<3>
    SLICE_X18Y57.CIN     net (fanout=1)        0.003   Maddsub_n4118_cy<3>
    SLICE_X18Y57.COUT    Tbyp                  0.076   vga_ram_15<0>
                                                       Maddsub_n4118_cy<7>
    SLICE_X18Y58.CIN     net (fanout=1)        0.003   Maddsub_n4118_cy<7>
    SLICE_X18Y58.COUT    Tbyp                  0.076   vga_ram_11<0>
                                                       Maddsub_n4118_cy<11>
    SLICE_X18Y59.CIN     net (fanout=1)        0.003   Maddsub_n4118_cy<11>
    SLICE_X18Y59.COUT    Tbyp                  0.076   Maddsub_n4118_cy<15>
                                                       Maddsub_n4118_cy<15>
    SLICE_X18Y60.CIN     net (fanout=1)        0.003   Maddsub_n4118_cy<15>
    SLICE_X18Y60.BMUX    Tcinb                 0.292   vga_ram_19<4>
                                                       Maddsub_n4118_xor<17>
    SLICE_X23Y56.A3      net (fanout=7)        0.780   n4118<17>
    SLICE_X23Y56.A       Tilo                  0.259   vga_ram_78<3>
                                                       GND_4_o_INV_63_o1_3_INV_0
    SLICE_X17Y54.AX      net (fanout=18)       1.368   GND_4_o_INV_63_o12
    SLICE_X17Y54.CLK     Tdick                 0.063   vga_ram_72<3>
                                                       vga_ram_72_0
    -------------------------------------------------  ---------------------------
    Total                                     33.489ns (13.807ns logic, 19.682ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT (DSP)
  Destination:          vga_ram_72_0 (FF)
  Requirement:          50.000ns
  Data Path Delay:      33.435ns (Levels of Logic = 71)
  Clock Path Skew:      -0.059ns (0.327 - 0.386)
  Source Clock:         original_clk rising at 0.000ns
  Destination Clock:    original_clk rising at 50.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT to vga_ram_72_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y12.P29      Tdspcko_P_PREG        1.200   Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT
                                                       Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT
    SLICE_X31Y49.B2      net (fanout=17)       1.340   a<29>
    SLICE_X31Y49.B       Tilo                  0.259   Maddsub_n4079_cy<5>
                                                       Maddsub_n4079_cy<5>1
    SLICE_X28Y43.AX      net (fanout=14)       1.215   Maddsub_n4079_cy<5>
    SLICE_X28Y43.COUT    Taxcy                 0.259   Maddsub_n4082_cy<3>
                                                       Maddsub_n4082_cy<3>
    SLICE_X28Y44.CIN     net (fanout=1)        0.003   Maddsub_n4082_cy<3>
    SLICE_X28Y44.COUT    Tbyp                  0.076   Maddsub_n4082_cy<7>
                                                       Maddsub_n4082_cy<7>
    SLICE_X28Y45.CIN     net (fanout=1)        0.003   Maddsub_n4082_cy<7>
    SLICE_X28Y45.COUT    Tbyp                  0.076   fft_out_ram_33<9>
                                                       Maddsub_n4082_cy<11>
    SLICE_X28Y46.CIN     net (fanout=1)        0.003   Maddsub_n4082_cy<11>
    SLICE_X28Y46.AMUX    Tcina                 0.177   fft_out_ram_32<9>
                                                       Maddsub_n4082_xor<12>
    SLICE_X33Y43.A4      net (fanout=24)       1.027   n4082<12>
    SLICE_X33Y43.A       Tilo                  0.259   fft_out_ram_72<12>
                                                       n4082<12>_inv2_INV_0
    SLICE_X32Y43.AX      net (fanout=1)        0.225   n4082<12>_inv
    SLICE_X32Y43.COUT    Taxcy                 0.259   Maddsub_n4085_cy<3>
                                                       Maddsub_n4085_cy<3>
    SLICE_X32Y44.CIN     net (fanout=1)        0.003   Maddsub_n4085_cy<3>
    SLICE_X32Y44.COUT    Tbyp                  0.076   Maddsub_n4085_cy<7>
                                                       Maddsub_n4085_cy<7>
    SLICE_X32Y45.CIN     net (fanout=1)        0.003   Maddsub_n4085_cy<7>
    SLICE_X32Y45.COUT    Tbyp                  0.076   fft_out_ram_0<9>
                                                       Maddsub_n4085_cy<11>
    SLICE_X32Y46.CIN     net (fanout=1)        0.003   Maddsub_n4085_cy<11>
    SLICE_X32Y46.DMUX    Tcind                 0.272   fft_out_ram_2<9>
                                                       Maddsub_n4085_xor<15>
    SLICE_X31Y44.A5      net (fanout=26)       0.639   n4085<15>
    SLICE_X31Y44.A       Tilo                  0.259   _n10581_inv
                                                       n4085<15>_inv2_INV_0
    SLICE_X30Y44.AX      net (fanout=1)        0.254   n4085<15>_inv
    SLICE_X30Y44.COUT    Taxcy                 0.208   Maddsub_n4088_cy<3>
                                                       Maddsub_n4088_cy<3>
    SLICE_X30Y45.CIN     net (fanout=1)        0.003   Maddsub_n4088_cy<3>
    SLICE_X30Y45.COUT    Tbyp                  0.076   Maddsub_n4088_cy<7>
                                                       Maddsub_n4088_cy<7>
    SLICE_X30Y46.CIN     net (fanout=1)        0.003   Maddsub_n4088_cy<7>
    SLICE_X30Y46.COUT    Tbyp                  0.076   fft_out_ram_35<9>
                                                       Maddsub_n4088_cy<11>
    SLICE_X30Y47.CIN     net (fanout=1)        0.003   Maddsub_n4088_cy<11>
    SLICE_X30Y47.COUT    Tbyp                  0.076   fft_out_ram_10<13>
                                                       Maddsub_n4088_cy<15>
    SLICE_X30Y48.CIN     net (fanout=1)        0.003   Maddsub_n4088_cy<15>
    SLICE_X30Y48.BMUX    Tcinb                 0.292   n4088<17>
                                                       Maddsub_n4088_xor<17>
    SLICE_X33Y48.A6      net (fanout=26)       0.380   n4088<17>
    SLICE_X33Y48.A       Tilo                  0.259   n4088<17>_inv
                                                       n4088<17>_inv2_INV_0
    SLICE_X32Y47.AX      net (fanout=1)        0.386   n4088<17>_inv
    SLICE_X32Y47.COUT    Taxcy                 0.259   fft_out_ram_2<13>
                                                       Maddsub_n4091_cy<3>
    SLICE_X32Y48.CIN     net (fanout=1)        0.003   Maddsub_n4091_cy<3>
    SLICE_X32Y48.COUT    Tbyp                  0.076   fft_out_ram_1<13>
                                                       Maddsub_n4091_cy<7>
    SLICE_X32Y49.CIN     net (fanout=1)        0.003   Maddsub_n4091_cy<7>
    SLICE_X32Y49.COUT    Tbyp                  0.076   fft_out_ram_0<13>
                                                       Maddsub_n4091_cy<11>
    SLICE_X32Y50.CIN     net (fanout=1)        0.003   Maddsub_n4091_cy<11>
    SLICE_X32Y50.COUT    Tbyp                  0.076   fft_out_ram_73<4>
                                                       Maddsub_n4091_cy<15>
    SLICE_X32Y51.CIN     net (fanout=1)        0.003   Maddsub_n4091_cy<15>
    SLICE_X32Y51.BMUX    Tcinb                 0.260   fft_out_ram_2<4>
                                                       Maddsub_n4091_xor<17>
    SLICE_X33Y49.B3      net (fanout=25)       0.552   n4091<17>
    SLICE_X33Y49.B       Tilo                  0.259   fft_out_ram_72<8>
                                                       n4091<17>_inv2_INV_0
    SLICE_X30Y49.AX      net (fanout=1)        0.440   n4091<17>_inv
    SLICE_X30Y49.COUT    Taxcy                 0.208   Maddsub_n4094_cy<3>
                                                       Maddsub_n4094_cy<3>
    SLICE_X30Y50.CIN     net (fanout=1)        0.003   Maddsub_n4094_cy<3>
    SLICE_X30Y50.COUT    Tbyp                  0.076   Maddsub_n4094_cy<7>
                                                       Maddsub_n4094_cy<7>
    SLICE_X30Y51.CIN     net (fanout=1)        0.003   Maddsub_n4094_cy<7>
    SLICE_X30Y51.COUT    Tbyp                  0.076   fft_out_ram_0<4>
                                                       Maddsub_n4094_cy<11>
    SLICE_X30Y52.CIN     net (fanout=1)        0.003   Maddsub_n4094_cy<11>
    SLICE_X30Y52.COUT    Tbyp                  0.076   fft_out_ram_64<4>
                                                       Maddsub_n4094_cy<15>
    SLICE_X30Y53.CIN     net (fanout=1)        0.003   Maddsub_n4094_cy<15>
    SLICE_X30Y53.BMUX    Tcinb                 0.292   n4094<17>
                                                       Maddsub_n4094_xor<17>
    SLICE_X33Y52.A3      net (fanout=24)       0.541   n4094<17>
    SLICE_X33Y52.A       Tilo                  0.259   n4094<17>_inv
                                                       n4094<17>_inv2_INV_0
    SLICE_X28Y47.AX      net (fanout=1)        0.910   n4094<17>_inv
    SLICE_X28Y47.COUT    Taxcy                 0.259   fft_out_ram_7<13>
                                                       Maddsub_n4097_cy<3>
    SLICE_X28Y48.CIN     net (fanout=1)        0.003   Maddsub_n4097_cy<3>
    SLICE_X28Y48.COUT    Tbyp                  0.076   Maddsub_n4097_cy<7>
                                                       Maddsub_n4097_cy<7>
    SLICE_X28Y49.CIN     net (fanout=1)        0.003   Maddsub_n4097_cy<7>
    SLICE_X28Y49.COUT    Tbyp                  0.076   Maddsub_n4097_cy<11>
                                                       Maddsub_n4097_cy<11>
    SLICE_X28Y50.CIN     net (fanout=1)        0.003   Maddsub_n4097_cy<11>
    SLICE_X28Y50.COUT    Tbyp                  0.076   fft_out_ram_14<4>
                                                       Maddsub_n4097_cy<15>
    SLICE_X28Y51.CIN     net (fanout=1)        0.003   Maddsub_n4097_cy<15>
    SLICE_X28Y51.BMUX    Tcinb                 0.260   fft_out_ram_13<4>
                                                       Maddsub_n4097_xor<17>
    SLICE_X29Y52.A4      net (fanout=24)       0.498   n4097<17>
    SLICE_X29Y52.A       Tilo                  0.259   fft_out_ram_6<8>
                                                       n4097<17>_inv2_1_INV_0
    SLICE_X28Y52.AX      net (fanout=1)        0.225   n4097<17>_inv2
    SLICE_X28Y52.COUT    Taxcy                 0.259   Maddsub_n4100_cy<3>
                                                       Maddsub_n4100_cy<3>
    SLICE_X28Y53.CIN     net (fanout=1)        0.003   Maddsub_n4100_cy<3>
    SLICE_X28Y53.COUT    Tbyp                  0.076   fft_out_ram_5<4>
                                                       Maddsub_n4100_cy<7>
    SLICE_X28Y54.CIN     net (fanout=1)        0.003   Maddsub_n4100_cy<7>
    SLICE_X28Y54.COUT    Tbyp                  0.076   Maddsub_n4100_cy<11>
                                                       Maddsub_n4100_cy<11>
    SLICE_X28Y55.CIN     net (fanout=1)        0.003   Maddsub_n4100_cy<11>
    SLICE_X28Y55.COUT    Tbyp                  0.076   fft_out_ram_7<4>
                                                       Maddsub_n4100_cy<15>
    SLICE_X28Y56.CIN     net (fanout=1)        0.082   Maddsub_n4100_cy<15>
    SLICE_X28Y56.BMUX    Tcinb                 0.260   n4100<17>
                                                       Maddsub_n4100_xor<17>
    SLICE_X27Y52.A5      net (fanout=23)       0.877   n4100<17>
    SLICE_X27Y52.A       Tilo                  0.259   n4100<17>_inv2
                                                       n4100<17>_inv2_1_INV_0
    SLICE_X26Y52.AX      net (fanout=1)        0.254   n4100<17>_inv2
    SLICE_X26Y52.COUT    Taxcy                 0.208   Maddsub_n4103_cy<3>
                                                       Maddsub_n4103_cy<3>
    SLICE_X26Y53.CIN     net (fanout=1)        0.003   Maddsub_n4103_cy<3>
    SLICE_X26Y53.COUT    Tbyp                  0.076   Maddsub_n4103_cy<7>
                                                       Maddsub_n4103_cy<7>
    SLICE_X26Y54.CIN     net (fanout=1)        0.003   Maddsub_n4103_cy<7>
    SLICE_X26Y54.COUT    Tbyp                  0.076   Maddsub_n4103_cy<11>
                                                       Maddsub_n4103_cy<11>
    SLICE_X26Y55.CIN     net (fanout=1)        0.003   Maddsub_n4103_cy<11>
    SLICE_X26Y55.COUT    Tbyp                  0.076   vga_ram_45<4>
                                                       Maddsub_n4103_cy<15>
    SLICE_X26Y56.CIN     net (fanout=1)        0.082   Maddsub_n4103_cy<15>
    SLICE_X26Y56.BMUX    Tcinb                 0.292   n4103<17>
                                                       Maddsub_n4103_xor<17>
    SLICE_X25Y53.B3      net (fanout=22)       0.825   n4103<17>
    SLICE_X25Y53.B       Tilo                  0.259   fft_out_ram_67<3>
                                                       n4103<17>_inv2_1_INV_0
    SLICE_X24Y53.AX      net (fanout=1)        0.608   n4103<17>_inv2
    SLICE_X24Y53.COUT    Taxcy                 0.259   Maddsub_n4106_cy<3>
                                                       Maddsub_n4106_cy<3>
    SLICE_X24Y54.CIN     net (fanout=1)        0.003   Maddsub_n4106_cy<3>
    SLICE_X24Y54.COUT    Tbyp                  0.076   vga_ram_34<4>
                                                       Maddsub_n4106_cy<7>
    SLICE_X24Y55.CIN     net (fanout=1)        0.003   Maddsub_n4106_cy<7>
    SLICE_X24Y55.COUT    Tbyp                  0.076   Maddsub_n4106_cy<11>
                                                       Maddsub_n4106_cy<11>
    SLICE_X24Y56.CIN     net (fanout=1)        0.082   Maddsub_n4106_cy<11>
    SLICE_X24Y56.COUT    Tbyp                  0.076   Maddsub_n4106_cy<15>
                                                       Maddsub_n4106_cy<15>
    SLICE_X24Y57.CIN     net (fanout=1)        0.003   Maddsub_n4106_cy<15>
    SLICE_X24Y57.BMUX    Tcinb                 0.260   vga_ram_59<0>
                                                       Maddsub_n4106_xor<17>
    SLICE_X23Y54.D6      net (fanout=21)       0.611   n4106<17>
    SLICE_X23Y54.D       Tilo                  0.259   fft_out_ram_3<3>
                                                       n4106<17>_inv2_1_INV_0
    SLICE_X22Y54.AX      net (fanout=1)        0.732   n4106<17>_inv2
    SLICE_X22Y54.COUT    Taxcy                 0.208   Maddsub_n4109_cy<3>
                                                       Maddsub_n4109_cy<3>
    SLICE_X22Y55.CIN     net (fanout=1)        0.003   Maddsub_n4109_cy<3>
    SLICE_X22Y55.COUT    Tbyp                  0.076   Maddsub_n4109_cy<7>
                                                       Maddsub_n4109_cy<7>
    SLICE_X22Y56.CIN     net (fanout=1)        0.082   Maddsub_n4109_cy<7>
    SLICE_X22Y56.COUT    Tbyp                  0.076   vga_ram_12<0>
                                                       Maddsub_n4109_cy<11>
    SLICE_X22Y57.CIN     net (fanout=1)        0.003   Maddsub_n4109_cy<11>
    SLICE_X22Y57.COUT    Tbyp                  0.076   Maddsub_n4109_cy<15>
                                                       Maddsub_n4109_cy<15>
    SLICE_X22Y58.CIN     net (fanout=1)        0.003   Maddsub_n4109_cy<15>
    SLICE_X22Y58.BMUX    Tcinb                 0.292   vga_ram_63<0>
                                                       Maddsub_n4109_xor<17>
    SLICE_X21Y55.A3      net (fanout=20)       0.829   n4109<17>
    SLICE_X21Y55.A       Tilo                  0.259   n4109<17>_inv2
                                                       n4109<17>_inv2_1_INV_0
    SLICE_X20Y55.AX      net (fanout=1)        0.225   n4109<17>_inv2
    SLICE_X20Y55.COUT    Taxcy                 0.259   Maddsub_n4112_cy<3>
                                                       Maddsub_n4112_cy<3>
    SLICE_X20Y56.CIN     net (fanout=1)        0.082   Maddsub_n4112_cy<3>
    SLICE_X20Y56.CMUX    Tcinc                 0.272   vga_ram_79<0>
                                                       Maddsub_n4112_cy<7>
    SLICE_X22Y61.A2      net (fanout=2)        1.235   n4112<6>
    SLICE_X22Y61.COUT    Topcya                0.379   vga_ram_28<4>
                                                       Maddsub_n4115_lut<8>
                                                       Maddsub_n4115_cy<11>
    SLICE_X22Y62.CIN     net (fanout=1)        0.003   Maddsub_n4115_cy<11>
    SLICE_X22Y62.COUT    Tbyp                  0.076   Maddsub_n4115_cy<15>
                                                       Maddsub_n4115_cy<15>
    SLICE_X22Y63.CIN     net (fanout=1)        0.003   Maddsub_n4115_cy<15>
    SLICE_X22Y63.BMUX    Tcinb                 0.292   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1445
                                                       Maddsub_n4115_xor<17>
    SLICE_X19Y57.C1      net (fanout=18)       1.110   n4115<17>
    SLICE_X19Y57.C       Tilo                  0.259   vga_ram_9<3>
                                                       n4115<17>_inv2_1_INV_0
    SLICE_X18Y56.AX      net (fanout=1)        1.012   n4115<17>_inv2
    SLICE_X18Y56.COUT    Taxcy                 0.208   Maddsub_n4118_cy<3>
                                                       Maddsub_n4118_cy<3>
    SLICE_X18Y57.CIN     net (fanout=1)        0.003   Maddsub_n4118_cy<3>
    SLICE_X18Y57.COUT    Tbyp                  0.076   vga_ram_15<0>
                                                       Maddsub_n4118_cy<7>
    SLICE_X18Y58.CIN     net (fanout=1)        0.003   Maddsub_n4118_cy<7>
    SLICE_X18Y58.COUT    Tbyp                  0.076   vga_ram_11<0>
                                                       Maddsub_n4118_cy<11>
    SLICE_X18Y59.CIN     net (fanout=1)        0.003   Maddsub_n4118_cy<11>
    SLICE_X18Y59.COUT    Tbyp                  0.076   Maddsub_n4118_cy<15>
                                                       Maddsub_n4118_cy<15>
    SLICE_X18Y60.CIN     net (fanout=1)        0.003   Maddsub_n4118_cy<15>
    SLICE_X18Y60.BMUX    Tcinb                 0.292   vga_ram_19<4>
                                                       Maddsub_n4118_xor<17>
    SLICE_X23Y56.A3      net (fanout=7)        0.780   n4118<17>
    SLICE_X23Y56.A       Tilo                  0.259   vga_ram_78<3>
                                                       GND_4_o_INV_63_o1_3_INV_0
    SLICE_X17Y54.AX      net (fanout=18)       1.368   GND_4_o_INV_63_o12
    SLICE_X17Y54.CLK     Tdick                 0.063   vga_ram_72<3>
                                                       vga_ram_72_0
    -------------------------------------------------  ---------------------------
    Total                                     33.435ns (13.807ns logic, 19.628ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_instance_clkout1 = PERIOD TIMEGRP "dcm_instance_clkout1" TS_sys_clk_pin
        * 0.2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fft_xn_re_6 (SLICE_X20Y14.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.156ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fft_instance/blk0000051d (FF)
  Destination:          fft_xn_re_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.214ns (0.811 - 0.597)
  Source Clock:         dds_clk rising at 0.000ns
  Destination Clock:    original_clk rising at 0.000ns
  Clock Uncertainty:    0.259ns

  Clock Uncertainty:          0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.268ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: fft_instance/blk0000051d to fft_xn_re_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.DQ      Tcko                  0.200   fft_xn_index<7>
                                                       fft_instance/blk0000051d
    SLICE_X20Y14.BX      net (fanout=11)       0.362   fft_xn_index<7>
    SLICE_X20Y14.CLK     Tckdi       (-Th)    -0.067   fft_xn_re<6>
                                                       Mmux_fft_xn_index[7]_adc_ram[255][7]_wide_mux_526_OUT_2_f8_5
                                                       fft_xn_re_6
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.267ns logic, 0.362ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point fft_out_ram_29_12 (SLICE_X26Y36.CE), 12 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.215ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fft_instance/blk000005e5 (FF)
  Destination:          fft_out_ram_29_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.682ns (Levels of Logic = 1)
  Clock Path Skew:      0.208ns (0.821 - 0.613)
  Source Clock:         dds_clk rising at 0.000ns
  Destination Clock:    original_clk rising at 0.000ns
  Clock Uncertainty:    0.259ns

  Clock Uncertainty:          0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.268ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: fft_instance/blk000005e5 to fft_out_ram_29_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y35.DMUX    Tshcko                0.266   fft_xk_index<4>
                                                       fft_instance/blk000005e5
    SLICE_X24Y35.C5      net (fanout=128)      0.222   fft_xk_index<0>
    SLICE_X24Y35.C       Tilo                  0.142   fft_out_ram_116<8>
                                                       _n10009_inv1
    SLICE_X26Y36.CE      net (fanout=4)        0.160   _n10009_inv
    SLICE_X26Y36.CLK     Tckce       (-Th)     0.108   fft_out_ram_29<12>
                                                       fft_out_ram_29_12
    -------------------------------------------------  ---------------------------
    Total                                      0.682ns (0.300ns logic, 0.382ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.241ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fft_instance/blk000005e0 (FF)
  Destination:          fft_out_ram_29_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.708ns (Levels of Logic = 1)
  Clock Path Skew:      0.208ns (0.821 - 0.613)
  Source Clock:         dds_clk rising at 0.000ns
  Destination Clock:    original_clk rising at 0.000ns
  Clock Uncertainty:    0.259ns

  Clock Uncertainty:          0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.268ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: fft_instance/blk000005e0 to fft_out_ram_29_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y35.CQ      Tcko                  0.234   fft_xk_index<4>
                                                       fft_instance/blk000005e0
    SLICE_X24Y35.C4      net (fanout=128)      0.280   fft_xk_index<5>
    SLICE_X24Y35.C       Tilo                  0.142   fft_out_ram_116<8>
                                                       _n10009_inv1
    SLICE_X26Y36.CE      net (fanout=4)        0.160   _n10009_inv
    SLICE_X26Y36.CLK     Tckce       (-Th)     0.108   fft_out_ram_29<12>
                                                       fft_out_ram_29_12
    -------------------------------------------------  ---------------------------
    Total                                      0.708ns (0.268ns logic, 0.440ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.301ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fft_instance/blk000005df (FF)
  Destination:          fft_out_ram_29_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.768ns (Levels of Logic = 1)
  Clock Path Skew:      0.208ns (0.821 - 0.613)
  Source Clock:         dds_clk rising at 0.000ns
  Destination Clock:    original_clk rising at 0.000ns
  Clock Uncertainty:    0.259ns

  Clock Uncertainty:          0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.268ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: fft_instance/blk000005df to fft_out_ram_29_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y35.BQ      Tcko                  0.234   fft_xk_index<4>
                                                       fft_instance/blk000005df
    SLICE_X24Y35.C3      net (fanout=128)      0.340   fft_xk_index<6>
    SLICE_X24Y35.C       Tilo                  0.142   fft_out_ram_116<8>
                                                       _n10009_inv1
    SLICE_X26Y36.CE      net (fanout=4)        0.160   _n10009_inv
    SLICE_X26Y36.CLK     Tckce       (-Th)     0.108   fft_out_ram_29<12>
                                                       fft_out_ram_29_12
    -------------------------------------------------  ---------------------------
    Total                                      0.768ns (0.268ns logic, 0.500ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point fft_out_ram_29_11 (SLICE_X26Y36.CE), 12 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.219ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fft_instance/blk000005e5 (FF)
  Destination:          fft_out_ram_29_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.686ns (Levels of Logic = 1)
  Clock Path Skew:      0.208ns (0.821 - 0.613)
  Source Clock:         dds_clk rising at 0.000ns
  Destination Clock:    original_clk rising at 0.000ns
  Clock Uncertainty:    0.259ns

  Clock Uncertainty:          0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.268ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: fft_instance/blk000005e5 to fft_out_ram_29_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y35.DMUX    Tshcko                0.266   fft_xk_index<4>
                                                       fft_instance/blk000005e5
    SLICE_X24Y35.C5      net (fanout=128)      0.222   fft_xk_index<0>
    SLICE_X24Y35.C       Tilo                  0.142   fft_out_ram_116<8>
                                                       _n10009_inv1
    SLICE_X26Y36.CE      net (fanout=4)        0.160   _n10009_inv
    SLICE_X26Y36.CLK     Tckce       (-Th)     0.104   fft_out_ram_29<12>
                                                       fft_out_ram_29_11
    -------------------------------------------------  ---------------------------
    Total                                      0.686ns (0.304ns logic, 0.382ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.245ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fft_instance/blk000005e0 (FF)
  Destination:          fft_out_ram_29_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.712ns (Levels of Logic = 1)
  Clock Path Skew:      0.208ns (0.821 - 0.613)
  Source Clock:         dds_clk rising at 0.000ns
  Destination Clock:    original_clk rising at 0.000ns
  Clock Uncertainty:    0.259ns

  Clock Uncertainty:          0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.268ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: fft_instance/blk000005e0 to fft_out_ram_29_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y35.CQ      Tcko                  0.234   fft_xk_index<4>
                                                       fft_instance/blk000005e0
    SLICE_X24Y35.C4      net (fanout=128)      0.280   fft_xk_index<5>
    SLICE_X24Y35.C       Tilo                  0.142   fft_out_ram_116<8>
                                                       _n10009_inv1
    SLICE_X26Y36.CE      net (fanout=4)        0.160   _n10009_inv
    SLICE_X26Y36.CLK     Tckce       (-Th)     0.104   fft_out_ram_29<12>
                                                       fft_out_ram_29_11
    -------------------------------------------------  ---------------------------
    Total                                      0.712ns (0.272ns logic, 0.440ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.305ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fft_instance/blk000005df (FF)
  Destination:          fft_out_ram_29_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.772ns (Levels of Logic = 1)
  Clock Path Skew:      0.208ns (0.821 - 0.613)
  Source Clock:         dds_clk rising at 0.000ns
  Destination Clock:    original_clk rising at 0.000ns
  Clock Uncertainty:    0.259ns

  Clock Uncertainty:          0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.268ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: fft_instance/blk000005df to fft_out_ram_29_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y35.BQ      Tcko                  0.234   fft_xk_index<4>
                                                       fft_instance/blk000005df
    SLICE_X24Y35.C3      net (fanout=128)      0.340   fft_xk_index<6>
    SLICE_X24Y35.C       Tilo                  0.142   fft_out_ram_116<8>
                                                       _n10009_inv1
    SLICE_X26Y36.CE      net (fanout=4)        0.160   _n10009_inv
    SLICE_X26Y36.CLK     Tckce       (-Th)     0.104   fft_out_ram_29<12>
                                                       fft_out_ram_29_11
    -------------------------------------------------  ---------------------------
    Total                                      0.772ns (0.272ns logic, 0.500ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_instance_clkout1 = PERIOD TIMEGRP "dcm_instance_clkout1" TS_sys_clk_pin
        * 0.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 47.473ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.527ns (395.726MHz) (Tdspper_PREG)
  Physical resource: Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT/CLK
  Logical resource: Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT/CLK
  Location pin: DSP48_X1Y12.CLK
  Clock network: original_clk
--------------------------------------------------------------------------------
Slack: 48.270ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: dcm_instance/clkout2_buf/I0
  Logical resource: dcm_instance/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: dcm_instance/clkout1
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: adc_ram_98<7>/CLK
  Logical resource: adc_ram_98_4/CK
  Location pin: SLICE_X0Y4.CLK
  Clock network: original_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_instance_clkout0 = PERIOD TIMEGRP 
"dcm_instance_clkout0" TS_sys_clk_pin         * 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3905 paths analyzed, 235 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  34.508ns.
--------------------------------------------------------------------------------

Paths for end point blue_in_0 (SLICE_X14Y50.A5), 1284 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_ram_118_3 (FF)
  Destination:          blue_in_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.253ns (Levels of Logic = 6)
  Clock Path Skew:      -0.132ns (1.403 - 1.535)
  Source Clock:         original_clk rising at 150.000ns
  Destination Clock:    vga_clk rising at 160.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: vga_ram_118_3 to blue_in_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y56.DQ       Tcko                  0.408   vga_ram_118<3>
                                                       vga_ram_118_3
    SLICE_X5Y56.D3       net (fanout=1)        1.190   vga_ram_118<3>
    SLICE_X5Y56.D        Tilo                  0.259   vga_ram_117<3>
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1432
    SLICE_X7Y55.D2       net (fanout=1)        1.322   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1432
    SLICE_X7Y55.D        Tilo                  0.259   vga_ram_112<3>
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_99
    SLICE_X26Y57.C3      net (fanout=1)        1.594   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_99
    SLICE_X26Y57.CMUX    Tilo                  0.361   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_811
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_33
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_2_f7_2
    SLICE_X15Y55.A4      net (fanout=1)        1.224   x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT<3>
    SLICE_X15Y55.A       Tilo                  0.259   vga_ram_7<3>
                                                       x_pos[6]_y_pos[7]_LessThan_2428_o11
    SLICE_X14Y50.B4      net (fanout=1)        0.663   x_pos[6]_y_pos[7]_LessThan_2428_o11
    SLICE_X14Y50.B       Tilo                  0.203   blue_in<0>
                                                       x_pos[6]_y_pos[7]_LessThan_2428_o12
    SLICE_X14Y50.A5      net (fanout=1)        0.222   x_pos[6]_y_pos[7]_LessThan_2428_o2
    SLICE_X14Y50.CLK     Tas                   0.289   blue_in<0>
                                                       GND_4_o_GND_4_o_mux_2429_OUT<0>
                                                       blue_in_0
    -------------------------------------------------  ---------------------------
    Total                                      8.253ns (2.038ns logic, 6.215ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_ram_102_0 (FF)
  Destination:          blue_in_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.719ns (Levels of Logic = 7)
  Clock Path Skew:      -0.111ns (1.403 - 1.514)
  Source Clock:         original_clk rising at 150.000ns
  Destination Clock:    vga_clk rising at 160.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: vga_ram_102_0 to blue_in_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y61.AQ      Tcko                  0.391   vga_ram_102<3>
                                                       vga_ram_102_0
    SLICE_X15Y60.B2      net (fanout=1)        0.661   vga_ram_102<0>
    SLICE_X15Y60.B       Tilo                  0.259   vga_ram_101<3>
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_133
    SLICE_X14Y60.D2      net (fanout=1)        1.578   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_133
    SLICE_X14Y60.D       Tilo                  0.203   vga_ram_103<3>
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_81
    SLICE_X18Y55.C4      net (fanout=1)        1.257   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_81
    SLICE_X18Y55.CMUX    Tilo                  0.361   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_82
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_3
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_2_f7
    SLICE_X15Y55.B3      net (fanout=1)        0.927   x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT<0>
    SLICE_X15Y55.B       Tilo                  0.259   vga_ram_7<3>
                                                       x_pos[6]_y_pos[7]_LessThan_2428_o2
    SLICE_X15Y55.A5      net (fanout=1)        0.187   x_pos[6]_y_pos[7]_LessThan_2428_o1
    SLICE_X15Y55.A       Tilo                  0.259   vga_ram_7<3>
                                                       x_pos[6]_y_pos[7]_LessThan_2428_o11
    SLICE_X14Y50.B4      net (fanout=1)        0.663   x_pos[6]_y_pos[7]_LessThan_2428_o11
    SLICE_X14Y50.B       Tilo                  0.203   blue_in<0>
                                                       x_pos[6]_y_pos[7]_LessThan_2428_o12
    SLICE_X14Y50.A5      net (fanout=1)        0.222   x_pos[6]_y_pos[7]_LessThan_2428_o2
    SLICE_X14Y50.CLK     Tas                   0.289   blue_in<0>
                                                       GND_4_o_GND_4_o_mux_2429_OUT<0>
                                                       blue_in_0
    -------------------------------------------------  ---------------------------
    Total                                      7.719ns (2.224ns logic, 5.495ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_ram_119_3 (FF)
  Destination:          blue_in_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.696ns (Levels of Logic = 6)
  Clock Path Skew:      -0.132ns (1.403 - 1.535)
  Source Clock:         original_clk rising at 150.000ns
  Destination Clock:    vga_clk rising at 160.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: vga_ram_119_3 to blue_in_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y55.DQ       Tcko                  0.391   vga_ram_119<3>
                                                       vga_ram_119_3
    SLICE_X5Y56.D1       net (fanout=1)        0.650   vga_ram_119<3>
    SLICE_X5Y56.D        Tilo                  0.259   vga_ram_117<3>
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1432
    SLICE_X7Y55.D2       net (fanout=1)        1.322   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1432
    SLICE_X7Y55.D        Tilo                  0.259   vga_ram_112<3>
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_99
    SLICE_X26Y57.C3      net (fanout=1)        1.594   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_99
    SLICE_X26Y57.CMUX    Tilo                  0.361   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_811
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_33
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_2_f7_2
    SLICE_X15Y55.A4      net (fanout=1)        1.224   x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT<3>
    SLICE_X15Y55.A       Tilo                  0.259   vga_ram_7<3>
                                                       x_pos[6]_y_pos[7]_LessThan_2428_o11
    SLICE_X14Y50.B4      net (fanout=1)        0.663   x_pos[6]_y_pos[7]_LessThan_2428_o11
    SLICE_X14Y50.B       Tilo                  0.203   blue_in<0>
                                                       x_pos[6]_y_pos[7]_LessThan_2428_o12
    SLICE_X14Y50.A5      net (fanout=1)        0.222   x_pos[6]_y_pos[7]_LessThan_2428_o2
    SLICE_X14Y50.CLK     Tas                   0.289   blue_in<0>
                                                       GND_4_o_GND_4_o_mux_2429_OUT<0>
                                                       blue_in_0
    -------------------------------------------------  ---------------------------
    Total                                      7.696ns (2.021ns logic, 5.675ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point blue_in_0 (SLICE_X14Y50.A2), 213 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_ram_57_7 (FF)
  Destination:          blue_in_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.138ns (Levels of Logic = 4)
  Clock Path Skew:      -0.154ns (1.403 - 1.557)
  Source Clock:         original_clk rising at 150.000ns
  Destination Clock:    vga_clk rising at 160.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: vga_ram_57_7 to blue_in_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y60.DQ      Tcko                  0.391   vga_ram_57<7>
                                                       vga_ram_57_7
    SLICE_X35Y59.A4      net (fanout=1)        0.990   vga_ram_57<7>
    SLICE_X35Y59.A       Tilo                  0.259   vga_ram_59<7>
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1539
    SLICE_X32Y55.B2      net (fanout=1)        1.218   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1539
    SLICE_X32Y55.B       Tilo                  0.205   vga_ram_50<7>
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_107
    SLICE_X12Y52.D4      net (fanout=1)        1.620   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_107
    SLICE_X12Y52.CMUX    Topdc                 0.338   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_823
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_47
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_2_f7_6
    SLICE_X14Y50.A2      net (fanout=1)        0.828   x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT<7>
    SLICE_X14Y50.CLK     Tas                   0.289   blue_in<0>
                                                       GND_4_o_GND_4_o_mux_2429_OUT<0>
                                                       blue_in_0
    -------------------------------------------------  ---------------------------
    Total                                      6.138ns (1.482ns logic, 4.656ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_ram_30_7 (FF)
  Destination:          blue_in_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.876ns (Levels of Logic = 4)
  Clock Path Skew:      -0.113ns (1.403 - 1.516)
  Source Clock:         original_clk rising at 150.000ns
  Destination Clock:    vga_clk rising at 160.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: vga_ram_30_7 to blue_in_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y60.DQ      Tcko                  0.391   vga_ram_30<7>
                                                       vga_ram_30_7
    SLICE_X23Y61.B2      net (fanout=1)        1.267   vga_ram_30<7>
    SLICE_X23Y61.B       Tilo                  0.259   vga_ram_29<7>
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1536
    SLICE_X17Y60.D2      net (fanout=1)        1.128   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1536
    SLICE_X17Y60.D       Tilo                  0.259   vga_ram_18<7>
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_922
    SLICE_X12Y52.D3      net (fanout=1)        1.117   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_922
    SLICE_X12Y52.CMUX    Topdc                 0.338   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_823
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_47
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_2_f7_6
    SLICE_X14Y50.A2      net (fanout=1)        0.828   x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT<7>
    SLICE_X14Y50.CLK     Tas                   0.289   blue_in<0>
                                                       GND_4_o_GND_4_o_mux_2429_OUT<0>
                                                       blue_in_0
    -------------------------------------------------  ---------------------------
    Total                                      5.876ns (1.536ns logic, 4.340ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_ram_59_7 (FF)
  Destination:          blue_in_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.753ns (Levels of Logic = 4)
  Clock Path Skew:      -0.152ns (1.403 - 1.555)
  Source Clock:         original_clk rising at 150.000ns
  Destination Clock:    vga_clk rising at 160.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: vga_ram_59_7 to blue_in_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y59.DQ      Tcko                  0.391   vga_ram_59<7>
                                                       vga_ram_59_7
    SLICE_X35Y59.A2      net (fanout=1)        0.605   vga_ram_59<7>
    SLICE_X35Y59.A       Tilo                  0.259   vga_ram_59<7>
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1539
    SLICE_X32Y55.B2      net (fanout=1)        1.218   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1539
    SLICE_X32Y55.B       Tilo                  0.205   vga_ram_50<7>
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_107
    SLICE_X12Y52.D4      net (fanout=1)        1.620   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_107
    SLICE_X12Y52.CMUX    Topdc                 0.338   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_823
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_47
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_2_f7_6
    SLICE_X14Y50.A2      net (fanout=1)        0.828   x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT<7>
    SLICE_X14Y50.CLK     Tas                   0.289   blue_in<0>
                                                       GND_4_o_GND_4_o_mux_2429_OUT<0>
                                                       blue_in_0
    -------------------------------------------------  ---------------------------
    Total                                      5.753ns (1.482ns logic, 4.271ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point blue_in_0 (SLICE_X14Y50.A3), 213 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_ram_53_6 (FF)
  Destination:          blue_in_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.958ns (Levels of Logic = 4)
  Clock Path Skew:      -0.144ns (1.403 - 1.547)
  Source Clock:         original_clk rising at 150.000ns
  Destination Clock:    vga_clk rising at 160.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: vga_ram_53_6 to blue_in_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y56.CQ      Tcko                  0.391   vga_ram_53<7>
                                                       vga_ram_53_6
    SLICE_X34Y57.C2      net (fanout=1)        0.815   vga_ram_53<6>
    SLICE_X34Y57.C       Tilo                  0.204   vga_ram_52<7>
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1533
    SLICE_X32Y56.D1      net (fanout=1)        0.979   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1533
    SLICE_X32Y56.D       Tilo                  0.205   vga_ram_48<7>
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_106
    SLICE_X12Y53.D3      net (fanout=1)        1.810   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_106
    SLICE_X12Y53.CMUX    Topdc                 0.338   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_820
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_46
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_2_f7_5
    SLICE_X14Y50.A3      net (fanout=1)        0.927   x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT<6>
    SLICE_X14Y50.CLK     Tas                   0.289   blue_in<0>
                                                       GND_4_o_GND_4_o_mux_2429_OUT<0>
                                                       blue_in_0
    -------------------------------------------------  ---------------------------
    Total                                      5.958ns (1.427ns logic, 4.531ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_ram_41_6 (FF)
  Destination:          blue_in_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.853ns (Levels of Logic = 4)
  Clock Path Skew:      -0.142ns (1.403 - 1.545)
  Source Clock:         original_clk rising at 150.000ns
  Destination Clock:    vga_clk rising at 160.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: vga_ram_41_6 to blue_in_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y58.CQ      Tcko                  0.391   vga_ram_41<7>
                                                       vga_ram_41_6
    SLICE_X34Y58.A2      net (fanout=1)        0.934   vga_ram_41<6>
    SLICE_X34Y58.A       Tilo                  0.203   vga_ram_54<7>
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1468
    SLICE_X23Y54.B1      net (fanout=1)        1.506   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1468
    SLICE_X23Y54.B       Tilo                  0.259   fft_out_ram_3<3>
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_920
    SLICE_X12Y53.D5      net (fanout=1)        1.006   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_920
    SLICE_X12Y53.CMUX    Topdc                 0.338   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_820
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_46
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_2_f7_5
    SLICE_X14Y50.A3      net (fanout=1)        0.927   x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT<6>
    SLICE_X14Y50.CLK     Tas                   0.289   blue_in<0>
                                                       GND_4_o_GND_4_o_mux_2429_OUT<0>
                                                       blue_in_0
    -------------------------------------------------  ---------------------------
    Total                                      5.853ns (1.480ns logic, 4.373ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_ram_40_6 (FF)
  Destination:          blue_in_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.823ns (Levels of Logic = 4)
  Clock Path Skew:      -0.150ns (1.403 - 1.553)
  Source Clock:         original_clk rising at 150.000ns
  Destination Clock:    vga_clk rising at 160.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: vga_ram_40_6 to blue_in_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y58.CQ      Tcko                  0.408   vga_ram_40<7>
                                                       vga_ram_40_6
    SLICE_X34Y58.A3      net (fanout=1)        0.887   vga_ram_40<6>
    SLICE_X34Y58.A       Tilo                  0.203   vga_ram_54<7>
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1468
    SLICE_X23Y54.B1      net (fanout=1)        1.506   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1468
    SLICE_X23Y54.B       Tilo                  0.259   fft_out_ram_3<3>
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_920
    SLICE_X12Y53.D5      net (fanout=1)        1.006   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_920
    SLICE_X12Y53.CMUX    Topdc                 0.338   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_820
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_46
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_2_f7_5
    SLICE_X14Y50.A3      net (fanout=1)        0.927   x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT<6>
    SLICE_X14Y50.CLK     Tas                   0.289   blue_in<0>
                                                       GND_4_o_GND_4_o_mux_2429_OUT<0>
                                                       blue_in_0
    -------------------------------------------------  ---------------------------
    Total                                      5.823ns (1.497ns logic, 4.326ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_instance_clkout0 = PERIOD TIMEGRP "dcm_instance_clkout0" TS_sys_clk_pin
        * 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point vga_instance/x_pos_7 (SLICE_X13Y47.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_instance/h_counter_6 (FF)
  Destination:          vga_instance/x_pos_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.540ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.045 - 0.042)
  Source Clock:         vga_clk rising at 40.000ns
  Destination Clock:    vga_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga_instance/h_counter_6 to vga_instance/x_pos_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.CQ      Tcko                  0.200   vga_instance/h_counter<7>
                                                       vga_instance/h_counter_6
    SLICE_X13Y47.D5      net (fanout=6)        0.185   vga_instance/h_counter<6>
    SLICE_X13Y47.CLK     Tah         (-Th)    -0.155   vga_instance/x_pos<8>
                                                       vga_instance/Msub_GND_17_o_GND_17_o_sub_11_OUT<10:0>_xor<7>11
                                                       vga_instance/x_pos_7
    -------------------------------------------------  ---------------------------
    Total                                      0.540ns (0.355ns logic, 0.185ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Paths for end point vga_instance/hs (SLICE_X13Y46.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.544ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_instance/h_counter_6 (FF)
  Destination:          vga_instance/hs (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.546ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         vga_clk rising at 40.000ns
  Destination Clock:    vga_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga_instance/h_counter_6 to vga_instance/hs
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.CQ      Tcko                  0.200   vga_instance/h_counter<7>
                                                       vga_instance/h_counter_6
    SLICE_X13Y46.B4      net (fanout=6)        0.131   vga_instance/h_counter<6>
    SLICE_X13Y46.CLK     Tah         (-Th)    -0.215   vga_instance/hs
                                                       vga_instance/h_counter[9]_INV_72_o1
                                                       vga_instance/hs
    -------------------------------------------------  ---------------------------
    Total                                      0.546ns (0.415ns logic, 0.131ns route)
                                                       (76.0% logic, 24.0% route)

--------------------------------------------------------------------------------

Paths for end point vga_instance/h_counter_2 (SLICE_X12Y45.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.546ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_instance/h_counter_2 (FF)
  Destination:          vga_instance/h_counter_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.546ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         vga_clk rising at 40.000ns
  Destination Clock:    vga_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga_instance/h_counter_2 to vga_instance/h_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.CQ      Tcko                  0.200   vga_instance/h_counter<3>
                                                       vga_instance/h_counter_2
    SLICE_X12Y45.C5      net (fanout=5)        0.080   vga_instance/h_counter<2>
    SLICE_X12Y45.CLK     Tah         (-Th)    -0.266   vga_instance/h_counter<3>
                                                       vga_instance/Mcount_h_counter_lut<2>
                                                       vga_instance/Mcount_h_counter_cy<3>
                                                       vga_instance/h_counter_2
    -------------------------------------------------  ---------------------------
    Total                                      0.546ns (0.466ns logic, 0.080ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_instance_clkout0 = PERIOD TIMEGRP "dcm_instance_clkout0" TS_sys_clk_pin
        * 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: dcm_instance/clkout1_buf/I0
  Logical resource: dcm_instance/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: dcm_instance/clkout0
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: vga_instance/h_counter<3>/CLK
  Logical resource: vga_instance/h_counter_0/CK
  Location pin: SLICE_X12Y45.CLK
  Clock network: vga_clk
--------------------------------------------------------------------------------
Slack: 39.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: vga_instance/h_counter<3>/SR
  Logical resource: vga_instance/h_counter_0/SR
  Location pin: SLICE_X12Y45.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_instance_clkout2 = PERIOD TIMEGRP 
"dcm_instance_clkout2" TS_sys_clk_pin         * 0.1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5005 paths analyzed, 4689 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.552ns.
--------------------------------------------------------------------------------

Paths for end point dds_inst/blk00000003 (DSP48_X0Y4.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     47.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dds_data_2 (FF)
  Destination:          dds_inst/blk00000003 (DSP)
  Requirement:          50.000ns
  Data Path Delay:      2.424ns (Levels of Logic = 0)
  Clock Path Skew:      -0.093ns (1.428 - 1.521)
  Source Clock:         original_clk rising at 50.000ns
  Destination Clock:    dds_clk rising at 100.000ns
  Clock Uncertainty:    0.259ns

  Clock Uncertainty:          0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.268ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dds_data_2 to dds_inst/blk00000003
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.CQ      Tcko                  0.408   dds_data<3>
                                                       dds_data_2
    DSP48_X0Y4.C2        net (fanout=1)        1.911   dds_data<2>
    DSP48_X0Y4.CLK       Tdspdck_C_CREG        0.105   dds_inst/blk00000003
                                                       dds_inst/blk00000003
    -------------------------------------------------  ---------------------------
    Total                                      2.424ns (0.513ns logic, 1.911ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point dds_inst/blk00000003 (DSP48_X0Y4.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     47.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dds_data_5 (FF)
  Destination:          dds_inst/blk00000003 (DSP)
  Requirement:          50.000ns
  Data Path Delay:      2.139ns (Levels of Logic = 0)
  Clock Path Skew:      -0.103ns (1.428 - 1.531)
  Source Clock:         original_clk rising at 50.000ns
  Destination Clock:    dds_clk rising at 100.000ns
  Clock Uncertainty:    0.259ns

  Clock Uncertainty:          0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.268ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dds_data_5 to dds_inst/blk00000003
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y16.BQ       Tcko                  0.391   dds_data<7>
                                                       dds_data_5
    DSP48_X0Y4.C5        net (fanout=1)        1.643   dds_data<5>
    DSP48_X0Y4.CLK       Tdspdck_C_CREG        0.105   dds_inst/blk00000003
                                                       dds_inst/blk00000003
    -------------------------------------------------  ---------------------------
    Total                                      2.139ns (0.496ns logic, 1.643ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point fft_instance/blk000000c4 (SLICE_X6Y18.CI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     47.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fft_xn_re_7 (FF)
  Destination:          fft_instance/blk000000c4 (FF)
  Requirement:          50.000ns
  Data Path Delay:      1.864ns (Levels of Logic = 0)
  Clock Path Skew:      -0.090ns (1.435 - 1.525)
  Source Clock:         original_clk rising at 50.000ns
  Destination Clock:    dds_clk rising at 100.000ns
  Clock Uncertainty:    0.259ns

  Clock Uncertainty:          0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.268ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: fft_xn_re_7 to fft_instance/blk000000c4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y15.BQ      Tcko                  0.408   fft_xn_re<7>
                                                       fft_xn_re_7
    SLICE_X6Y18.CI       net (fanout=1)        1.391   fft_xn_re<7>
    SLICE_X6Y18.CLK      Tds                   0.065   fft_instance/sig00000231
                                                       fft_instance/blk000000c4
    -------------------------------------------------  ---------------------------
    Total                                      1.864ns (0.473ns logic, 1.391ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_instance_clkout2 = PERIOD TIMEGRP "dcm_instance_clkout2" TS_sys_clk_pin
        * 0.1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dds_inst/blk00000003 (DSP48_X0Y4.C10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dds_data_10 (FF)
  Destination:          dds_inst/blk00000003 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 0)
  Clock Path Skew:      0.218ns (0.834 - 0.616)
  Source Clock:         original_clk rising at 100.000ns
  Destination Clock:    dds_clk rising at 100.000ns
  Clock Uncertainty:    0.259ns

  Clock Uncertainty:          0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.268ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: dds_data_10 to dds_inst/blk00000003
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y18.CQ       Tcko                  0.198   dds_data<11>
                                                       dds_data_10
    DSP48_X0Y4.C10       net (fanout=1)        0.351   dds_data<10>
    DSP48_X0Y4.CLK       Tdspckd_C_CREG(-Th)     0.045   dds_inst/blk00000003
                                                       dds_inst/blk00000003
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.153ns logic, 0.351ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Paths for end point dds_inst/blk00000003 (DSP48_X0Y4.C9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dds_data_9 (FF)
  Destination:          dds_inst/blk00000003 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 0)
  Clock Path Skew:      0.218ns (0.834 - 0.616)
  Source Clock:         original_clk rising at 100.000ns
  Destination Clock:    dds_clk rising at 100.000ns
  Clock Uncertainty:    0.259ns

  Clock Uncertainty:          0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.268ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: dds_data_9 to dds_inst/blk00000003
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y18.BQ       Tcko                  0.198   dds_data<11>
                                                       dds_data_9
    DSP48_X0Y4.C9        net (fanout=1)        0.351   dds_data<9>
    DSP48_X0Y4.CLK       Tdspckd_C_CREG(-Th)     0.045   dds_inst/blk00000003
                                                       dds_inst/blk00000003
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.153ns logic, 0.351ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Paths for end point dds_inst/blk00000003 (DSP48_X0Y4.C7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.047ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dds_data_7 (FF)
  Destination:          dds_inst/blk00000003 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.522ns (Levels of Logic = 0)
  Clock Path Skew:      0.216ns (0.834 - 0.618)
  Source Clock:         original_clk rising at 100.000ns
  Destination Clock:    dds_clk rising at 100.000ns
  Clock Uncertainty:    0.259ns

  Clock Uncertainty:          0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.268ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: dds_data_7 to dds_inst/blk00000003
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y16.DQ       Tcko                  0.198   dds_data<7>
                                                       dds_data_7
    DSP48_X0Y4.C7        net (fanout=1)        0.369   dds_data<7>
    DSP48_X0Y4.CLK       Tdspckd_C_CREG(-Th)     0.045   dds_inst/blk00000003
                                                       dds_inst/blk00000003
    -------------------------------------------------  ---------------------------
    Total                                      0.522ns (0.153ns logic, 0.369ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_instance_clkout2 = PERIOD TIMEGRP "dcm_instance_clkout2" TS_sys_clk_pin
        * 0.1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: fft_instance/blk00000456/blk00000468/CLKAWRCLK
  Logical resource: fft_instance/blk00000456/blk00000468/CLKAWRCLK
  Location pin: RAMB8_X0Y14.CLKAWRCLK
  Clock network: dds_clk
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: fft_instance/blk00000456/blk00000468/CLKBRDCLK
  Logical resource: fft_instance/blk00000456/blk00000468/CLKBRDCLK
  Location pin: RAMB8_X0Y14.CLKBRDCLK
  Clock network: dds_clk
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: fft_instance/blk00000469/blk0000047b/CLKAWRCLK
  Logical resource: fft_instance/blk00000469/blk0000047b/CLKAWRCLK
  Location pin: RAMB8_X0Y16.CLKAWRCLK
  Clock network: dds_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      8.627ns|            0|            0|            0|1601745928510891884544|
| TS_dcm_instance_clkout1       |     50.000ns|     33.804ns|          N/A|            0|            0|1601745928510891884544|            0|
| TS_dcm_instance_clkout0       |     40.000ns|     34.508ns|          N/A|            0|            0|         3905|            0|
| TS_dcm_instance_clkout2       |    100.000ns|      5.552ns|          N/A|            0|            0|         5005|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   33.804|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1601745928510891884544 paths, 0 nets, and 25618 connections

Design statistics:
   Minimum period:  34.508ns{1}   (Maximum frequency:  28.979MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 12 18:24:51 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 505 MB



