\hypertarget{n2_8hh_source}{}\doxysection{n2.\+hh}
\label{n2_8hh_source}\index{n2.hh@{n2.hh}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001 \textcolor{preprocessor}{\#include <cstdint>}}
\DoxyCodeLine{00002 \textcolor{keyword}{namespace }optkit::arm::n2\{}
\DoxyCodeLine{00003     \textcolor{keyword}{enum} n2 : uint64\_t \{}
\DoxyCodeLine{00004         SW\_INCR = 0x00, \textcolor{comment}{// Instruction architecturally executed (condition check pass) software increment}}
\DoxyCodeLine{00005         L1I\_CACHE\_REFILL = 0x01, \textcolor{comment}{// Level 1 instruction cache refills}}
\DoxyCodeLine{00006         L1I\_TLB\_REFILL = 0x02, \textcolor{comment}{// Level 1 instruction TLB refills}}
\DoxyCodeLine{00007         L1D\_CACHE\_REFILL = 0x03, \textcolor{comment}{// Level 1 data cache refills}}
\DoxyCodeLine{00008         L1D\_CACHE = 0x04, \textcolor{comment}{// Level 1 data cache accesses}}
\DoxyCodeLine{00009         L1D\_TLB\_REFILL = 0x05, \textcolor{comment}{// Level 1 data TLB refills}}
\DoxyCodeLine{00010         INST\_RETIRED = 0x08, \textcolor{comment}{// Instructions architecturally executed}}
\DoxyCodeLine{00011         EXC\_TAKEN = 0x09, \textcolor{comment}{// Exceptions taken}}
\DoxyCodeLine{00012         EXC\_RETURN = 0x0a, \textcolor{comment}{// Instructions architecturally executed (condition check pass) -\/ Exception return}}
\DoxyCodeLine{00013         CID\_WRITE\_RETIRED = 0x0b, \textcolor{comment}{// Instructions architecturally executed (condition check pass) -\/ Write to CONTEXTIDR}}
\DoxyCodeLine{00014         BR\_MIS\_PRED = 0x10, \textcolor{comment}{// Mispredicted or not predicted branches speculatively executed}}
\DoxyCodeLine{00015         CPU\_CYCLES = 0x11, \textcolor{comment}{// Cycles}}
\DoxyCodeLine{00016         BR\_PRED = 0x12, \textcolor{comment}{// Predictable branches speculatively executed}}
\DoxyCodeLine{00017         MEM\_ACCESS = 0x13, \textcolor{comment}{// Data memory accesses}}
\DoxyCodeLine{00018         L1I\_CACHE\_ACCESS = 0x14, \textcolor{comment}{// Level 1 instruction cache accesses}}
\DoxyCodeLine{00019         L1D\_CACHE\_WB = 0x15, \textcolor{comment}{// Level 1 data cache write-\/backs}}
\DoxyCodeLine{00020         L2D\_CACHE\_ACCESS = 0x16, \textcolor{comment}{// Level 2 data cache accesses}}
\DoxyCodeLine{00021         L2D\_CACHE\_REFILL = 0x17, \textcolor{comment}{// Level 2 data cache refills}}
\DoxyCodeLine{00022         L2D\_CACHE\_WB = 0x18, \textcolor{comment}{// Level 2 data cache write-\/backs}}
\DoxyCodeLine{00023         BUS\_ACCESS = 0x19, \textcolor{comment}{// Counts every beat of data transferred over the data channels between the core and the SCU}}
\DoxyCodeLine{00024         MEMORY\_ERROR = 0x1a, \textcolor{comment}{// Local memory errors}}
\DoxyCodeLine{00025         INST\_SPEC = 0x1b, \textcolor{comment}{// Instructions speculatively executed}}
\DoxyCodeLine{00026         TTBR\_WRITE\_RETIRED = 0x1c, \textcolor{comment}{// Instructions architecturally executed (condition check pass}}
\DoxyCodeLine{00027         BUS\_MASTER\_CYCLE = 0x1d, \textcolor{comment}{// Bus cycles. This event duplicate cycles}}
\DoxyCodeLine{00028         COUNTER\_OVERFLOW = 0x1e, \textcolor{comment}{// For odd-\/numbered counters}}
\DoxyCodeLine{00029         L2D\_CACHE\_ALLOCATE = 0x20, \textcolor{comment}{// Level 2 data/unified cache allocations without refill}}
\DoxyCodeLine{00030         BR\_RETIRED = 0x21, \textcolor{comment}{// Counts all branches on the architecturally executed path that would incur cost if mispredicted}}
\DoxyCodeLine{00031         BR\_MIS\_PRED\_RETIRED = 0x22, \textcolor{comment}{// Instructions executed}}
\DoxyCodeLine{00032         STALL\_FRONTEND = 0x23, \textcolor{comment}{// Cycles in which no operation issued because there were no operations to issue}}
\DoxyCodeLine{00033         STALL\_BACKEND = 0x24, \textcolor{comment}{// Cycles in which no operation issued due to back-\/end resources being unavailable}}
\DoxyCodeLine{00034         L1D\_TLB = 0x25, \textcolor{comment}{// Level 1 data TLB accesses}}
\DoxyCodeLine{00035         L1I\_TLB = 0x26, \textcolor{comment}{// Instruction TLB accesses}}
\DoxyCodeLine{00036         L3D\_CACHE\_ALLOCATE = 0x29, \textcolor{comment}{// Attributable L3 data or unified cache allocations without a refill. Counts any full cache line write into the L3 cache which does not case a linefill}}
\DoxyCodeLine{00037         L3D\_CACHE\_REFILL = 0x2a, \textcolor{comment}{// Attributable L3 unified cache refills. Counts any cacheable read transaction returning data from the SCU for which the data source was outside the cluster}}
\DoxyCodeLine{00038         L3D\_CACHE = 0x2b, \textcolor{comment}{// Attributable L3 unified cache accesses. Counts any cacheable read transaction returning data from the SCU}}
\DoxyCodeLine{00039         L2D\_TLB\_REFILL = 0x2d, \textcolor{comment}{// Attributable L2 data or unified TLB refills. Counts on any refill of the L2TLB caused by either an instruction or data access (MMU must be enabled)}}
\DoxyCodeLine{00040         L2D\_TLB\_REQ = 0x2f, \textcolor{comment}{// Attributable L2 TLB accesses. Counts on any access to the MMUTC (caused by a refill of any of the L1 TLBs). This event does not count if the MMU is disabled}}
\DoxyCodeLine{00041         L2D\_TLB = 0x2f, \textcolor{comment}{// Attributable L2 TLB accesses. Counts on any access to the MMUTC (caused by a refill of any of the L1 TLBs). This event does not count if the MMU is disabled}}
\DoxyCodeLine{00042         REMOTE\_ACCESS = 0x31, \textcolor{comment}{// Number of accesses to another socket}}
\DoxyCodeLine{00043         DTLB\_WALK = 0x34, \textcolor{comment}{// Accesses to the data TLB that caused a page walk. Counts any data access which causes L2D\_TLB\_REFILL to count}}
\DoxyCodeLine{00044         ITLB\_WALK = 0x35, \textcolor{comment}{// Accesses to the instruction TLB that caused a page walk. Counts any instruction which causes L2D\_TLB\_REFILL to count}}
\DoxyCodeLine{00045         LL\_CACHE\_RD = 0x36, \textcolor{comment}{// Last Level cache accesses for reads}}
\DoxyCodeLine{00046         LL\_CACHE\_MISS\_RD = 0x37, \textcolor{comment}{// Last Level cache misses for reads}}
\DoxyCodeLine{00047         L1D\_CACHE\_LMISS\_RD = 0x39, \textcolor{comment}{// Counts the number Level 1 data cache long-\/latency misses}}
\DoxyCodeLine{00048         OP\_RETIRED = 0x3a, \textcolor{comment}{// Counts the number of micro-\/ops architecturally executed}}
\DoxyCodeLine{00049         OP\_SPEC = 0x3b, \textcolor{comment}{// Counts the number of speculatively executed micro-\/ops}}
\DoxyCodeLine{00050         STALL = 0x3c, \textcolor{comment}{// Counts cycles in which no operation is sent for execution}}
\DoxyCodeLine{00051         STALL\_SLOT\_BACKEND = 0x3d, \textcolor{comment}{// No operation sent for execution on a slot due to the backend}}
\DoxyCodeLine{00052         STALL\_SLOT\_FRONTEND = 0x3e, \textcolor{comment}{// No operation sent for execution on a slot due to the frontend}}
\DoxyCodeLine{00053         STALL\_SLOT = 0x3f, \textcolor{comment}{// No operation sent for execution on a slot}}
\DoxyCodeLine{00054         L1D\_CACHE\_RD = 0x40, \textcolor{comment}{// Level 1 data cache read accesses}}
\DoxyCodeLine{00055         L1D\_CACHE\_WR = 0x41, \textcolor{comment}{// Level 1 data cache write accesses}}
\DoxyCodeLine{00056         L1D\_CACHE\_REFILL\_RD = 0x42, \textcolor{comment}{// Level 1 data cache read refills}}
\DoxyCodeLine{00057         L1D\_CACHE\_REFILL\_WR = 0x43, \textcolor{comment}{// Level 1 data cache write refills}}
\DoxyCodeLine{00058         L1D\_CACHE\_REFILL\_INNER = 0x44, \textcolor{comment}{// Level 1 data cache refills}}
\DoxyCodeLine{00059         L1D\_CACHE\_REFILL\_OUTER = 0x45, \textcolor{comment}{// Level 1 data cache refills}}
\DoxyCodeLine{00060         L1D\_CACHE\_WB\_VICTIM = 0x46, \textcolor{comment}{// Level 1 data cache write-\/backs (victim eviction)}}
\DoxyCodeLine{00061         L1D\_CACHE\_WB\_CLEAN = 0x47, \textcolor{comment}{// Level 1 data cache write-\/backs (clean and coherency eviction)}}
\DoxyCodeLine{00062         L1D\_CACHE\_INVAL = 0x48, \textcolor{comment}{// Level 1 data cache invalidations}}
\DoxyCodeLine{00063         L1D\_TLB\_REFILL\_RD = 0x4c, \textcolor{comment}{// Level 1 data TLB read refills}}
\DoxyCodeLine{00064         L1D\_TLB\_REFILL\_WR = 0x4d, \textcolor{comment}{// Level 1 data TLB write refills}}
\DoxyCodeLine{00065         L1D\_TLB\_RD = 0x4e, \textcolor{comment}{// Level 1 data TLB read accesses}}
\DoxyCodeLine{00066         L1D\_TLB\_WR = 0x4f, \textcolor{comment}{// Level 1 data TLB write accesses}}
\DoxyCodeLine{00067         L2D\_CACHE\_RD = 0x50, \textcolor{comment}{// Level 2 data cache read accesses}}
\DoxyCodeLine{00068         L2D\_CACHE\_WR = 0x51, \textcolor{comment}{// Level 2 data cache write accesses}}
\DoxyCodeLine{00069         L2D\_CACHE\_REFILL\_RD = 0x52, \textcolor{comment}{// Level 2 data cache read refills}}
\DoxyCodeLine{00070         L2D\_CACHE\_REFILL\_WR = 0x53, \textcolor{comment}{// Level 2 data cache write refills}}
\DoxyCodeLine{00071         L2D\_CACHE\_WB\_VICTIM = 0x56, \textcolor{comment}{// Level 2 data cache victim write-\/backs}}
\DoxyCodeLine{00072         L2D\_CACHE\_WB\_CLEAN = 0x57, \textcolor{comment}{// Level 2 data cache cleaning and coherency write-\/backs}}
\DoxyCodeLine{00073         L2D\_CACHE\_INVAL = 0x58, \textcolor{comment}{// Level 2 data cache invalidations}}
\DoxyCodeLine{00074         L2D\_TLB\_REFILL\_RD = 0x5c, \textcolor{comment}{// Level 2 data TLB refills on read}}
\DoxyCodeLine{00075         L2D\_TLB\_REFILL\_WR = 0x5d, \textcolor{comment}{// Level 2 data TLB refills on write}}
\DoxyCodeLine{00076         L2D\_TLB\_RD = 0x5e, \textcolor{comment}{// Level 2 data TLB accesses on read}}
\DoxyCodeLine{00077         L2D\_TLB\_WR = 0x5f, \textcolor{comment}{// Level 2 data TLB accesses on write}}
\DoxyCodeLine{00078         BUS\_ACCESS\_RD = 0x60, \textcolor{comment}{// Bus read accesses}}
\DoxyCodeLine{00079         BUS\_ACCESS\_WR = 0x61, \textcolor{comment}{// Bus write accesses}}
\DoxyCodeLine{00080         MEM\_READ\_ACCESS = 0x66, \textcolor{comment}{// Data memory read accesses}}
\DoxyCodeLine{00081         MEM\_WRITE\_ACCESS = 0x67, \textcolor{comment}{// Data memory write accesses}}
\DoxyCodeLine{00082         UNALIGNED\_LD\_SPEC = 0x68, \textcolor{comment}{// Unaligned read accesses}}
\DoxyCodeLine{00083         UNALIGNED\_ST\_SPEC = 0x69, \textcolor{comment}{// Unaligned write accesses}}
\DoxyCodeLine{00084         UNALIGNED\_LDST\_ACCESS = 0x6a, \textcolor{comment}{// Unaligned accesses}}
\DoxyCodeLine{00085         LDREX\_SPEC = 0x6c, \textcolor{comment}{// Exclusive operations speculatively executed -\/ LDREX or LDX}}
\DoxyCodeLine{00086         STREX\_PASS\_SPEC = 0x6d, \textcolor{comment}{// Exclusive operations speculative executed -\/ STREX or STX pass}}
\DoxyCodeLine{00087         STREX\_FAIL\_SPEC = 0x6e, \textcolor{comment}{// Exclusive operations speculative executed -\/ STREX or STX fail}}
\DoxyCodeLine{00088         STREX\_SPEC = 0x6f, \textcolor{comment}{// Exclusive operations speculatively executed -\/ STREX or STX}}
\DoxyCodeLine{00089         LD\_SPEC = 0x70, \textcolor{comment}{// Load instructions speculatively executed}}
\DoxyCodeLine{00090         ST\_SPEC = 0x71, \textcolor{comment}{// Store instructions speculatively executed}}
\DoxyCodeLine{00091         DP\_SPEC = 0x73, \textcolor{comment}{// Integer data processing instructions speculatively executed}}
\DoxyCodeLine{00092         ASE\_SPEC = 0x74, \textcolor{comment}{// Advanced SIMD instructions speculatively executed}}
\DoxyCodeLine{00093         VFP\_SPEC = 0x75, \textcolor{comment}{// Floating-\/point instructions speculatively executed}}
\DoxyCodeLine{00094         PC\_WRITE\_SPEC = 0x76, \textcolor{comment}{// Software change of the PC instruction speculatively executed}}
\DoxyCodeLine{00095         CRYPTO\_SPEC = 0x77, \textcolor{comment}{// Cryptographic instructions speculatively executed}}
\DoxyCodeLine{00096         BR\_IMMED\_SPEC = 0x78, \textcolor{comment}{// Immediate branches speculatively executed}}
\DoxyCodeLine{00097         BR\_RET\_SPEC = 0x79, \textcolor{comment}{// Return branches speculatively executed}}
\DoxyCodeLine{00098         BR\_INDIRECT\_SPEC = 0x7a, \textcolor{comment}{// Indirect branches speculatively executed}}
\DoxyCodeLine{00099         ISB\_SPEC = 0x7c, \textcolor{comment}{// ISB barriers speculatively executed}}
\DoxyCodeLine{00100         DSB\_SPEC = 0x7d, \textcolor{comment}{// DSB barriers speculatively executed}}
\DoxyCodeLine{00101         DMB\_SPEC = 0x7e, \textcolor{comment}{// DMB barriers speculatively executed}}
\DoxyCodeLine{00102         EXC\_UNDEF = 0x81, \textcolor{comment}{// Undefined exceptions taken locally}}
\DoxyCodeLine{00103         EXC\_SVC = 0x82, \textcolor{comment}{// Exceptions taken}}
\DoxyCodeLine{00104         EXC\_PABORT = 0x83, \textcolor{comment}{// Exceptions taken}}
\DoxyCodeLine{00105         EXC\_DABORT = 0x84, \textcolor{comment}{// Exceptions taken locally}}
\DoxyCodeLine{00106         EXC\_IRQ = 0x86, \textcolor{comment}{// Exceptions taken locally}}
\DoxyCodeLine{00107         EXC\_FIQ = 0x87, \textcolor{comment}{// Exceptions taken locally}}
\DoxyCodeLine{00108         EXC\_SMC = 0x88, \textcolor{comment}{// Exceptions taken locally}}
\DoxyCodeLine{00109         EXC\_HVC = 0x8a, \textcolor{comment}{// Exceptions taken}}
\DoxyCodeLine{00110         EXC\_TRAP\_PABORT = 0x8b, \textcolor{comment}{// Exceptions taken}}
\DoxyCodeLine{00111         EXC\_TRAP\_DABORT = 0x8c, \textcolor{comment}{// Exceptions taken}}
\DoxyCodeLine{00112         EXC\_TRAP\_OTHER = 0x8d, \textcolor{comment}{// Exceptions taken}}
\DoxyCodeLine{00113         EXC\_TRAP\_IRQ = 0x8e, \textcolor{comment}{// Exceptions taken}}
\DoxyCodeLine{00114         EXC\_TRAP\_FIQ = 0x8f, \textcolor{comment}{// Exceptions taken}}
\DoxyCodeLine{00115         RC\_LD\_SPEC = 0x90, \textcolor{comment}{// Release consistency instructions speculatively executed (load-\/acquire)}}
\DoxyCodeLine{00116         RC\_ST\_SPEC = 0x91, \textcolor{comment}{// Release consistency instructions speculatively executed (store-\/release)}}
\DoxyCodeLine{00117         L3\_CACHE\_RD = 0xa0, \textcolor{comment}{// L3 cache reads}}
\DoxyCodeLine{00118         SAMPLE\_POP = 0x4000, \textcolor{comment}{// Number of operations that might be sampled by SPE}}
\DoxyCodeLine{00119         SAMPLE\_FEED = 0x4001, \textcolor{comment}{// Number of times the SPE sample interval counter reaches zero and is reloaded}}
\DoxyCodeLine{00120         SAMPLE\_FILTRATE = 0x4002, \textcolor{comment}{// Number of times SPE completed sample record passes the SPE filters and is written to the buffer}}
\DoxyCodeLine{00121         SAMPLE\_COLLISION = 0x4003, \textcolor{comment}{// Number of times SPE has a sample record taken when the previous sampled operation has not yet completed its record}}
\DoxyCodeLine{00122         CNT\_CYCLES = 0x4004, \textcolor{comment}{// Constant frequency cycles}}
\DoxyCodeLine{00123         STALL\_BACKEND\_MEM = 0x4005, \textcolor{comment}{// No operation sent due to the backend and memory stalls}}
\DoxyCodeLine{00124         L1I\_CACHE\_LMISS = 0x4006, \textcolor{comment}{// Counts L1 instruction cache long latency misses}}
\DoxyCodeLine{00125         L2D\_CACHE\_LMISS\_RD = 0x4009, \textcolor{comment}{// Counts L2 cache long latency misses}}
\DoxyCodeLine{00126         L3D\_CACHE\_LMISS\_RD = 0x400b, \textcolor{comment}{// Counts L3 cache long latency misses}}
\DoxyCodeLine{00127         TRB\_WRAP = 0x400c, \textcolor{comment}{// Counts number of time the Trace buffer current write pointer wrapped}}
\DoxyCodeLine{00128         TRCEXTOUT0 = 0x4010, \textcolor{comment}{// PE Trace unit extern output 0}}
\DoxyCodeLine{00129         TRCEXTOUT1 = 0x4011, \textcolor{comment}{// PE Trace unit extern output 1}}
\DoxyCodeLine{00130         TRCEXTOUT2 = 0x4012, \textcolor{comment}{// PE Trace unit extern output 2}}
\DoxyCodeLine{00131         TRCEXTOUT3 = 0x4013, \textcolor{comment}{// PE Trace unit extern output 3}}
\DoxyCodeLine{00132         CTI\_TRIGOUT4 = 0x4018, \textcolor{comment}{// Cross-\/trigger interface output trigger 4}}
\DoxyCodeLine{00133         CTI\_TRIGOUT5 = 0x4019, \textcolor{comment}{// Cross-\/trigger interface output trigger 5}}
\DoxyCodeLine{00134         CTI\_TRIGOUT6 = 0x401a, \textcolor{comment}{// Cross-\/trigger interface output trigger 6}}
\DoxyCodeLine{00135         CTI\_TRIGOUT7 = 0x401b, \textcolor{comment}{// Cross-\/trigger interface output trigger r}}
\DoxyCodeLine{00136         LDST\_ALIGN\_LAT = 0x4020, \textcolor{comment}{// Accesses with additonal latency from aligment}}
\DoxyCodeLine{00137         LD\_ALIGN\_LAT = 0x4021, \textcolor{comment}{// Loads with additonal latency from aligment}}
\DoxyCodeLine{00138         ST\_ALIGN\_LAT = 0x4022, \textcolor{comment}{// Stores with additonal latency from aligment}}
\DoxyCodeLine{00139         MEM\_ACCESS\_CHECKED = 0x4024, \textcolor{comment}{// Checked data memory acess}}
\DoxyCodeLine{00140         MEM\_ACCESS\_RD\_CHECKED = 0x4025, \textcolor{comment}{// Checked data memory read acess}}
\DoxyCodeLine{00141         MEM\_ACCESS\_WR\_CHECKED = 0x4026, \textcolor{comment}{// Checked data memory write acess}}
\DoxyCodeLine{00142         ASE\_INST\_SPEC = 0x8005, \textcolor{comment}{// Advanced SIMD operations sepculatively executed}}
\DoxyCodeLine{00143         SVE\_INST\_SPEC = 0x8006, \textcolor{comment}{// SVE operations sepculatively executed}}
\DoxyCodeLine{00144         FP\_HP\_SPEC = 0x8014, \textcolor{comment}{// Half precision floating-\/point operations sepculatively executed}}
\DoxyCodeLine{00145         FP\_SP\_SPEC = 0x8018, \textcolor{comment}{// Single precision floating-\/point operations sepculatively executed}}
\DoxyCodeLine{00146         FP\_DP\_SPEC = 0x801c, \textcolor{comment}{// Double precision floating-\/point operations sepculatively executed}}
\DoxyCodeLine{00147         SVE\_PRED\_SPEC = 0x8074, \textcolor{comment}{// SVE predicated operations speculatively executed}}
\DoxyCodeLine{00148         SVE\_PRED\_EMPTY\_SPEC = 0x8075, \textcolor{comment}{// SVE predicated operations with no active predicates speculatively executed}}
\DoxyCodeLine{00149         SVE\_PRED\_FULL\_SPEC = 0x8076, \textcolor{comment}{// SVE predicated operations with all active predicates speculatively executed}}
\DoxyCodeLine{00150         SVE\_PRED\_PARTIAL\_SPEC = 0x8077, \textcolor{comment}{// SVE predicated operations with partially active predicates speculatively executed}}
\DoxyCodeLine{00151         SVE\_PRED\_NOT\_FULL\_SPEC = 0x8079, \textcolor{comment}{// SVE predicated operations speculatively executed with a governing predicate in which at least one element is false}}
\DoxyCodeLine{00152         SVE\_LDFF\_SPEC = 0x80bc, \textcolor{comment}{// SVE first-\/fault load operations speculatively executed}}
\DoxyCodeLine{00153         SVE\_LDFF\_FAULT\_SPEC = 0x80bd, \textcolor{comment}{// SVE first-\/fault load operations speculatively executed which set FFR bit to 0}}
\DoxyCodeLine{00154         FP\_SCALE\_OPS\_SPEC = 0x80c0, \textcolor{comment}{// Scalable floating-\/point element operations sepculatively executed}}
\DoxyCodeLine{00155         FP\_FIXED\_OPS\_SPEC = 0x80c1, \textcolor{comment}{// Non-\/scalable floating-\/point element operations sepculatively executed}}
\DoxyCodeLine{00156         ASE\_SVE\_INT8\_SPEC = 0x80e3, \textcolor{comment}{// Operations counted by ASE\_SVE\_INT\_SPEC where the large type is a 8-\/bit integer}}
\DoxyCodeLine{00157         ASE\_SVE\_INT16\_SPEC = 0x80e7, \textcolor{comment}{// Operations counted by ASE\_SVE\_INT\_SPEC where the large type is a 16-\/bit integer}}
\DoxyCodeLine{00158         ASE\_SVE\_INT32\_SPEC = 0x80eb, \textcolor{comment}{// Operations counted by ASE\_SVE\_INT\_SPEC where the large type is a 32-\/bit integer}}
\DoxyCodeLine{00159         ASE\_SVE\_INT64\_SPEC = 0x80ef, \textcolor{comment}{// Operations counted by ASE\_SVE\_INT\_SPEC where the large type is a 64-\/bit integer}}
\DoxyCodeLine{00160         }
\DoxyCodeLine{00161     \};}
\DoxyCodeLine{00162 \};}
\DoxyCodeLine{00163 }
\DoxyCodeLine{00164 \textcolor{keyword}{namespace }n2 = optkit::arm::n2;}

\end{DoxyCode}
