in_source: |-
  let c = read_char();
  while(c != 0) {
    print_char(c);
    c = read_char();
  }
in_stdin: |-
  hello, world
static_mem: |
out_log: |
  DEBUG virtual_machine:simulation TICK:   0 PC:   0  MEM_OUT: r4 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 0, 'r14': 2047, 'r15': 0, 'r16': 0 	  ('0'@Opcode.LD_LITERAL:Register.r4 0)
  DEBUG virtual_machine:simulation TICK:   3 PC:   1  MEM_OUT: r4 0 reg: 'r0': 0, 'r1': 1, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': Register.r4, 'r14': 2047, 'r15': 0, 'r16': 0 	  ('1'@Opcode.PUSH:Register.r4 0)
  DEBUG virtual_machine:simulation TICK:   8 PC:   2  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 2, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 0, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('2'@Opcode.READ:Register.r10 0)
  DEBUG virtual_machine:simulation TICK:  11 PC:   3  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 3, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 104, 'r11': 0, 'r12': 0, 'r13': Register.r10, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('3'@Opcode.ST_STACK:Register.r10 0)
  DEBUG virtual_machine:simulation TICK:  16 PC:   4  MEM_OUT: r12 0 reg: 'r0': 0, 'r1': 4, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 104, 'r11': 0, 'r12': 0, 'r13': 104, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('4'@Opcode.LD_STACK:Register.r12 0)
  DEBUG virtual_machine:simulation TICK:  21 PC:   5  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 5, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 104, 'r11': 0, 'r12': 104, 'r13': 104, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('5'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK:  24 PC:   6  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 6, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 104, 'r11': 0, 'r12': 104, 'r13': Register.r9, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('6'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK:  29 PC:   7  MEM_OUT: 14 0 reg: 'r0': 0, 'r1': 7, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 104, 'r11': 0, 'r12': 104, 'r13': Register.r12, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('7'@Opcode.JE:14 0)
  DEBUG virtual_machine:simulation TICK:  31 PC:   8  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 8, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 104, 'r11': 0, 'r12': 104, 'r13': 14, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('8'@Opcode.LD_STACK:Register.r5 0)
  DEBUG virtual_machine:simulation TICK:  36 PC:   9  MEM_OUT: r5 r9 reg: 'r0': 0, 'r1': 9, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 104, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 104, 'r11': 0, 'r12': 104, 'r13': 104, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('9'@Opcode.MV:Register.r5 Register.r9)
  DEBUG virtual_machine:simulation TICK:  40 PC:  10  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 10, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 104, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 104, 'r10': 104, 'r11': 0, 'r12': 104, 'r13': Register.r5, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('10'@Opcode.PRINT:Register.r9 0)
  DEBUG virtual_machine:simulation TICK:  44 PC:  11  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 11, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 104, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 104, 'r10': 104, 'r11': 0, 'r12': 104, 'r13': Register.r9, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('11'@Opcode.READ:Register.r10 0)
  DEBUG virtual_machine:simulation TICK:  47 PC:  12  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 12, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 104, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 104, 'r10': 101, 'r11': 0, 'r12': 104, 'r13': Register.r10, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('12'@Opcode.ST_STACK:Register.r10 0)
  DEBUG virtual_machine:simulation TICK:  52 PC:  13  MEM_OUT: 4 0 reg: 'r0': 0, 'r1': 13, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 104, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 104, 'r10': 101, 'r11': 0, 'r12': 104, 'r13': 101, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('13'@Opcode.JMP:4 0)
  DEBUG virtual_machine:simulation TICK:  54 PC:   4  MEM_OUT: r12 0 reg: 'r0': 0, 'r1': 4, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 104, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 104, 'r10': 101, 'r11': 0, 'r12': 104, 'r13': 4, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('4'@Opcode.LD_STACK:Register.r12 0)
  DEBUG virtual_machine:simulation TICK:  59 PC:   5  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 5, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 104, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 104, 'r10': 101, 'r11': 0, 'r12': 101, 'r13': 101, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('5'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK:  62 PC:   6  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 6, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 104, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 101, 'r11': 0, 'r12': 101, 'r13': Register.r9, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('6'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK:  67 PC:   7  MEM_OUT: 14 0 reg: 'r0': 0, 'r1': 7, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 104, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 101, 'r11': 0, 'r12': 101, 'r13': Register.r12, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('7'@Opcode.JE:14 0)
  DEBUG virtual_machine:simulation TICK:  69 PC:   8  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 8, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 104, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 101, 'r11': 0, 'r12': 101, 'r13': 14, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('8'@Opcode.LD_STACK:Register.r5 0)
  DEBUG virtual_machine:simulation TICK:  74 PC:   9  MEM_OUT: r5 r9 reg: 'r0': 0, 'r1': 9, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 101, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 101, 'r11': 0, 'r12': 101, 'r13': 101, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('9'@Opcode.MV:Register.r5 Register.r9)
  DEBUG virtual_machine:simulation TICK:  78 PC:  10  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 10, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 101, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 101, 'r10': 101, 'r11': 0, 'r12': 101, 'r13': Register.r5, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('10'@Opcode.PRINT:Register.r9 0)
  DEBUG virtual_machine:simulation TICK:  82 PC:  11  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 11, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 101, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 101, 'r10': 101, 'r11': 0, 'r12': 101, 'r13': Register.r9, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('11'@Opcode.READ:Register.r10 0)
  DEBUG virtual_machine:simulation TICK:  85 PC:  12  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 12, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 101, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 101, 'r10': 108, 'r11': 0, 'r12': 101, 'r13': Register.r10, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('12'@Opcode.ST_STACK:Register.r10 0)
  DEBUG virtual_machine:simulation TICK:  90 PC:  13  MEM_OUT: 4 0 reg: 'r0': 0, 'r1': 13, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 101, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 101, 'r10': 108, 'r11': 0, 'r12': 101, 'r13': 108, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('13'@Opcode.JMP:4 0)
  DEBUG virtual_machine:simulation TICK:  92 PC:   4  MEM_OUT: r12 0 reg: 'r0': 0, 'r1': 4, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 101, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 101, 'r10': 108, 'r11': 0, 'r12': 101, 'r13': 4, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('4'@Opcode.LD_STACK:Register.r12 0)
  DEBUG virtual_machine:simulation TICK:  97 PC:   5  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 5, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 101, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 101, 'r10': 108, 'r11': 0, 'r12': 108, 'r13': 108, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('5'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 100 PC:   6  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 6, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 101, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 108, 'r11': 0, 'r12': 108, 'r13': Register.r9, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('6'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 105 PC:   7  MEM_OUT: 14 0 reg: 'r0': 0, 'r1': 7, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 101, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 108, 'r11': 0, 'r12': 108, 'r13': Register.r12, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('7'@Opcode.JE:14 0)
  DEBUG virtual_machine:simulation TICK: 107 PC:   8  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 8, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 101, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 108, 'r11': 0, 'r12': 108, 'r13': 14, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('8'@Opcode.LD_STACK:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 112 PC:   9  MEM_OUT: r5 r9 reg: 'r0': 0, 'r1': 9, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 108, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 108, 'r11': 0, 'r12': 108, 'r13': 108, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('9'@Opcode.MV:Register.r5 Register.r9)
  DEBUG virtual_machine:simulation TICK: 116 PC:  10  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 10, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 108, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 108, 'r11': 0, 'r12': 108, 'r13': Register.r5, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('10'@Opcode.PRINT:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 120 PC:  11  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 11, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 108, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 108, 'r11': 0, 'r12': 108, 'r13': Register.r9, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('11'@Opcode.READ:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 123 PC:  12  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 12, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 108, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 108, 'r11': 0, 'r12': 108, 'r13': Register.r10, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('12'@Opcode.ST_STACK:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 128 PC:  13  MEM_OUT: 4 0 reg: 'r0': 0, 'r1': 13, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 108, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 108, 'r11': 0, 'r12': 108, 'r13': 108, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('13'@Opcode.JMP:4 0)
  DEBUG virtual_machine:simulation TICK: 130 PC:   4  MEM_OUT: r12 0 reg: 'r0': 0, 'r1': 4, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 108, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 108, 'r11': 0, 'r12': 108, 'r13': 4, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('4'@Opcode.LD_STACK:Register.r12 0)
  DEBUG virtual_machine:simulation TICK: 135 PC:   5  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 5, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 108, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 108, 'r11': 0, 'r12': 108, 'r13': 108, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('5'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 138 PC:   6  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 6, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 108, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 108, 'r11': 0, 'r12': 108, 'r13': Register.r9, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('6'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 143 PC:   7  MEM_OUT: 14 0 reg: 'r0': 0, 'r1': 7, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 108, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 108, 'r11': 0, 'r12': 108, 'r13': Register.r12, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('7'@Opcode.JE:14 0)
  DEBUG virtual_machine:simulation TICK: 145 PC:   8  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 8, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 108, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 108, 'r11': 0, 'r12': 108, 'r13': 14, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('8'@Opcode.LD_STACK:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 150 PC:   9  MEM_OUT: r5 r9 reg: 'r0': 0, 'r1': 9, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 108, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 108, 'r11': 0, 'r12': 108, 'r13': 108, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('9'@Opcode.MV:Register.r5 Register.r9)
  DEBUG virtual_machine:simulation TICK: 154 PC:  10  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 10, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 108, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 108, 'r11': 0, 'r12': 108, 'r13': Register.r5, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('10'@Opcode.PRINT:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 158 PC:  11  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 11, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 108, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 108, 'r11': 0, 'r12': 108, 'r13': Register.r9, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('11'@Opcode.READ:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 161 PC:  12  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 12, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 108, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 111, 'r11': 0, 'r12': 108, 'r13': Register.r10, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('12'@Opcode.ST_STACK:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 166 PC:  13  MEM_OUT: 4 0 reg: 'r0': 0, 'r1': 13, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 108, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 111, 'r11': 0, 'r12': 108, 'r13': 111, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('13'@Opcode.JMP:4 0)
  DEBUG virtual_machine:simulation TICK: 168 PC:   4  MEM_OUT: r12 0 reg: 'r0': 0, 'r1': 4, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 108, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 111, 'r11': 0, 'r12': 108, 'r13': 4, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('4'@Opcode.LD_STACK:Register.r12 0)
  DEBUG virtual_machine:simulation TICK: 173 PC:   5  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 5, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 108, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 111, 'r11': 0, 'r12': 111, 'r13': 111, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('5'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 176 PC:   6  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 6, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 108, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 111, 'r11': 0, 'r12': 111, 'r13': Register.r9, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('6'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 181 PC:   7  MEM_OUT: 14 0 reg: 'r0': 0, 'r1': 7, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 108, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 111, 'r11': 0, 'r12': 111, 'r13': Register.r12, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('7'@Opcode.JE:14 0)
  DEBUG virtual_machine:simulation TICK: 183 PC:   8  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 8, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 108, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 111, 'r11': 0, 'r12': 111, 'r13': 14, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('8'@Opcode.LD_STACK:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 188 PC:   9  MEM_OUT: r5 r9 reg: 'r0': 0, 'r1': 9, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 111, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 111, 'r11': 0, 'r12': 111, 'r13': 111, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('9'@Opcode.MV:Register.r5 Register.r9)
  DEBUG virtual_machine:simulation TICK: 192 PC:  10  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 10, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 111, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 111, 'r10': 111, 'r11': 0, 'r12': 111, 'r13': Register.r5, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('10'@Opcode.PRINT:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 196 PC:  11  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 11, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 111, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 111, 'r10': 111, 'r11': 0, 'r12': 111, 'r13': Register.r9, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('11'@Opcode.READ:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 199 PC:  12  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 12, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 111, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 111, 'r10': 44, 'r11': 0, 'r12': 111, 'r13': Register.r10, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('12'@Opcode.ST_STACK:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 204 PC:  13  MEM_OUT: 4 0 reg: 'r0': 0, 'r1': 13, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 111, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 111, 'r10': 44, 'r11': 0, 'r12': 111, 'r13': 44, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('13'@Opcode.JMP:4 0)
  DEBUG virtual_machine:simulation TICK: 206 PC:   4  MEM_OUT: r12 0 reg: 'r0': 0, 'r1': 4, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 111, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 111, 'r10': 44, 'r11': 0, 'r12': 111, 'r13': 4, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('4'@Opcode.LD_STACK:Register.r12 0)
  DEBUG virtual_machine:simulation TICK: 211 PC:   5  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 5, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 111, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 111, 'r10': 44, 'r11': 0, 'r12': 44, 'r13': 44, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('5'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 214 PC:   6  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 6, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 111, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 44, 'r11': 0, 'r12': 44, 'r13': Register.r9, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('6'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 219 PC:   7  MEM_OUT: 14 0 reg: 'r0': 0, 'r1': 7, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 111, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 44, 'r11': 0, 'r12': 44, 'r13': Register.r12, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('7'@Opcode.JE:14 0)
  DEBUG virtual_machine:simulation TICK: 221 PC:   8  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 8, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 111, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 44, 'r11': 0, 'r12': 44, 'r13': 14, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('8'@Opcode.LD_STACK:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 226 PC:   9  MEM_OUT: r5 r9 reg: 'r0': 0, 'r1': 9, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 44, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 44, 'r11': 0, 'r12': 44, 'r13': 44, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('9'@Opcode.MV:Register.r5 Register.r9)
  DEBUG virtual_machine:simulation TICK: 230 PC:  10  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 10, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 44, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 44, 'r10': 44, 'r11': 0, 'r12': 44, 'r13': Register.r5, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('10'@Opcode.PRINT:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 234 PC:  11  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 11, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 44, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 44, 'r10': 44, 'r11': 0, 'r12': 44, 'r13': Register.r9, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('11'@Opcode.READ:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 237 PC:  12  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 12, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 44, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 44, 'r10': 32, 'r11': 0, 'r12': 44, 'r13': Register.r10, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('12'@Opcode.ST_STACK:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 242 PC:  13  MEM_OUT: 4 0 reg: 'r0': 0, 'r1': 13, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 44, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 44, 'r10': 32, 'r11': 0, 'r12': 44, 'r13': 32, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('13'@Opcode.JMP:4 0)
  DEBUG virtual_machine:simulation TICK: 244 PC:   4  MEM_OUT: r12 0 reg: 'r0': 0, 'r1': 4, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 44, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 44, 'r10': 32, 'r11': 0, 'r12': 44, 'r13': 4, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('4'@Opcode.LD_STACK:Register.r12 0)
  DEBUG virtual_machine:simulation TICK: 249 PC:   5  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 5, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 44, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 44, 'r10': 32, 'r11': 0, 'r12': 32, 'r13': 32, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('5'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 252 PC:   6  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 6, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 44, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 32, 'r11': 0, 'r12': 32, 'r13': Register.r9, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('6'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 257 PC:   7  MEM_OUT: 14 0 reg: 'r0': 0, 'r1': 7, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 44, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 32, 'r11': 0, 'r12': 32, 'r13': Register.r12, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('7'@Opcode.JE:14 0)
  DEBUG virtual_machine:simulation TICK: 259 PC:   8  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 8, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 44, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 32, 'r11': 0, 'r12': 32, 'r13': 14, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('8'@Opcode.LD_STACK:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 264 PC:   9  MEM_OUT: r5 r9 reg: 'r0': 0, 'r1': 9, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 32, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 32, 'r11': 0, 'r12': 32, 'r13': 32, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('9'@Opcode.MV:Register.r5 Register.r9)
  DEBUG virtual_machine:simulation TICK: 268 PC:  10  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 10, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 32, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 32, 'r10': 32, 'r11': 0, 'r12': 32, 'r13': Register.r5, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('10'@Opcode.PRINT:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 272 PC:  11  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 11, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 32, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 32, 'r10': 32, 'r11': 0, 'r12': 32, 'r13': Register.r9, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('11'@Opcode.READ:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 275 PC:  12  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 12, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 32, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 32, 'r10': 119, 'r11': 0, 'r12': 32, 'r13': Register.r10, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('12'@Opcode.ST_STACK:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 280 PC:  13  MEM_OUT: 4 0 reg: 'r0': 0, 'r1': 13, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 32, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 32, 'r10': 119, 'r11': 0, 'r12': 32, 'r13': 119, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('13'@Opcode.JMP:4 0)
  DEBUG virtual_machine:simulation TICK: 282 PC:   4  MEM_OUT: r12 0 reg: 'r0': 0, 'r1': 4, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 32, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 32, 'r10': 119, 'r11': 0, 'r12': 32, 'r13': 4, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('4'@Opcode.LD_STACK:Register.r12 0)
  DEBUG virtual_machine:simulation TICK: 287 PC:   5  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 5, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 32, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 32, 'r10': 119, 'r11': 0, 'r12': 119, 'r13': 119, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('5'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 290 PC:   6  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 6, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 32, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 119, 'r11': 0, 'r12': 119, 'r13': Register.r9, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('6'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 295 PC:   7  MEM_OUT: 14 0 reg: 'r0': 0, 'r1': 7, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 32, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 119, 'r11': 0, 'r12': 119, 'r13': Register.r12, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('7'@Opcode.JE:14 0)
  DEBUG virtual_machine:simulation TICK: 297 PC:   8  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 8, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 32, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 119, 'r11': 0, 'r12': 119, 'r13': 14, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('8'@Opcode.LD_STACK:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 302 PC:   9  MEM_OUT: r5 r9 reg: 'r0': 0, 'r1': 9, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 119, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 119, 'r11': 0, 'r12': 119, 'r13': 119, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('9'@Opcode.MV:Register.r5 Register.r9)
  DEBUG virtual_machine:simulation TICK: 306 PC:  10  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 10, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 119, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 119, 'r10': 119, 'r11': 0, 'r12': 119, 'r13': Register.r5, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('10'@Opcode.PRINT:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 310 PC:  11  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 11, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 119, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 119, 'r10': 119, 'r11': 0, 'r12': 119, 'r13': Register.r9, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('11'@Opcode.READ:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 313 PC:  12  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 12, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 119, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 119, 'r10': 111, 'r11': 0, 'r12': 119, 'r13': Register.r10, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('12'@Opcode.ST_STACK:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 318 PC:  13  MEM_OUT: 4 0 reg: 'r0': 0, 'r1': 13, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 119, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 119, 'r10': 111, 'r11': 0, 'r12': 119, 'r13': 111, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('13'@Opcode.JMP:4 0)
  DEBUG virtual_machine:simulation TICK: 320 PC:   4  MEM_OUT: r12 0 reg: 'r0': 0, 'r1': 4, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 119, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 119, 'r10': 111, 'r11': 0, 'r12': 119, 'r13': 4, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('4'@Opcode.LD_STACK:Register.r12 0)
  DEBUG virtual_machine:simulation TICK: 325 PC:   5  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 5, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 119, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 119, 'r10': 111, 'r11': 0, 'r12': 111, 'r13': 111, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('5'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 328 PC:   6  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 6, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 119, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 111, 'r11': 0, 'r12': 111, 'r13': Register.r9, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('6'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 333 PC:   7  MEM_OUT: 14 0 reg: 'r0': 0, 'r1': 7, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 119, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 111, 'r11': 0, 'r12': 111, 'r13': Register.r12, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('7'@Opcode.JE:14 0)
  DEBUG virtual_machine:simulation TICK: 335 PC:   8  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 8, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 119, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 111, 'r11': 0, 'r12': 111, 'r13': 14, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('8'@Opcode.LD_STACK:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 340 PC:   9  MEM_OUT: r5 r9 reg: 'r0': 0, 'r1': 9, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 111, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 111, 'r11': 0, 'r12': 111, 'r13': 111, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('9'@Opcode.MV:Register.r5 Register.r9)
  DEBUG virtual_machine:simulation TICK: 344 PC:  10  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 10, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 111, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 111, 'r10': 111, 'r11': 0, 'r12': 111, 'r13': Register.r5, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('10'@Opcode.PRINT:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 348 PC:  11  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 11, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 111, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 111, 'r10': 111, 'r11': 0, 'r12': 111, 'r13': Register.r9, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('11'@Opcode.READ:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 351 PC:  12  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 12, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 111, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 111, 'r10': 114, 'r11': 0, 'r12': 111, 'r13': Register.r10, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('12'@Opcode.ST_STACK:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 356 PC:  13  MEM_OUT: 4 0 reg: 'r0': 0, 'r1': 13, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 111, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 111, 'r10': 114, 'r11': 0, 'r12': 111, 'r13': 114, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('13'@Opcode.JMP:4 0)
  DEBUG virtual_machine:simulation TICK: 358 PC:   4  MEM_OUT: r12 0 reg: 'r0': 0, 'r1': 4, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 111, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 111, 'r10': 114, 'r11': 0, 'r12': 111, 'r13': 4, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('4'@Opcode.LD_STACK:Register.r12 0)
  DEBUG virtual_machine:simulation TICK: 363 PC:   5  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 5, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 111, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 111, 'r10': 114, 'r11': 0, 'r12': 114, 'r13': 114, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('5'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 366 PC:   6  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 6, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 111, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 114, 'r11': 0, 'r12': 114, 'r13': Register.r9, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('6'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 371 PC:   7  MEM_OUT: 14 0 reg: 'r0': 0, 'r1': 7, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 111, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 114, 'r11': 0, 'r12': 114, 'r13': Register.r12, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('7'@Opcode.JE:14 0)
  DEBUG virtual_machine:simulation TICK: 373 PC:   8  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 8, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 111, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 114, 'r11': 0, 'r12': 114, 'r13': 14, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('8'@Opcode.LD_STACK:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 378 PC:   9  MEM_OUT: r5 r9 reg: 'r0': 0, 'r1': 9, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 114, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 114, 'r11': 0, 'r12': 114, 'r13': 114, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('9'@Opcode.MV:Register.r5 Register.r9)
  DEBUG virtual_machine:simulation TICK: 382 PC:  10  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 10, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 114, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 114, 'r10': 114, 'r11': 0, 'r12': 114, 'r13': Register.r5, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('10'@Opcode.PRINT:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 386 PC:  11  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 11, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 114, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 114, 'r10': 114, 'r11': 0, 'r12': 114, 'r13': Register.r9, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('11'@Opcode.READ:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 389 PC:  12  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 12, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 114, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 114, 'r10': 108, 'r11': 0, 'r12': 114, 'r13': Register.r10, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('12'@Opcode.ST_STACK:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 394 PC:  13  MEM_OUT: 4 0 reg: 'r0': 0, 'r1': 13, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 114, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 114, 'r10': 108, 'r11': 0, 'r12': 114, 'r13': 108, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('13'@Opcode.JMP:4 0)
  DEBUG virtual_machine:simulation TICK: 396 PC:   4  MEM_OUT: r12 0 reg: 'r0': 0, 'r1': 4, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 114, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 114, 'r10': 108, 'r11': 0, 'r12': 114, 'r13': 4, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('4'@Opcode.LD_STACK:Register.r12 0)
  DEBUG virtual_machine:simulation TICK: 401 PC:   5  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 5, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 114, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 114, 'r10': 108, 'r11': 0, 'r12': 108, 'r13': 108, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('5'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 404 PC:   6  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 6, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 114, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 108, 'r11': 0, 'r12': 108, 'r13': Register.r9, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('6'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 409 PC:   7  MEM_OUT: 14 0 reg: 'r0': 0, 'r1': 7, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 114, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 108, 'r11': 0, 'r12': 108, 'r13': Register.r12, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('7'@Opcode.JE:14 0)
  DEBUG virtual_machine:simulation TICK: 411 PC:   8  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 8, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 114, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 108, 'r11': 0, 'r12': 108, 'r13': 14, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('8'@Opcode.LD_STACK:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 416 PC:   9  MEM_OUT: r5 r9 reg: 'r0': 0, 'r1': 9, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 108, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 108, 'r11': 0, 'r12': 108, 'r13': 108, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('9'@Opcode.MV:Register.r5 Register.r9)
  DEBUG virtual_machine:simulation TICK: 420 PC:  10  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 10, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 108, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 108, 'r11': 0, 'r12': 108, 'r13': Register.r5, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('10'@Opcode.PRINT:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 424 PC:  11  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 11, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 108, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 108, 'r11': 0, 'r12': 108, 'r13': Register.r9, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('11'@Opcode.READ:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 427 PC:  12  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 12, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 108, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 100, 'r11': 0, 'r12': 108, 'r13': Register.r10, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('12'@Opcode.ST_STACK:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 432 PC:  13  MEM_OUT: 4 0 reg: 'r0': 0, 'r1': 13, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 108, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 100, 'r11': 0, 'r12': 108, 'r13': 100, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('13'@Opcode.JMP:4 0)
  DEBUG virtual_machine:simulation TICK: 434 PC:   4  MEM_OUT: r12 0 reg: 'r0': 0, 'r1': 4, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 108, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 100, 'r11': 0, 'r12': 108, 'r13': 4, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('4'@Opcode.LD_STACK:Register.r12 0)
  DEBUG virtual_machine:simulation TICK: 439 PC:   5  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 5, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 108, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 100, 'r11': 0, 'r12': 100, 'r13': 100, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('5'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 442 PC:   6  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 6, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 108, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 100, 'r11': 0, 'r12': 100, 'r13': Register.r9, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('6'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 447 PC:   7  MEM_OUT: 14 0 reg: 'r0': 0, 'r1': 7, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 108, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 100, 'r11': 0, 'r12': 100, 'r13': Register.r12, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('7'@Opcode.JE:14 0)
  DEBUG virtual_machine:simulation TICK: 449 PC:   8  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 8, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 108, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 100, 'r11': 0, 'r12': 100, 'r13': 14, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('8'@Opcode.LD_STACK:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 454 PC:   9  MEM_OUT: r5 r9 reg: 'r0': 0, 'r1': 9, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 100, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 100, 'r11': 0, 'r12': 100, 'r13': 100, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('9'@Opcode.MV:Register.r5 Register.r9)
  DEBUG virtual_machine:simulation TICK: 458 PC:  10  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 10, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 100, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 100, 'r10': 100, 'r11': 0, 'r12': 100, 'r13': Register.r5, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('10'@Opcode.PRINT:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 462 PC:  11  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 11, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 100, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 100, 'r10': 100, 'r11': 0, 'r12': 100, 'r13': Register.r9, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('11'@Opcode.READ:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 465 PC:  12  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 12, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 100, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 100, 'r10': 0, 'r11': 0, 'r12': 100, 'r13': Register.r10, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('12'@Opcode.ST_STACK:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 470 PC:  13  MEM_OUT: 4 0 reg: 'r0': 0, 'r1': 13, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 100, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 100, 'r10': 0, 'r11': 0, 'r12': 100, 'r13': 0, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('13'@Opcode.JMP:4 0)
  DEBUG virtual_machine:simulation TICK: 472 PC:   4  MEM_OUT: r12 0 reg: 'r0': 0, 'r1': 4, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 100, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 100, 'r10': 0, 'r11': 0, 'r12': 100, 'r13': 4, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('4'@Opcode.LD_STACK:Register.r12 0)
  DEBUG virtual_machine:simulation TICK: 477 PC:   5  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 5, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 100, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 100, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 0, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('5'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 480 PC:   6  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 6, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 100, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('6'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 485 PC:   7  MEM_OUT: 14 0 reg: 'r0': 0, 'r1': 7, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 100, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': Register.r12, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('7'@Opcode.JE:14 0)
  DEBUG virtual_machine:simulation TICK: 487 PC:  14  MEM_OUT: r14 2046 reg: 'r0': 0, 'r1': 14, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 100, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 14, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('14'@Opcode.LD_LITERAL:Register.r14 2046)
  DEBUG virtual_machine:simulation TICK: 490 PC:  15  MEM_OUT: 0 0 reg: 'r0': 0, 'r1': 15, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 100, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': Register.r14, 'r14': 2046, 'r15': 0, 'r16': 0 	  ('15'@Opcode.HALT:0 0)
  INFO virtual_machine:simulation output_buffer: 'hello, world'
out_stdout: |
  ============================================================
  hello, world
  instr_counter:  129 ticks: 491
out_code: |-
  [{"index": 0, "opcode": "LD_LITERAL", "arg1": "r4", "arg2": 0, "static_data": 0},
   {"index": 1, "opcode": "PUSH", "arg1": "r4", "arg2": 0, "static_data": 0},
   {"index": 2, "opcode": "READ", "arg1": "r10", "arg2": 0, "static_data": 0},
   {"index": 3, "opcode": "ST_STACK", "arg1": "r10", "arg2": 0, "static_data": 0},
   {"index": 4, "opcode": "LD_STACK", "arg1": "r12", "arg2": 0, "static_data": 0},
   {"index": 5, "opcode": "LD_LITERAL", "arg1": "r9", "arg2": 0, "static_data": 0},
   {"index": 6, "opcode": "CMP", "arg1": "r12", "arg2": "r9", "static_data": 0},
   {"index": 7, "opcode": "JE", "arg1": 14, "arg2": 0, "static_data": 0},
   {"index": 8, "opcode": "LD_STACK", "arg1": "r5", "arg2": 0, "static_data": 0},
   {"index": 9, "opcode": "MV", "arg1": "r5", "arg2": "r9", "static_data": 0},
   {"index": 10, "opcode": "PRINT", "arg1": "r9", "arg2": 0, "static_data": 0},
   {"index": 11, "opcode": "READ", "arg1": "r10", "arg2": 0, "static_data": 0},
   {"index": 12, "opcode": "ST_STACK", "arg1": "r10", "arg2": 0, "static_data": 0},
   {"index": 13, "opcode": "JMP", "arg1": 4, "arg2": 0, "static_data": 0},
   {"index": 14, "opcode": "LD_LITERAL", "arg1": "r14", "arg2": 2046, "static_data": 0},
   {"index": 15, "opcode": "HALT", "arg1": 0, "arg2": 0, "static_data": 0}]
