# SoC bits â€” compact map per base signal (MSB..LSB)
# Format: <base_path>[iN,iN-1,...,i0] : <bits>
# Scalars: <base_path> : <0|1>

== ibex/load_store ==
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_rdata_q_reg\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_rdata_q_reg\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_rdata_q_reg\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_addr_last_q_reg\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_addr_last_q_reg\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_addr_last_q_reg\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_addr_last_q_reg\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_addr_last_q_reg\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_addr_last_q_reg\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_addr_last_q_reg\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_addr_last_q_reg\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_addr_last_q_reg\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_addr_last_q_reg\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_addr_last_q_reg\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_addr_last_q_reg\[6\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_addr_last_q_reg\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_addr_last_q_reg\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_addr_last_q_reg\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_addr_last_q_reg\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_addr_last_q_reg\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_addr_last_q_reg\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_addr_last_q_reg\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_lsu_err_q_reg : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_data_we_q_reg : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_addr_last_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_addr_last_q_reg\[10\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_addr_last_q_reg\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_addr_last_q_reg\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_data_type_q_reg\[1\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_data_type_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_addr_last_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_rdata_offset_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_rdata_offset_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_data_sign_ext_q_reg : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_rdata_q_reg\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_rdata_q_reg\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_rdata_q_reg\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_rdata_q_reg\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_rdata_q_reg\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_rdata_q_reg\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_rdata_q_reg\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_rdata_q_reg\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_rdata_q_reg\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_rdata_q_reg\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_rdata_q_reg\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_rdata_q_reg\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_rdata_q_reg\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_rdata_q_reg\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_rdata_q_reg\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_rdata_q_reg\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_rdata_q_reg\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_rdata_q_reg\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_rdata_q_reg\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_rdata_q_reg\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_rdata_q_reg\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_addr_last_q_reg\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_addr_last_q_reg\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_addr_last_q_reg\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_addr_last_q_reg\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_addr_last_q_reg\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_addr_last_q_reg\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_addr_last_q_reg\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_addr_last_q_reg\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_handle_misaligned_q_reg : 0

== ibex/if ==
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_alu_id_o_reg\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_alu_id_o_reg\[0\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_alu_id_o_reg\[1\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_c_id_o_reg\[13\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_id_o_reg\[10\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_id_o_reg\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_id_o_reg\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_id_o_reg\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_pc_id_o_reg\[3\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_pc_id_o_reg\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_pc_id_o_reg\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_pc_id_o_reg\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_pc_id_o_reg\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_fetch_err_o_reg : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_valid_q_reg\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_fetch_err_plus2_o_reg : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[2\]\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[1\]\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[2\]\[0\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[1\]\[0\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[0\]\[0\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_err_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[0\]\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[0\]\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[0\]\[6\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[0\]\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[0\]\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[0\]\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[2\]\[4\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[1\]\[4\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[1\]\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[2\]\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[2\]\[5\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[1\]\[5\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[2\]\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[1\]\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[1\]\[29\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[2\]\[29\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[2\]\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[1\]\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[1\]\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[2\]\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[2\]\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[1\]\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[1\]\[28\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[2\]\[28\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[2\]\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[1\]\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[1\]\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_alu_id_o_reg\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[0\]\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[0\]\[23\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[0\]\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[0\]\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_alu_id_o_reg\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[0\]\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[0\]\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[0\]\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[0\]\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_alu_id_o_reg\[4\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_alu_id_o_reg\[31\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_alu_id_o_reg\[28\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[0\]\[5\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[2\]\[13\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[1\]\[13\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[0\]\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[0\]\[21\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[0\]\[4\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[2\]\[1\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[0\]\[1\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[1\]\[1\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[2\]\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[1\]\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[0\]\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[0\]\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_id_o_reg\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_alu_id_o_reg\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_illegal_c_insn_id_o_reg : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_id_o_reg\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_id_o_reg\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_alu_id_o_reg\[29\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_id_o_reg\[24\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_id_o_reg\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_alu_id_o_reg\[30\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_alu_id_o_reg\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_id_o_reg\[22\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_c_id_o_reg\[0\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_c_id_o_reg\[1\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_id_o_reg\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_alu_id_o_reg\[6\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_id_o_reg\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_alu_id_o_reg\[13\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_alu_id_o_reg\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_c_id_o_reg\[10\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_c_id_o_reg\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_c_id_o_reg\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_c_id_o_reg\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_is_compressed_id_o_reg : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_c_id_o_reg\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_c_id_o_reg\[4\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_c_id_o_reg\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_c_id_o_reg\[5\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_c_id_o_reg\[6\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_alu_id_o_reg\[5\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_c_id_o_reg\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_alu_id_o_reg\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_c_id_o_reg\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_c_id_o_reg\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_c_id_o_reg\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_id_o_reg\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_id_o_reg\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_rdata_id_o_reg\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_pc_id_o_reg\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_pc_id_o_reg\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_pc_id_o_reg\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_pc_id_o_reg\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_pc_id_o_reg\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_pc_id_o_reg\[6\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_pc_id_o_reg\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_pc_id_o_reg\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_pc_id_o_reg\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_pc_id_o_reg\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_pc_id_o_reg\[11\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_instr_addr_q_reg\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_instr_addr_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_instr_valid_id_q_reg : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_reg\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_reg\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_reg\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_reg\[2\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_reg\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_reg\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_reg\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_reg\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_reg\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_reg\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_reg\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_reg\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_reg\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_reg\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_reg\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_reg\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_reg\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_reg\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_reg\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_reg\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_reg\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_reg\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_reg\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_instr_addr_q_reg\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_instr_addr_q_reg\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_instr_addr_q_reg\[6\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_reg\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_reg\[11\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_reg\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_reg\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_reg\[11\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_reg\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_reg\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_reg\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_reg\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_reg\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_reg\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_reg\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_reg\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_reg\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_reg\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_reg\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_reg\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_reg\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_reg\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_reg\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_reg\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_reg\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_reg\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_reg\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_reg\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_reg\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_reg\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_reg\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_reg\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_reg\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_reg\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_instr_addr_q_reg\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_instr_addr_q_reg\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_instr_addr_q_reg\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_instr_addr_q_reg\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_instr_addr_q_reg\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_instr_addr_q_reg\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_instr_addr_q_reg\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_instr_addr_q_reg\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_instr_addr_q_reg\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_instr_addr_q_reg\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_pc_id_o_reg\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_instr_addr_q_reg\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_instr_addr_q_reg\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_instr_addr_q_reg\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_instr_addr_q_reg\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_instr_addr_q_reg\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_instr_addr_q_reg\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_instr_addr_q_reg\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_instr_addr_q_reg\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_instr_addr_q_reg\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_pc_id_o_reg\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_pc_id_o_reg\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_pc_id_o_reg\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_instr_addr_q_reg\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_instr_addr_q_reg\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_instr_addr_q_reg\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_instr_addr_q_reg\[11\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_pc_id_o_reg\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_pc_id_o_reg\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_pc_id_o_reg\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_pc_id_o_reg\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_pc_id_o_reg\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_pc_id_o_reg\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_pc_id_o_reg\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_pc_id_o_reg\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_pc_id_o_reg\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_pc_id_o_reg\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_pc_id_o_reg\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_instr_addr_q_reg\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_instr_addr_q_reg\[3\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_instr_addr_q_reg\[2\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_reg\[4\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_reg\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_reg\[6\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_reg\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_reg\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_reg\[6\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_branch_discard_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_rdata_outstanding_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_discard_req_q_reg : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_branch_discard_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_valid_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_rdata_outstanding_q_reg\[0\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_valid_q_reg\[0\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_valid_req_q_reg : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_err_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_err_q_reg\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[2\]\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[1\]\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[1\]\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[2\]\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[2\]\[6\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[1\]\[6\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[2\]\[22\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[1\]\[22\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[2\]\[24\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[1\]\[24\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[1\]\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[2\]\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[1\]\[10\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[2\]\[10\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[0\]\[10\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[0\]\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[2\]\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[1\]\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[0\]\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[0\]\[18\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[0\]\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[0\]\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[0\]\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[1\]\[30\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[2\]\[31\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[2\]\[30\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[2\]\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[1\]\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[0\]\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[0\]\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[0\]\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[2\]\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[2\]\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[1\]\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[1\]\[31\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[1\]\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[2\]\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[2\]\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[1\]\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[1\]\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[1\]\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[2\]\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_reg\[2\]\[18\] : 0

== ibex/id ==
   i_croc_soc_i_croc_i_core_wrap_i_ibex_id_stage_i_id_fsm_q_reg : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_id_stage_i_controller_i_debug_mode_q_reg : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_id_stage_i_controller_i_exc_req_q_reg : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_id_stage_i_controller_i_illegal_insn_q_reg : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_id_stage_i_controller_i_store_err_q_reg : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_id_stage_i_controller_i_load_err_q_reg : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_id_stage_i_controller_i_ctrl_fsm_cs_reg\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_id_stage_i_controller_i_ctrl_fsm_cs_reg\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_id_stage_i_controller_i_ctrl_fsm_cs_reg\[2\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_id_stage_i_controller_i_ctrl_fsm_cs_reg\[0\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_id_stage_i_controller_i_enter_debug_mode_prio_q_reg : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_id_stage_i_controller_i_do_single_step_q_reg : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_id_stage_i_branch_jump_set_done_q_reg : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_id_stage_i_branch_set_raw_q_reg : 0

== ibex/cs ==
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtval_csr_rdata_q_reg\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtval_csr_rdata_q_reg\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtval_csr_rdata_q_reg\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtval_csr_rdata_q_reg\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtval_csr_rdata_q_reg\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtval_csr_rdata_q_reg\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtval_csr_rdata_q_reg\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mepc_csr_rdata_q_reg\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mepc_csr_rdata_q_reg\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mcause_csr_rdata_q_reg\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_depc_csr_rdata_q_reg\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mscratch_csr_rdata_q_reg\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mscratch_csr_rdata_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mscratch_csr_rdata_q_reg\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dcsr_csr_rdata_q_reg\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch0_csr_rdata_q_reg\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch1_csr_rdata_q_reg\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch0_csr_rdata_q_reg\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch1_csr_rdata_q_reg\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch0_csr_rdata_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_gen_trigger_regs.g_dbg_tmatch_reg\[0\].u_tmatch_value_csr_rdata_q_reg\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch1_csr_rdata_q_reg\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_gen_trigger_regs.g_dbg_tmatch_reg\[0\].u_tmatch_value_csr_rdata_q_reg\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[7\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mscratch_csr_rdata_q_reg\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mscratch_csr_rdata_q_reg\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch0_csr_rdata_q_reg\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mscratch_csr_rdata_q_reg\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_depc_csr_rdata_q_reg\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtvec_csr_rdata_q_reg\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtvec_csr_rdata_q_reg\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtvec_csr_rdata_q_reg\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtvec_csr_rdata_q_reg\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtvec_csr_rdata_q_reg\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtvec_csr_rdata_q_reg\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_depc_csr_rdata_q_reg\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mepc_csr_rdata_q_reg\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mepc_csr_rdata_q_reg\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mepc_csr_rdata_q_reg\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_depc_csr_rdata_q_reg\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mepc_csr_rdata_q_reg\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mie_csr_rdata_q_reg\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_gen_trigger_regs.g_dbg_tmatch_reg\[0\].u_tmatch_value_csr_rdata_q_reg\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_gen_trigger_regs.g_dbg_tmatch_reg\[0\].u_tmatch_value_csr_rdata_q_reg\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mie_csr_rdata_q_reg\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mscratch_csr_rdata_q_reg\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mscratch_csr_rdata_q_reg\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mie_csr_rdata_q_reg\[6\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mie_csr_rdata_q_reg\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch0_csr_rdata_q_reg\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch1_csr_rdata_q_reg\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch0_csr_rdata_q_reg\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch1_csr_rdata_q_reg\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[54\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[22\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[55\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[23\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[56\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[24\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[57\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[57\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[25\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[58\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[58\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[26\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[59\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[60\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[28\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[61\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[62\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[63\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_ls_fsm_cs_reg\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtval_csr_rdata_q_reg\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[1\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mscratch_csr_rdata_q_reg\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mscratch_csr_rdata_q_reg\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtval_csr_rdata_q_reg\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtval_csr_rdata_q_reg\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtval_csr_rdata_q_reg\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtval_csr_rdata_q_reg\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtval_csr_rdata_q_reg\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mie_csr_rdata_q_reg\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch1_csr_rdata_q_reg\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch0_csr_rdata_q_reg\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch0_csr_rdata_q_reg\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[37\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtvec_csr_rdata_q_reg\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mscratch_csr_rdata_q_reg\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch1_csr_rdata_q_reg\[6\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mscratch_csr_rdata_q_reg\[6\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[38\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mscratch_csr_rdata_q_reg\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mepc_csr_rdata_q_reg\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mepc_csr_rdata_q_reg\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_depc_csr_rdata_q_reg\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch0_csr_rdata_q_reg\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_gen_trigger_regs.g_dbg_tmatch_reg\[0\].u_tmatch_value_csr_rdata_q_reg\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch0_csr_rdata_q_reg\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mie_csr_rdata_q_reg\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_gen_trigger_regs.g_dbg_tmatch_reg\[0\].u_tmatch_value_csr_rdata_q_reg\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_gen_trigger_regs.g_dbg_tmatch_reg\[0\].u_tmatch_value_csr_rdata_q_reg\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mie_csr_rdata_q_reg\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[61\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[60\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[59\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch0_csr_rdata_q_reg\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_gen_trigger_regs.g_dbg_tmatch_reg\[0\].u_tmatch_value_csr_rdata_q_reg\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch1_csr_rdata_q_reg\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch1_csr_rdata_q_reg\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch0_csr_rdata_q_reg\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch1_csr_rdata_q_reg\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch0_csr_rdata_q_reg\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch0_csr_rdata_q_reg\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch1_csr_rdata_q_reg\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch0_csr_rdata_q_reg\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch1_csr_rdata_q_reg\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[56\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[55\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[54\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[21\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[53\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch1_csr_rdata_q_reg\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch1_csr_rdata_q_reg\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch0_csr_rdata_q_reg\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch0_csr_rdata_q_reg\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mscratch_csr_rdata_q_reg\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mscratch_csr_rdata_q_reg\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mie_csr_rdata_q_reg\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mscratch_csr_rdata_q_reg\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_gen_trigger_regs.g_dbg_tmatch_reg\[0\].u_tmatch_value_csr_rdata_q_reg\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mepc_csr_rdata_q_reg\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_depc_csr_rdata_q_reg\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_depc_csr_rdata_q_reg\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_depc_csr_rdata_q_reg\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_depc_csr_rdata_q_reg\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_depc_csr_rdata_q_reg\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch1_csr_rdata_q_reg\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[62\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mie_csr_rdata_q_reg\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mie_csr_rdata_q_reg\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch1_csr_rdata_q_reg\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch0_csr_rdata_q_reg\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_gen_trigger_regs.g_dbg_tmatch_reg\[0\].u_tmatch_value_csr_rdata_q_reg\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch1_csr_rdata_q_reg\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[37\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[4\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[36\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[35\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[32\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[63\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[33\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[34\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[2\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[34\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[36\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[35\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[32\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[33\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mie_csr_rdata_q_reg\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mscratch_csr_rdata_q_reg\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mscratch_csr_rdata_q_reg\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mie_csr_rdata_q_reg\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[4\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mscratch_csr_rdata_q_reg\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch0_csr_rdata_q_reg\[6\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mscratch_csr_rdata_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_gen_trigger_regs.g_dbg_tmatch_reg\[0\].u_tmatch_value_csr_rdata_q_reg\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtvec_csr_rdata_q_reg\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtvec_csr_rdata_q_reg\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtvec_csr_rdata_q_reg\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtvec_csr_rdata_q_reg\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtvec_csr_rdata_q_reg\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtvec_csr_rdata_q_reg\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mepc_csr_rdata_q_reg\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mscratch_csr_rdata_q_reg\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mscratch_csr_rdata_q_reg\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_gen_trigger_regs.g_dbg_tmatch_reg\[0\].u_tmatch_value_csr_rdata_q_reg\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[38\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_depc_csr_rdata_q_reg\[6\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[6\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[6\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_gen_trigger_regs.g_dbg_tmatch_reg\[0\].u_tmatch_value_csr_rdata_q_reg\[6\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_gen_trigger_regs.g_dbg_tmatch_reg\[0\].u_tmatch_value_csr_rdata_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch1_csr_rdata_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mepc_csr_rdata_q_reg\[6\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_depc_csr_rdata_q_reg\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch1_csr_rdata_q_reg\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mepc_csr_rdata_q_reg\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_depc_csr_rdata_q_reg\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mcause_csr_rdata_q_reg\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mcause_csr_rdata_q_reg\[6\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtval_csr_rdata_q_reg\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtval_csr_rdata_q_reg\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtval_csr_rdata_q_reg\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mstatus_csr_rdata_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcountinhibit_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_gen_trigger_regs.g_dbg_tmatch_reg\[0\].u_tmatch_value_csr_rdata_q_reg\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_depc_csr_rdata_q_reg\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mepc_csr_rdata_q_reg\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mcause_csr_rdata_q_reg\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mstatus_csr_rdata_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_gen_trigger_regs.g_dbg_tmatch_reg\[0\].u_tmatch_control_csr_rdata_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcountinhibit_q_reg\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtval_csr_rdata_q_reg\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtval_csr_rdata_q_reg\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtval_csr_rdata_q_reg\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtval_csr_rdata_q_reg\[6\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtval_csr_rdata_q_reg\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtval_csr_rdata_q_reg\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtval_csr_rdata_q_reg\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtval_csr_rdata_q_reg\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtval_csr_rdata_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtval_csr_rdata_q_reg\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtval_csr_rdata_q_reg\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtval_csr_rdata_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtval_csr_rdata_q_reg\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtval_csr_rdata_q_reg\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtval_csr_rdata_q_reg\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtval_csr_rdata_q_reg\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mstatus_csr_rdata_q_reg\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mstatus_csr_rdata_q_reg\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_gen_trigger_regs.g_dbg_tmatch_reg\[0\].u_tmatch_value_csr_rdata_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mepc_csr_rdata_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_depc_csr_rdata_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mscratch_csr_rdata_q_reg\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch1_csr_rdata_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch0_csr_rdata_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mepc_csr_rdata_q_reg\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dcsr_csr_rdata_q_reg\[0\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dcsr_csr_rdata_q_reg\[1\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mstatus_csr_rdata_q_reg\[3\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mstatus_csr_rdata_q_reg\[2\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mcause_csr_rdata_q_reg\[1\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mcause_csr_rdata_q_reg\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mcause_csr_rdata_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_depc_csr_rdata_q_reg\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mepc_csr_rdata_q_reg\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_depc_csr_rdata_q_reg\[28\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mepc_csr_rdata_q_reg\[28\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_depc_csr_rdata_q_reg\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mepc_csr_rdata_q_reg\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_depc_csr_rdata_q_reg\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dcsr_csr_rdata_q_reg\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_depc_csr_rdata_q_reg\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtvec_csr_rdata_q_reg\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mepc_csr_rdata_q_reg\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtvec_csr_rdata_q_reg\[28\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtvec_csr_rdata_q_reg\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtvec_csr_rdata_q_reg\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtvec_csr_rdata_q_reg\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtvec_csr_rdata_q_reg\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mepc_csr_rdata_q_reg\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtvec_csr_rdata_q_reg\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtvec_csr_rdata_q_reg\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_depc_csr_rdata_q_reg\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_gen_trigger_regs.g_dbg_tmatch_reg\[0\].u_tmatch_value_csr_rdata_q_reg\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_gen_trigger_regs.g_dbg_tmatch_reg\[0\].u_tmatch_value_csr_rdata_q_reg\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch0_csr_rdata_q_reg\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dcsr_csr_rdata_q_reg\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_gen_trigger_regs.g_dbg_tmatch_reg\[0\].u_tmatch_value_csr_rdata_q_reg\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[45\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_gen_trigger_regs.g_dbg_tmatch_reg\[0\].u_tmatch_value_csr_rdata_q_reg\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_gen_trigger_regs.g_dbg_tmatch_reg\[0\].u_tmatch_value_csr_rdata_q_reg\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_gen_trigger_regs.g_dbg_tmatch_reg\[0\].u_tmatch_value_csr_rdata_q_reg\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dcsr_csr_rdata_q_reg\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch1_csr_rdata_q_reg\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch1_csr_rdata_q_reg\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mie_csr_rdata_q_reg\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_depc_csr_rdata_q_reg\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mepc_csr_rdata_q_reg\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mepc_csr_rdata_q_reg\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mie_csr_rdata_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mscratch_csr_rdata_q_reg\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mepc_csr_rdata_q_reg\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mepc_csr_rdata_q_reg\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_depc_csr_rdata_q_reg\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_depc_csr_rdata_q_reg\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_depc_csr_rdata_q_reg\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mepc_csr_rdata_q_reg\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mepc_csr_rdata_q_reg\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_depc_csr_rdata_q_reg\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mepc_csr_rdata_q_reg\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_gen_trigger_regs.g_dbg_tmatch_reg\[0\].u_tmatch_value_csr_rdata_q_reg\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_gen_trigger_regs.g_dbg_tmatch_reg\[0\].u_tmatch_value_csr_rdata_q_reg\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_gen_trigger_regs.g_dbg_tmatch_reg\[0\].u_tmatch_value_csr_rdata_q_reg\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_gen_trigger_regs.g_dbg_tmatch_reg\[0\].u_tmatch_value_csr_rdata_q_reg\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mscratch_csr_rdata_q_reg\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mie_csr_rdata_q_reg\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch0_csr_rdata_q_reg\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[51\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[50\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[18\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[49\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[17\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[16\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[49\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[8\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[8\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[10\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[41\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[42\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[40\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[42\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[43\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[44\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch1_csr_rdata_q_reg\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[46\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[48\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[47\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch0_csr_rdata_q_reg\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch1_csr_rdata_q_reg\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch1_csr_rdata_q_reg\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mscratch_csr_rdata_q_reg\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch0_csr_rdata_q_reg\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_gen_trigger_regs.g_dbg_tmatch_reg\[0\].u_tmatch_value_csr_rdata_q_reg\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mie_csr_rdata_q_reg\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch1_csr_rdata_q_reg\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[52\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[20\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[53\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[52\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[51\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[50\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[15\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[47\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[48\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[14\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[45\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[46\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[44\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[43\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[9\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mscratch_csr_rdata_q_reg\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch1_csr_rdata_q_reg\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mscratch_csr_rdata_q_reg\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch1_csr_rdata_q_reg\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch1_csr_rdata_q_reg\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mscratch_csr_rdata_q_reg\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch1_csr_rdata_q_reg\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mscratch_csr_rdata_q_reg\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mscratch_csr_rdata_q_reg\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch0_csr_rdata_q_reg\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch0_csr_rdata_q_reg\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_gen_trigger_regs.g_dbg_tmatch_reg\[0\].u_tmatch_value_csr_rdata_q_reg\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_gen_trigger_regs.g_dbg_tmatch_reg\[0\].u_tmatch_value_csr_rdata_q_reg\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dcsr_csr_rdata_q_reg\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_gen_trigger_regs.g_dbg_tmatch_reg\[0\].u_tmatch_value_csr_rdata_q_reg\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_gen_trigger_regs.g_dbg_tmatch_reg\[0\].u_tmatch_value_csr_rdata_q_reg\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch0_csr_rdata_q_reg\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mepc_csr_rdata_q_reg\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mepc_csr_rdata_q_reg\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_depc_csr_rdata_q_reg\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_depc_csr_rdata_q_reg\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch0_csr_rdata_q_reg\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[41\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[40\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_gen_trigger_regs.g_dbg_tmatch_reg\[0\].u_tmatch_value_csr_rdata_q_reg\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_depc_csr_rdata_q_reg\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtvec_csr_rdata_q_reg\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mie_csr_rdata_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mie_csr_rdata_q_reg\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch0_csr_rdata_q_reg\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mscratch_csr_rdata_q_reg\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch1_csr_rdata_q_reg\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch1_csr_rdata_q_reg\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch0_csr_rdata_q_reg\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_minstret_counter_i_counter_q_reg\[39\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[7\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch0_csr_rdata_q_reg\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dscratch0_csr_rdata_q_reg\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_mcycle_counter_i_counter_q_reg\[39\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mie_csr_rdata_q_reg\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mepc_csr_rdata_q_reg\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mepc_csr_rdata_q_reg\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtvec_csr_rdata_q_reg\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_depc_csr_rdata_q_reg\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_depc_csr_rdata_q_reg\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dcsr_csr_rdata_q_reg\[7\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_mtvec_csr_rdata_q_reg\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_u_dcsr_csr_rdata_q_reg\[6\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_priv_lvl_q_reg\[1\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i_priv_lvl_q_reg\[0\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_ls_fsm_cs_reg\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_load_store_unit_i_ls_fsm_cs_reg\[1\] : 0

== uart ==
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_IS_SIN_iD_reg\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_IS_SIN_iD_reg\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iWRAddr_reg\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iRDAddr_reg\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[29\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[28\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[29\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[29\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[28\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[29\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[28\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_Q_reg\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_Q_reg\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[26\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[26\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[27\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[26\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[26\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[26\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[27\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[26\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_Q_reg\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_Q_reg\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_Q_reg\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iEMPTY_reg : 1
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iUSAGE_reg\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iUSAGE_reg\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iRDAddr_reg\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iRDAddr_reg\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[30\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[31\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[31\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[31\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[30\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[31\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[31\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[30\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[62\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[63\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[63\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[63\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[63\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[62\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[63\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[62\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[63\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[60\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[19\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[18\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[18\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[19\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[19\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[18\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[17\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[16\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[3\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[2\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[0\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[2\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[2\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[2\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[2\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[1\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iWRAddr_reg\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iWRAddr_reg\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iWRAddr_reg\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[30\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[31\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[30\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[31\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[30\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[30\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[31\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[30\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[29\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[29\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[29\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[28\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[28\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[27\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[27\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[28\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[29\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[28\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[28\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[27\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[27\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[27\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[24\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[25\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[24\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[25\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[24\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[25\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iWRAddr_reg\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[1\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[0\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[0\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[1\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[0\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[0\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[1\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[0\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[1\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[0\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[1\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[0\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[2\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[1\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[2\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[3\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[3\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[3\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[2\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[1\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[3\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[3\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[3\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[3\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iWRAddr_reg\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iWRAddr_reg\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[16\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[17\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[17\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[16\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[16\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[17\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[17\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[16\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[17\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[16\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[17\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[16\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[17\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[16\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[19\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[18\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[19\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[18\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[18\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[19\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[18\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[19\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[19\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[18\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[22\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[22\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[22\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[23\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[23\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[23\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[22\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[23\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[23\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[22\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[22\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[22\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[23\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[20\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[22\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[23\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[23\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[21\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[20\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[21\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[20\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[20\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[20\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[21\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[21\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[21\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[20\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[60\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[60\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[61\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[60\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[61\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[61\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[61\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[60\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[60\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[61\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[60\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[60\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[61\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[61\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iRDAddr_reg\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iRDAddr_reg\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iRDAddr_reg\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iRDAddr_reg\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[62\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[62\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[62\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[63\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[62\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[63\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[56\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[56\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[62\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[57\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[57\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[56\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[56\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[57\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[56\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[57\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[61\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[57\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[56\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[56\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[57\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[56\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[57\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[57\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[59\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[58\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[58\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[59\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[59\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[58\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[58\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[58\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[59\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[58\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[58\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[59\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[59\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[59\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[55\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[50\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[51\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[55\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[54\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[55\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[49\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[54\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[49\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[48\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[48\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[53\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[52\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[48\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[48\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[49\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[49\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[54\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[55\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[54\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[55\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[51\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[51\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[50\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[51\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[50\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[50\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[55\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[54\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[54\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[55\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[49\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[49\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[48\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[48\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[52\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[53\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[53\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[52\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[45\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[44\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[45\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[44\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[44\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[45\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[47\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[44\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[40\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[40\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[45\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[53\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[53\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[52\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[46\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[47\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[46\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[47\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[46\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[46\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[42\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[43\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[43\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[42\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[42\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[43\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[40\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[40\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[41\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[41\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[41\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[47\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[41\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[43\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[42\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[52\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[53\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[52\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[45\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[44\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[47\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[46\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[40\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[41\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[47\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[46\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[45\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[44\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[43\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[43\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[20\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[21\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[21\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[20\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[41\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[21\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[40\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[47\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[41\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[40\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[46\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[45\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[44\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[42\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[43\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[42\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[42\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[43\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[42\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[41\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[40\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[46\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[47\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[45\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[44\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[52\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[53\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[48\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[52\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[48\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[53\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[49\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[54\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[49\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[55\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[54\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[51\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[50\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[58\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[51\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[59\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[50\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[51\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[50\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[50\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[51\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_SOUT_reg : 1
   i_croc_soc_i_croc_i_uart_i_reg_uart_reg_to_apb_state_q_reg : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iSCR_reg\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iMSR_TERI_reg : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iMSR_dCTS_reg : 1
   i_croc_soc_i_croc_i_uart_i_apb_uart_iSCR_reg\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_ED_CTS_iDd_reg : 1
   i_croc_soc_i_croc_i_uart_i_apb_uart_iIER_reg\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iIER_reg\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iMCR_reg\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iMCR_reg\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iMCR_reg\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iTXRunning_reg : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_tx_State_reg\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_tx_State_reg\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iUSAGE_reg\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iUSAGE_reg\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iUSAGE_reg\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iTSR_reg\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iTXFIFORead_reg : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iTSR_reg\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iTSR_reg\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iTSR_reg\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iTSR_reg\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iTSR_reg\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iTSR_reg\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iTSR_reg\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_Q_reg\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_Q_reg\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_Q_reg\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[32\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[33\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[36\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[37\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[36\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[37\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[26\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[27\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[26\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[24\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[25\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[24\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[24\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[25\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[25\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[24\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[25\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[25\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[24\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[38\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[38\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[39\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[35\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[35\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[34\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[35\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[34\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[34\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[38\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[39\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[32\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[36\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[37\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[39\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[34\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[35\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[34\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[35\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[11\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[14\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[12\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[13\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[35\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[34\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[7\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[4\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[5\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[4\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[5\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[5\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[4\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[4\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[5\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[5\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[4\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[4\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[4\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[5\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[5\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[4\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[7\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[5\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[7\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[7\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[6\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[7\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[6\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[6\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[7\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[6\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[7\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[7\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[6\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[6\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[15\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[8\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[9\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[8\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[14\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[9\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[6\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[6\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[11\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[10\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[10\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[11\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[15\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[12\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[10\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[13\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[13\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[12\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[15\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[14\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[9\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[8\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[10\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[11\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[10\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[11\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[10\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[11\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[11\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[10\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[8\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[8\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[15\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[15\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[14\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[13\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[12\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[13\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[12\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[13\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[13\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[9\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[12\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[12\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[13\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[15\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[15\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[14\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[14\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[9\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[9\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[8\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[8\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[11\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[10\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[9\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[9\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[8\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[14\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[15\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[35\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[35\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[34\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[34\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[39\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[38\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[38\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[36\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[37\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[39\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[38\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[38\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[39\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[39\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[14\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[12\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[13\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[15\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[13\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[13\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[15\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[15\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[13\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[13\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[43\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[30\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[30\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[7\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[15\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[23\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[23\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[21\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[21\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[21\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[51\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[51\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[51\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[49\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[57\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[57\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[59\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[59\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[57\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[23\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[23\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[21\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[49\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[49\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[23\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[21\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[23\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[5\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[13\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[15\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[23\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[21\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[21\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[21\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iRXFIFOD_reg\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iRXFIFOD_reg\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iRXFIFOD_reg\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iRXFIFOD_reg\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RX_iDOUT_reg\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iRXFIFOD_reg\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iRXFIFOD_reg\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iRXFIFOD_reg\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iRXFIFOD_reg\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iRXFIFOD_reg\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RX_iDOUT_reg\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RX_iDOUT_reg\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RX_iDOUT_reg\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RX_iDOUT_reg\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RX_iDOUT_reg\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RX_iBaudStepD_reg : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RX_RX_MVF_iCounter_reg\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RX_RX_MVF_iCounter_reg\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[36\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[36\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[36\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[37\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[37\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[37\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RX_RX_MVF_iCounter_reg\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RX_RX_MVF_iCounter_reg\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[39\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[38\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RX_iDataCount_reg\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RX_iDataCount_reg\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RX_iDataCount_reg\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RX_iDataCount_reg\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RX_iDOUT_reg\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[7\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[5\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[7\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[5\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[5\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[7\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[7\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[5\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[5\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[7\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[5\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[7\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[7\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[5\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[5\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[5\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[7\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[7\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[13\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[15\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[13\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[13\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[15\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[15\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[33\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[13\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[15\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[15\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[35\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[35\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[33\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[35\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[33\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[41\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[41\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[43\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[41\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[43\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[5\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[7\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[15\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[13\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[33\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[35\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[41\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[28\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[30\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[20\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[28\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[20\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[22\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[30\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[28\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[30\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[30\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[43\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[41\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[33\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[35\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[33\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[33\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[35\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[41\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[35\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[43\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[41\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[33\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[35\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[56\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[58\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[50\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[48\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[56\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[58\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[50\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[50\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[58\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[50\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[58\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[28\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[20\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[28\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[22\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[33\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[35\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[20\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[43\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[43\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[43\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[35\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[35\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[33\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[33\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[41\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[48\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[28\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[43\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[20\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[30\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[22\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[30\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[22\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[41\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[43\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[43\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[20\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[22\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[28\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[20\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[22\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[20\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[28\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[22\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[30\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[20\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[22\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[28\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[20\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[22\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[22\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[20\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[28\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[22\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[28\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[30\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[21\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[23\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[30\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[51\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[51\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[49\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[49\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[51\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[21\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[23\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[57\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[59\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[59\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[42\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[32\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[42\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[34\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[40\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[40\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[40\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[34\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[4\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[12\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[6\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[14\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iUSAGE_reg\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iUSAGE_reg\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_Q_reg\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_Q_reg\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[14\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[14\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[14\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[14\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[4\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_Q_reg\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[4\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[14\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[31\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[31\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[31\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[29\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[4\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[12\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[6\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[14\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[6\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[4\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[12\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[14\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[34\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[34\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[34\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[14\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[4\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[4\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[14\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[6\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[12\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[12\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[29\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[6\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[29\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[4\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[31\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[31\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_Q_reg\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[29\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_Q_reg\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_Q_reg\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_Q_reg\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_BIDET_iDd_reg : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_FEDET_iDd_reg : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iUSAGE_reg\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iLSR_OE_reg : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iLSR_FE_reg : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iLSR_BI_reg : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iLSR_PE_reg : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_BG16_iCounter_reg\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_PEDET_iDd_reg : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iLSR_FIFOERR_reg : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_Q_reg\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_Q_reg\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_Q_reg\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_Q_reg\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_BG16_iCounter_reg\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_BG16_iCounter_reg\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_BG16_iCounter_reg\[11\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_BG16_iCounter_reg\[12\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_BG16_iCounter_reg\[13\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_BG16_iCounter_reg\[14\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_BG16_iCounter_reg\[15\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_BG16_iCounter_reg\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_BG16_iCounter_reg\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iFECounter_reg\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iFECounter_reg\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[12\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[12\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[6\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[4\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[6\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iFECounter_reg\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iFECounter_reg\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[29\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[29\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[31\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iFECounter_reg\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iFECounter_reg\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iFECounter_reg\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_BG16_iCounter_reg\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_BG16_iCounter_reg\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_BG16_iCounter_reg\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_BG16_iCounter_reg\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_BG16_iCounter_reg\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_BG16_iCounter_reg\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iDLL_reg\[2\] : 0
   i_croc_soc_i_croc_i_uart_translate_r_rdata_q_reg\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iDLL_reg\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iDLL_reg\[0\] : 1
   i_croc_soc_i_croc_i_uart_translate_r_rdata_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[3\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[18\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[3\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[1\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[9\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[16\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[11\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[9\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[17\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[17\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[17\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[19\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[19\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[17\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[19\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[17\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[19\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[19\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[17\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[27\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[25\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[27\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[25\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[27\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[25\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[2\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[8\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[8\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[10\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[0\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[25\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[8\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[2\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[2\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[2\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[10\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[8\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[0\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[25\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[25\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[27\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[27\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[25\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[25\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[0\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[2\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[8\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[2\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[10\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[0\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[10\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[10\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[0\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[27\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[31\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[29\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[29\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[31\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[31\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[6\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[12\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[6\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[12\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[31\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[4\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[6\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[29\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[12\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[2\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[2\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[8\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[6\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[4\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[14\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[12\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[8\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[2\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[27\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[25\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[27\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[29\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[29\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[31\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iRDAddr_reg\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iRDAddr_reg\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[27\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[25\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iRDAddr_reg\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[10\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[0\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[10\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[0\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[10\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[0\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[2\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[8\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[27\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[8\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[25\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[10\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[0\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[8\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[17\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[17\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[19\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[19\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[17\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[17\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[9\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[3\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[1\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[11\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[9\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[1\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[11\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[24\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[11\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[26\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[19\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[19\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[2\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[8\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[27\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[10\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[10\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[0\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[0\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[18\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[3\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[16\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[24\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[3\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[24\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[26\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[18\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[11\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[9\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[11\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[18\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[26\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[16\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[24\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[11\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[11\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[1\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[3\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[16\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[18\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[24\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[26\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[18\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[26\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[16\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[3\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[24\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[26\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[26\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[9\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[11\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[24\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[16\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[1\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[1\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[18\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[18\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[9\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[11\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[1\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[16\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[16\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[24\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[26\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[3\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[1\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[1\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[3\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[9\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[9\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[3\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[1\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[3\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[9\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[1\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[16\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[16\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[24\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[26\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[18\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[63\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[61\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[63\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[61\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[36\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[36\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[46\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[61\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[55\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[53\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[55\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[53\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[53\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[55\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[60\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[62\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[55\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[61\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[53\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[62\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[60\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[53\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[53\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[55\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[55\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[53\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[55\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[53\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[61\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[63\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[55\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[46\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[38\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[44\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[36\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[38\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[44\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[38\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[38\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[44\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[44\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[38\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[38\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[44\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[16\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[18\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[24\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[9\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[11\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[26\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[63\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[61\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[63\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iWRAddr_reg\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[19\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[17\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[19\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iRDAddr_reg\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iWRAddr_reg\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iWRAddr_reg\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iWRAddr_reg\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iRDAddr_reg\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iWRAddr_reg\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iWRAddr_reg\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[40\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[34\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[32\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[42\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[34\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[34\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[32\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[42\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[40\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[59\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[51\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[49\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[57\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[62\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[62\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[60\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[60\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[46\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[36\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[38\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[44\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[46\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[36\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[38\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[44\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[44\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[44\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[38\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[38\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[61\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[63\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[61\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[44\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[63\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[61\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[36\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[46\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[44\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[38\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[61\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[63\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[36\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[63\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[61\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[63\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[63\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[46\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[46\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[36\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[36\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[46\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[24\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[36\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[18\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[26\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[46\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[46\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[46\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[36\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[55\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[55\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[53\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[53\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[55\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[53\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[62\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[60\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[62\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[60\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[54\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[62\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[60\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[52\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[54\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[52\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[52\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[54\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[62\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[54\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[52\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[52\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[62\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[54\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[60\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[52\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[47\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[45\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[39\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[37\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[45\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[39\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[37\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[39\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[39\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[37\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[37\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[37\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[39\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[37\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[37\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[39\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[37\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[39\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[37\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[45\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[37\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[45\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[45\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[47\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[47\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[39\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[39\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[47\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[47\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[47\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[45\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[37\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[45\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[39\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[39\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[45\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[45\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[47\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[47\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[60\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[54\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[52\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[52\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[54\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[52\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[54\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[60\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[62\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[60\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[62\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[52\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[54\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[54\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[58\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[48\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[56\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[50\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[48\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[50\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[48\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[50\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[58\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[56\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[50\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[48\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[56\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[56\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[50\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[58\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[48\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[58\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[48\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[50\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[56\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[48\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[50\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[56\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[48\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[56\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[58\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[48\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[47\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[45\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[47\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[45\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[47\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[52\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[54\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[41\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[41\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[56\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[56\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[58\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[58\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[51\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[49\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[49\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[51\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[57\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[59\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[59\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[57\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[57\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[32\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[40\]\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[42\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[34\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[40\]\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iWRAddr_reg\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iRDAddr_reg\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iRDAddr_reg\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[40\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[34\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[32\]\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[32\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[32\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[42\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[42\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[59\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[57\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[49\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[49\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[51\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[49\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[51\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[21\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[23\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[23\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[59\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[57\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[57\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[59\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[59\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[40\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[40\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[34\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[40\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[32\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iEMPTY_reg : 1
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iUSAGE_reg\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iUSAGE_reg\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RX_RX_BRC_iCounter_reg\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RX_RX_BRC_iCounter_reg\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[42\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[42\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[32\]\[10\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[32\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[32\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[42\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iFIFOMem_reg\[42\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iRXFIFOD_reg\[8\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iRXFIFOD_reg\[9\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RX_RX_BRC_iCounter_reg\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RX_iDOUT_reg\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RX_iParityReceived_reg : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RX_PE_reg : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_rx_State_reg : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RX_RX_BRC_iCounter_reg\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RX_RX_BRC_iCounter_reg\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iFCR_RXFIFOReset_reg : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iRXFIFOClear_reg : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iRXFIFOWrite_reg : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RXFF_iUSAGE_reg\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iFCR_RXTrigger_reg\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iCharTimeout_reg : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_BG2_iCounter_reg\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_BG2_iCounter_reg\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_BG16_BAUDTICK_reg : 1
   i_croc_soc_i_croc_i_uart_i_apb_uart_iFCR_RXTrigger_reg\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iFCR_FIFOEnable_reg : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iRTS_reg : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_IIC_iIIR_reg\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_IIC_iIIR_reg\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iIER_reg\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iIER_reg\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iFCR_FIFO64E_reg : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iFCR_TXFIFOReset_reg : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iTimeoutCount_reg\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iTimeoutCount_reg\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iTimeoutCount_reg\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_BG2_iQ_reg : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_BG2_iCounter_reg\[0\] : 1
   i_croc_soc_i_croc_i_uart_i_apb_uart_iBAUDOUTN_reg : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RCLK_iDd_reg : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RX_CState_reg\[0\] : 1
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RX_CState_reg\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iTimeoutCount_reg\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RX_RX_IFSB_Q_reg : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RX_CState_reg\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RX_RX_MVF_iQ_reg : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RX_RX_IFSB_iCount_reg\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RX_RX_IFSB_iCount_reg\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[33\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[33\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[33\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[32\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[32\]\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[36\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[37\]\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[33\]\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[33\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[32\]\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[32\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[33\]\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[32\]\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[32\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TXFF_iFIFOMem_reg\[33\]\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_RX_RX_IFSB_iCount_reg\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TX_CState_reg\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TX_CState_reg\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iTimeoutCount_reg\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iTimeoutCount_reg\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TX_CState_reg\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TX_CState_reg\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TX_iTx2_reg : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iLCR_reg\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iLCR_reg\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iTXStart_reg : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TX_iFinished_reg : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iLCR_reg\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_TX_iLast_reg : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iLCR_reg\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iLCR_reg\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iLCR_reg\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_IIC_THRE_ED_iDd_reg : 1
   i_croc_soc_i_croc_i_uart_i_apb_uart_iLCR_reg\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iLCR_reg\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iMCR_reg\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_IIC_iIIR_reg\[0\] : 1
   i_croc_soc_i_croc_i_uart_i_apb_uart_iTHRInterrupt_reg : 1
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_IIC_iIIR_reg\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iMCR_reg\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iMCR_reg\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iSCR_reg\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iSCR_reg\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iSCR_reg\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iDLM_reg\[2\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iDLM_reg\[0\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iDLM_reg\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iDLL_reg\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iDLM_reg\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iDLL_reg\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iDLL_reg\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iDLM_reg\[4\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iDLM_reg\[3\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iSCR_reg\[1\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iSCR_reg\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iSCR_reg\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_ED_DSR_iDd_reg : 1
   i_croc_soc_i_croc_i_uart_i_apb_uart_iDLM_reg\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iDLM_reg\[7\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iDLL_reg\[6\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iDLL_reg\[7\] : 0
   i_croc_soc_i_croc_i_uart_translate_r_rdata_q_reg\[6\] : 0
   i_croc_soc_i_croc_i_uart_translate_r_rdata_q_reg\[7\] : 0
   i_croc_soc_i_croc_i_uart_translate_r_rdata_q_reg\[5\] : 0
   i_croc_soc_i_croc_i_uart_i_apb_uart_iMSR_dDSR_reg : 1
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_ED_DCD_iDd_reg : 1
   i_croc_soc_i_croc_i_uart_i_apb_uart_UART_ED_RI_iDd_reg : 1
   i_croc_soc_i_croc_i_uart_i_apb_uart_iMSR_dDCD_reg : 1
   i_croc_soc_i_croc_i_uart_translate_r_rdata_q_reg\[2\] : 0
   i_croc_soc_i_croc_i_uart_translate_r_rdata_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_uart_translate_r_rdata_q_reg\[3\] : 0
   i_croc_soc_i_croc_i_uart_translate_r_valid_q_reg : 0

== timer ==
   i_croc_soc_i_croc_i_timer_s_ref_clk1_reg : 0
   i_croc_soc_i_croc_i_timer_s_ref_clk0_reg : 0
   i_croc_soc_i_croc_i_timer_s_addr_reg\[1\] : 0
   i_croc_soc_i_croc_i_timer_s_wen_reg : 1
   i_croc_soc_i_croc_i_timer_s_addr_reg\[0\] : 0
   i_croc_soc_i_croc_i_timer_s_addr_reg\[4\] : 0
   i_croc_soc_i_croc_i_timer_s_addr_reg\[3\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_hi_reg_reg\[1\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_lo_reg_reg\[1\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_lo_reg_reg\[0\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_hi_reg_reg\[0\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_lo_reg_reg\[16\] : 0
   i_croc_soc_i_croc_i_timer_s_addr_reg\[5\] : 0
   i_croc_soc_i_croc_i_timer_CS_reg\[0\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_hi_i_s_count_reg_reg\[21\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_hi_i_s_count_reg_reg\[22\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_hi_i_s_count_reg_reg\[23\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_hi_i_s_count_reg_reg\[28\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_hi_i_s_count_reg_reg\[29\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_hi_i_s_count_reg_reg\[27\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_hi_i_s_count_reg_reg\[24\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_hi_i_s_count_reg_reg\[26\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_hi_i_s_count_reg_reg\[15\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_hi_i_s_count_reg_reg\[16\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_hi_i_s_count_reg_reg\[17\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_hi_i_s_count_reg_reg\[19\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_hi_i_s_count_reg_reg\[18\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_hi_i_s_count_reg_reg\[20\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_hi_i_s_count_reg_reg\[12\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_hi_i_s_count_reg_reg\[13\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_hi_i_s_count_reg_reg\[14\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_hi_i_s_count_reg_reg\[10\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_hi_i_s_count_reg_reg\[9\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_hi_i_s_count_reg_reg\[8\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_hi_i_s_count_reg_reg\[6\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_hi_i_s_count_reg_reg\[5\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_lo_i_s_count_reg_reg\[4\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_hi_i_s_count_reg_reg\[4\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_hi_i_target_reached_o_reg : 1
   i_croc_soc_i_croc_i_timer_s_cfg_lo_reg_reg\[14\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_hi_reg_reg\[14\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_lo_reg_reg\[13\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_lo_reg_reg\[12\] : 0
   i_croc_soc_i_croc_i_timer_counter_lo_i_s_count_reg_reg\[14\] : 0
   i_croc_soc_i_croc_i_timer_counter_hi_i_s_count_reg_reg\[15\] : 0
   i_croc_soc_i_croc_i_timer_counter_lo_i_s_count_reg_reg\[15\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_hi_reg_reg\[15\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_lo_reg_reg\[15\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_lo_i_target_reached_o_reg : 1
   i_croc_soc_i_croc_i_timer_counter_lo_i_s_count_reg_reg\[17\] : 0
   i_croc_soc_i_croc_i_timer_counter_lo_i_s_count_reg_reg\[18\] : 0
   i_croc_soc_i_croc_i_timer_counter_lo_i_s_count_reg_reg\[16\] : 0
   i_croc_soc_i_croc_i_timer_counter_hi_i_s_count_reg_reg\[16\] : 0
   i_croc_soc_i_croc_i_timer_counter_hi_i_s_count_reg_reg\[17\] : 0
   i_croc_soc_i_croc_i_timer_counter_hi_i_s_count_reg_reg\[18\] : 0
   i_croc_soc_i_croc_i_timer_counter_hi_i_s_count_reg_reg\[19\] : 0
   i_croc_soc_i_croc_i_timer_counter_hi_i_s_count_reg_reg\[20\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_hi_reg_reg\[16\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_lo_reg_reg\[16\] : 0
   i_croc_soc_i_croc_i_timer_counter_lo_i_s_count_reg_reg\[20\] : 0
   i_croc_soc_i_croc_i_timer_counter_lo_i_s_count_reg_reg\[19\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_lo_reg_reg\[24\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_hi_reg_reg\[24\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_hi_reg_reg\[15\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_lo_reg_reg\[15\] : 0
   i_croc_soc_i_croc_i_timer_counter_hi_i_s_count_reg_reg\[14\] : 0
   i_croc_soc_i_croc_i_timer_counter_hi_i_s_count_reg_reg\[13\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_lo_reg_reg\[14\] : 0
   i_croc_soc_i_croc_i_timer_counter_hi_i_s_count_reg_reg\[12\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_lo_reg_reg\[12\] : 0
   i_croc_soc_i_croc_i_timer_counter_lo_i_s_count_reg_reg\[13\] : 0
   i_croc_soc_i_croc_i_timer_counter_lo_i_s_count_reg_reg\[12\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_hi_reg_reg\[12\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_hi_reg_reg\[13\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_lo_i_s_count_reg_reg\[0\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_hi_reg_reg\[10\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_lo_reg_reg\[10\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_lo_reg_reg\[8\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_lo_reg_reg\[9\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_lo_reg_reg\[11\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_lo_reg_reg\[11\] : 0
   i_croc_soc_i_croc_i_timer_s_ref_clk2_reg : 0
   i_croc_soc_i_croc_i_timer_s_ref_clk3_reg : 0
   i_croc_soc_i_croc_i_timer_counter_lo_i_s_count_reg_reg\[11\] : 0
   i_croc_soc_i_croc_i_timer_counter_lo_i_s_count_reg_reg\[10\] : 0
   i_croc_soc_i_croc_i_timer_counter_hi_i_s_count_reg_reg\[10\] : 0
   i_croc_soc_i_croc_i_timer_counter_hi_i_s_count_reg_reg\[11\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_hi_reg_reg\[9\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_hi_reg_reg\[8\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_hi_reg_reg\[11\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_hi_i_s_count_reg_reg\[0\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_hi_i_s_count_reg_reg\[1\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_hi_i_s_count_reg_reg\[2\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_hi_i_s_count_reg_reg\[3\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_lo_i_s_count_reg_reg\[1\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_lo_i_s_count_reg_reg\[2\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_lo_i_s_count_reg_reg\[3\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_lo_reg_reg\[2\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_lo_reg_reg\[3\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_lo_reg_reg\[2\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_hi_reg_reg\[3\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_hi_reg_reg\[2\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_hi_reg_reg\[1\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_hi_reg_reg\[8\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_hi_reg_reg\[4\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_lo_reg_reg\[4\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_lo_reg_reg\[0\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_hi_reg_reg\[0\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_hi_reg_reg\[29\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_lo_reg_reg\[8\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_lo_reg_reg\[9\] : 0
   i_croc_soc_i_croc_i_timer_counter_hi_i_s_count_reg_reg\[29\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_hi_reg_reg\[5\] : 0
   i_croc_soc_i_croc_i_timer_counter_lo_i_s_count_reg_reg\[0\] : 0
   i_croc_soc_i_croc_i_timer_counter_lo_i_s_count_reg_reg\[4\] : 0
   i_croc_soc_i_croc_i_timer_counter_lo_i_s_count_reg_reg\[3\] : 0
   i_croc_soc_i_croc_i_timer_counter_lo_i_s_count_reg_reg\[5\] : 0
   i_croc_soc_i_croc_i_timer_counter_lo_i_s_count_reg_reg\[6\] : 0
   i_croc_soc_i_croc_i_timer_counter_hi_i_s_count_reg_reg\[7\] : 0
   i_croc_soc_i_croc_i_timer_counter_lo_i_s_count_reg_reg\[7\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_hi_reg_reg\[6\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_lo_reg_reg\[7\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_lo_reg_reg\[7\] : 0
   i_croc_soc_i_croc_i_timer_counter_lo_i_s_count_reg_reg\[8\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_hi_reg_reg\[10\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_hi_reg_reg\[7\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_hi_reg_reg\[6\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_lo_reg_reg\[6\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_lo_reg_reg\[10\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_lo_reg_reg\[28\] : 0
   i_croc_soc_i_croc_i_timer_counter_lo_i_s_count_reg_reg\[31\] : 0
   i_croc_soc_i_croc_i_timer_counter_lo_i_s_count_reg_reg\[27\] : 0
   i_croc_soc_i_croc_i_timer_counter_lo_i_s_count_reg_reg\[30\] : 0
   i_croc_soc_i_croc_i_timer_counter_lo_i_s_count_reg_reg\[26\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_lo_reg_reg\[25\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_lo_reg_reg\[30\] : 0
   i_croc_soc_i_croc_i_timer_counter_lo_i_s_count_reg_reg\[25\] : 0
   i_croc_soc_i_croc_i_timer_counter_lo_i_s_count_reg_reg\[24\] : 0
   i_croc_soc_i_croc_i_timer_counter_lo_i_s_count_reg_reg\[23\] : 0
   i_croc_soc_i_croc_i_timer_counter_lo_i_s_count_reg_reg\[22\] : 0
   i_croc_soc_i_croc_i_timer_counter_lo_i_s_count_reg_reg\[21\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_lo_reg_reg\[29\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_hi_reg_reg\[29\] : 0
   i_croc_soc_i_croc_i_timer_counter_lo_i_s_count_reg_reg\[29\] : 0
   i_croc_soc_i_croc_i_timer_counter_lo_i_s_count_reg_reg\[28\] : 0
   i_croc_soc_i_croc_i_timer_counter_lo_i_s_count_reg_reg\[9\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_hi_reg_reg\[11\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_hi_reg_reg\[9\] : 0
   i_croc_soc_i_croc_i_timer_counter_hi_i_s_count_reg_reg\[9\] : 0
   i_croc_soc_i_croc_i_timer_counter_hi_i_s_count_reg_reg\[8\] : 0
   i_croc_soc_i_croc_i_timer_counter_lo_i_s_count_reg_reg\[1\] : 0
   i_croc_soc_i_croc_i_timer_counter_lo_i_s_count_reg_reg\[2\] : 0
   i_croc_soc_i_croc_i_timer_counter_hi_i_s_count_reg_reg\[0\] : 0
   i_croc_soc_i_croc_i_timer_counter_hi_i_s_count_reg_reg\[6\] : 0
   i_croc_soc_i_croc_i_timer_counter_hi_i_s_count_reg_reg\[5\] : 0
   i_croc_soc_i_croc_i_timer_counter_hi_i_s_count_reg_reg\[3\] : 0
   i_croc_soc_i_croc_i_timer_counter_hi_i_s_count_reg_reg\[1\] : 0
   i_croc_soc_i_croc_i_timer_counter_hi_i_s_count_reg_reg\[4\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_hi_reg_reg\[7\] : 0
   i_croc_soc_i_croc_i_timer_counter_hi_i_s_count_reg_reg\[2\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_lo_reg_reg\[1\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_lo_reg_reg\[3\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_hi_reg_reg\[5\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_hi_reg_reg\[3\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_lo_reg_reg\[5\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_lo_reg_reg\[6\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_hi_reg_reg\[2\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_lo_reg_reg\[5\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_hi_reg_reg\[31\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_hi_reg_reg\[4\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_lo_reg_reg\[4\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_hi_reg_reg\[28\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_lo_reg_reg\[31\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_hi_reg_reg\[28\] : 0
   i_croc_soc_i_croc_i_timer_counter_lo_i_target_reached_o_reg : 1
   i_croc_soc_i_croc_i_timer_s_timer_cmp_lo_reg_reg\[28\] : 0
   i_croc_soc_i_croc_i_timer_counter_hi_i_s_count_reg_reg\[31\] : 0
   i_croc_soc_i_croc_i_timer_counter_hi_i_s_count_reg_reg\[28\] : 0
   i_croc_soc_i_croc_i_timer_counter_hi_i_s_count_reg_reg\[30\] : 0
   i_croc_soc_i_croc_i_timer_counter_hi_i_s_count_reg_reg\[27\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_hi_reg_reg\[31\] : 0
   i_croc_soc_i_croc_i_timer_counter_hi_i_s_count_reg_reg\[25\] : 0
   i_croc_soc_i_croc_i_timer_counter_hi_i_s_count_reg_reg\[24\] : 0
   i_croc_soc_i_croc_i_timer_counter_hi_i_s_count_reg_reg\[26\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_hi_reg_reg\[30\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_hi_reg_reg\[26\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_hi_reg_reg\[26\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_lo_reg_reg\[30\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_lo_reg_reg\[29\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_lo_reg_reg\[13\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_hi_reg_reg\[13\] : 0
   i_croc_soc_i_croc_i_timer_counter_hi_i_target_reached_o_reg : 1
   i_croc_soc_i_croc_i_timer_s_timer_cmp_lo_reg_reg\[27\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_lo_reg_reg\[31\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_hi_reg_reg\[27\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_hi_reg_reg\[12\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_lo_reg_reg\[26\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_hi_reg_reg\[30\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_lo_reg_reg\[26\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_hi_reg_reg\[14\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_hi_reg_reg\[25\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_hi_reg_reg\[25\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_hi_reg_reg\[24\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_lo_reg_reg\[18\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_lo_reg_reg\[24\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_lo_reg_reg\[25\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_hi_reg_reg\[20\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_lo_reg_reg\[19\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_lo_reg_reg\[20\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_lo_reg_reg\[22\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_hi_reg_reg\[21\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_lo_reg_reg\[21\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_hi_reg_reg\[16\] : 0
   i_croc_soc_i_croc_i_timer_s_addr_reg\[2\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_lo_reg_reg\[18\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_hi_reg_reg\[18\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_lo_reg_reg\[22\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_hi_reg_reg\[22\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_hi_reg_reg\[18\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_hi_reg_reg\[22\] : 0
   i_croc_soc_i_croc_i_timer_counter_hi_i_s_count_reg_reg\[22\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_lo_reg_reg\[17\] : 0
   i_croc_soc_i_croc_i_timer_counter_hi_i_s_count_reg_reg\[23\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_lo_reg_reg\[23\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_hi_reg_reg\[23\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_lo_reg_reg\[19\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_hi_reg_reg\[23\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_lo_reg_reg\[23\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_hi_reg_reg\[19\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_hi_reg_reg\[19\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_lo_reg_reg\[21\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_hi_reg_reg\[21\] : 0
   i_croc_soc_i_croc_i_timer_counter_hi_i_s_count_reg_reg\[21\] : 0
   i_croc_soc_i_croc_i_timer_s_timer_cmp_hi_reg_reg\[17\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_hi_reg_reg\[17\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_lo_reg_reg\[17\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_lo_reg_reg\[27\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_hi_reg_reg\[27\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_lo_reg_reg\[20\] : 0
   i_croc_soc_i_croc_i_timer_s_cfg_hi_reg_reg\[20\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_lo_i_s_count_reg_reg\[26\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_lo_i_s_count_reg_reg\[25\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_lo_i_s_count_reg_reg\[29\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_lo_i_s_count_reg_reg\[17\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_lo_i_s_count_reg_reg\[23\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_lo_i_s_count_reg_reg\[24\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_lo_i_s_count_reg_reg\[16\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_lo_i_s_count_reg_reg\[12\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_lo_i_s_count_reg_reg\[11\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_lo_i_s_count_reg_reg\[10\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_lo_i_s_count_reg_reg\[27\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_lo_i_s_count_reg_reg\[28\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_lo_i_s_count_reg_reg\[30\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_lo_i_s_count_reg_reg\[31\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_lo_i_s_count_reg_reg\[19\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_hi_i_s_count_reg_reg\[25\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_hi_i_s_count_reg_reg\[31\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_lo_i_s_count_reg_reg\[20\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_hi_i_s_count_reg_reg\[11\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_hi_i_s_count_reg_reg\[30\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_lo_i_s_count_reg_reg\[18\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_lo_i_s_count_reg_reg\[21\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_lo_i_s_count_reg_reg\[22\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_lo_i_s_count_reg_reg\[15\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_lo_i_s_count_reg_reg\[14\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_hi_i_s_count_reg_reg\[7\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_lo_i_s_count_reg_reg\[13\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_lo_i_s_count_reg_reg\[5\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_lo_i_s_count_reg_reg\[6\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_lo_i_s_count_reg_reg\[7\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_lo_i_s_count_reg_reg\[8\] : 0
   i_croc_soc_i_croc_i_timer_prescaler_lo_i_s_count_reg_reg\[9\] : 0

== other ==
   i_croc_soc_i_croc_gen_sram_bank\[0\].i_sram_rdata_q_reg\[0\]\[10\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[0\].i_sram_rdata_q_reg\[0\]\[2\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[0\].i_sram_rdata_q_reg\[0\]\[14\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[0\].i_sram_rdata_q_reg\[0\]\[3\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[0\].i_sram_rdata_q_reg\[0\]\[22\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[0\].i_sram_rdata_q_reg\[0\]\[18\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[0\].i_sram_rdata_q_reg\[0\]\[13\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[0\].i_sram_rdata_q_reg\[0\]\[11\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[0\].i_sram_rdata_q_reg\[0\]\[15\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[0\].i_sram_rdata_q_reg\[0\]\[5\] : 0
   DFT_tpi_flop : 1
   DFT_tpi_flop413741 : 0
   DFT_tpi_flop524148 : 0
   i_croc_soc_i_rstgen_i_rstgen_bypass_synch_regs_q_reg\[3\] : 1
   i_croc_soc_i_rstgen_i_rstgen_bypass_synch_regs_q_reg\[2\] : 1
   i_croc_soc_i_rstgen_i_rstgen_bypass_synch_regs_q_reg\[0\] : 1
   i_croc_soc_i_rstgen_i_rstgen_bypass_synch_regs_q_reg\[1\] : 1
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[7\]\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[9\]\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[8\]\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[12\]\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[11\]\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[9\]\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[8\]\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[7\]\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[14\]\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[7\]\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[8\]\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[12\]\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[14\]\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[9\]\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[10\]\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[10\]\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[9\]\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[14\]\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[11\]\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[13\]\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[12\]\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[13\]\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[9\]\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[14\]\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[12\]\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[13\]\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[11\]\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[11\]\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[11\]\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[10\]\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[12\]\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[9\]\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[10\]\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[14\]\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[13\]\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[13\]\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[14\]\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[13\]\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[14\]\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[9\]\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[13\]\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[14\]\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[10\]\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[9\]\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[9\]\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[10\]\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[10\]\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[11\]\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[12\]\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[8\]\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[11\]\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[11\]\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[12\]\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[8\]\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[12\]\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[8\]\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[19\]\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[18\]\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[19\]\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[18\]\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[23\]\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[17\]\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[17\]\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[18\]\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[19\]\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[19\]\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[18\]\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[19\]\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[7\]\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[7\]\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[16\]\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[22\]\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[22\]\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[16\]\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[17\]\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[17\]\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[23\]\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[23\]\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[18\]\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[10\]\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[14\]\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[13\]\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[9\]\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[7\]\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[8\]\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[12\]\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[11\]\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[7\]\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[7\]\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[8\]\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[7\]\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[8\]\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[12\]\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[11\]\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[7\]\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[8\]\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[9\]\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[14\]\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[13\]\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[18\]\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[23\]\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[23\]\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[16\]\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[16\]\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[17\]\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[22\]\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[22\]\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[22\]\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[16\]\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[17\]\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[18\]\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[23\]\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[19\]\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[14\]\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[19\]\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[13\]\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[10\]\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[9\]\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[8\]\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[7\]\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[11\]\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[7\]\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[8\]\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[12\]\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[7\]\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[11\]\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[12\]\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[13\]\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[14\]\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[13\]\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[14\]\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[13\]\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[12\]\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[11\]\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[11\]\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[12\]\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[13\]\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[14\]\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[12\]\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[14\]\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[11\]\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[16\]\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[17\]\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[16\]\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[17\]\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[22\]\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[18\]\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[19\]\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[18\]\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[23\]\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[19\]\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[14\]\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[13\]\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[9\]\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[10\]\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[10\]\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[11\]\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[12\]\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[8\]\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[9\]\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[7\]\[6\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[8\]\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[10\]\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[7\]\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[8\]\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[7\]\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[7\]\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[8\]\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[10\]\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[10\]\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[14\]\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[13\]\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[10\]\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[14\]\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[13\]\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[9\]\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[14\]\[6\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[13\]\[6\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[10\]\[6\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[9\]\[6\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[12\]\[6\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[11\]\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[11\]\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[12\]\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[11\]\[6\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[11\]\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[12\]\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[11\]\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[12\]\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[10\]\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[9\]\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[2\]\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[4\]\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[2\]\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[4\]\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[6\]\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[4\]\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[6\]\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[5\]\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[5\]\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[15\]\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[15\]\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[15\]\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[3\]\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[5\]\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[3\]\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[13\]\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[13\]\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[13\]\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[9\]\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[10\]\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[14\]\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[10\]\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[9\]\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[8\]\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[8\]\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[7\]\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[7\]\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[8\]\[6\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[9\]\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[10\]\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[8\]\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[7\]\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[9\]\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[7\]\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[10\]\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[13\]\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[8\]\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[15\]\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[3\]\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[6\]\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[4\]\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[6\]\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[3\]\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[15\]\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[5\]\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[12\]\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[11\]\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[8\]\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[7\]\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[12\]\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[14\]\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[14\]\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[9\]\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[10\]\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[15\]\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[3\]\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[3\]\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[5\]\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[6\]\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[4\]\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[1\]\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[4\]\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[2\]\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[2\]\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[5\]\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[1\]\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[20\]\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[20\]\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[21\]\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[21\]\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[27\]\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[26\]\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[28\]\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[29\]\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[28\]\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[25\]\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[25\]\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[24\]\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[25\]\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[24\]\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[9\]\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[10\]\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[9\]\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[1\]\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[13\]\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[14\]\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[14\]\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[7\]\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[8\]\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[7\]\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[8\]\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[11\]\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[11\]\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[12\]\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[12\]\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[1\]\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[25\]\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[19\]\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[22\]\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[23\]\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[18\]\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[12\]\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[12\]\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[11\]\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[11\]\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[8\]\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[7\]\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[14\]\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[13\]\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[13\]\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[7\]\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[8\]\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[12\]\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[12\]\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[11\]\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[11\]\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[18\]\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[19\]\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[7\]\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[8\]\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[8\]\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[7\]\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[14\]\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[13\]\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[29\]\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[28\]\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[28\]\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[29\]\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[27\]\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[29\]\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[28\]\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[13\]\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[14\]\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[9\]\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[10\]\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[9\]\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[10\]\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[26\]\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[27\]\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[26\]\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[27\]\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[26\]\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[24\]\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[25\]\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[26\]\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[25\]\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[10\]\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[9\]\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[10\]\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[9\]\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[1\]\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[1\]\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[24\]\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[29\]\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[27\]\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[24\]\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[25\]\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[10\]\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[9\]\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[10\]\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[13\]\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[13\]\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[14\]\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[14\]\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[14\]\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[13\]\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[9\]\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[14\]\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[13\]\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[10\]\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[9\]\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[10\]\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[29\]\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[24\]\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[27\]\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[29\]\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[28\]\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[26\]\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[27\]\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[30\]\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[31\]\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[22\]\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[23\]\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[20\]\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[21\]\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[21\]\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[1\]\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[1\]\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[31\]\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[28\]\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[30\]\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[26\]\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[20\]\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[20\]\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[1\]\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[30\]\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[31\]\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[28\]\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[29\]\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[29\]\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[28\]\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[28\]\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[31\]\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[30\]\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[21\]\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[21\]\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[20\]\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[20\]\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[21\]\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[30\]\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[31\]\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[29\]\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[28\]\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[29\]\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[31\]\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[30\]\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[20\]\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[20\]\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[21\]\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[21\]\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[23\]\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[22\]\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[22\]\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[16\]\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[17\]\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[16\]\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[31\]\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[30\]\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[25\]\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[25\]\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[24\]\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[24\]\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[25\]\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[24\]\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[26\]\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[27\]\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[27\]\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[26\]\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[25\]\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[24\]\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[30\]\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[31\]\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[26\]\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[27\]\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[24\]\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[25\]\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[31\]\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[30\]\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[16\]\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[22\]\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[17\]\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[23\]\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[21\]\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[20\]\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[20\]\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[21\]\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[23\]\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[22\]\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[16\]\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[17\]\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[23\]\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[17\]\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[16\]\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[20\]\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[18\]\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[19\]\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[22\]\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[18\]\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[26\]\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[27\]\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[19\]\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[30\]\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[31\]\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[28\]\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[29\]\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[30\]\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[24\]\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[31\]\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[24\]\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[25\]\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[29\]\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[28\]\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[31\]\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[24\]\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[26\]\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[25\]\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[31\]\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[29\]\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[25\]\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[30\]\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[19\]\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[24\]\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[19\]\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[20\]\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[19\]\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[20\]\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[16\]\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[21\]\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[21\]\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[18\]\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[18\]\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[19\]\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[18\]\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[19\]\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[22\]\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[18\]\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[22\]\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[19\]\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[26\]\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[27\]\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[26\]\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[18\]\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[27\]\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[22\]\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[19\]\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[18\]\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[27\]\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[21\]\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[16\]\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[17\]\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[23\]\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[20\]\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[21\]\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[20\]\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[21\]\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[23\]\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[16\]\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[17\]\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[17\]\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[16\]\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[20\]\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[21\]\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[23\]\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[21\]\[17\] : 0
   i_croc_soc_i_ext_intr_sync_reg_q_reg\[0\] : 0
   i_croc_soc_i_ext_intr_sync_reg_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[20\]\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[17\]\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[21\]\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[20\]\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[23\]\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[23\]\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[17\]\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[22\]\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[16\]\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[22\]\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[24\]\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[22\]\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[16\]\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[25\]\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[30\]\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[31\]\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[31\]\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[26\]\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[27\]\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[26\]\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[29\]\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[28\]\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[23\]\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[16\]\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[22\]\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[17\]\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[23\]\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[23\]\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[16\]\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[25\]\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[24\]\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[28\]\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[29\]\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[31\]\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[29\]\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[29\]\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[29\]\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[28\]\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[28\]\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[27\]\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[24\]\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[25\]\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[30\]\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[27\]\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[24\]\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[26\]\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[25\]\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[30\]\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[30\]\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[25\]\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[24\]\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[31\]\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[27\]\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[26\]\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[27\]\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[26\]\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[31\]\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[25\]\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[24\]\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[30\]\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[31\]\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[26\]\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[27\]\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[25\]\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[27\]\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[30\]\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[24\]\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[29\]\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[28\]\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[28\]\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[30\]\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[26\]\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[27\]\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[17\]\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[17\]\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[16\]\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[16\]\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[17\]\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[1\]\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[26\]\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[1\]\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[27\]\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[30\]\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[31\]\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[27\]\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[26\]\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[28\]\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[29\]\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[28\]\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[29\]\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[26\]\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[29\]\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[28\]\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[31\]\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[24\]\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[29\]\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[28\]\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[26\]\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[25\]\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[31\]\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[24\]\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[25\]\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[31\]\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[29\]\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[26\]\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[28\]\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[27\]\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[27\]\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[28\]\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[27\]\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[26\]\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[29\]\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[28\]\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[29\]\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[25\]\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[24\]\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[25\]\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[30\]\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[30\]\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[30\]\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[31\]\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[24\]\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[25\]\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[24\]\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[25\]\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[30\]\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[31\]\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[28\]\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[24\]\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[24\]\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[25\]\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[25\]\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[29\]\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[1\]\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[1\]\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[16\]\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[23\]\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[22\]\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[22\]\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[20\]\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[21\]\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[20\]\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[21\]\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[18\]\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[18\]\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[18\]\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[19\]\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[19\]\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[1\]\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[1\]\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[28\]\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[1\]\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[1\]\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[29\]\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[28\]\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[30\]\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[20\]\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[1\]\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[17\]\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[21\]\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[16\]\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[21\]\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[20\]\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[19\]\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[21\]\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[18\]\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[19\]\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[17\]\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[16\]\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[17\]\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[16\]\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[1\]\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[3\]\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[2\]\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[15\]\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[4\]\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[6\]\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[4\]\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[5\]\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[3\]\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[2\]\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[5\]\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[15\]\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[3\]\[22\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[15\]\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[5\]\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[3\]\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[2\]\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[6\]\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[4\]\[24\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[15\]\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[4\]\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[6\]\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[2\]\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[2\]\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[6\]\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[5\]\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[5\]\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[6\]\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[6\]\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[15\]\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[5\]\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[15\]\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[4\]\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[6\]\[6\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[6\]\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[5\]\[6\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[15\]\[6\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[1\]\[6\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[5\]\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[1\]\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[31\]\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[27\]\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[26\]\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[31\]\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[30\]\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[30\]\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[30\]\[6\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[27\]\[6\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[26\]\[6\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[31\]\[6\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[29\]\[6\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[28\]\[6\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[24\]\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[25\]\[6\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[24\]\[6\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[29\]\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[28\]\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[24\]\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[25\]\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[28\]\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[29\]\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[1\]\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[1\]\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[5\]\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[1\]\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[23\]\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[17\]\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[22\]\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[16\]\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[17\]\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[23\]\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[20\]\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[21\]\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[20\]\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[21\]\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[20\]\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[21\]\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[22\]\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[22\]\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[23\]\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[17\]\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[23\]\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[17\]\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[16\]\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[1\]\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[26\]\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[15\]\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[27\]\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[30\]\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[30\]\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[27\]\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[31\]\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[26\]\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[3\]\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[31\]\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[3\]\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[4\]\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[15\]\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[15\]\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[4\]\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[15\]\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[4\]\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[3\]\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[1\]\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[5\]\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[5\]\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[3\]\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[2\]\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[6\]\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[5\]\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[6\]\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[2\]\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[2\]\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[3\]\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[22\]\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[20\]\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[21\]\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[16\]\[6\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[17\]\[6\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[21\]\[6\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[3\]\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[5\]\[17\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[20\]\[6\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[23\]\[6\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[22\]\[6\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[23\]\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[22\]\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[19\]\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[19\]\[6\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[18\]\[6\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[19\]\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[19\]\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[18\]\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[18\]\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[19\]\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[18\]\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[19\]\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[18\]\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[16\]\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[18\]\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[17\]\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[17\]\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[16\]\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[18\]\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[22\]\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[23\]\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[21\]\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[20\]\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[20\]\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[20\]\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[17\]\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[21\]\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[16\]\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[18\]\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[23\]\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[22\]\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[22\]\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[19\]\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[19\]\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[18\]\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[23\]\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[22\]\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[23\]\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[11\]\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[12\]\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[8\]\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[7\]\[21\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[7\]\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[8\]\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[8\]\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[7\]\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[11\]\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[12\]\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[11\]\[25\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[12\]\[26\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[20\]\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[21\]\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[1\]\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[15\]\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[4\]\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[15\]\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[4\]\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[2\]\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[6\]\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[6\]\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[6\]\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[15\]\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[1\]\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[6\]\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[6\]\[30\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[6\]\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[5\]\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[2\]\[31\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[15\]\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[5\]\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[6\]\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[4\]\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[2\]\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[2\]\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[6\]\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[15\]\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[5\]\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[5\]\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[15\]\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[2\]\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[6\]\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[6\]\[5\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[2\]\[0\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[1\]\[11\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[4\]\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[3\]\[10\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[1\]\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[2\]\[8\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[3\]\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[3\]\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[4\]\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[2\]\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[1\]\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[15\]\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[6\]\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[5\]\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[5\]\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[6\]\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[4\]\[19\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[3\]\[15\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[30\]\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[31\]\[4\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[26\]\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[27\]\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[30\]\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[31\]\[2\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[10\]\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[9\]\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[13\]\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[14\]\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[7\]\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[8\]\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[12\]\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[11\]\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[5\]\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[15\]\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[6\]\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[15\]\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[5\]\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[3\]\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[2\]\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[15\]\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[4\]\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[3\]\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[2\]\[29\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[4\]\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[1\]\[3\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[2\]\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[3\]\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[4\]\[7\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[5\]\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[3\]\[9\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[15\]\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[5\]\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[3\]\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[4\]\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[2\]\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[2\]\[12\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[4\]\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[3\]\[16\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[2\]\[6\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[4\]\[6\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[3\]\[6\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[2\]\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[3\]\[23\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[4\]\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[5\]\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[3\]\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[2\]\[13\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[2\]\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[2\]\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[2\]\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[2\]\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[5\]\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[15\]\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[6\]\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[4\]\[14\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[5\]\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[6\]\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[6\]\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[4\]\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[15\]\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[3\]\[20\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[3\]\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[4\]\[28\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[15\]\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[4\]\[27\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[6\]\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[3\]\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[4\]\[18\] : 0
   i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i_rf_reg_q_reg\[15\]\[20\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[14\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[13\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[15\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[9\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbcs_q_reg\[zero0\]\[25\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbcs_q_reg\[zero0\]\[26\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[28\] : 1
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[10\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbcs_q_reg\[zero0\]\[24\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[53\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[36\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbcs_q_reg\[zero0\]\[28\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbcs_q_reg\[zero0\]\[23\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[38\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[37\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[35\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_dmcontrol_q_reg\[resumereq\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_resuming_q_reg\[0\] : 1
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_halted_q_reg\[0\] : 1
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[0\]\[16\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[0\]\[18\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[0\]\[17\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[6\]\[18\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[6\]\[17\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[0\]\[0\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[1\]\[17\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[0\]\[19\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[1\]\[18\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[1\]\[0\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[0\]\[1\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[17\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[1\]\[1\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[4\]\[18\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[5\]\[18\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[7\]\[18\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[5\]\[0\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[4\]\[17\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[49\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[7\]\[17\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[5\]\[17\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[0\]\[17\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[1\]\[18\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[1\]\[17\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_abstractauto_q_reg\[autoexecprogbuf\]\[17\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_abstractauto_q_reg\[autoexecprogbuf\]\[22\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_abstractauto_q_reg\[autoexecprogbuf\]\[18\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[41\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[33\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[32\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[49\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[32\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[33\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[1\]\[18\] : 1
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[0\]\[11\] : 1
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[1\]\[11\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[0\]\[10\] : 1
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[1\]\[10\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[0\]\[29\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[1\]\[29\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[1\]\[33\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[0\]\[33\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src_data_src_q_reg\[data\]\[31\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[0\]\[31\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[1\]\[31\] : 1
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src_data_src_q_reg\[data\]\[8\] : 1
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src_data_src_q_reg\[data\]\[27\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src_data_src_q_reg\[data\]\[16\] : 1
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[0\]\[18\] : 1
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[0\]\[20\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[0\]\[21\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src_data_src_q_reg\[data\]\[19\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src_data_src_q_reg\[data\]\[18\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[1\]\[20\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[1\]\[21\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[51\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[50\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_abstractauto_q_reg\[autoexecprogbuf\]\[19\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[42\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_abstractauto_q_reg\[autoexecprogbuf\]\[16\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[41\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[0\]\[19\] : 1
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[48\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src_data_src_q_reg\[data\]\[17\] : 1
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[1\]\[19\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[49\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[40\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[2\]\[0\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[0\]\[0\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[3\]\[17\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[0\]\[22\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[1\]\[22\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[0\]\[23\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src_data_src_q_reg\[data\]\[20\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[1\]\[24\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[54\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[0\]\[18\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[2\]\[17\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[1\]\[0\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[3\]\[0\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[7\]\[0\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[6\]\[0\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[4\]\[0\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[32\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[4\]\[1\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[5\]\[1\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[6\]\[1\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[7\]\[1\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[0\]\[1\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[1\]\[22\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[3\]\[1\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[3\]\[19\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_command_q_reg\[control\]\[17\] : 1
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_command_q_reg\[control\]\[22\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_command_q_reg\[control\]\[19\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_command_q_reg\[control\]\[20\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[58\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[1\]\[27\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[57\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_command_q_reg\[control\]\[21\] : 1
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_command_q_reg\[cmdtype\]\[3\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_command_q_reg\[control\]\[14\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_command_q_reg\[cmdtype\]\[1\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_command_q_reg\[cmdtype\]\[2\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[56\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_command_q_reg\[cmdtype\]\[5\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[3\]\[14\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[2\]\[14\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[1\]\[14\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[0\]\[14\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[7\]\[14\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[5\]\[14\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[42\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[40\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[7\]\[8\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[7\]\[9\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[0\]\[9\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[3\]\[9\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[1\]\[9\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[2\]\[9\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[3\]\[13\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_command_q_reg\[cmdtype\]\[4\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[46\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_command_q_reg\[cmdtype\]\[7\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_command_q_reg\[cmdtype\]\[0\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_command_q_reg\[cmdtype\]\[6\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_command_q_reg\[control\]\[16\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[3\]\[16\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[2\]\[13\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[2\]\[16\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[45\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[1\]\[13\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[6\]\[14\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[7\]\[13\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[5\]\[13\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[46\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[45\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[6\]\[13\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[0\]\[13\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[1\]\[16\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[6\]\[16\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[7\]\[16\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[5\]\[16\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[5\]\[19\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[6\]\[19\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[0\]\[19\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_command_q_reg\[control\]\[18\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[1\]\[19\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[0\]\[16\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[7\]\[19\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[2\]\[19\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[1\]\[1\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_command_q_reg\[control\]\[15\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[3\]\[22\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[2\]\[1\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[2\]\[18\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[3\]\[18\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[53\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[52\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[55\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[62\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[60\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[1\]\[25\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[0\]\[25\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[1\]\[30\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[0\]\[28\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[1\]\[28\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[0\]\[27\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[0\]\[26\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[1\]\[26\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[1\]\[8\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src_data_src_q_reg\[data\]\[6\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[1\]\[6\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[0\]\[6\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src_data_src_q_reg\[data\]\[4\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[0\]\[8\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src_data_src_q_reg\[data\]\[25\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src_data_src_q_reg\[data\]\[24\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src_data_src_q_reg\[data\]\[26\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[0\]\[7\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[0\]\[5\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[1\]\[5\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src_data_src_q_reg\[data\]\[5\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src_data_src_q_reg\[data\]\[3\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[1\]\[16\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[1\]\[7\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src_data_src_q_reg\[data\]\[28\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[0\]\[30\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[1\]\[23\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[0\]\[32\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[1\]\[32\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[1\]\[15\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[0\]\[15\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[0\]\[16\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src_data_src_q_reg\[data\]\[14\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src_data_src_q_reg\[data\]\[13\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src_data_src_q_reg\[data\]\[12\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[0\]\[14\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[1\]\[14\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src_data_src_q_reg\[data\]\[30\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[43\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src_data_src_q_reg\[data\]\[23\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[44\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src_data_src_q_reg\[data\]\[21\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[0\]\[24\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[63\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[59\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src_data_src_q_reg\[data\]\[22\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[34\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[39\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[61\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[0\]\[13\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[1\]\[13\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src_data_src_q_reg\[data\]\[11\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_s_src_isolate_ack_q_reg : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_s_src_clear_ack_q_reg : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_a_initiator_state_q_reg\[3\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_a_initiator_state_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_a_i_state_transition_cdc_src_state_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_a_initiator_state_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_a_initiator_state_q_reg\[2\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src_data_src_q_reg\[data\]\[7\] : 1
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[1\]\[17\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[1\]\[9\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[1\]\[4\] : 1
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[0\]\[4\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[0\]\[9\] : 1
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src_data_src_q_reg\[data\]\[2\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src_data_src_q_reg\[data\]\[29\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src_data_src_q_reg\[data\]\[9\] : 1
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[0\]\[17\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[1\]\[12\] : 1
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[0\]\[12\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src_data_src_q_reg\[data\]\[10\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src_data_src_q_reg\[data\]\[15\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_status_cnt_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_read_pointer_q_reg\[0\] : 1
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_write_pointer_q_reg\[0\] : 1
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_b_i_state_transition_cdc_dst_state_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_b_i_state_transition_cdc_dst_ack_dst_q_reg : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_b_i_state_transition_cdc_dst_i_sync_reg_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_b_i_state_transition_cdc_dst_i_sync_reg_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_b_i_state_transition_cdc_src_data_src_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_b_i_state_transition_cdc_src_data_src_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_b_i_state_transition_cdc_src_state_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_b_i_state_transition_cdc_src_state_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_b_i_state_transition_cdc_src_i_sync_reg_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_gpio_gen_gpios\[0\].i_sync_reg_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_b_i_state_transition_cdc_src_req_src_q_reg : 0
   i_croc_soc_i_croc_i_gpio_gen_gpios\[0\].i_sync_reg_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_b_i_state_transition_cdc_src_i_sync_reg_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_b_initiator_state_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_b_initiator_state_q_reg\[2\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src_i_sync_reg_q_reg\[0\] : 1
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src_i_sync_reg_q_reg\[1\] : 1
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src_i_sync_reg_q_reg\[2\] : 1
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_a_i_state_transition_cdc_dst_state_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_a_i_state_transition_cdc_dst_state_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_a_i_state_transition_cdc_dst_ack_dst_q_reg : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_a_i_state_transition_cdc_src_i_sync_reg_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_gpio_gen_gpios\[1\].i_sync_reg_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_gpio_gen_gpios\[1\].i_sync_reg_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_a_i_state_transition_cdc_src_i_sync_reg_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_a_i_state_transition_cdc_src_req_src_q_reg : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_a_i_state_transition_cdc_src_data_src_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_a_i_state_transition_cdc_src_state_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_a_i_state_transition_cdc_src_data_src_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_a_i_state_transition_cdc_dst_i_sync_reg_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_a_i_state_transition_cdc_dst_i_sync_reg_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_a_receiver_phase_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_a_receiver_phase_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src_req_src_q_reg : 1
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_status_cnt_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_b_initiator_state_q_reg\[3\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_b_initiator_state_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_core_clear_pending_q_reg : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_core_dmi_rst_nq_reg : 1
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_s_dst_clear_ack_q_reg : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_b_receiver_phase_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_b_receiver_phase_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst_ack_dst_q_reg : 1
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst_i_sync_reg_q_reg\[2\] : 1
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst_i_sync_reg_q_reg\[1\] : 1
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst_i_sync_reg_q_reg\[0\] : 1
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_b_i_state_transition_cdc_dst_state_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src_data_src_q_reg\[resp\]\[0\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src_data_src_q_reg\[data\]\[0\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src_data_src_q_reg\[data\]\[1\] : 1
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src_data_src_q_reg\[resp\]\[1\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[0\]\[0\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[0\]\[1\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[1\]\[1\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[1\]\[0\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[1\]\[3\] : 1
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[0\]\[3\] : 1
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[1\]\[2\] : 1
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_i_fifo_mem_q_reg\[0\]\[2\] : 0
   i_croc_soc_i_croc_i_gpio_gen_gpios\[1\].serial_q_reg : 0
   i_croc_soc_i_croc_i_gpio_gen_gpios\[0\].serial_q_reg : 0
   i_croc_soc_i_croc_i_gpio_i_reg_file_read_addr_q_reg\[5\] : 0
   i_croc_soc_i_croc_i_gpio_i_reg_file_reg_q_reg\[intrpt\]\[0\] : 0
   i_croc_soc_i_croc_i_gpio_i_reg_file_reg_q_reg\[in\]\[0\] : 0
   i_croc_soc_i_croc_i_gpio_i_reg_file_reg_q_reg\[in\]\[1\] : 0
   i_croc_soc_i_croc_i_gpio_i_reg_file_reg_q_reg\[intrpt\]\[1\] : 0
   i_croc_soc_i_croc_i_gpio_i_reg_file_read_addr_q_reg\[6\] : 0
   i_croc_soc_i_croc_i_gpio_i_reg_file_reg_q_reg\[intrpt_en\]\[1\] : 0
   i_croc_soc_i_croc_i_gpio_i_reg_file_reg_q_reg\[intrpt_en\]\[0\] : 0
   i_croc_soc_i_croc_i_gpio_i_reg_file_read_addr_q_reg\[7\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbcs_q_reg\[sbbusyerror\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_sba_state_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_sba_state_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_sba_state_q_reg\[2\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbcs_q_reg\[sberror\]\[14\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbcs_q_reg\[sberror\]\[13\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbcs_q_reg\[sberror\]\[12\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[19\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[18\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[20\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[22\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[21\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[17\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[23\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[16\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[24\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[27\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[25\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[26\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbcs_q_reg\[sbreadondata\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbcs_q_reg\[sbbusy\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbcs_q_reg\[zero0\]\[27\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[59\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[55\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbcs_q_reg\[sbaccess\]\[17\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbcs_q_reg\[sbaccess\]\[18\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbcs_q_reg\[sbaccess\]\[19\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[52\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbcs_q_reg\[sbautoincrement\] : 1
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[54\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[48\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_dmcontrol_q_reg\[dmactive\] : 1
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbcs_q_reg\[sbreadonaddr\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_dmcontrol_q_reg\[haltreq\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_havereset_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_state_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_state_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_dmcontrol_q_reg\[ndmreset\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_cmderr_q_reg\[2\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_cmd_valid_q_reg : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_cmderr_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_cmderr_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbcs_q_reg\[sbaccess8\] : 1
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_abstractauto_q_reg\[autoexecdata\]\[0\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_abstractauto_q_reg\[autoexecdata\]\[1\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_abstractauto_q_reg\[autoexecprogbuf\]\[21\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_abstractauto_q_reg\[autoexecprogbuf\]\[23\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[51\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_abstractauto_q_reg\[autoexecprogbuf\]\[20\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[50\] : 0
   i_croc_soc_i_croc_i_gpio_i_reg_file_reg_q_reg\[intrpt_edge\]\[1\] : 0
   i_croc_soc_i_croc_i_gpio_i_reg_file_reg_q_reg\[intrpt_edge\]\[0\] : 0
   i_croc_soc_i_croc_i_gpio_i_reg_file_reg_q_reg\[en\]\[1\] : 0
   i_croc_soc_i_croc_i_gpio_i_reg_file_reg_q_reg\[en\]\[0\] : 0
   i_croc_soc_i_croc_i_gpio_i_reg_file_reg_q_reg\[dir\]\[1\] : 0
   i_croc_soc_i_croc_i_gpio_i_reg_file_reg_q_reg\[dir\]\[0\] : 0
   i_croc_soc_i_croc_i_gpio_i_reg_file_reg_q_reg\[out\]\[1\] : 0
   i_croc_soc_i_croc_i_gpio_i_reg_file_reg_q_reg\[out\]\[0\] : 0
   i_croc_soc_i_croc_i_dmi_jtag_i_dmi_jtag_tap_td_o_reg : 0
   i_croc_soc_i_croc_i_gpio_i_reg_file_read_addr_q_reg\[8\] : 0
   i_croc_soc_i_croc_i_gpio_i_reg_file_read_addr_q_reg\[3\] : 0
   i_croc_soc_i_croc_i_gpio_i_reg_file_read_addr_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[12\] : 0
   i_croc_soc_i_croc_i_gpio_i_reg_file_read_addr_q_reg\[9\] : 0
   i_croc_soc_i_croc_i_gpio_i_reg_file_read_addr_q_reg\[4\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[11\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[4\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[6\] : 1
   i_croc_soc_i_croc_i_gpio_i_reg_file_read_addr_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_gpio_i_reg_file_read_addr_q_reg\[2\] : 0
   i_croc_soc_i_croc_i_gpio_i_reg_file_w_err_q_reg : 0
   i_croc_soc_i_croc_i_gpio_i_reg_file_we_q_reg : 0
   i_croc_soc_i_croc_i_gpio_i_reg_file_req_q_reg : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[3\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[17\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[18\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[10\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_translate_r_rdata_q_reg\[18\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_corestatus_q_reg\[17\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_translate_r_rdata_q_reg\[16\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_translate_r_rdata_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_corestatus_q_reg\[18\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_corestatus_q_reg\[16\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[23\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[25\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[28\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[31\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_bootaddr_q_reg\[10\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_word_enable32_q_reg : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_bootaddr_q_reg\[19\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_bootaddr_q_reg\[11\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_bootaddr_q_reg\[26\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_bootaddr_q_reg\[24\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_corestatus_q_reg\[19\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_bootaddr_q_reg\[29\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_corestatus_q_reg\[31\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_corestatus_q_reg\[9\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_corestatus_q_reg\[13\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_translate_r_rdata_q_reg\[31\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_translate_r_rdata_q_reg\[8\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_corestatus_q_reg\[29\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_translate_r_rdata_q_reg\[24\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_translate_r_rdata_q_reg\[29\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_translate_r_rdata_q_reg\[11\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_translate_r_rdata_q_reg\[26\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_translate_r_rdata_q_reg\[19\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_translate_r_rdata_q_reg\[17\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_translate_r_rdata_q_reg\[10\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_translate_r_rdata_q_reg\[22\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[13\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[15\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_corestatus_q_reg\[11\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_corestatus_q_reg\[22\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_corestatus_q_reg\[24\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_corestatus_q_reg\[26\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_corestatus_q_reg\[8\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_corestatus_q_reg\[21\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_corestatus_q_reg\[27\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_bootaddr_q_reg\[22\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_bootaddr_q_reg\[31\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_bootaddr_q_reg\[8\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_bootaddr_q_reg\[9\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_bootaddr_q_reg\[27\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_bootaddr_q_reg\[20\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_bootaddr_q_reg\[30\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_bootaddr_q_reg\[21\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_bootaddr_q_reg\[13\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_bootaddr_q_reg\[23\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[1\]\[15\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[0\]\[15\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[3\]\[15\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[7\]\[15\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[5\]\[15\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[4\]\[15\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[7\]\[21\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[5\]\[21\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[7\]\[12\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[0\]\[21\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[1\]\[21\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[1\]\[23\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[0\]\[23\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[7\]\[23\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[0\]\[20\] : 1
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[0\]\[22\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[47\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[7\]\[20\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[1\]\[22\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[1\]\[20\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[1\]\[19\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[4\]\[23\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[1\]\[23\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[20\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[3\]\[23\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[52\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[3\]\[20\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[0\]\[20\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[0\]\[13\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[0\]\[30\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[0\]\[4\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[18\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_command_q_reg\[control\]\[12\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[16\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[0\]\[9\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[1\]\[9\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[0\]\[14\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_command_q_reg\[control\]\[2\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[0\]\[8\] : 1
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[1\]\[30\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[3\]\[30\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[1\]\[4\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[2\]\[30\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[38\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[35\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[37\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_command_q_reg\[control\]\[3\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[1\]\[10\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[0\]\[10\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[1\]\[8\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[0\]\[8\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[0\]\[10\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[9\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[40\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[41\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[4\]\[9\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[7\]\[10\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[5\]\[9\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[5\]\[8\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[5\]\[10\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[4\]\[8\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[1\]\[8\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[4\]\[10\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[1\]\[10\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[6\]\[9\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[6\]\[10\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[6\]\[8\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[3\]\[5\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[4\]\[5\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[4\]\[3\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[5\]\[3\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[2\]\[3\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[3\]\[3\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[3\]\[27\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[4\]\[28\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[2\]\[27\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[4\]\[27\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[4\]\[7\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[2\]\[7\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[3\]\[7\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[2\]\[2\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[3\]\[2\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[4\]\[2\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[2\]\[29\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[6\]\[2\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[7\]\[2\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[1\]\[7\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[6\]\[7\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[7\]\[7\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[5\]\[7\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[5\]\[2\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[3\]\[29\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[2\]\[11\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[4\]\[29\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[7\]\[29\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[1\]\[11\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[5\]\[11\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[1\]\[31\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[6\]\[31\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[6\]\[26\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[5\]\[31\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[7\]\[26\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[7\]\[31\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[63\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[58\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_corestatus_q_reg\[6\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_bootaddr_q_reg\[6\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_bootaddr_q_reg\[7\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[7\]\[11\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[3\]\[31\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[5\]\[26\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[3\]\[26\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[3\]\[11\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[1\].i_sram_rdata_q_reg\[0\]\[7\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[1\].i_sram_rdata_q_reg\[0\]\[5\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[2\]\[5\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[5\]\[5\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[5\]\[6\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[3\]\[6\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[1\]\[5\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[37\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[38\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[3\]\[28\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[2\]\[28\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[1\]\[6\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[1\]\[28\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[3\]\[10\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[8\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[10\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[0\]\[28\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[42\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[0\]\[6\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[1\]\[5\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[0\]\[5\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[1\]\[4\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[0\]\[4\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[6\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[5\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[1\]\[3\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[0\]\[3\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[60\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[36\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[2\]\[4\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[5\]\[4\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[36\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[4\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[7\]\[4\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[60\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[28\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[0\]\[7\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[0\]\[2\] : 1
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[1\]\[7\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[0\]\[7\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[1\]\[2\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[0\]\[27\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[3\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[0\]\[5\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[35\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[6\]\[28\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[1\]\[27\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[5\]\[27\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[7\]\[27\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[6\]\[27\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[7\]\[28\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[5\]\[28\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[6\]\[3\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[7\]\[3\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[2\]\[6\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[6\]\[5\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[6\]\[6\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[7\]\[6\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[7\]\[5\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[1\]\[6\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[4\]\[6\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[0\]\[3\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[0\]\[6\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[1\]\[3\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[2\]\[10\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[2\]\[8\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[3\]\[8\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[4\]\[13\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[4\]\[14\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[45\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[46\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[14\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[1\]\[14\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[13\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[1\]\[13\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[48\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[4\]\[16\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[4\]\[19\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_command_q_reg\[control\]\[0\] : 1
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_command_q_reg\[control\]\[1\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[19\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[51\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[33\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[2\]\[22\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[50\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[0\]\[22\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[1\]\[20\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[54\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[22\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[2\]\[20\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[4\]\[20\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[4\]\[22\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[7\]\[22\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[5\]\[22\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[6\]\[22\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[5\]\[20\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[6\]\[20\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[1\]\[16\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[6\]\[23\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[5\]\[23\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[2\]\[12\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[2\]\[21\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[6\]\[21\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[1\]\[12\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[55\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[0\]\[12\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[12\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_command_q_reg\[control\]\[5\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[30\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[4\]\[30\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[3\]\[4\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_command_q_reg\[control\]\[4\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[4\]\[4\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[5\]\[30\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[6\]\[25\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[7\]\[24\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[62\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[4\]\[25\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[3\]\[24\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[24\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[0\]\[25\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[25\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[56\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[1\]\[30\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[57\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[1\]\[25\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[0\]\[25\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[0\]\[30\] : 1
   i_croc_soc_i_croc_i_soc_ctrl_translate_r_rdata_q_reg\[30\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_translate_r_rdata_q_reg\[25\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_translate_r_rdata_q_reg\[28\] : 1
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[0\]\[24\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[1\]\[24\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[56\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[62\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_bootaddr_q_reg\[14\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[1\]\[12\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_bootaddr_q_reg\[25\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_corestatus_q_reg\[30\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_corestatus_q_reg\[23\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_corestatus_q_reg\[14\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_corestatus_q_reg\[20\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_translate_r_rdata_q_reg\[20\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_translate_r_rdata_q_reg\[21\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_translate_r_rdata_q_reg\[27\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_translate_r_rdata_q_reg\[13\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_translate_r_rdata_q_reg\[9\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_translate_r_rdata_q_reg\[12\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_corestatus_q_reg\[12\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_corestatus_q_reg\[28\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_translate_r_rdata_q_reg\[23\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_corestatus_q_reg\[25\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_bootaddr_q_reg\[12\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_bootaddr_q_reg\[28\] : 1
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[0\]\[12\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[1\]\[21\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[1\]\[15\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[53\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[0\]\[31\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[1\]\[24\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[0\]\[24\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[3\]\[12\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[3\]\[21\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[4\]\[21\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[21\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[4\]\[12\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[6\]\[12\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[23\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[44\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[4\]\[24\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[5\]\[12\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[2\]\[23\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[2\]\[15\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[0\]\[23\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[0\]\[21\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[0\]\[15\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[15\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[47\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_gen_rom_snd_scratch.i_debug_rom_addr_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_gen_rom_snd_scratch.i_debug_rom_addr_q_reg\[2\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_gen_rom_snd_scratch.i_debug_rom_addr_q_reg\[1\] : 1
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_fwd_rom_q_reg : 1
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_gen_rom_snd_scratch.i_debug_rom_addr_q_reg\[3\] : 1
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[43\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[63\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[61\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[19\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[47\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[6\]\[15\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[34\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[39\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[44\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[30\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[29\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[8\] : 1
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[7\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[5\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[2\] : 1
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[0\] : 1
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[1\] : 1
   i_croc_soc_i_croc_i_soc_ctrl_u_bootaddr_q_reg\[18\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_bootaddr_q_reg\[15\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[31\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[16\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_bootaddr_q_reg\[16\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_bootaddr_q_reg\[17\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_gen_rom_snd_scratch.i_debug_rom_addr_q_reg\[4\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_translate_r_rdata_q_reg\[15\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_corestatus_q_reg\[15\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[27\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[26\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[5\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[29\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_corestatus_q_reg\[10\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[24\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[22\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[20\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[30\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[11\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[21\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[14\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[12\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[3\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[7\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[6\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[4\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[2\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[9\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbdata_q_reg\[8\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_bootaddr_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_corestatus_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_bootmode_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_fetchen_q_reg\[0\] : 1
   i_croc_soc_i_croc_i_soc_ctrl_translate_r_opc_q_reg : 0
   i_croc_soc_i_croc_i_soc_ctrl_translate_r_valid_q_reg : 0
   i_croc_soc_i_croc_i_dm_top_slave_rvalid_q_reg : 1
   i_croc_soc_i_croc_i_periph_err_i_id_fifo_status_cnt_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_obi_demux_select_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_obi_demux_select_q_reg\[0\] : 1
   i_croc_soc_i_croc_i_obi_demux_select_q_reg\[2\] : 0
   i_croc_soc_i_croc_i_obi_demux_i_counter_counter_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_obi_demux_i_counter_counter_q_reg\[0\] : 1
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[1\].i_mux_gen_no_id_assign.i_fifo_status_cnt_q_reg\[0\] : 1
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[1\].i_mux_i_rr_arb_gen_arbiter.gen_int_rr.gen_lock.lock_q_reg : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[1\].i_mux_gen_no_id_assign.i_fifo_status_cnt_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_demux\[2\].i_demux_i_counter_counter_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_demux\[2\].i_demux_select_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_demux\[2\].i_demux_i_counter_counter_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_demux\[2\].i_demux_select_q_reg\[2\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_demux\[2\].i_demux_select_q_reg\[0\] : 1
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[1\].i_mux_i_rr_arb_gen_arbiter.gen_int_rr.gen_lock.req_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[1\].i_mux_i_rr_arb_gen_arbiter.gen_int_rr.gen_lock.req_q_reg\[2\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[1\].i_mux_i_rr_arb_gen_arbiter.rr_q_reg\[0\] : 1
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[1\].i_mux_i_rr_arb_gen_arbiter.rr_q_reg\[1\] : 1
   i_croc_soc_i_croc_gen_sram_bank\[0\].i_sram_rdata_q_reg\[0\]\[31\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[0\].i_sram_rdata_q_reg\[0\]\[4\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[0\].i_sram_rdata_q_reg\[0\]\[0\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[0\].i_sram_rdata_q_reg\[0\]\[23\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[0\].i_sram_rdata_q_reg\[0\]\[20\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[0\].i_sram_rdata_q_reg\[0\]\[19\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[0\].i_sram_rdata_q_reg\[0\]\[9\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[0\].i_sram_rdata_q_reg\[0\]\[24\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[0\].i_sram_rdata_q_reg\[0\]\[12\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[0\].i_sram_rdata_q_reg\[0\]\[1\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[0\].i_sram_rdata_q_reg\[0\]\[30\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[0\].i_sram_rdata_q_reg\[0\]\[29\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[0\].i_sram_rdata_q_reg\[0\]\[17\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[1\].i_sram_shim_rvalid_q_reg : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[3\].i_mux_gen_no_id_assign.i_fifo_write_pointer_q_reg\[0\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[1\].i_sram_rdata_q_reg\[0\]\[14\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[1\].i_sram_rdata_q_reg\[0\]\[10\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[1\].i_sram_rdata_q_reg\[0\]\[29\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[1\].i_sram_rdata_q_reg\[0\]\[31\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[1\].i_sram_rdata_q_reg\[0\]\[26\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[1\].i_sram_rdata_q_reg\[0\]\[8\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[1\].i_sram_rdata_q_reg\[0\]\[22\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[1\].i_sram_rdata_q_reg\[0\]\[23\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[1\].i_sram_rdata_q_reg\[0\]\[3\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[1\].i_sram_rdata_q_reg\[0\]\[16\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[1\].i_sram_rdata_q_reg\[0\]\[21\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[1\].i_sram_rdata_q_reg\[0\]\[20\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[1\].i_sram_rdata_q_reg\[0\]\[19\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[1\].i_sram_rdata_q_reg\[0\]\[28\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[1\].i_sram_rdata_q_reg\[0\]\[18\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[1\].i_sram_rdata_q_reg\[0\]\[11\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[1\].i_sram_rdata_q_reg\[0\]\[9\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[1\].i_sram_rdata_q_reg\[0\]\[12\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[1\].i_sram_rdata_q_reg\[0\]\[13\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[1\].i_sram_rdata_q_reg\[0\]\[15\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[1\].i_sram_rdata_q_reg\[0\]\[6\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[1\].i_sram_rdata_q_reg\[0\]\[1\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[1\].i_sram_rdata_q_reg\[0\]\[17\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[1\].i_sram_rdata_q_reg\[0\]\[2\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[1\].i_sram_rdata_q_reg\[0\]\[4\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[1\].i_sram_rdata_q_reg\[0\]\[0\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[2\]\[26\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[4\]\[11\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[2\]\[31\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[4\]\[31\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[4\]\[26\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[5\]\[29\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[6\]\[11\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[1\]\[29\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[34\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[6\]\[29\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[1\]\[2\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[7\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[39\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[59\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[0\]\[2\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[27\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[2\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[29\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[0\]\[29\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[61\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[0\]\[11\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_command_q_reg\[control\]\[11\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_command_q_reg\[control\]\[9\] : 1
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_command_q_reg\[control\]\[7\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_command_q_reg\[control\]\[8\] : 1
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_command_q_reg\[control\]\[6\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_command_q_reg\[control\]\[10\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[6\]\[4\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[6\]\[30\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[7\]\[30\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[2\]\[24\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[6\]\[24\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[5\]\[24\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[5\]\[25\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[7\]\[25\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[2\]\[25\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[3\]\[25\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[1\]\[25\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[0\]\[11\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[57\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_sbaddr_q_reg\[58\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[1\]\[11\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[1\]\[26\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[0\]\[26\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[0\]\[27\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[0\]\[28\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[1\]\[27\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[1\]\[26\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_progbuf_q_reg\[0\]\[26\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[11\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[26\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[1\]\[28\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[31\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_mem_rdata_q_reg\[43\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[0\]\[31\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[1\]\[31\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[1\]\[29\] : 0
   i_croc_soc_i_croc_i_dm_top_i_dm_top_i_dm_csrs_data_q_reg\[0\]\[29\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_translate_r_rdata_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_translate_r_rdata_q_reg\[7\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_translate_r_rdata_q_reg\[6\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_translate_r_rdata_q_reg\[5\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_bootaddr_q_reg\[3\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_corestatus_q_reg\[3\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[1\].i_sram_rdata_q_reg\[0\]\[27\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[1\].i_sram_rdata_q_reg\[0\]\[25\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[1\].i_sram_rdata_q_reg\[0\]\[30\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[1\].i_sram_rdata_q_reg\[0\]\[24\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_corestatus_q_reg\[4\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_translate_r_rdata_q_reg\[4\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_bootaddr_q_reg\[4\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_corestatus_q_reg\[2\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_bootaddr_q_reg\[2\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_corestatus_q_reg\[5\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_translate_r_rdata_q_reg\[3\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_bootaddr_q_reg\[5\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_corestatus_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_bootaddr_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_u_corestatus_q_reg\[7\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_translate_r_rdata_q_reg\[2\] : 0
   i_croc_soc_i_croc_i_soc_ctrl_translate_r_rdata_q_reg\[14\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[3\].i_mux_gen_no_id_assign.i_fifo_mem_q_reg\[1\]\[1\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_demux\[1\].i_demux_i_counter_counter_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_demux\[1\].i_demux_i_counter_counter_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_demux\[1\].i_demux_select_q_reg\[1\] : 1
   i_croc_soc_i_croc_i_main_xbar_gen_demux\[1\].i_demux_select_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_demux\[1\].i_demux_select_q_reg\[2\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[3\].i_mux_i_rr_arb_gen_arbiter.gen_int_rr.gen_lock.req_q_reg\[3\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[0\].i_mux_i_rr_arb_gen_arbiter.gen_int_rr.gen_lock.req_q_reg\[2\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[4\].i_mux_gen_no_id_assign.i_fifo_mem_q_reg\[1\]\[0\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[4\].i_mux_gen_no_id_assign.i_fifo_mem_q_reg\[0\]\[0\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[4\].i_mux_gen_no_id_assign.i_fifo_mem_q_reg\[0\]\[1\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_demux\[3\].i_demux_i_counter_counter_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_demux\[3\].i_demux_i_counter_counter_q_reg\[0\] : 1
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[2\].i_mux_i_rr_arb_gen_arbiter.gen_int_rr.gen_lock.req_q_reg\[3\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[1\].i_mux_gen_no_id_assign.i_fifo_mem_q_reg\[1\]\[0\] : 1
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[1\].i_mux_gen_no_id_assign.i_fifo_mem_q_reg\[0\]\[0\] : 1
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[2\].i_mux_i_rr_arb_gen_arbiter.gen_int_rr.gen_lock.req_q_reg\[2\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[0\].i_sram_rdata_q_reg\[0\]\[27\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[0\].i_sram_rdata_q_reg\[0\]\[7\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[0\].i_sram_rdata_q_reg\[0\]\[6\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[0\].i_sram_rdata_q_reg\[0\]\[8\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[0\].i_sram_rdata_q_reg\[0\]\[28\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[0\].i_sram_rdata_q_reg\[0\]\[25\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[1\].i_mux_gen_no_id_assign.i_fifo_read_pointer_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[1\].i_mux_gen_no_id_assign.i_fifo_write_pointer_q_reg\[0\] : 1
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[1\].i_mux_i_rr_arb_gen_arbiter.gen_int_rr.gen_lock.req_q_reg\[3\] : 1
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[1\].i_mux_gen_no_id_assign.i_fifo_mem_q_reg\[0\]\[1\] : 1
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[1\].i_mux_gen_no_id_assign.i_fifo_mem_q_reg\[1\]\[1\] : 1
   i_croc_soc_i_croc_i_main_xbar_gen_demux\[3\].i_demux_select_q_reg\[2\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_demux\[3\].i_demux_select_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_demux\[3\].i_demux_select_q_reg\[0\] : 1
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[2\].i_mux_gen_no_id_assign.i_fifo_mem_q_reg\[0\]\[0\] : 1
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[2\].i_mux_gen_no_id_assign.i_fifo_mem_q_reg\[1\]\[0\] : 1
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[2\].i_mux_gen_no_id_assign.i_fifo_mem_q_reg\[1\]\[1\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[2\].i_mux_gen_no_id_assign.i_fifo_mem_q_reg\[0\]\[1\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[2\].i_mux_gen_no_id_assign.i_fifo_status_cnt_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[2\].i_mux_gen_no_id_assign.i_fifo_status_cnt_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[4\].i_mux_i_rr_arb_gen_arbiter.rr_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[4\].i_mux_i_rr_arb_gen_arbiter.rr_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[4\].i_mux_gen_no_id_assign.i_fifo_status_cnt_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[4\].i_mux_gen_no_id_assign.i_fifo_status_cnt_q_reg\[1\] : 0
   i_croc_soc_i_user_i_obi_demux_i_counter_counter_q_reg\[0\] : 0
   i_croc_soc_i_user_i_obi_demux_i_counter_counter_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[3\].i_mux_i_rr_arb_gen_arbiter.gen_int_rr.gen_lock.lock_q_reg : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[3\].i_mux_gen_no_id_assign.i_fifo_read_pointer_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[3\].i_mux_i_rr_arb_gen_arbiter.rr_q_reg\[0\] : 1
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[3\].i_mux_i_rr_arb_gen_arbiter.rr_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[3\].i_mux_gen_no_id_assign.i_fifo_mem_q_reg\[0\]\[1\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[3\].i_mux_gen_no_id_assign.i_fifo_mem_q_reg\[1\]\[0\] : 1
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[3\].i_mux_gen_no_id_assign.i_fifo_mem_q_reg\[0\]\[0\] : 1
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[3\].i_mux_i_rr_arb_gen_arbiter.gen_int_rr.gen_lock.req_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[3\].i_mux_i_rr_arb_gen_arbiter.gen_int_rr.gen_lock.req_q_reg\[2\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[0\].i_mux_i_rr_arb_gen_arbiter.gen_int_rr.gen_lock.req_q_reg\[3\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[0\].i_mux_i_rr_arb_gen_arbiter.gen_int_rr.gen_lock.req_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[0\].i_mux_i_rr_arb_gen_arbiter.gen_int_rr.gen_lock.lock_q_reg : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[0\].i_mux_i_rr_arb_gen_arbiter.rr_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[0\].i_mux_i_rr_arb_gen_arbiter.rr_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_xbar_err_i_id_fifo_status_cnt_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[4\].i_mux_gen_no_id_assign.i_fifo_read_pointer_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[4\].i_mux_gen_no_id_assign.i_fifo_write_pointer_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[4\].i_mux_gen_no_id_assign.i_fifo_mem_q_reg\[1\]\[1\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[4\].i_mux_i_rr_arb_gen_arbiter.gen_int_rr.gen_lock.req_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[4\].i_mux_i_rr_arb_gen_arbiter.gen_int_rr.gen_lock.lock_q_reg : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[4\].i_mux_i_rr_arb_gen_arbiter.gen_int_rr.gen_lock.req_q_reg\[2\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[2\].i_mux_gen_no_id_assign.i_fifo_write_pointer_q_reg\[0\] : 1
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[2\].i_mux_i_rr_arb_gen_arbiter.gen_int_rr.gen_lock.req_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[4\].i_mux_i_rr_arb_gen_arbiter.gen_int_rr.gen_lock.req_q_reg\[3\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[2\].i_mux_gen_no_id_assign.i_fifo_read_pointer_q_reg\[0\] : 1
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[2\].i_mux_i_rr_arb_gen_arbiter.rr_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[2\].i_mux_i_rr_arb_gen_arbiter.rr_q_reg\[0\] : 1
   i_croc_soc_i_croc_gen_sram_bank\[0\].i_sram_shim_rvalid_q_reg : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[2\].i_mux_i_rr_arb_gen_arbiter.gen_int_rr.gen_lock.lock_q_reg : 0
   i_croc_soc_i_croc_gen_sram_bank\[0\].i_sram_rdata_q_reg\[0\]\[26\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[0\].i_sram_rdata_q_reg\[0\]\[16\] : 0
   i_croc_soc_i_croc_gen_sram_bank\[0\].i_sram_rdata_q_reg\[0\]\[21\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[3\].i_mux_gen_no_id_assign.i_fifo_status_cnt_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[3\].i_mux_gen_no_id_assign.i_fifo_status_cnt_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[0\].i_mux_gen_no_id_assign.i_fifo_mem_q_reg\[1\]\[0\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[0\].i_mux_gen_no_id_assign.i_fifo_mem_q_reg\[0\]\[0\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[0\].i_mux_gen_no_id_assign.i_fifo_mem_q_reg\[1\]\[1\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[0\].i_mux_gen_no_id_assign.i_fifo_mem_q_reg\[0\]\[1\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[0\].i_mux_gen_no_id_assign.i_fifo_write_pointer_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[0\].i_mux_gen_no_id_assign.i_fifo_read_pointer_q_reg\[0\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[0\].i_mux_gen_no_id_assign.i_fifo_status_cnt_q_reg\[1\] : 0
   i_croc_soc_i_croc_i_main_xbar_gen_mux\[0\].i_mux_gen_no_id_assign.i_fifo_status_cnt_q_reg\[0\] : 0
   i_croc_soc_i_user_i_user_err_i_id_fifo_status_cnt_q_reg\[0\] : 0
