// Seed: 179842093
module module_0 (
    input wire id_0,
    input supply1 id_1,
    output tri0 id_2,
    output supply0 id_3,
    input supply1 id_4,
    input supply1 id_5,
    output wand id_6,
    input wor id_7,
    output tri1 id_8,
    input tri id_9,
    input tri0 id_10,
    input supply0 id_11,
    input supply1 id_12,
    output supply0 id_13,
    input supply1 id_14,
    output tri1 id_15,
    input tri1 id_16,
    input tri1 id_17,
    output tri1 id_18,
    input tri id_19
    , id_24,
    output tri0 id_20,
    input supply1 id_21,
    input tri1 id_22
);
  always_latch @(posedge id_19 == id_11 or 1 == 1) begin
    id_20 = id_12 == id_21;
  end
endmodule
module module_1 (
    input tri1 id_0
    , id_11,
    input wor id_1,
    input supply1 id_2,
    input tri1 id_3,
    input supply0 id_4,
    output tri1 id_5,
    input wor id_6,
    output supply0 id_7,
    input wor id_8
    , id_12,
    input wire id_9
);
  wire id_13;
  wire id_14, id_15, id_16, id_17, id_18, id_19;
  module_0(
      id_4,
      id_6,
      id_7,
      id_5,
      id_1,
      id_3,
      id_7,
      id_9,
      id_5,
      id_3,
      id_9,
      id_9,
      id_9,
      id_7,
      id_4,
      id_7,
      id_4,
      id_8,
      id_5,
      id_8,
      id_5,
      id_3,
      id_3
  );
endmodule
