// Seed: 1555115868
module module_0 (
    output logic id_0,
    input  logic id_1
);
  logic id_2;
  logic id_3;
  logic id_4;
  type_11(
      ""
  );
  logic id_5;
  logic id_6;
  logic id_7;
  assign id_4 = 1 == 1'd0;
endmodule
`define pp_2 0
`define pp_3 0
