$date
	Sun Mar 26 15:15:14 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top_sim $end
$var wire 1 ! s_axi_wready $end
$var wire 1 " s_axi_rvalid $end
$var wire 32 # s_axi_rdata [31:0] $end
$var wire 1 $ s_axi_bvalid $end
$var wire 1 % s_axi_awready $end
$var wire 1 & s_axi_arready $end
$var wire 1 ' intr $end
$var reg 32 ( axiRdData [31:0] $end
$var reg 1 ) clock $end
$var reg 16 * expected [15:0] $end
$var reg 16 + in [15:0] $end
$var reg 1 , in_valid $end
$var reg 1 - reset $end
$var reg 32 . s_axi_araddr [31:0] $end
$var reg 1 / s_axi_arvalid $end
$var reg 32 0 s_axi_awaddr [31:0] $end
$var reg 1 1 s_axi_awvalid $end
$var reg 1 2 s_axi_bready $end
$var reg 1 3 s_axi_rready $end
$var reg 32 4 s_axi_wdata [31:0] $end
$var reg 1 5 s_axi_wvalid $end
$var integer 32 6 layerNo [31:0] $end
$var integer 32 7 right [31:0] $end
$var integer 32 8 start [31:0] $end
$var integer 32 9 testDataCount [31:0] $end
$var integer 32 : waves [31:0] $end
$upscope $end
$scope module top_sim $end
$scope function to_ascii $end
$var integer 32 ; a [31:0] $end
$upscope $end
$scope module dut $end
$var wire 16 < axis_in_data [15:0] $end
$var wire 1 = axis_in_data_ready $end
$var wire 1 , axis_in_data_valid $end
$var wire 1 ' intr $end
$var wire 1 > reset $end
$var wire 1 ) s_axi_aclk $end
$var wire 32 ? s_axi_araddr [31:0] $end
$var wire 1 - s_axi_aresetn $end
$var wire 3 @ s_axi_arprot [2:0] $end
$var wire 1 / s_axi_arvalid $end
$var wire 32 A s_axi_awaddr [31:0] $end
$var wire 3 B s_axi_awprot [2:0] $end
$var wire 1 1 s_axi_awvalid $end
$var wire 1 2 s_axi_bready $end
$var wire 1 3 s_axi_rready $end
$var wire 32 C s_axi_wdata [31:0] $end
$var wire 4 D s_axi_wstrb [3:0] $end
$var wire 1 5 s_axi_wvalid $end
$var wire 16 E x1_out [15:0] $end
$var wire 16 F weightValue [15:0] $end
$var wire 1 G weightValid $end
$var wire 1 H softReset $end
$var wire 1 ! s_axi_wready $end
$var wire 1 " s_axi_rvalid $end
$var wire 2 I s_axi_rresp [1:0] $end
$var wire 32 J s_axi_rdata [31:0] $end
$var wire 1 $ s_axi_bvalid $end
$var wire 2 K s_axi_bresp [1:0] $end
$var wire 1 % s_axi_awready $end
$var wire 1 & s_axi_arready $end
$var wire 1 L out_valid $end
$var wire 16 M out [15:0] $end
$var wire 1 N o1_valid $end
$var wire 32 O config_neuron_num [31:0] $end
$var wire 32 P config_layer_num [31:0] $end
$var wire 16 Q biasValue [15:0] $end
$var wire 1 R biasValid $end
$var wire 1 S axi_rd_en $end
$var wire 32 T axi_rd_data [31:0] $end
$var reg 1 U data_out_valid_1 $end
$var reg 16 V holdData_1 [15:0] $end
$var reg 16 W holdData_2 [15:0] $end
$var reg 16 X out_data_1 [15:0] $end
$var reg 1 Y state_1 $end
$var integer 32 Z count_1 [31:0] $end
$scope module alw $end
$var wire 1 ) S_AXI_ACLK $end
$var wire 32 [ S_AXI_ARADDR [31:0] $end
$var wire 1 - S_AXI_ARESETN $end
$var wire 3 \ S_AXI_ARPROT [2:0] $end
$var wire 1 & S_AXI_ARREADY $end
$var wire 1 / S_AXI_ARVALID $end
$var wire 32 ] S_AXI_AWADDR [31:0] $end
$var wire 3 ^ S_AXI_AWPROT [2:0] $end
$var wire 1 % S_AXI_AWREADY $end
$var wire 1 1 S_AXI_AWVALID $end
$var wire 1 2 S_AXI_BREADY $end
$var wire 2 _ S_AXI_BRESP [1:0] $end
$var wire 1 $ S_AXI_BVALID $end
$var wire 32 ` S_AXI_RDATA [31:0] $end
$var wire 1 3 S_AXI_RREADY $end
$var wire 2 a S_AXI_RRESP [1:0] $end
$var wire 1 " S_AXI_RVALID $end
$var wire 32 b S_AXI_WDATA [31:0] $end
$var wire 1 ! S_AXI_WREADY $end
$var wire 4 c S_AXI_WSTRB [3:0] $end
$var wire 1 5 S_AXI_WVALID $end
$var wire 32 d axi_rd_data [31:0] $end
$var wire 32 e layerNumber [31:0] $end
$var wire 32 f neuronNumber [31:0] $end
$var wire 1 g slv_reg_rden $end
$var wire 1 h slv_reg_wren $end
$var wire 16 i weightValue [15:0] $end
$var wire 1 H softReset $end
$var wire 1 L nnOut_valid $end
$var wire 16 j nnOut [15:0] $end
$var wire 16 k biasValue [15:0] $end
$var reg 1 l aw_en $end
$var reg 32 m axi_araddr [31:0] $end
$var reg 1 n axi_arready $end
$var reg 32 o axi_awaddr [31:0] $end
$var reg 1 p axi_awready $end
$var reg 2 q axi_bresp [1:0] $end
$var reg 1 r axi_bvalid $end
$var reg 1 S axi_rd_en $end
$var reg 32 s axi_rdata [31:0] $end
$var reg 2 t axi_rresp [1:0] $end
$var reg 1 u axi_rvalid $end
$var reg 1 v axi_wready $end
$var reg 32 w biasReg [31:0] $end
$var reg 1 R biasValid $end
$var reg 32 x controlReg [31:0] $end
$var reg 32 y layerReg [31:0] $end
$var reg 32 z neuronReg [31:0] $end
$var reg 32 { outputReg [31:0] $end
$var reg 32 | reg_data_out [31:0] $end
$var reg 32 } slv_reg7 [31:0] $end
$var reg 32 ~ statReg [31:0] $end
$var reg 32 !" weightReg [31:0] $end
$var reg 1 G weightValid $end
$upscope $end
$scope module l1 $end
$var wire 1 R biasValid $end
$var wire 16 "" biasValue [15:0] $end
$var wire 1 ) clk $end
$var wire 32 #" config_layer_num [31:0] $end
$var wire 32 $" config_neuron_num [31:0] $end
$var wire 1 > rst $end
$var wire 1 G weightValid $end
$var wire 16 %" weightValue [15:0] $end
$var wire 16 &" x_in [15:0] $end
$var wire 1 , x_valid $end
$var wire 16 '" x_out [15:0] $end
$var wire 1 N o_valid $end
$scope module n_0 $end
$var wire 1 R biasValid $end
$var wire 16 (" biasValue [15:0] $end
$var wire 1 ) clk $end
$var wire 32 )" config_layer_num [31:0] $end
$var wire 32 *" config_neuron_num [31:0] $end
$var wire 1 +" mux_valid $end
$var wire 16 ," myinput [15:0] $end
$var wire 1 , myinputValid $end
$var wire 1 -" ren $end
$var wire 1 > rst $end
$var wire 1 G weightValid $end
$var wire 16 ." weightValue [15:0] $end
$var wire 16 /" w_out [15:0] $end
$var wire 16 0" out [15:0] $end
$var wire 33 1" comboAdd [32:0] $end
$var wire 33 2" BiasAdd [32:0] $end
$var reg 1 3" addr $end
$var reg 32 4" bias [31:0] $end
$var reg 32 5" mul [31:0] $end
$var reg 1 6" mult_valid $end
$var reg 1 7" muxValid_d $end
$var reg 1 8" muxValid_f $end
$var reg 16 9" myinputd [15:0] $end
$var reg 1 N outvalid $end
$var reg 3 :" r_addr [2:0] $end
$var reg 1 ;" sigValid $end
$var reg 32 <" sum [31:0] $end
$var reg 3 =" w_addr [2:0] $end
$var reg 16 >" w_in [15:0] $end
$var reg 1 ?" weight_valid $end
$var reg 1 @" wen $end
$var integer 32 A" waves [31:0] $end
$scope begin regrinst $end
$scope module s1 $end
$var wire 1 ) clk $end
$var wire 32 B" x [31:0] $end
$var reg 16 C" out [15:0] $end
$upscope $end
$upscope $end
$scope module WM $end
$var wire 1 ) clk $end
$var wire 3 D" radd [2:0] $end
$var wire 1 -" ren $end
$var wire 3 E" wadd [2:0] $end
$var wire 1 @" wen $end
$var wire 16 F" win [15:0] $end
$var reg 16 G" wout [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module mFind $end
$var wire 1 ) i_clk $end
$var wire 16 H" i_data [15:0] $end
$var wire 1 N i_valid $end
$var reg 16 I" o_data [15:0] $end
$var reg 1 L o_data_valid $end
$upscope $end
$upscope $end
$scope task configBias $end
$var integer 32 J" j [31:0] $end
$var integer 32 K" k [31:0] $end
$upscope $end
$scope task configWeights $end
$var integer 32 L" j [31:0] $end
$var integer 32 M" k [31:0] $end
$var integer 32 N" t [31:0] $end
$upscope $end
$scope task readAxi $end
$var reg 32 O" address [31:0] $end
$upscope $end
$scope task sendData $end
$var integer 32 P" t [31:0] $end
$var integer 32 Q" testDataCount [31:0] $end
$upscope $end
$scope task writeAxi $end
$var reg 32 R" address [31:0] $end
$var reg 32 S" data [31:0] $end
$upscope $end
$upscope $end
$scope module top_sim $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx S"
bx R"
bx Q"
bx P"
bx O"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
bx G"
bx F"
bx E"
bx D"
bx C"
bx B"
b10 A"
x@"
x?"
bx >"
bx ="
bx <"
x;"
bx :"
bx 9"
x8"
x7"
x6"
bx 5"
bx 4"
03"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
0-"
bx ,"
x+"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
b0 |
bx {
bx z
bx y
bx x
bx w
xv
xu
bx t
bx s
xr
bx q
xp
bx o
xn
bx m
xl
bx k
bx j
bx i
0h
0g
bx f
bx e
b0xxxxxxxxxxxxxxxx d
b1111 c
bx b
bx a
bx `
bx _
b0 ^
bx ]
b0 \
bx [
bx Z
xY
bx X
bx W
bx V
xU
b0xxxxxxxxxxxxxxxx T
xS
xR
bx Q
bx P
bx O
xN
bx M
xL
bx K
bx J
bx I
xH
xG
bx F
bx E
b1111 D
bx C
b0 B
bx A
b0 @
bx ?
1>
1=
bx <
bx ;
b100 :
bx 9
bx 8
b0 7
b1 6
05
bx 4
x3
02
01
bx 0
0/
bx .
0-
0,
bx +
bx *
0)
bx (
x'
x&
x%
x$
bx #
x"
x!
$end
#5000
0H
b0 Q
b0 k
b0 ""
b0 ("
b0 F
b0 i
b0 %"
b0 ."
1l
0%
0p
b0 o
0!
0v
b0 x
0R
0G
b0 }
b0 O
b0 f
b0 $"
b0 *"
b0 z
b0 P
b0 e
b0 #"
b0 )"
b0 y
b0 w
b0 !"
b0 {
b0 K
b0 _
b0 q
0$
0r
b0 m
0&
0n
b0 I
b0 a
b0 t
0"
0u
b0 ~
0S
b0 #
b0 J
b0 `
b0 s
0@"
b111 ="
b111 E"
b110011001100000000000000000 2"
b110011001100000000000000000 4"
b0 :"
b0 D"
b0 <"
b0 B"
0?"
0'
0L
0U
b0 Z
0Y
x2
1)
#10000
0)
#15000
03
02
0;"
0+"
06"
b0 E
b0 '"
b0 0"
b0 C"
b0 H"
1)
#20000
0)
#25000
07"
0N
1)
#30000
0)
#35000
08"
1)
#40000
0)
#45000
1)
#50000
0>
0)
1-
#55000
1)
#60000
0)
#65000
1)
#70000
0)
#75000
1)
#80000
0)
#85000
1)
#90000
0)
#95000
1)
#100000
0)
#105000
1)
#110000
0)
#115000
1)
#120000
0)
#125000
1)
#130000
0)
#135000
1)
#140000
0)
#145000
1)
#150000
0)
b0 S"
b11100 R"
#155000
15
b0 4
b0 C
b0 b
b11100 0
b11100 A
b11100 ]
11
1)
#160000
0)
#165000
1h
0l
1%
1p
b11100 o
1!
1v
1)
#170000
0)
#175000
0h
1$
1r
0!
0v
0%
0p
05
01
1)
#180000
0)
#185000
12
b10111001 8
1)
#190000
0)
#195000
0$
0r
1l
b1 S"
b1100 R"
b1 M"
1)
#200000
0)
#205000
02
15
b1 4
b1 C
b1 b
b1100 0
b1100 A
b1100 ]
11
1)
#210000
0)
#215000
1h
1!
1v
b1100 o
0l
1%
1p
1)
#220000
0)
#225000
0h
0%
0p
0!
0v
b1 P
b1 e
b1 #"
b1 )"
b1 y
1$
1r
05
01
1)
#230000
0)
#235000
12
b0 S"
b10000 R"
b0 ;
b0 L"
1)
#240000
0)
#245000
1l
0$
0r
15
b0 4
b0 C
b0 b
b10000 0
b10000 A
b10000 ]
11
1)
#250000
0)
#255000
1h
02
1!
1v
b10000 o
0l
1%
1p
1)
#260000
0)
#265000
0h
0%
0p
0!
0v
1$
1r
05
01
1)
#270000
0)
#275000
12
b110011001100 S"
b0 R"
b0 N"
1)
#280000
0)
#285000
1l
0$
0r
15
b110011001100 4
b110011001100 C
b110011001100 b
b0 0
b0 A
b0 ]
11
1)
#290000
0)
#295000
1h
02
1!
1v
b0 o
0l
1%
1p
1)
#300000
0)
#305000
b110011001100 |
b110011001100 F
b110011001100 i
b110011001100 %"
b110011001100 ."
0h
0%
0p
0!
0v
1G
b110011001100 !"
1$
1r
05
01
1)
#310000
0)
#315000
12
1@"
b0 ="
b0 E"
b110011001100 >"
b110011001100 F"
0G
b1100110011001 S"
b1 N"
1)
#320000
0)
#325000
1l
0$
0r
0@"
15
b1100110011001 4
b1100110011001 C
b1100110011001 b
11
1)
#330000
0)
#335000
1h
02
1!
1v
0l
1%
1p
1)
#340000
0)
#345000
b1100110011001 |
b1100110011001 F
b1100110011001 i
b1100110011001 %"
b1100110011001 ."
0h
0%
0p
0!
0v
1G
b1100110011001 !"
1$
1r
05
01
1)
#350000
0)
#355000
12
1@"
b1 ="
b1 E"
b1100110011001 >"
b1100110011001 F"
0G
b10011001100110 S"
b10 N"
1)
#360000
0)
#365000
1l
0$
0r
0@"
15
b10011001100110 4
b10011001100110 C
b10011001100110 b
11
1)
#370000
0)
#375000
1h
02
1!
1v
0l
1%
1p
1)
#380000
0)
#385000
b10011001100110 |
b10011001100110 F
b10011001100110 i
b10011001100110 %"
b10011001100110 ."
0h
0%
0p
0!
0v
1G
b10011001100110 !"
1$
1r
05
01
1)
#390000
0)
#395000
12
1@"
b10 ="
b10 E"
b10011001100110 >"
b10011001100110 F"
0G
b11001100110011 S"
b11 N"
1)
#400000
0)
#405000
1l
0$
0r
0@"
15
b11001100110011 4
b11001100110011 C
b11001100110011 b
11
1)
#410000
0)
#415000
1h
02
1!
1v
0l
1%
1p
1)
#420000
0)
#425000
b11001100110011 |
b11001100110011 F
b11001100110011 i
b11001100110011 %"
b11001100110011 ."
0h
0%
0p
0!
0v
1G
b11001100110011 !"
1$
1r
05
01
1)
#430000
0)
#435000
12
1@"
b11 ="
b11 E"
b11001100110011 >"
b11001100110011 F"
0G
b100000000000000 S"
b100 N"
1)
#440000
0)
#445000
1l
0$
0r
0@"
15
b100000000000000 4
b100000000000000 C
b100000000000000 b
11
1)
#450000
0)
#455000
1h
02
1!
1v
0l
1%
1p
1)
#460000
0)
#465000
b100000000000000 |
b100000000000000 F
b100000000000000 i
b100000000000000 %"
b100000000000000 ."
0h
0%
0p
0!
0v
1G
b100000000000000 !"
1$
1r
05
01
1)
#470000
0)
#475000
12
1@"
b100 ="
b100 E"
b100000000000000 >"
b100000000000000 F"
0G
b10 M"
b1 L"
b101 N"
1)
#480000
0)
#485000
1l
0$
0r
0@"
b1 S"
b1100 R"
b1 K"
1)
#490000
0)
#495000
02
15
b1 4
b1 C
b1 b
b1100 0
b1100 A
b1100 ]
11
1)
#500000
0)
#505000
1h
0l
1%
1p
b1100 o
1!
1v
1)
#510000
0)
#515000
0h
1$
1r
0!
0v
0%
0p
05
01
1)
#520000
0)
#525000
12
b0 S"
b10000 R"
b0 ;
b0 J"
1)
#530000
0)
#535000
0$
0r
1l
15
b0 4
b0 C
b0 b
b10000 0
b10000 A
b10000 ]
11
1)
#540000
0)
#545000
1h
0l
1%
1p
b10000 o
1!
1v
02
1)
#550000
0)
#555000
0h
1$
1r
0!
0v
0%
0p
05
01
1)
#560000
0)
#565000
12
b110011001100 S"
b100 R"
1)
#570000
0)
#575000
0$
0r
1l
15
b110011001100 4
b110011001100 C
b110011001100 b
b100 0
b100 A
b100 ]
11
1)
#580000
0)
#585000
1h
0l
1%
1p
b100 o
1!
1v
02
1)
#590000
0)
#595000
b110011001100 Q
b110011001100 k
b110011001100 ""
b110011001100 ("
0h
1$
1r
1R
b110011001100 w
0!
0v
0%
0p
05
01
1)
#600000
0)
#605000
0R
12
b0 Q"
b0 9
b1001011101 8
b10 K"
b1 J"
1)
#610000
0)
#615000
0$
0r
1l
1)
#620000
0)
#625000
02
1)
#630000
0)
#635000
b0 P"
1)
#640000
0)
#645000
1-"
1,
b110011001100 +
b110011001100 <
b110011001100 &"
b110011001100 ,"
b1 P"
1)
#650000
0)
#655000
1?"
b110011001100 9"
b1 :"
b1 D"
b110011001100 /"
b110011001100 G"
b10 P"
1)
#660000
0)
#665000
b1100110011001 /"
b1100110011001 G"
b10 :"
b10 D"
b101000111100001010010000 1"
b101000111100001010010000 5"
1+"
16"
b11 P"
1)
#670000
0)
#675000
17"
b111000010011100001010010000 2"
b101000111100001010010000 <"
b101000111100001010010000 B"
b1111010110101010001111100 1"
b1010001111001000111101100 5"
b11 :"
b11 D"
b10011001100110 /"
b10011001100110 G"
b100 P"
1)
#680000
0)
#685000
b101000111 E
b101000111 '"
b101000111 0"
b101000111 C"
b101000111 H"
b11001100110011 /"
b11001100110011 G"
b100 :"
b100 D"
b1111010110110000101001000 5"
b11110101101011010111000100 1"
b1000010100010101010001111100 2"
b1111010110101010001111100 <"
b1111010110101010001111100 B"
b101 P"
1)
#690000
0)
#695000
b1010001111001011010111000100 2"
b11110101101011010111000100 <"
b11110101101011010111000100 B"
b110011001011110011001101000 1"
b10100011110011000010100100 5"
b101 :"
b101 D"
b100000000000000 /"
b100000000000000 G"
b1111010110 E
b1111010110 '"
b1111010110 0"
b1111010110 C"
b1111010110 H"
0-"
0,
b10000000000000 *
1)
#700000
0)
#705000
b11110101101 E
b11110101101 '"
b11110101101 0"
b11110101101 C"
b11110101101 H"
b11001100110000000000000000 5"
b1001100110001110011001101000 1"
b1100110010111110011001101000 2"
b110011001011110011001101000 <"
b110011001011110011001101000 B"
0?"
1)
#710000
0)
#715000
0+"
06"
b1100110010111110011001101000 1"
b1111111111101110011001101000 2"
b1001100110001110011001101000 <"
b1001100110001110011001101000 B"
b110011001011 E
b110011001011 '"
b110011001011 0"
b110011001011 C"
b110011001011 H"
1)
#720000
0)
#725000
b1001100110001 E
b1001100110001 '"
b1001100110001 0"
b1001100110001 C"
b1001100110001 H"
18"
07"
1)
#730000
0)
#735000
08"
1;"
b10011001100011110011001101000 1"
b10110011001001110011001101000 2"
b1111111111101110011001101000 <"
b1111111111101110011001101000 B"
1)
#740000
0)
#745000
b1111111111101 E
b1111111111101 '"
b1111111111101 0"
b1111111111101 C"
b1111111111101 H"
1N
0;"
1)
#750000
0)
#755000
b1000 O"
b1111111111101 T
b1111111111101 d
b1111111111101 W
1Y
b1111111111101 V
1'
1L
b1111111111101 M
b1111111111101 j
b1111111111101 I"
0N
b11001100110000000000000000 1"
b110011001100000000000000000 2"
b0 <"
b0 B"
b0 :"
b0 D"
1)
#760000
0)
#765000
b1111111111101 {
b1 ~
b0 E
b0 '"
b0 0"
b0 C"
b0 H"
0'
0L
1U
b1 Z
b0 V
b1111111111101 X
b1000 .
b1000 ?
b1000 [
1/
1)
#770000
0)
#775000
b1111111111101 |
1g
0U
0Y
b10 Z
b0 X
b1000 m
1&
1n
1)
#780000
0)
#785000
0g
0&
0n
1"
1u
b1111111111101 #
b1111111111101 J
b1111111111101 `
b1111111111101 s
b0 Z
0/
1)
#790000
0)
#795000
13
b1111111111101 (
1)
#800000
0)
#805000
0"
0u
b1 ;
b1 Q"
b1 9
1)
#810000
0)
#815000
03
1)
#820000
0)
#825000
1)
#830000
0)
#835000
b0 P"
1)
#840000
0)
#845000
1-"
1,
b1 P"
1)
#850000
0)
#855000
1?"
b1 :"
b1 D"
b110011001100 /"
b110011001100 G"
b1100110011001 +
b1100110011001 <
b1100110011001 &"
b1100110011001 ,"
b10 P"
1)
#860000
0)
#865000
b10011001100110 +
b10011001100110 <
b10011001100110 &"
b10011001100110 ,"
b1100110011001 /"
b1100110011001 G"
b10 :"
b10 D"
b101000111100001010010000 1"
b101000111100001010010000 5"
1+"
16"
b1100110011001 9"
b11 P"
1)
#870000
0)
#875000
17"
b10011001100110 9"
b111000010011100001010010000 2"
b101000111100001010010000 <"
b101000111100001010010000 B"
b11001100110000000000000001 1"
b10100011110011110101110001 5"
b11 :"
b11 D"
b10011001100110 /"
b10011001100110 G"
b11001100110011 +
b11001100110011 <
b11001100110011 &"
b11001100110011 ,"
b100 P"
1)
#880000
0)
#885000
b100000000000000 +
b100000000000000 <
b100000000000000 &"
b100000000000000 ,"
b101000111 E
b101000111 '"
b101000111 0"
b101000111 C"
b101000111 H"
b11001100110011 /"
b11001100110011 G"
b100 :"
b100 D"
b101110000100111000010100100 5"
b1000111101010111000010100101 1"
b1001100110010000000000000001 2"
b11001100110000000000000001 <"
b11001100110000000000000001 B"
b11001100110011 9"
b101 P"
1)
#890000
0)
#895000
b100000000000000 9"
b1111010110110111000010100101 2"
b1000111101010111000010100101 <"
b1000111101010111000010100101 B"
b10011001100101100110011001110 1"
b1010001111010101110000101001 5"
b101 :"
b101 D"
b100000000000000 /"
b100000000000000 G"
b11001100110 E
b11001100110 '"
b11001100110 0"
b11001100110 C"
b11001100110 H"
0-"
0,
b101001100110001 *
1)
#900000
0)
#905000
b1000111101010 E
b1000111101010 '"
b1000111101010 0"
b1000111101010 C"
b1000111101010 H"
b10000000000000000000000000000 5"
b100011001100101100110011001110 1"
b11001100110001100110011001110 2"
b10011001100101100110011001110 <"
b10011001100101100110011001110 B"
0?"
1)
#910000
0)
#915000
0+"
06"
b110011001100101100110011001110 1"
b101001100110001100110011001110 2"
b100011001100101100110011001110 <"
b100011001100101100110011001110 B"
b10011001100101 E
b10011001100101 '"
b10011001100101 0"
b10011001100101 C"
b10011001100101 H"
1)
#920000
0)
#925000
b100011001100101 E
b100011001100101 '"
b100011001100101 0"
b100011001100101 C"
b100011001100101 H"
18"
07"
1)
#930000
0)
#935000
08"
1;"
b111001100110001100110011001110 1"
b101111111111101100110011001110 2"
b101001100110001100110011001110 <"
b101001100110001100110011001110 B"
1)
#940000
0)
#945000
b101001100110001 E
b101001100110001 '"
b101001100110001 0"
b101001100110001 C"
b101001100110001 H"
1N
0;"
1)
#950000
0)
#955000
b101001100110001 T
b101001100110001 d
b101001100110001 W
1Y
b101001100110001 V
1'
1L
b101001100110001 M
b101001100110001 j
b101001100110001 I"
0N
b10000000000000000000000000000 1"
b110011001100000000000000000 2"
b0 <"
b0 B"
b0 :"
b0 D"
1)
#960000
0)
#965000
b101001100110001 |
b101001100110001 {
b0 E
b0 '"
b0 0"
b0 C"
b0 H"
0'
0L
1U
b1 Z
b0 V
b101001100110001 X
1/
1)
#970000
0)
#975000
1g
0U
0Y
b10 Z
b0 X
1&
1n
1)
#980000
0)
#985000
0g
0&
0n
1"
1u
b101001100110001 #
b101001100110001 J
b101001100110001 `
b101001100110001 s
b0 Z
0/
1)
#990000
0)
#995000
13
b101001100110001 (
1)
#1000000
0)
#1005000
0"
0u
b10 9
b1 7
1)
