$comment
	File created using the following command:
		vcd file ALU_P.msim.vcd -direction
$end
$date
	Mon Nov 21 15:31:30 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ALU_P_vlg_vec_tst $end
$var reg 8 ! A [7:0] $end
$var reg 4 " Alu_Sel [3:0] $end
$var reg 8 # B [7:0] $end
$var wire 1 $ NZVC [3] $end
$var wire 1 % NZVC [2] $end
$var wire 1 & NZVC [1] $end
$var wire 1 ' NZVC [0] $end
$var wire 1 ( Result [7] $end
$var wire 1 ) Result [6] $end
$var wire 1 * Result [5] $end
$var wire 1 + Result [4] $end
$var wire 1 , Result [3] $end
$var wire 1 - Result [2] $end
$var wire 1 . Result [1] $end
$var wire 1 / Result [0] $end
$var wire 1 0 sampler $end
$scope module i1 $end
$var wire 1 1 gnd $end
$var wire 1 2 vcc $end
$var wire 1 3 unknown $end
$var tri1 1 4 devclrn $end
$var tri1 1 5 devpor $end
$var tri1 1 6 devoe $end
$var wire 1 7 Result[0]~output_o $end
$var wire 1 8 Result[1]~output_o $end
$var wire 1 9 Result[2]~output_o $end
$var wire 1 : Result[3]~output_o $end
$var wire 1 ; Result[4]~output_o $end
$var wire 1 < Result[5]~output_o $end
$var wire 1 = Result[6]~output_o $end
$var wire 1 > Result[7]~output_o $end
$var wire 1 ? NZVC[0]~output_o $end
$var wire 1 @ NZVC[1]~output_o $end
$var wire 1 A NZVC[2]~output_o $end
$var wire 1 B NZVC[3]~output_o $end
$var wire 1 C Alu_Sel[2]~input_o $end
$var wire 1 D Alu_Sel[3]~input_o $end
$var wire 1 E Alu_Sel[1]~input_o $end
$var wire 1 F Equal0~1_combout $end
$var wire 1 G Equal0~1clkctrl_outclk $end
$var wire 1 H A[0]~input_o $end
$var wire 1 I B[0]~input_o $end
$var wire 1 J Alu_Sel[0]~input_o $end
$var wire 1 K Add0|auto_generated|_~0_combout $end
$var wire 1 L Add0|auto_generated|_~1_combout $end
$var wire 1 M Equal0~0_combout $end
$var wire 1 N Add0|auto_generated|result_int[0]~1_cout $end
$var wire 1 O Add0|auto_generated|result_int[1]~2_combout $end
$var wire 1 P Result[0]$latch~combout $end
$var wire 1 Q A[1]~input_o $end
$var wire 1 R B[1]~input_o $end
$var wire 1 S Add0|auto_generated|_~2_combout $end
$var wire 1 T Add0|auto_generated|result_int[1]~3 $end
$var wire 1 U Add0|auto_generated|result_int[2]~4_combout $end
$var wire 1 V Result[1]$latch~combout $end
$var wire 1 W B[2]~input_o $end
$var wire 1 X Add0|auto_generated|_~3_combout $end
$var wire 1 Y A[2]~input_o $end
$var wire 1 Z Add0|auto_generated|result_int[2]~5 $end
$var wire 1 [ Add0|auto_generated|result_int[3]~6_combout $end
$var wire 1 \ Result[2]$latch~combout $end
$var wire 1 ] A[3]~input_o $end
$var wire 1 ^ B[3]~input_o $end
$var wire 1 _ Add0|auto_generated|_~4_combout $end
$var wire 1 ` Add0|auto_generated|result_int[3]~7 $end
$var wire 1 a Add0|auto_generated|result_int[4]~8_combout $end
$var wire 1 b Result[3]$latch~combout $end
$var wire 1 c B[4]~input_o $end
$var wire 1 d Add0|auto_generated|_~5_combout $end
$var wire 1 e A[4]~input_o $end
$var wire 1 f Add0|auto_generated|result_int[4]~9 $end
$var wire 1 g Add0|auto_generated|result_int[5]~10_combout $end
$var wire 1 h Result[4]$latch~combout $end
$var wire 1 i A[5]~input_o $end
$var wire 1 j B[5]~input_o $end
$var wire 1 k Add0|auto_generated|_~6_combout $end
$var wire 1 l Add0|auto_generated|result_int[5]~11 $end
$var wire 1 m Add0|auto_generated|result_int[6]~12_combout $end
$var wire 1 n Result[5]$latch~combout $end
$var wire 1 o A[6]~input_o $end
$var wire 1 p B[6]~input_o $end
$var wire 1 q Add0|auto_generated|_~7_combout $end
$var wire 1 r Add0|auto_generated|result_int[6]~13 $end
$var wire 1 s Add0|auto_generated|result_int[7]~14_combout $end
$var wire 1 t Result[6]$latch~combout $end
$var wire 1 u B[7]~input_o $end
$var wire 1 v Add0|auto_generated|_~8_combout $end
$var wire 1 w A[7]~input_o $end
$var wire 1 x Add0|auto_generated|result_int[7]~15 $end
$var wire 1 y Add0|auto_generated|result_int[8]~16_combout $end
$var wire 1 z Result[7]$latch~combout $end
$var wire 1 { Add0|auto_generated|result_int[8]~17 $end
$var wire 1 | Add0|auto_generated|result_int[9]~18_combout $end
$var wire 1 } NZVC[0]$latch~combout $end
$var wire 1 ~ Add0~1 $end
$var wire 1 !! Add0~3 $end
$var wire 1 "! Add0~5 $end
$var wire 1 #! Add0~7 $end
$var wire 1 $! Add0~9 $end
$var wire 1 %! Add0~11 $end
$var wire 1 &! Add0~13 $end
$var wire 1 '! Add0~14_combout $end
$var wire 1 (! ALU_PROCESS:Sum_uns[7]~combout $end
$var wire 1 )! NZVC[1]~0_combout $end
$var wire 1 *! NZVC[1]~1_combout $end
$var wire 1 +! NZVC[1]$latch~combout $end
$var wire 1 ,! Add1~1 $end
$var wire 1 -! Add1~3 $end
$var wire 1 .! Add1~5 $end
$var wire 1 /! Add1~7 $end
$var wire 1 0! Add1~9 $end
$var wire 1 1! Add1~10_combout $end
$var wire 1 2! Add1~8_combout $end
$var wire 1 3! Add1~11 $end
$var wire 1 4! Add1~12_combout $end
$var wire 1 5! Add1~6_combout $end
$var wire 1 6! NZVC[2]~6_combout $end
$var wire 1 7! Add1~2_combout $end
$var wire 1 8! Add1~4_combout $end
$var wire 1 9! Add1~0_combout $end
$var wire 1 :! NZVC[2]~5_combout $end
$var wire 1 ;! Add1~13 $end
$var wire 1 <! Add1~14_combout $end
$var wire 1 =! Add0~8_combout $end
$var wire 1 >! Add0~6_combout $end
$var wire 1 ?! Add0~10_combout $end
$var wire 1 @! Add0~4_combout $end
$var wire 1 A! NZVC[2]~3_combout $end
$var wire 1 B! Add0~0_combout $end
$var wire 1 C! Add0~2_combout $end
$var wire 1 D! NZVC[2]~2_combout $end
$var wire 1 E! Add0~12_combout $end
$var wire 1 F! NZVC[2]~4_combout $end
$var wire 1 G! NZVC[2]~7_combout $end
$var wire 1 H! NZVC[2]$latch~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 !
b1 "
b11110111 #
1'
0&
0%
0$
1/
0.
0-
0,
1+
0*
0)
0(
x0
01
12
x3
14
15
16
17
08
09
0:
1;
0<
0=
0>
1?
0@
0A
0B
0C
0D
0E
1F
1G
0H
1I
1J
1K
1L
0M
1N
1O
1P
0Q
1R
1S
1T
0U
0V
1W
1X
0Y
0Z
0[
0\
1]
0^
0_
1`
0a
0b
1c
1d
0e
1f
1g
1h
0i
1j
1k
1l
0m
0n
0o
1p
1q
0r
0s
0t
1u
1v
0w
1x
0y
0z
0{
1|
1}
0~
1!!
0"!
1#!
0$!
1%!
0&!
1'!
x(!
x)!
1*!
0+!
0,!
1-!
0.!
0/!
00!
01!
12!
13!
04!
05!
06!
07!
08!
19!
0:!
0;!
0<!
1=!
1>!
1?!
1@!
0A!
1B!
1C!
0D!
1E!
0F!
0G!
0H!
$end
#1000000
