<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>SMT_Oven: SPI_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">SMT_Oven
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_s_p_i___type.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_s_p_i___type-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">SPI_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer___g_r_o_u_p.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___s_p_i___peripheral__access__layer___g_r_o_u_p.html">SPI Peripheral Access Layer</a> &raquo; <a class="el" href="group___s_p_i__structs___g_r_o_u_p.html">SPI struct</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_m_k22_d5_8h_source.html">MK22D5.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a651ac70598a7c82ab57fc9eb672f3d70"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type.html#a651ac70598a7c82ab57fc9eb672f3d70">MCR</a></td></tr>
<tr class="memdesc:a651ac70598a7c82ab57fc9eb672f3d70"><td class="mdescLeft">&#160;</td><td class="mdescRight">0000: Module Configuration Register  <a href="#a651ac70598a7c82ab57fc9eb672f3d70">More...</a><br /></td></tr>
<tr class="separator:a651ac70598a7c82ab57fc9eb672f3d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade663fbaf5718226d6058c4d3cb31484"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type.html#ade663fbaf5718226d6058c4d3cb31484">RESERVED0</a></td></tr>
<tr class="separator:ade663fbaf5718226d6058c4d3cb31484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7eab4d0bc295e978e3c0c28d7129481"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type.html#af7eab4d0bc295e978e3c0c28d7129481">TCR</a></td></tr>
<tr class="memdesc:af7eab4d0bc295e978e3c0c28d7129481"><td class="mdescLeft">&#160;</td><td class="mdescRight">0008: Transfer Count Register  <a href="#af7eab4d0bc295e978e3c0c28d7129481">More...</a><br /></td></tr>
<tr class="separator:af7eab4d0bc295e978e3c0c28d7129481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78c78431a6bac7f990e8a422af9ee6ca"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aecf83993bbeccca89a9365ba0b302313"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type.html#a9bbdd6aba74a5acac2353d20f69cba9c">CTAR</a> [2]</td></tr>
<tr class="memdesc:aecf83993bbeccca89a9365ba0b302313"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; 0000: (size=0008)  <a href="#aecf83993bbeccca89a9365ba0b302313">More...</a><br /></td></tr>
<tr class="separator:aecf83993bbeccca89a9365ba0b302313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd16f8e788320344e4da3fd2b7c52ae1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type.html#aaf5520e58b8b1a33eccb45cc39373cf7">CTAR_SLAVE</a></td></tr>
<tr class="memdesc:abd16f8e788320344e4da3fd2b7c52ae1"><td class="mdescLeft">&#160;</td><td class="mdescRight">000C: Clock and Transfer Attributes Register (In Slave Mode)  <a href="#abd16f8e788320344e4da3fd2b7c52ae1">More...</a><br /></td></tr>
<tr class="separator:abd16f8e788320344e4da3fd2b7c52ae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78c78431a6bac7f990e8a422af9ee6ca"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a78c78431a6bac7f990e8a422af9ee6ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c726ad7cb11b67c39c151dce2a4cee3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type.html#a5c726ad7cb11b67c39c151dce2a4cee3">RESERVED1</a> [6]</td></tr>
<tr class="separator:a5c726ad7cb11b67c39c151dce2a4cee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad088a564a1fe1bdbf211c57a2a782139"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type.html#ad088a564a1fe1bdbf211c57a2a782139">SR</a></td></tr>
<tr class="memdesc:ad088a564a1fe1bdbf211c57a2a782139"><td class="mdescLeft">&#160;</td><td class="mdescRight">002C: Status register  <a href="#ad088a564a1fe1bdbf211c57a2a782139">More...</a><br /></td></tr>
<tr class="separator:ad088a564a1fe1bdbf211c57a2a782139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a107d9410bde132e409d2238beea64d07"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type.html#a107d9410bde132e409d2238beea64d07">RSER</a></td></tr>
<tr class="memdesc:a107d9410bde132e409d2238beea64d07"><td class="mdescLeft">&#160;</td><td class="mdescRight">0030: DMA/Interrupt Request Select and Enable Register  <a href="#a107d9410bde132e409d2238beea64d07">More...</a><br /></td></tr>
<tr class="separator:a107d9410bde132e409d2238beea64d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b546dcac8f4dddcba0177590c9b7356"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a837fe787cda696531c5f7dc612454271"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type.html#a6c80b733dbeb338bd00a076a787d1586">PUSHR</a></td></tr>
<tr class="memdesc:a837fe787cda696531c5f7dc612454271"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; 0000: (size=0004)  <a href="#a837fe787cda696531c5f7dc612454271">More...</a><br /></td></tr>
<tr class="separator:a837fe787cda696531c5f7dc612454271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa426298a887c89cce3dc9177d24578f3"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type.html#a333d186477ff4f51d447d342354aaead">PUSHR_SLAVE</a></td></tr>
<tr class="memdesc:aa426298a887c89cce3dc9177d24578f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">0034: PUSH TX FIFO Register In Slave Mode  <a href="#aa426298a887c89cce3dc9177d24578f3">More...</a><br /></td></tr>
<tr class="separator:aa426298a887c89cce3dc9177d24578f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b546dcac8f4dddcba0177590c9b7356"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4b546dcac8f4dddcba0177590c9b7356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05364b40687e08bc41dac6e8c36c902e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type.html#a05364b40687e08bc41dac6e8c36c902e">POPR</a></td></tr>
<tr class="memdesc:a05364b40687e08bc41dac6e8c36c902e"><td class="mdescLeft">&#160;</td><td class="mdescRight">0038: POP RX FIFO Register  <a href="#a05364b40687e08bc41dac6e8c36c902e">More...</a><br /></td></tr>
<tr class="separator:a05364b40687e08bc41dac6e8c36c902e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dde9cf3ccd11eeb96809e844006b64c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type.html#a7dde9cf3ccd11eeb96809e844006b64c">TXFR</a> [4]</td></tr>
<tr class="memdesc:a7dde9cf3ccd11eeb96809e844006b64c"><td class="mdescLeft">&#160;</td><td class="mdescRight">003C: Transmit FIFO  <a href="#a7dde9cf3ccd11eeb96809e844006b64c">More...</a><br /></td></tr>
<tr class="separator:a7dde9cf3ccd11eeb96809e844006b64c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a431029403732becde2791e16d361b204"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type.html#a431029403732becde2791e16d361b204">RESERVED2</a> [12]</td></tr>
<tr class="separator:a431029403732becde2791e16d361b204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa824d2017840b911781425b94e88736"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type.html#aaa824d2017840b911781425b94e88736">RXFR</a> [4]</td></tr>
<tr class="memdesc:aaa824d2017840b911781425b94e88736"><td class="mdescLeft">&#160;</td><td class="mdescRight">007C: Receive FIFO  <a href="#aaa824d2017840b911781425b94e88736">More...</a><br /></td></tr>
<tr class="separator:aaa824d2017840b911781425b94e88736"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a class="anchor" id="a78c78431a6bac7f990e8a422af9ee6ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4b546dcac8f4dddcba0177590c9b7356"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9bbdd6aba74a5acac2353d20f69cba9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPI_Type::CTAR[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt; 0000: (size=0008) </p>
<p>000C: Clock and Transfer Attributes Register (In Master Mode) </p>

</div>
</div>
<a class="anchor" id="aaf5520e58b8b1a33eccb45cc39373cf7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPI_Type::CTAR_SLAVE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>000C: Clock and Transfer Attributes Register (In Slave Mode) </p>

</div>
</div>
<a class="anchor" id="a651ac70598a7c82ab57fc9eb672f3d70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPI_Type::MCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0000: Module Configuration Register </p>

</div>
</div>
<a class="anchor" id="a05364b40687e08bc41dac6e8c36c902e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SPI_Type::POPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0038: POP RX FIFO Register </p>

</div>
</div>
<a class="anchor" id="a6c80b733dbeb338bd00a076a787d1586"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPI_Type::PUSHR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt; 0000: (size=0004) </p>
<p>0034: PUSH TX FIFO Register In Master Mode </p>

</div>
</div>
<a class="anchor" id="a333d186477ff4f51d447d342354aaead"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPI_Type::PUSHR_SLAVE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0034: PUSH TX FIFO Register In Slave Mode </p>

</div>
</div>
<a class="anchor" id="ade663fbaf5718226d6058c4d3cb31484"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SPI_Type::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5c726ad7cb11b67c39c151dce2a4cee3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SPI_Type::RESERVED1[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a431029403732becde2791e16d361b204"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SPI_Type::RESERVED2[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a107d9410bde132e409d2238beea64d07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPI_Type::RSER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0030: DMA/Interrupt Request Select and Enable Register </p>

</div>
</div>
<a class="anchor" id="aaa824d2017840b911781425b94e88736"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SPI_Type::RXFR[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>007C: Receive FIFO </p>

</div>
</div>
<a class="anchor" id="ad088a564a1fe1bdbf211c57a2a782139"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPI_Type::SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>002C: Status register </p>

</div>
</div>
<a class="anchor" id="af7eab4d0bc295e978e3c0c28d7129481"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPI_Type::TCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0008: Transfer Count Register </p>

</div>
</div>
<a class="anchor" id="a7dde9cf3ccd11eeb96809e844006b64c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SPI_Type::TXFR[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>003C: Transmit FIFO </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Project_Headers/<a class="el" href="_m_k22_d5_8h_source.html">MK22D5.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_s_p_i___type.html">SPI_Type</a></li>
    <li class="footer">Generated on Tue Sep 27 2016 09:56:31 for SMT_Oven by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.9.1 </li>
  </ul>
</div>
</body>
</html>
