$date
	Thu Oct 02 23:51:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module jk_ff_tb $end
$var wire 1 ! Q $end
$var wire 1 " Qbar $end
$var reg 1 # CLK $end
$var reg 1 $ J $end
$var reg 1 % K $end
$scope module uut $end
$var wire 1 & CLK $end
$var wire 1 ' J $end
$var wire 1 ( K $end
$var wire 1 " Qbar $end
$var reg 1 ) Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
0(
0'
0&
0%
0$
0#
x"
x!
$end
#5
1#
1&
#10
0#
0&
#15
1"
0)
0!
1#
1&
1%
1(
#20
0#
0&
#25
0"
1)
1!
1#
1&
0%
0(
1$
1'
#30
0#
0&
#35
1"
0)
0!
1#
1&
1%
1(
#40
0#
0&
#45
0"
1)
1!
1#
1&
#50
0#
0&
#55
1"
0)
0!
1#
1&
0$
0'
#60
0#
0&
#65
1#
1&
#70
0#
0&
#75
1#
1&
