

================================================================
== Vitis HLS Report for 'insertChecksum'
================================================================
* Date:           Tue Jul 19 05:59:20 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        icmp_server_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.743 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.74>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %checksumStreams_V_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %checksumStreams_V_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dataOut_internal, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dataOut_internal, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dataOut_internal, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dataStreams_V_data_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dataStreams_V_data_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dataStreams_V_keep_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dataStreams_V_keep_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %dataStreams_V_last_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %dataStreams_V_last_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dataOut_internal, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ic_wordCount_V_load = load i16 %ic_wordCount_V"   --->   Operation 16 'load' 'ic_wordCount_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%streamSource_V_1_load = load i1 %streamSource_V_1"   --->   Operation 17 'load' 'streamSource_V_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.49ns)   --->   "%switch_ln372 = switch i16 %ic_wordCount_V_load, void, i16 0, void %.split3.0.i, i16 2, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:372]   --->   Operation 18 'switch' 'switch_ln372' <Predicate = true> <Delay = 0.49>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %streamSource_V_1_load, void %branch4.i, void %branch5.i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 19 'br' 'br_ln136' <Predicate = (ic_wordCount_V_load == 2)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_0, i8 %dataStreams_V_keep_V_0, i1 %dataStreams_V_last_V_0, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 20 'nbreadreq' 'tmp_i' <Predicate = (ic_wordCount_V_load == 2 & !streamSource_V_1_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%br_ln136 = br void" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 21 'br' 'br_ln136' <Predicate = (ic_wordCount_V_load == 2 & !streamSource_V_1_load)> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 22 'nbreadreq' 'tmp_1_i' <Predicate = (ic_wordCount_V_load == 2 & streamSource_V_1_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%br_ln136 = br void" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 23 'br' 'br_ln136' <Predicate = (ic_wordCount_V_load == 2 & streamSource_V_1_load)> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%phi_ln136_1 = phi i1 %tmp_i, void %branch4.i, i1 %tmp_1_i, void %branch5.i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 24 'phi' 'phi_ln136_1' <Predicate = (ic_wordCount_V_load == 2)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln389 = br i1 %phi_ln136_1, void %insertChecksum.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:389]   --->   Operation 25 'br' 'br_ln389' <Predicate = (ic_wordCount_V_load == 2)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %streamSource_V_1_load, void %branch12.i, void %branch13.i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 26 'br' 'br_ln136' <Predicate = (ic_wordCount_V_load == 2 & phi_ln136_1)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_2_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %checksumStreams_V_V_0, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 27 'nbreadreq' 'tmp_2_i' <Predicate = (ic_wordCount_V_load == 2 & !streamSource_V_1_load & phi_ln136_1)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 16> <FIFO>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%br_ln136 = br void" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 28 'br' 'br_ln136' <Predicate = (ic_wordCount_V_load == 2 & !streamSource_V_1_load & phi_ln136_1)> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_3_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %checksumStreams_V_V_1, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 29 'nbreadreq' 'tmp_3_i' <Predicate = (ic_wordCount_V_load == 2 & streamSource_V_1_load & phi_ln136_1)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 16> <FIFO>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%br_ln136 = br void" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 30 'br' 'br_ln136' <Predicate = (ic_wordCount_V_load == 2 & streamSource_V_1_load & phi_ln136_1)> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%phi_ln136_2 = phi i1 %tmp_2_i, void %branch12.i, i1 %tmp_3_i, void %branch13.i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 31 'phi' 'phi_ln136_2' <Predicate = (ic_wordCount_V_load == 2 & phi_ln136_1)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln389 = br i1 %phi_ln136_2, void %insertChecksum.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:389]   --->   Operation 32 'br' 'br_ln389' <Predicate = (ic_wordCount_V_load == 2 & phi_ln136_1)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %streamSource_V_1_load, void %branch2.i, void %branch3.i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 33 'br' 'br_ln145' <Predicate = (ic_wordCount_V_load == 2 & phi_ln136_1 & phi_ln136_2)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.16ns)   --->   "%empty_38 = read i73 @_ssdm_op_Read.ap_fifo.volatile.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_0, i8 %dataStreams_V_keep_V_0, i1 %dataStreams_V_last_V_0" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 34 'read' 'empty_38' <Predicate = (ic_wordCount_V_load == 2 & !streamSource_V_1_load & phi_ln136_1 & phi_ln136_2)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%dataStreams_V_data_V_0_val3 = extractvalue i73 %empty_38" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 35 'extractvalue' 'dataStreams_V_data_V_0_val3' <Predicate = (ic_wordCount_V_load == 2 & !streamSource_V_1_load & phi_ln136_1 & phi_ln136_2)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%dataStreams_V_keep_V_0_val4 = extractvalue i73 %empty_38" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 36 'extractvalue' 'dataStreams_V_keep_V_0_val4' <Predicate = (ic_wordCount_V_load == 2 & !streamSource_V_1_load & phi_ln136_1 & phi_ln136_2)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%dataStreams_V_last_V_0_val5 = extractvalue i73 %empty_38" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 37 'extractvalue' 'dataStreams_V_last_V_0_val5' <Predicate = (ic_wordCount_V_load == 2 & !streamSource_V_1_load & phi_ln136_1 & phi_ln136_2)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%br_ln145 = br void" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 38 'br' 'br_ln145' <Predicate = (ic_wordCount_V_load == 2 & !streamSource_V_1_load & phi_ln136_1 & phi_ln136_2)> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (1.16ns)   --->   "%empty_39 = read i73 @_ssdm_op_Read.ap_fifo.volatile.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 39 'read' 'empty_39' <Predicate = (ic_wordCount_V_load == 2 & streamSource_V_1_load & phi_ln136_1 & phi_ln136_2)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%dataStreams_V_data_V_1_val6 = extractvalue i73 %empty_39" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 40 'extractvalue' 'dataStreams_V_data_V_1_val6' <Predicate = (ic_wordCount_V_load == 2 & streamSource_V_1_load & phi_ln136_1 & phi_ln136_2)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%dataStreams_V_keep_V_1_val7 = extractvalue i73 %empty_39" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 41 'extractvalue' 'dataStreams_V_keep_V_1_val7' <Predicate = (ic_wordCount_V_load == 2 & streamSource_V_1_load & phi_ln136_1 & phi_ln136_2)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%dataStreams_V_last_V_1_val8 = extractvalue i73 %empty_39" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 42 'extractvalue' 'dataStreams_V_last_V_1_val8' <Predicate = (ic_wordCount_V_load == 2 & streamSource_V_1_load & phi_ln136_1 & phi_ln136_2)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%br_ln145 = br void" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 43 'br' 'br_ln145' <Predicate = (ic_wordCount_V_load == 2 & streamSource_V_1_load & phi_ln136_1 & phi_ln136_2)> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %streamSource_V_1_load, void %branch10.i, void %branch11.i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 44 'br' 'br_ln145' <Predicate = (ic_wordCount_V_load == 2 & phi_ln136_1 & phi_ln136_2)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.16ns)   --->   "%checksumStreams_V_V_0_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %checksumStreams_V_V_0" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 45 'read' 'checksumStreams_V_V_0_read' <Predicate = (ic_wordCount_V_load == 2 & !streamSource_V_1_load & phi_ln136_1 & phi_ln136_2)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 16> <FIFO>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%br_ln145 = br void" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 46 'br' 'br_ln145' <Predicate = (ic_wordCount_V_load == 2 & !streamSource_V_1_load & phi_ln136_1 & phi_ln136_2)> <Delay = 0.38>
ST_1 : Operation 47 [1/1] (1.16ns)   --->   "%checksumStreams_V_V_1_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %checksumStreams_V_V_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 47 'read' 'checksumStreams_V_V_1_read' <Predicate = (ic_wordCount_V_load == 2 & streamSource_V_1_load & phi_ln136_1 & phi_ln136_2)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 16> <FIFO>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%br_ln145 = br void" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 48 'br' 'br_ln145' <Predicate = (ic_wordCount_V_load == 2 & streamSource_V_1_load & phi_ln136_1 & phi_ln136_2)> <Delay = 0.38>
ST_1 : Operation 49 [1/1] (0.45ns)   --->   "%store_ln691 = store i16 3, i16 %ic_wordCount_V"   --->   Operation 49 'store' 'store_ln691' <Predicate = (ic_wordCount_V_load == 2 & phi_ln136_1 & phi_ln136_2)> <Delay = 0.45>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln395 = br void %insertChecksum.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:395]   --->   Operation 50 'br' 'br_ln395' <Predicate = (ic_wordCount_V_load == 2 & phi_ln136_1 & phi_ln136_2)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_10_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_0, i8 %dataStreams_V_keep_V_0, i1 %dataStreams_V_last_V_0, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 51 'nbreadreq' 'tmp_10_i' <Predicate = (ic_wordCount_V_load == 0)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_10_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 52 'nbreadreq' 'tmp_10_1_i' <Predicate = (ic_wordCount_V_load == 0)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 53 [1/1] (0.12ns)   --->   "%or_ln379 = or i1 %tmp_10_i, i1 %tmp_10_1_i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:379]   --->   Operation 53 'or' 'or_ln379' <Predicate = (ic_wordCount_V_load == 0)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.12ns)   --->   "%xor_ln379 = xor i1 %tmp_10_i, i1 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:379]   --->   Operation 54 'xor' 'xor_ln379' <Predicate = (ic_wordCount_V_load == 0)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln379 = br i1 %or_ln379, void %insertChecksum.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:379]   --->   Operation 55 'br' 'br_ln379' <Predicate = (ic_wordCount_V_load == 0)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln380 = store i1 %xor_ln379, i1 %streamSource_V_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:380]   --->   Operation 56 'store' 'store_ln380' <Predicate = (ic_wordCount_V_load == 0 & or_ln379)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %tmp_10_i, void %branch1.i, void %branch0.i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 57 'br' 'br_ln145' <Predicate = (ic_wordCount_V_load == 0 & or_ln379)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.16ns)   --->   "%empty_37 = read i73 @_ssdm_op_Read.ap_fifo.volatile.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'read' 'empty_37' <Predicate = (ic_wordCount_V_load == 0 & or_ln379 & !tmp_10_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%dataStreams_V_data_V_1_val = extractvalue i73 %empty_37" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 59 'extractvalue' 'dataStreams_V_data_V_1_val' <Predicate = (ic_wordCount_V_load == 0 & or_ln379 & !tmp_10_i)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%dataStreams_V_keep_V_1_val = extractvalue i73 %empty_37" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 60 'extractvalue' 'dataStreams_V_keep_V_1_val' <Predicate = (ic_wordCount_V_load == 0 & or_ln379 & !tmp_10_i)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%dataStreams_V_last_V_1_val = extractvalue i73 %empty_37" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 61 'extractvalue' 'dataStreams_V_last_V_1_val' <Predicate = (ic_wordCount_V_load == 0 & or_ln379 & !tmp_10_i)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.38ns)   --->   "%br_ln145 = br void" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 62 'br' 'br_ln145' <Predicate = (ic_wordCount_V_load == 0 & or_ln379 & !tmp_10_i)> <Delay = 0.38>
ST_1 : Operation 63 [1/1] (1.16ns)   --->   "%empty = read i73 @_ssdm_op_Read.ap_fifo.volatile.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_0, i8 %dataStreams_V_keep_V_0, i1 %dataStreams_V_last_V_0" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 63 'read' 'empty' <Predicate = (ic_wordCount_V_load == 0 & or_ln379 & tmp_10_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%dataStreams_V_data_V_0_val = extractvalue i73 %empty" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 64 'extractvalue' 'dataStreams_V_data_V_0_val' <Predicate = (ic_wordCount_V_load == 0 & or_ln379 & tmp_10_i)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%dataStreams_V_keep_V_0_val = extractvalue i73 %empty" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 65 'extractvalue' 'dataStreams_V_keep_V_0_val' <Predicate = (ic_wordCount_V_load == 0 & or_ln379 & tmp_10_i)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%dataStreams_V_last_V_0_val = extractvalue i73 %empty" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 66 'extractvalue' 'dataStreams_V_last_V_0_val' <Predicate = (ic_wordCount_V_load == 0 & or_ln379 & tmp_10_i)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.38ns)   --->   "%br_ln145 = br void" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 67 'br' 'br_ln145' <Predicate = (ic_wordCount_V_load == 0 & or_ln379 & tmp_10_i)> <Delay = 0.38>
ST_1 : Operation 68 [1/1] (0.45ns)   --->   "%store_ln691 = store i16 1, i16 %ic_wordCount_V"   --->   Operation 68 'store' 'store_ln691' <Predicate = (ic_wordCount_V_load == 0 & or_ln379)> <Delay = 0.45>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln384 = br void %insertChecksum.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:384]   --->   Operation 69 'br' 'br_ln384' <Predicate = (ic_wordCount_V_load == 0 & or_ln379)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %streamSource_V_1_load, void %branch8.i, void %branch9.i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 70 'br' 'br_ln136' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_i_42 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_0, i8 %dataStreams_V_keep_V_0, i1 %dataStreams_V_last_V_0, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 71 'nbreadreq' 'tmp_i_42' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & !streamSource_V_1_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 72 [1/1] (0.38ns)   --->   "%br_ln136 = br void" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 72 'br' 'br_ln136' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & !streamSource_V_1_load)> <Delay = 0.38>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp23_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 73 'nbreadreq' 'tmp23_i' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & streamSource_V_1_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 74 [1/1] (0.38ns)   --->   "%br_ln136 = br void" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 74 'br' 'br_ln136' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & streamSource_V_1_load)> <Delay = 0.38>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%phi_ln136 = phi i1 %tmp_i_42, void %branch8.i, i1 %tmp23_i, void %branch9.i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 75 'phi' 'phi_ln136' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln398 = br i1 %phi_ln136, void %insertChecksum.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:398]   --->   Operation 76 'br' 'br_ln398' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %streamSource_V_1_load, void %branch6.i, void %branch7.i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 77 'br' 'br_ln145' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & phi_ln136)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.16ns)   --->   "%empty_40 = read i73 @_ssdm_op_Read.ap_fifo.volatile.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_0, i8 %dataStreams_V_keep_V_0, i1 %dataStreams_V_last_V_0" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 78 'read' 'empty_40' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & !streamSource_V_1_load & phi_ln136)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%dataStreams_V_data_V_0_val9 = extractvalue i73 %empty_40" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 79 'extractvalue' 'dataStreams_V_data_V_0_val9' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & !streamSource_V_1_load & phi_ln136)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%dataStreams_V_keep_V_0_val1 = extractvalue i73 %empty_40" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 80 'extractvalue' 'dataStreams_V_keep_V_0_val1' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & !streamSource_V_1_load & phi_ln136)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%dataStreams_V_last_V_0_val1 = extractvalue i73 %empty_40" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 81 'extractvalue' 'dataStreams_V_last_V_0_val1' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & !streamSource_V_1_load & phi_ln136)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.38ns)   --->   "%br_ln145 = br void" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 82 'br' 'br_ln145' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & !streamSource_V_1_load & phi_ln136)> <Delay = 0.38>
ST_1 : Operation 83 [1/1] (1.16ns)   --->   "%empty_41 = read i73 @_ssdm_op_Read.ap_fifo.volatile.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 83 'read' 'empty_41' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & streamSource_V_1_load & phi_ln136)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%dataStreams_V_data_V_1_val1 = extractvalue i73 %empty_41" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 84 'extractvalue' 'dataStreams_V_data_V_1_val1' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & streamSource_V_1_load & phi_ln136)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%dataStreams_V_keep_V_1_val1 = extractvalue i73 %empty_41" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 85 'extractvalue' 'dataStreams_V_keep_V_1_val1' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & streamSource_V_1_load & phi_ln136)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%dataStreams_V_last_V_1_val1 = extractvalue i73 %empty_41" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 86 'extractvalue' 'dataStreams_V_last_V_1_val1' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & streamSource_V_1_load & phi_ln136)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.38ns)   --->   "%br_ln145 = br void" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 87 'br' 'br_ln145' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & streamSource_V_1_load & phi_ln136)> <Delay = 0.38>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%inputWord_last_V = phi i1 %dataStreams_V_last_V_1_val1, void %branch7.i, i1 %dataStreams_V_last_V_0_val1, void %branch6.i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 88 'phi' 'inputWord_last_V' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & phi_ln136)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln401 = br i1 %inputWord_last_V, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:401]   --->   Operation 89 'br' 'br_ln401' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & phi_ln136)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.78ns)   --->   "%add_ln691 = add i16 %ic_wordCount_V_load, i16 1"   --->   Operation 90 'add' 'add_ln691' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & phi_ln136 & !inputWord_last_V)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.45ns)   --->   "%store_ln691 = store i16 %add_ln691, i16 %ic_wordCount_V"   --->   Operation 91 'store' 'store_ln691' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & phi_ln136 & !inputWord_last_V)> <Delay = 0.45>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void %insertChecksum.exit"   --->   Operation 92 'br' 'br_ln0' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & phi_ln136 & !inputWord_last_V)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.45ns)   --->   "%store_ln402 = store i16 0, i16 %ic_wordCount_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:402]   --->   Operation 93 'store' 'store_ln402' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & phi_ln136 & inputWord_last_V)> <Delay = 0.45>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln402 = br void %insertChecksum.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:402]   --->   Operation 94 'br' 'br_ln402' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & phi_ln136 & inputWord_last_V)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i64 %dataStreams_V_data_V_1_val6, void %branch3.i, i64 %dataStreams_V_data_V_0_val3, void %branch2.i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 95 'phi' 'p_Val2_s' <Predicate = (ic_wordCount_V_load == 2 & phi_ln136_1 & phi_ln136_2)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%p_16_i_load = phi i8 %dataStreams_V_keep_V_1_val7, void %branch3.i, i8 %dataStreams_V_keep_V_0_val4, void %branch2.i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 96 'phi' 'p_16_i_load' <Predicate = (ic_wordCount_V_load == 2 & phi_ln136_1 & phi_ln136_2)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%p_27_i_load = phi i1 %dataStreams_V_last_V_1_val8, void %branch3.i, i1 %dataStreams_V_last_V_0_val5, void %branch2.i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 97 'phi' 'p_27_i_load' <Predicate = (ic_wordCount_V_load == 2 & phi_ln136_1 & phi_ln136_2)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%icmpChecksum_V_1 = phi i16 %checksumStreams_V_V_1_read, void %branch11.i, i16 %checksumStreams_V_V_0_read, void %branch10.i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 98 'phi' 'icmpChecksum_V_1' <Predicate = (ic_wordCount_V_load == 2 & phi_ln136_1 & phi_ln136_2)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%p_Result_s = partset i64 @llvm.part.set.i64.i16, i64 %p_Val2_s, i16 %icmpChecksum_V_1, i32 48, i32 63"   --->   Operation 99 'partset' 'p_Result_s' <Predicate = (ic_wordCount_V_load == 2 & phi_ln136_1 & phi_ln136_2)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i73 @_ssdm_op_BitConcatenate.i73.i1.i8.i64, i1 %p_27_i_load, i8 %p_16_i_load, i64 %p_Result_s" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 100 'bitconcatenate' 'tmp_s' <Predicate = (ic_wordCount_V_load == 2 & phi_ln136_1 & phi_ln136_2)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln174_4 = zext i73 %tmp_s" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 101 'zext' 'zext_ln174_4' <Predicate = (ic_wordCount_V_load == 2 & phi_ln136_1 & phi_ln136_2)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %dataOut_internal, i128 %zext_ln174_4" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 102 'write' 'write_ln174' <Predicate = (ic_wordCount_V_load == 2 & phi_ln136_1 & phi_ln136_2)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%p_02_i_load = phi i64 %dataStreams_V_data_V_1_val, void %branch1.i, i64 %dataStreams_V_data_V_0_val, void %branch0.i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 103 'phi' 'p_02_i_load' <Predicate = (ic_wordCount_V_load == 0 & or_ln379)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%p_13_i_load = phi i8 %dataStreams_V_keep_V_1_val, void %branch1.i, i8 %dataStreams_V_keep_V_0_val, void %branch0.i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 104 'phi' 'p_13_i_load' <Predicate = (ic_wordCount_V_load == 0 & or_ln379)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%p_24_i_load = phi i1 %dataStreams_V_last_V_1_val, void %branch1.i, i1 %dataStreams_V_last_V_0_val, void %branch0.i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 105 'phi' 'p_24_i_load' <Predicate = (ic_wordCount_V_load == 0 & or_ln379)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i73 @_ssdm_op_BitConcatenate.i73.i1.i8.i64, i1 %p_24_i_load, i8 %p_13_i_load, i64 %p_02_i_load" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 106 'bitconcatenate' 'tmp_9' <Predicate = (ic_wordCount_V_load == 0 & or_ln379)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i73 %tmp_9" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 107 'zext' 'zext_ln174' <Predicate = (ic_wordCount_V_load == 0 & or_ln379)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %dataOut_internal, i128 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 108 'write' 'write_ln174' <Predicate = (ic_wordCount_V_load == 0 & or_ln379)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%p_0_i_load = phi i64 %dataStreams_V_data_V_1_val1, void %branch7.i, i64 %dataStreams_V_data_V_0_val9, void %branch6.i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 109 'phi' 'p_0_i_load' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & phi_ln136)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%p_1_i_load = phi i8 %dataStreams_V_keep_V_1_val1, void %branch7.i, i8 %dataStreams_V_keep_V_0_val1, void %branch6.i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 110 'phi' 'p_1_i_load' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & phi_ln136)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_25_i = bitconcatenate i73 @_ssdm_op_BitConcatenate.i73.i1.i8.i64, i1 %inputWord_last_V, i8 %p_1_i_load, i64 %p_0_i_load" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 111 'bitconcatenate' 'tmp_25_i' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & phi_ln136)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln174_3 = zext i73 %tmp_25_i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 112 'zext' 'zext_ln174_3' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & phi_ln136)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %dataOut_internal, i128 %zext_ln174_3" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 113 'write' 'write_ln174' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & phi_ln136)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 114 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 1.74ns
The critical path consists of the following:
	fifo read on port 'dataStreams_V_data_V_0' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [132]  (1.17 ns)
	multiplexor before 'phi' operation ('inputWord.last.V', /opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) with incoming values : ('dataStreams_V_last_V_0_val1', /opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) ('dataStreams_V_last_V_1_val1', /opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [144]  (0.387 ns)
	'phi' operation ('inputWord.last.V', /opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) with incoming values : ('dataStreams_V_last_V_0_val1', /opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) ('dataStreams_V_last_V_1_val1', /opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [144]  (0 ns)
	blocking operation 0.188 ns on control path)

 <State 2>: 1.17ns
The critical path consists of the following:
	'phi' operation ('__Val2__', /opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) with incoming values : ('dataStreams_V_data_V_0_val3', /opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) ('dataStreams_V_data_V_1_val6', /opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [70]  (0 ns)
	fifo write on port 'dataOut_internal' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [85]  (1.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
