git clone --depth 1 --no-tags https://github.com/alinxalinx/AX301.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134867051
git clone --depth 1 --no-tags https://github.com/jkiv/shapool-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132173046
git clone --depth 1 --no-tags https://github.com/Ams0x57/Digital_Adders_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131757896
git clone --depth 1 --no-tags https://github.com/0x2fed/FPGA-Keccak-Miner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131702519
git clone --depth 1 --no-tags https://github.com/mattvenn/crap-o-scope.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132176809
git clone --depth 1 --no-tags https://github.com/mmicko/mikrobus-upduino.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133845574
git clone --depth 1 --no-tags https://github.com/juanmard/iPxs-Text.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131500719
git clone --depth 1 --no-tags https://github.com/DOOKNET/Digital_Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134385377
git clone --depth 1 --no-tags https://github.com/rcetin/booth_wallace_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134145994
git clone --depth 1 --no-tags https://github.com/RoyanTuscano/-TAGE-based-Predictor-Verilog-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132499637
git clone --depth 1 --no-tags https://github.com/srohit0/CORDIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133161058
git clone --depth 1 --no-tags https://github.com/hyperpicc/ecc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132172503
git clone --depth 1 --no-tags https://github.com/sathibault/computer_architecture_class.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131069375
git clone --depth 1 --no-tags https://github.com/go4retro/TurboCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134116546
git clone --depth 1 --no-tags https://github.com/shinyblink/sled-fpga-hub75.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132157042
git clone --depth 1 --no-tags https://github.com/yohanes-erwin/zynq7000.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133245813
git clone --depth 1 --no-tags https://github.com/debjyoti0891/arche.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131702495
git clone --depth 1 --no-tags https://github.com/Obijuan/CTIF-Madrid-2018-FPGAs-Libres.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132480659
git clone --depth 1 --no-tags https://github.com/ViktorSlavkovic/FPGA_Tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131216424
git clone --depth 1 --no-tags https://github.com/AlbertYang0112/DPLL-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132259244
git clone --depth 1 --no-tags https://github.com/RoaLogic/vga_lcd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131712122
git clone --depth 1 --no-tags https://github.com/FluorineDog/Pipelined-CPU-Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132536890
git clone --depth 1 --no-tags https://github.com/secworks/poly1305.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133480136
git clone --depth 1 --no-tags https://github.com/go4retro/CoPro09.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134669056
git clone --depth 1 --no-tags https://github.com/yangjy0826/BCH-63-56-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133822300
git clone --depth 1 --no-tags https://github.com/tomverbeure/rv32soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133767353
git clone --depth 1 --no-tags https://github.com/farbius/demosaicing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133376016
git clone --depth 1 --no-tags https://github.com/gehhilfe/dma_axi_pcie_app_ip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131589496
git clone --depth 1 --no-tags https://github.com/chinkwo/Sobel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133241911
git clone --depth 1 --no-tags https://github.com/feng1368003611/xilinx-AXI4-full-bfm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134223598
git clone --depth 1 --no-tags https://github.com/adumont/fpga-font.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131918953
git clone --depth 1 --no-tags https://github.com/roo16kie/FFT_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134390818
git clone --depth 1 --no-tags https://github.com/tomverbeure/jtag_gpios.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131108366
git clone --depth 1 --no-tags https://github.com/xwy27/CPU-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134113487
git clone --depth 1 --no-tags https://github.com/qwertymodo/gb-mbc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131206039
git clone --depth 1 --no-tags https://github.com/imjustadog/AE-PCIE-DMA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133964143
git clone --depth 1 --no-tags https://github.com/go4retro/VIC-MIDI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132373343
git clone --depth 1 --no-tags https://github.com/IceNature/sram_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133809163
git clone --depth 1 --no-tags https://github.com/makehackvoid/fpga-sig.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134057391
git clone --depth 1 --no-tags https://github.com/lstolcman/bachelor-thesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134483906
git clone --depth 1 --no-tags https://github.com/scliubit/ElementaryFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134165589
git clone --depth 1 --no-tags https://github.com/emroch/Mojo-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134757352
git clone --depth 1 --no-tags https://github.com/dillonhuff/CGRA_verilog_mirror.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131649200
git clone --depth 1 --no-tags https://github.com/jbp261/VGA-Timing-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134629786
git clone --depth 1 --no-tags https://github.com/ekuznetsov139/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134839690
git clone --depth 1 --no-tags https://github.com/neelabhro/Basys3-FPGA-FSM-Pattern-Recognition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131050285
git clone --depth 1 --no-tags https://github.com/hanxiao2017/verilog-32-bit-fp-mul.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133778407
git clone --depth 1 --no-tags https://github.com/andykarpov/rk86-zxuno.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132039962
git clone --depth 1 --no-tags https://github.com/osafune/clfg_component.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134848504
git clone --depth 1 --no-tags https://github.com/yyong119/EI332-SourceCode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133366969
git clone --depth 1 --no-tags https://github.com/junlinwan/Huffman_encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131290069
git clone --depth 1 --no-tags https://github.com/neelabhro/Complex-Adder-with-SSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130804858
git clone --depth 1 --no-tags https://github.com/akhil-123/Integrated-Bit-Error-Ratio-Tester.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134123908
git clone --depth 1 --no-tags https://github.com/Digilent/Cora-Z7-07S-Basic-IO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134756311
git clone --depth 1 --no-tags https://github.com/byuccl/ipassurance.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132542610
git clone --depth 1 --no-tags https://github.com/samdejong86/Arria-V-ADC-Ethernet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130914358
git clone --depth 1 --no-tags https://github.com/Jagannaths3/async_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133195347
git clone --depth 1 --no-tags https://github.com/BoHauHuang/Single-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132901810
git clone --depth 1 --no-tags https://github.com/alaasal/VSMP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131436342
git clone --depth 1 --no-tags https://github.com/T7nirvana/pipeline_CPUdesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130470998
git clone --depth 1 --no-tags https://github.com/AloriumTechnology/XLR8HardwareSerial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132664439
git clone --depth 1 --no-tags https://github.com/Xiryl/univr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132013053
git clone --depth 1 --no-tags https://github.com/ayushgupta98/Ascii-to-Binary-Converter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133190547
git clone --depth 1 --no-tags https://github.com/Yang-J-LIN/DigitalCalendarAndCLock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132607286
git clone --depth 1 --no-tags https://github.com/tch0/toy_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133819542
git clone --depth 1 --no-tags https://github.com/varung2/FPGA-Tank-Wars.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133402294
git clone --depth 1 --no-tags https://github.com/jbp261/Digital-and-Analog-Clock-using-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134627911
git clone --depth 1 --no-tags https://github.com/BU-EC551/FPGAng.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131636425
git clone --depth 1 --no-tags https://github.com/AloriumTechnology/XLR8Wire.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133060065
git clone --depth 1 --no-tags https://github.com/lambdalainen/transconv-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132377858
git clone --depth 1 --no-tags https://github.com/OrionInnov/fpga-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131680102
git clone --depth 1 --no-tags https://github.com/neelabhro/FSM-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130801955
git clone --depth 1 --no-tags https://github.com/middleyuan/FPGA_motorPositionCotrol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130880059
git clone --depth 1 --no-tags https://github.com/yskab/ov7670.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133020234
git clone --depth 1 --no-tags https://github.com/yueluohub/counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134026204
git clone --depth 1 --no-tags https://github.com/roo16kie/MUX_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134855126
git clone --depth 1 --no-tags https://github.com/alefais/rtt-18-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133777798
git clone --depth 1 --no-tags https://github.com/hypernyan/uart_hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134582842
git clone --depth 1 --no-tags https://github.com/kiliczsh/CSE338-Project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133553289
git clone --depth 1 --no-tags https://github.com/gsoosk/MIPS-SingleCycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132574683
git clone --depth 1 --no-tags https://github.com/leslievan/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132593961
git clone --depth 1 --no-tags https://github.com/XsarfrazX/designofsinecosine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132504767
git clone --depth 1 --no-tags https://github.com/neelabhro/Multiplier-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130802671
git clone --depth 1 --no-tags https://github.com/mankeli/verilator-example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132025528
git clone --depth 1 --no-tags https://github.com/Chana030102/PDP8_FP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134900228
git clone --depth 1 --no-tags https://github.com/FluorineDog/Laji-IntelKnightsLanding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133213562
git clone --depth 1 --no-tags https://github.com/BU-EC551/FPGA-Game-Studio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131630713
git clone --depth 1 --no-tags https://github.com/develone/uart_rxtx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130613012
git clone --depth 1 --no-tags https://github.com/kkrizka/endeavour_firmware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132198105
git clone --depth 1 --no-tags https://github.com/yukunchen113/StepperMotorASIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131063483
git clone --depth 1 --no-tags https://github.com/wenalan123/lcd1602_alarm_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130855189
git clone --depth 1 --no-tags https://github.com/abhipatil123/ARM-verilog-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133197608
git clone --depth 1 --no-tags https://github.com/SashankPB/Tug-of-War-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131565894
git clone --depth 1 --no-tags https://github.com/sharuijinfriend/Stopwatch-Based-On-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132143437
git clone --depth 1 --no-tags https://github.com/Martoni/TapTempoASIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132117894
git clone --depth 1 --no-tags https://github.com/SaraSaffari/CA_P3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132279662
git clone --depth 1 --no-tags https://github.com/adumont/uartrx-fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133410183
git clone --depth 1 --no-tags https://github.com/chi-wei-fu-vi/xilinx_ip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133862535
