/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* ss */
.set ss__0__INTTYPE, CYREG_PICU4_INTTYPE1
.set ss__0__MASK, 0x02
.set ss__0__PC, CYREG_PRT4_PC1
.set ss__0__PORT, 4
.set ss__0__SHIFT, 1
.set ss__AG, CYREG_PRT4_AG
.set ss__AMUX, CYREG_PRT4_AMUX
.set ss__BIE, CYREG_PRT4_BIE
.set ss__BIT_MASK, CYREG_PRT4_BIT_MASK
.set ss__BYP, CYREG_PRT4_BYP
.set ss__CTL, CYREG_PRT4_CTL
.set ss__DM0, CYREG_PRT4_DM0
.set ss__DM1, CYREG_PRT4_DM1
.set ss__DM2, CYREG_PRT4_DM2
.set ss__DR, CYREG_PRT4_DR
.set ss__INP_DIS, CYREG_PRT4_INP_DIS
.set ss__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set ss__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set ss__LCD_EN, CYREG_PRT4_LCD_EN
.set ss__MASK, 0x02
.set ss__PORT, 4
.set ss__PRT, CYREG_PRT4_PRT
.set ss__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set ss__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set ss__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set ss__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set ss__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set ss__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set ss__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set ss__PS, CYREG_PRT4_PS
.set ss__SHIFT, 1
.set ss__SLW, CYREG_PRT4_SLW

/* SPI */
.set SPI_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set SPI_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set SPI_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set SPI_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set SPI_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set SPI_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB01_02_MSK
.set SPI_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set SPI_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB01_02_MSK
.set SPI_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set SPI_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set SPI_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB01_CTL
.set SPI_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB01_ST_CTL
.set SPI_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB01_CTL
.set SPI_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB01_ST_CTL
.set SPI_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set SPI_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set SPI_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB01_MSK
.set SPI_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set SPI_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set SPI_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB01_MSK
.set SPI_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set SPI_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set SPI_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set SPI_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB01_ST_CTL
.set SPI_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB01_ST_CTL
.set SPI_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB01_ST
.set SPI_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set SPI_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set SPI_BSPIM_RxStsReg__4__MASK, 0x10
.set SPI_BSPIM_RxStsReg__4__POS, 4
.set SPI_BSPIM_RxStsReg__5__MASK, 0x20
.set SPI_BSPIM_RxStsReg__5__POS, 5
.set SPI_BSPIM_RxStsReg__6__MASK, 0x40
.set SPI_BSPIM_RxStsReg__6__POS, 6
.set SPI_BSPIM_RxStsReg__MASK, 0x70
.set SPI_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB02_MSK
.set SPI_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set SPI_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB02_ST
.set SPI_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set SPI_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set SPI_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set SPI_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set SPI_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set SPI_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set SPI_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set SPI_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set SPI_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB01_A0
.set SPI_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB01_A1
.set SPI_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set SPI_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB01_D0
.set SPI_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB01_D1
.set SPI_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set SPI_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set SPI_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB01_F0
.set SPI_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB01_F1
.set SPI_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set SPI_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set SPI_BSPIM_TxStsReg__0__MASK, 0x01
.set SPI_BSPIM_TxStsReg__0__POS, 0
.set SPI_BSPIM_TxStsReg__1__MASK, 0x02
.set SPI_BSPIM_TxStsReg__1__POS, 1
.set SPI_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set SPI_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set SPI_BSPIM_TxStsReg__2__MASK, 0x04
.set SPI_BSPIM_TxStsReg__2__POS, 2
.set SPI_BSPIM_TxStsReg__3__MASK, 0x08
.set SPI_BSPIM_TxStsReg__3__POS, 3
.set SPI_BSPIM_TxStsReg__4__MASK, 0x10
.set SPI_BSPIM_TxStsReg__4__POS, 4
.set SPI_BSPIM_TxStsReg__MASK, 0x1F
.set SPI_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB00_MSK
.set SPI_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set SPI_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB00_ST
.set SPI_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set SPI_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set SPI_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set SPI_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPI_IntClock__INDEX, 0x00
.set SPI_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPI_IntClock__PM_ACT_MSK, 0x01
.set SPI_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPI_IntClock__PM_STBY_MSK, 0x01
.set SPI_RxInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SPI_RxInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SPI_RxInternalInterrupt__INTC_MASK, 0x01
.set SPI_RxInternalInterrupt__INTC_NUMBER, 0
.set SPI_RxInternalInterrupt__INTC_PRIOR_NUM, 7
.set SPI_RxInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set SPI_RxInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SPI_RxInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set SPI_TxInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SPI_TxInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SPI_TxInternalInterrupt__INTC_MASK, 0x02
.set SPI_TxInternalInterrupt__INTC_NUMBER, 1
.set SPI_TxInternalInterrupt__INTC_PRIOR_NUM, 7
.set SPI_TxInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set SPI_TxInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SPI_TxInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* miso */
.set miso__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set miso__0__MASK, 0x02
.set miso__0__PC, CYREG_PRT0_PC1
.set miso__0__PORT, 0
.set miso__0__SHIFT, 1
.set miso__AG, CYREG_PRT0_AG
.set miso__AMUX, CYREG_PRT0_AMUX
.set miso__BIE, CYREG_PRT0_BIE
.set miso__BIT_MASK, CYREG_PRT0_BIT_MASK
.set miso__BYP, CYREG_PRT0_BYP
.set miso__CTL, CYREG_PRT0_CTL
.set miso__DM0, CYREG_PRT0_DM0
.set miso__DM1, CYREG_PRT0_DM1
.set miso__DM2, CYREG_PRT0_DM2
.set miso__DR, CYREG_PRT0_DR
.set miso__INP_DIS, CYREG_PRT0_INP_DIS
.set miso__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set miso__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set miso__LCD_EN, CYREG_PRT0_LCD_EN
.set miso__MASK, 0x02
.set miso__PORT, 0
.set miso__PRT, CYREG_PRT0_PRT
.set miso__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set miso__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set miso__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set miso__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set miso__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set miso__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set miso__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set miso__PS, CYREG_PRT0_PS
.set miso__SHIFT, 1
.set miso__SLW, CYREG_PRT0_SLW

/* mosi */
.set mosi__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set mosi__0__MASK, 0x04
.set mosi__0__PC, CYREG_PRT0_PC2
.set mosi__0__PORT, 0
.set mosi__0__SHIFT, 2
.set mosi__AG, CYREG_PRT0_AG
.set mosi__AMUX, CYREG_PRT0_AMUX
.set mosi__BIE, CYREG_PRT0_BIE
.set mosi__BIT_MASK, CYREG_PRT0_BIT_MASK
.set mosi__BYP, CYREG_PRT0_BYP
.set mosi__CTL, CYREG_PRT0_CTL
.set mosi__DM0, CYREG_PRT0_DM0
.set mosi__DM1, CYREG_PRT0_DM1
.set mosi__DM2, CYREG_PRT0_DM2
.set mosi__DR, CYREG_PRT0_DR
.set mosi__INP_DIS, CYREG_PRT0_INP_DIS
.set mosi__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set mosi__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set mosi__LCD_EN, CYREG_PRT0_LCD_EN
.set mosi__MASK, 0x04
.set mosi__PORT, 0
.set mosi__PRT, CYREG_PRT0_PRT
.set mosi__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set mosi__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set mosi__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set mosi__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set mosi__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set mosi__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set mosi__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set mosi__PS, CYREG_PRT0_PS
.set mosi__SHIFT, 2
.set mosi__SLW, CYREG_PRT0_SLW

/* sclk */
.set sclk__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set sclk__0__MASK, 0x01
.set sclk__0__PC, CYREG_PRT0_PC0
.set sclk__0__PORT, 0
.set sclk__0__SHIFT, 0
.set sclk__AG, CYREG_PRT0_AG
.set sclk__AMUX, CYREG_PRT0_AMUX
.set sclk__BIE, CYREG_PRT0_BIE
.set sclk__BIT_MASK, CYREG_PRT0_BIT_MASK
.set sclk__BYP, CYREG_PRT0_BYP
.set sclk__CTL, CYREG_PRT0_CTL
.set sclk__DM0, CYREG_PRT0_DM0
.set sclk__DM1, CYREG_PRT0_DM1
.set sclk__DM2, CYREG_PRT0_DM2
.set sclk__DR, CYREG_PRT0_DR
.set sclk__INP_DIS, CYREG_PRT0_INP_DIS
.set sclk__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set sclk__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set sclk__LCD_EN, CYREG_PRT0_LCD_EN
.set sclk__MASK, 0x01
.set sclk__PORT, 0
.set sclk__PRT, CYREG_PRT0_PRT
.set sclk__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set sclk__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set sclk__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set sclk__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set sclk__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set sclk__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set sclk__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set sclk__PS, CYREG_PRT0_PS
.set sclk__SHIFT, 0
.set sclk__SLW, CYREG_PRT0_SLW

/* BMS_OK */
.set BMS_OK__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set BMS_OK__0__MASK, 0x01
.set BMS_OK__0__PC, CYREG_PRT12_PC0
.set BMS_OK__0__PORT, 12
.set BMS_OK__0__SHIFT, 0
.set BMS_OK__AG, CYREG_PRT12_AG
.set BMS_OK__BIE, CYREG_PRT12_BIE
.set BMS_OK__BIT_MASK, CYREG_PRT12_BIT_MASK
.set BMS_OK__BYP, CYREG_PRT12_BYP
.set BMS_OK__DM0, CYREG_PRT12_DM0
.set BMS_OK__DM1, CYREG_PRT12_DM1
.set BMS_OK__DM2, CYREG_PRT12_DM2
.set BMS_OK__DR, CYREG_PRT12_DR
.set BMS_OK__INP_DIS, CYREG_PRT12_INP_DIS
.set BMS_OK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set BMS_OK__MASK, 0x01
.set BMS_OK__PORT, 12
.set BMS_OK__PRT, CYREG_PRT12_PRT
.set BMS_OK__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set BMS_OK__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set BMS_OK__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set BMS_OK__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set BMS_OK__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set BMS_OK__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set BMS_OK__PS, CYREG_PRT12_PS
.set BMS_OK__SHIFT, 0
.set BMS_OK__SIO_CFG, CYREG_PRT12_SIO_CFG
.set BMS_OK__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set BMS_OK__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set BMS_OK__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set BMS_OK__SLW, CYREG_PRT12_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000003
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
