Name,SC14CVMDECT,,,,
Reference,U,,,,
Datasheet,https://4donline.ihs.com/images/VipMasterIC/IC/RNCC/RNCC-S-A0015592214/RNCC-S-A0015785019-1.pdf?hkey=6D3A4C79FDBF58556ACFDE234799DDF0,,,,
Description,"The SC14CVMDECT SF is a member of the Cordless
Module family with integrated radio transceiver and
baseband processor in a single package. It is designed
for hosted and embedded cordless voice and data
applications in the DECT frequency band. Its simple to
use API commands allow easy setup of a wireless link
between two or more nodes.",,,,
Keywords,"DECT, RF, TELEPHONY",,,,
Footprint,,,,,
Footprint Filter,,,,,
,,,,,
PIN,Name,Type,Side,Description,
"63,64",VBATIN,power_in,top,Main supply voltage < 3.45 V.,
25,VDDPA,power_in,top,CLASSD Audio Amplifier supply voltage up to 3.45 V.GND or leave unconnected if CLASSD Audio Amplifier is not used.,
,,,,,
"1,6,14,28,38,45,49-51,60,70-72,74,76-78,80",GND,power_in,bottom,,
11,VREFm,power_out,bottom,"Negative microphone reference (star point), connect to GND.",
,,,,,
29,PON/P1[6],input,left,"Power on, Switches on the device if Voltage > 1.5 V. May be directly connected to VBAT, also with Li-Ion batteries.After startup the software takes over then PON pin to keep the device on after which the PON pin may be released.",
,,space,left,,
52,RSTn,input,left,"Active low Reset input with Schmitt-trigger input, open-drain output. Input may not exceed 2.0 V. An internal capacitor of 47 nF is mounted on this pin.",
,,space,left,,
53,JTAG,bidirectional,left,JTAG-SDI+, one wire Debug interface with open-drain.
,,space,left,,
40,SPI_DI/PWM1/P0[7],bidirectional,left,I/O Port SPI Data Input,
41,SPI_DO/P0[6],bidirectional,left,I/O Port SPI Data Out,
42,SPI_CLK/P0[5],bidirectional,left,I/O Port SPI Clock,
43,SPI_EN/P0[4],bidirectional,left,I/O port SPI_EN: Active low.,
,,space,left,,
44,SCL2/URX2/P0[3],bidirectional,left,"I/O port Access bus clock, UART Serial In.",
46,SDA2/UTX2/P0[2],bidirectional,left,"I/O port Access bus data, UART Serial Out.",
,,space,left,,
47,URX/PWM0/P0[1],bidirectional,left,I/O port UART Serial In,
48,UTX/P0[0],output,left,I/O Port UART Serial Out,
,,space,left,,
54,PCM_FSC/SF/P2[5],bidirectional,left,I/O Port PCM_FSC: PCM Frame Sync,
55,PCM_DO/SCL1/DP3/P2[4],bidirectional,left,"""I/O port SCL1; I2C clock PCM_DO: PCM Data output""",
56,PCM_DI/SDA1/DP2/P2[3],bidirectional,left,I/O Port SDA1: I2C Data PCM_DI: PCM Data input,
57,PCM_CLK/P2[2],bidirectional,left,I/O Port PCM_CLK: PCM clock input/output,
,,space,left,,
58,LED4/PM1/P2[1],bidirectional,left,I/O Port PWM1: Pulse Width Modulation output LED4: 2.5 mA/5 mA LED current sink,
59,LED3/PM0/P2[0],bidirectional,left,I/O Port PWM0: - LED3: 2.5 mA/5 mA LED current sink,
,,space,left,,
30,ULP_XTAL,input,left,32.768 kHz XTAL clock input. Connect to GND if not used. (Note 6),
31,ULP_PORT,input,left,Ultra Low Power Port Pin. Connect to GND if not used. (Note 6),
,,space,left,,
2,P0,output,left,Control port for FAD. See 4.13,
4,P0n,output,left,Control port for FAD. See 4.13,
3,RFP0,output,left,Control port for FAD. See 4.13,
5,RFP0n,output,left,Control port for FAD. See 4.13,
,,,,,
7,VREFp,power_out,right,Positive microphone supply voltage,
8,MICp/CIDINn,input,right,Positive microphone input,
9,MICn/CIDOUT,input,right,Negative handset microphone input,
10,MICh/LINEIN,input,right,Headset microphone input with fixed input protection,
,,space,right,,
12,LSRp/LINEOUT/AGND,output,right,Positive handset loudspeaker output,
13,LSRn/LINEOUT/AGND,output,right,Negative handset loudspeaker output,
,,space,right,,
24,PAOUTp/DP1/P3[1],bidirectional,right,External/Big loudspeaker positive outputs,
27,PAOUTn/DP0/P3[0],bidirectional,right,External/Big loudspeaker positive output,
,,space,right,,
65,CIDINp/P3[2],bidirectional,right,I/O Port,
66,RINGp/P3[7],bidirectional,right,I/O Port,
67,RINGn/P3[6],bidirectional,right,I/O Port,
68,RINGING/RINGOUT/P3[5],bidirectional,right,I/O Port,
69,PARADET/P3[4],bidirectional,right,I/O Port,
,,space,right,,
15,ADC0/P3[3],bidirectional,right,I/O Port,
16,ADC1/INT0/P1[0],bidirectional,right,I/O Port,
,,space,right,,
17,SOCp,input,right,Battery state of charge positive input. Connect to GND if not used. See 4.9,
18,SOCn,input,right,Battery state of charge negative input. Star point connected to the  SOC resistor. Connect to GND if not used. See 4.9,
19,DC_SENSE,input,right,Voltage sense input. Connect to GND if not used.,
20,DC_I,input,right,Current sense input of DC/DC converter. Connect to GND if not  used,
21,DC_CTRL,output,right,Switching clock for the DC/DC converter.,
22,CHARGE_CTRL,output,right,Charge control pin.Leave unconnected if not used. See 4.9,
23,CHARGE/P1[7],input,right,Charger connected indication. Switches on the device if voltage > 1.5 V. Must be connected to charger via resistor R > (Vcharger_max-3 V)/10 mA (round to next largest value in range). See 4.9,
26,CP_VOUT1,output,right,Charge Pump Output 1.A capacitor of 1 ÔÅ≠F to GND is internally connected to this pin.,
,,space,right,,
32,BXTAL/INT7/P2[7],bidirectional,right,I/O port,
33,VDDE/RDI/INT5/P1[5],bidirectional,right,I/O Port,
34,TDOD/INT4/P1[4],bidirectional,right,I/O port,
35,SIO/INT3/P1[3],bidirectional,right,I/O Port,
36,SK/INT2/P1[2],bidirectional,right,I/O Port,
37,LE/INT1/P1[1],bidirectional,right,I/O Port ,
39,WTF_IN/P2[6],bidirectional,right,I/O port,
,,space,right,,
73,RF1,input,right,RF signal for external antenna. See 4.13,
75,RF0,input,right,RF signal for external antenna. See 4.13,
79,TP1,input,right,Tuning point for internal antenna. Follow instructions of Section 8.5. ,
,,space,right,,
61,VDDOUT,no_connect,right,Test purpose only. Must be left unconnected.,
62,VBATS,no_connect,right,Test purpose only. Must be left unconnected.,
81,TP2,no_connect,right,Must be left unconnected. See section 8.3.2 and Figure 36.,
82,TP3,no_connect,right,Must be left unconnected. See section 8.3.2 and Figure 36.,
83,TP4,no_connect,right,Must be left unconnected. See section 8.3.2 and Figure 36.,
84,TP5,no_connect,right,Must be left unconnected. See section 8.3.2 and Figure 36.,
85,TP6,no_connect,right,Must be left unconnected. See section 8.3.2 and Figure 36.,
86,TP7,no_connect,right,Must be left unconnected. See section 8.3.2 and Figure 36.,
87,TP8,no_connect,right,Must be left unconnected. See section 8.3.2 and Figure 36.,
88,TP9,no_connect,right,Must be left unconnected. See section 8.3.2 and Figure 36.,
