<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file sdram_uart_implementation.ncd.
Design name: sdram_uart_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HC
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.0.111.2</big></U></B>
Sun May 26 19:32:34 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o sdram_uart_Implementation.twr -gui -msgset C:/lscc/sd_ram_uart/promote.xml sdram_uart_Implementation.ncd sdram_uart_Implementation.prf 
Design file:     sdram_uart_implementation.ncd
Preference file: sdram_uart_implementation.prf
Device,speed:    LCMXO2-7000HC,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#par_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY NET "SD_CLK_c" 133.333333 MHz (223 errors)</FONT></A></LI>
</FONT>            3195 items scored, 223 timing errors detected.
Warning:  77.622MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "clk_c" 50.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "SD_CLK_c" 133.333333 MHz ;
            3195 items scored, 223 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 5.383ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              all_modules1/sdram_controller1/repeatTimer/count__i4  (from all_modules1/sdram_controller1/delayTimer/count[2]_derived_14 +)
   Destination:    FF         Data in        all_modules1/sdram_controller1/state_FSM_i1  (to SD_CLK_c +)

   Delay:               6.722ns  (48.9% logic, 51.1% route), 10 logic levels.

 Constraint Details:

      6.722ns physical path delay all_modules1/sdram_controller1/repeatTimer/SLICE_3 to all_modules1/sdram_controller1/SLICE_169 exceeds
      7.500ns delay constraint less
      6.028ns skew and
      0.000ns feedback compensation and
      0.133ns DIN_SET requirement (totaling 1.339ns) by 5.383ns

 Physical Path Details:

      Data path all_modules1/sdram_controller1/repeatTimer/SLICE_3 to all_modules1/sdram_controller1/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R19C28C.CLK to     R19C28C.Q1 all_modules1/sdram_controller1/repeatTimer/SLICE_3 (from all_modules1/sdram_controller1/delayTimer/count[2]_derived_14)
ROUTE         2     1.239     R19C28C.Q1 to     R21C29A.A1 all_modules1/sdram_controller1/repeatTimer/count_4
C1TOFCO_DE  ---     0.684     R21C29A.A1 to    R21C29A.FCO all_modules1/SLICE_0
ROUTE         1     0.000    R21C29A.FCO to    R21C29B.FCI all_modules1/sdram_controller1/repeatTimer/n4212
FCITOFCO_D  ---     0.130    R21C29B.FCI to    R21C29B.FCO all_modules1/SLICE_7
ROUTE         1     0.000    R21C29B.FCO to    R21C29C.FCI all_modules1/sdram_controller1/repeatTimer/n4213
FCITOFCO_D  ---     0.130    R21C29C.FCI to    R21C29C.FCO SLICE_8
ROUTE         1     0.000    R21C29C.FCO to    R21C29D.FCI all_modules1/sdram_controller1/repeatTimer/n4214
FCITOFCO_D  ---     0.130    R21C29D.FCI to    R21C29D.FCO SLICE_6
ROUTE         1     0.000    R21C29D.FCO to    R21C30A.FCI all_modules1/sdram_controller1/repeatTimer/n4215
FCITOFCO_D  ---     0.130    R21C30A.FCI to    R21C30A.FCO all_modules1/SLICE_1
ROUTE         1     0.000    R21C30A.FCO to    R21C30B.FCI all_modules1/sdram_controller1/repeatTimer/n4216
FCITOF1_DE  ---     0.495    R21C30B.FCI to     R21C30B.F1 all_modules1/SLICE_9
ROUTE         5     0.577     R21C30B.F1 to     R19C30A.D1 all_modules1/sdram_controller1/repeat_tim_flag
CTOF_DEL    ---     0.408     R19C30A.D1 to     R19C30A.F1 all_modules1/sdram_controller1/SLICE_237
ROUTE         1     0.481     R19C30A.F1 to     R19C30A.D0 all_modules1/sdram_controller1/n4
CTOF_DEL    ---     0.408     R19C30A.D0 to     R19C30A.F0 all_modules1/sdram_controller1/SLICE_237
ROUTE         1     1.135     R19C30A.F0 to     R23C28B.D0 all_modules1/sdram_controller1/n63
CTOF_DEL    ---     0.408     R23C28B.D0 to     R23C28B.F0 all_modules1/sdram_controller1/SLICE_169
ROUTE         1     0.000     R23C28B.F0 to    R23C28B.DI0 all_modules1/sdram_controller1/n4546 (to SD_CLK_c)
                  --------
                    6.722   (48.9% logic, 51.1% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to all_modules1/sdram_controller1/repeatTimer/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372        105.PAD to      105.PADDI clk
ROUTE         1     0.689      105.PADDI to      RPLL.CLKI clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP clk_multiply/PLLInst_0
ROUTE       196     1.560     RPLL.CLKOP to    R18C30D.CLK SD_CLK_c
REG_DEL     ---     0.367    R18C30D.CLK to     R18C30D.Q1 all_modules1/sdram_controller1/SLICE_130
ROUTE         7     1.482     R18C30D.Q1 to     R16C26D.A0 all_modules1/sdram_controller1/n368
CTOF_DEL    ---     0.408     R16C26D.A0 to     R16C26D.F0 all_modules1/sdram_controller1/SLICE_235
ROUTE         2     1.178     R16C26D.F0 to     R14C20A.A1 all_modules1/sdram_controller1/n9
CTOF_DEL    ---     0.408     R14C20A.A1 to     R14C20A.F1 all_modules1/sdram_controller1/SLICE_234
ROUTE        24     2.151     R14C20A.F1 to    R19C28C.CLK all_modules1/sdram_controller1/delayTimer/count[2]_derived_14
                  --------
                    9.615   (26.6% logic, 73.4% route), 5 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP clk_multiply/PLLInst_0
ROUTE       196     1.693     RPLL.CLKOP to     RPLL.CLKFB SD_CLK_c
                  --------
                    1.693   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk to all_modules1/sdram_controller1/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372        105.PAD to      105.PADDI clk
ROUTE         1     0.689      105.PADDI to      RPLL.CLKI clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP clk_multiply/PLLInst_0
ROUTE       196     1.526     RPLL.CLKOP to    R23C28B.CLK SD_CLK_c
                  --------
                    3.587   (38.2% logic, 61.8% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP clk_multiply/PLLInst_0
ROUTE       196     1.693     RPLL.CLKOP to     RPLL.CLKFB SD_CLK_c
                  --------
                    1.693   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 5.356ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              all_modules1/sdram_controller1/repeatTimer/count__i5  (from all_modules1/sdram_controller1/delayTimer/count[2]_derived_14 +)
   Destination:    FF         Data in        all_modules1/sdram_controller1/state_FSM_i1  (to SD_CLK_c +)

   Delay:               6.695ns  (48.7% logic, 51.3% route), 9 logic levels.

 Constraint Details:

      6.695ns physical path delay all_modules1/sdram_controller1/repeatTimer/SLICE_2 to all_modules1/sdram_controller1/SLICE_169 exceeds
      7.500ns delay constraint less
      6.028ns skew and
      0.000ns feedback compensation and
      0.133ns DIN_SET requirement (totaling 1.339ns) by 5.356ns

 Physical Path Details:

      Data path all_modules1/sdram_controller1/repeatTimer/SLICE_2 to all_modules1/sdram_controller1/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R19C28D.CLK to     R19C28D.Q0 all_modules1/sdram_controller1/repeatTimer/SLICE_2 (from all_modules1/sdram_controller1/delayTimer/count[2]_derived_14)
ROUTE         2     1.239     R19C28D.Q0 to     R21C29B.A0 all_modules1/sdram_controller1/repeatTimer/count_5
C0TOFCO_DE  ---     0.787     R21C29B.A0 to    R21C29B.FCO all_modules1/SLICE_7
ROUTE         1     0.000    R21C29B.FCO to    R21C29C.FCI all_modules1/sdram_controller1/repeatTimer/n4213
FCITOFCO_D  ---     0.130    R21C29C.FCI to    R21C29C.FCO SLICE_8
ROUTE         1     0.000    R21C29C.FCO to    R21C29D.FCI all_modules1/sdram_controller1/repeatTimer/n4214
FCITOFCO_D  ---     0.130    R21C29D.FCI to    R21C29D.FCO SLICE_6
ROUTE         1     0.000    R21C29D.FCO to    R21C30A.FCI all_modules1/sdram_controller1/repeatTimer/n4215
FCITOFCO_D  ---     0.130    R21C30A.FCI to    R21C30A.FCO all_modules1/SLICE_1
ROUTE         1     0.000    R21C30A.FCO to    R21C30B.FCI all_modules1/sdram_controller1/repeatTimer/n4216
FCITOF1_DE  ---     0.495    R21C30B.FCI to     R21C30B.F1 all_modules1/SLICE_9
ROUTE         5     0.577     R21C30B.F1 to     R19C30A.D1 all_modules1/sdram_controller1/repeat_tim_flag
CTOF_DEL    ---     0.408     R19C30A.D1 to     R19C30A.F1 all_modules1/sdram_controller1/SLICE_237
ROUTE         1     0.481     R19C30A.F1 to     R19C30A.D0 all_modules1/sdram_controller1/n4
CTOF_DEL    ---     0.408     R19C30A.D0 to     R19C30A.F0 all_modules1/sdram_controller1/SLICE_237
ROUTE         1     1.135     R19C30A.F0 to     R23C28B.D0 all_modules1/sdram_controller1/n63
CTOF_DEL    ---     0.408     R23C28B.D0 to     R23C28B.F0 all_modules1/sdram_controller1/SLICE_169
ROUTE         1     0.000     R23C28B.F0 to    R23C28B.DI0 all_modules1/sdram_controller1/n4546 (to SD_CLK_c)
                  --------
                    6.695   (48.7% logic, 51.3% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to all_modules1/sdram_controller1/repeatTimer/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372        105.PAD to      105.PADDI clk
ROUTE         1     0.689      105.PADDI to      RPLL.CLKI clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP clk_multiply/PLLInst_0
ROUTE       196     1.560     RPLL.CLKOP to    R18C30D.CLK SD_CLK_c
REG_DEL     ---     0.367    R18C30D.CLK to     R18C30D.Q1 all_modules1/sdram_controller1/SLICE_130
ROUTE         7     1.482     R18C30D.Q1 to     R16C26D.A0 all_modules1/sdram_controller1/n368
CTOF_DEL    ---     0.408     R16C26D.A0 to     R16C26D.F0 all_modules1/sdram_controller1/SLICE_235
ROUTE         2     1.178     R16C26D.F0 to     R14C20A.A1 all_modules1/sdram_controller1/n9
CTOF_DEL    ---     0.408     R14C20A.A1 to     R14C20A.F1 all_modules1/sdram_controller1/SLICE_234
ROUTE        24     2.151     R14C20A.F1 to    R19C28D.CLK all_modules1/sdram_controller1/delayTimer/count[2]_derived_14
                  --------
                    9.615   (26.6% logic, 73.4% route), 5 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP clk_multiply/PLLInst_0
ROUTE       196     1.693     RPLL.CLKOP to     RPLL.CLKFB SD_CLK_c
                  --------
                    1.693   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk to all_modules1/sdram_controller1/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372        105.PAD to      105.PADDI clk
ROUTE         1     0.689      105.PADDI to      RPLL.CLKI clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP clk_multiply/PLLInst_0
ROUTE       196     1.526     RPLL.CLKOP to    R23C28B.CLK SD_CLK_c
                  --------
                    3.587   (38.2% logic, 61.8% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP clk_multiply/PLLInst_0
ROUTE       196     1.693     RPLL.CLKOP to     RPLL.CLKFB SD_CLK_c
                  --------
                    1.693   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 5.336ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              all_modules1/sdram_controller1/repeatTimer/count__i3  (from all_modules1/sdram_controller1/delayTimer/count[2]_derived_14 +)
   Destination:    FF         Data in        all_modules1/sdram_controller1/state_FSM_i1  (to SD_CLK_c +)

   Delay:               6.675ns  (50.8% logic, 49.2% route), 10 logic levels.

 Constraint Details:

      6.675ns physical path delay all_modules1/sdram_controller1/repeatTimer/SLICE_3 to all_modules1/sdram_controller1/SLICE_169 exceeds
      7.500ns delay constraint less
      6.028ns skew and
      0.000ns feedback compensation and
      0.133ns DIN_SET requirement (totaling 1.339ns) by 5.336ns

 Physical Path Details:

      Data path all_modules1/sdram_controller1/repeatTimer/SLICE_3 to all_modules1/sdram_controller1/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R19C28C.CLK to     R19C28C.Q0 all_modules1/sdram_controller1/repeatTimer/SLICE_3 (from all_modules1/sdram_controller1/delayTimer/count[2]_derived_14)
ROUTE         2     1.089     R19C28C.Q0 to     R21C29A.A0 all_modules1/sdram_controller1/repeatTimer/count_3
C0TOFCO_DE  ---     0.787     R21C29A.A0 to    R21C29A.FCO all_modules1/SLICE_0
ROUTE         1     0.000    R21C29A.FCO to    R21C29B.FCI all_modules1/sdram_controller1/repeatTimer/n4212
FCITOFCO_D  ---     0.130    R21C29B.FCI to    R21C29B.FCO all_modules1/SLICE_7
ROUTE         1     0.000    R21C29B.FCO to    R21C29C.FCI all_modules1/sdram_controller1/repeatTimer/n4213
FCITOFCO_D  ---     0.130    R21C29C.FCI to    R21C29C.FCO SLICE_8
ROUTE         1     0.000    R21C29C.FCO to    R21C29D.FCI all_modules1/sdram_controller1/repeatTimer/n4214
FCITOFCO_D  ---     0.130    R21C29D.FCI to    R21C29D.FCO SLICE_6
ROUTE         1     0.000    R21C29D.FCO to    R21C30A.FCI all_modules1/sdram_controller1/repeatTimer/n4215
FCITOFCO_D  ---     0.130    R21C30A.FCI to    R21C30A.FCO all_modules1/SLICE_1
ROUTE         1     0.000    R21C30A.FCO to    R21C30B.FCI all_modules1/sdram_controller1/repeatTimer/n4216
FCITOF1_DE  ---     0.495    R21C30B.FCI to     R21C30B.F1 all_modules1/SLICE_9
ROUTE         5     0.577     R21C30B.F1 to     R19C30A.D1 all_modules1/sdram_controller1/repeat_tim_flag
CTOF_DEL    ---     0.408     R19C30A.D1 to     R19C30A.F1 all_modules1/sdram_controller1/SLICE_237
ROUTE         1     0.481     R19C30A.F1 to     R19C30A.D0 all_modules1/sdram_controller1/n4
CTOF_DEL    ---     0.408     R19C30A.D0 to     R19C30A.F0 all_modules1/sdram_controller1/SLICE_237
ROUTE         1     1.135     R19C30A.F0 to     R23C28B.D0 all_modules1/sdram_controller1/n63
CTOF_DEL    ---     0.408     R23C28B.D0 to     R23C28B.F0 all_modules1/sdram_controller1/SLICE_169
ROUTE         1     0.000     R23C28B.F0 to    R23C28B.DI0 all_modules1/sdram_controller1/n4546 (to SD_CLK_c)
                  --------
                    6.675   (50.8% logic, 49.2% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to all_modules1/sdram_controller1/repeatTimer/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372        105.PAD to      105.PADDI clk
ROUTE         1     0.689      105.PADDI to      RPLL.CLKI clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP clk_multiply/PLLInst_0
ROUTE       196     1.560     RPLL.CLKOP to    R18C30D.CLK SD_CLK_c
REG_DEL     ---     0.367    R18C30D.CLK to     R18C30D.Q1 all_modules1/sdram_controller1/SLICE_130
ROUTE         7     1.482     R18C30D.Q1 to     R16C26D.A0 all_modules1/sdram_controller1/n368
CTOF_DEL    ---     0.408     R16C26D.A0 to     R16C26D.F0 all_modules1/sdram_controller1/SLICE_235
ROUTE         2     1.178     R16C26D.F0 to     R14C20A.A1 all_modules1/sdram_controller1/n9
CTOF_DEL    ---     0.408     R14C20A.A1 to     R14C20A.F1 all_modules1/sdram_controller1/SLICE_234
ROUTE        24     2.151     R14C20A.F1 to    R19C28C.CLK all_modules1/sdram_controller1/delayTimer/count[2]_derived_14
                  --------
                    9.615   (26.6% logic, 73.4% route), 5 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP clk_multiply/PLLInst_0
ROUTE       196     1.693     RPLL.CLKOP to     RPLL.CLKFB SD_CLK_c
                  --------
                    1.693   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk to all_modules1/sdram_controller1/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372        105.PAD to      105.PADDI clk
ROUTE         1     0.689      105.PADDI to      RPLL.CLKI clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP clk_multiply/PLLInst_0
ROUTE       196     1.526     RPLL.CLKOP to    R23C28B.CLK SD_CLK_c
                  --------
                    3.587   (38.2% logic, 61.8% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP clk_multiply/PLLInst_0
ROUTE       196     1.693     RPLL.CLKOP to     RPLL.CLKFB SD_CLK_c
                  --------
                    1.693   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 5.253ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              all_modules1/sdram_controller1/repeatTimer/count__i6  (from all_modules1/sdram_controller1/delayTimer/count[2]_derived_14 +)
   Destination:    FF         Data in        all_modules1/sdram_controller1/state_FSM_i1  (to SD_CLK_c +)

   Delay:               6.592ns  (47.9% logic, 52.1% route), 9 logic levels.

 Constraint Details:

      6.592ns physical path delay all_modules1/sdram_controller1/repeatTimer/SLICE_2 to all_modules1/sdram_controller1/SLICE_169 exceeds
      7.500ns delay constraint less
      6.028ns skew and
      0.000ns feedback compensation and
      0.133ns DIN_SET requirement (totaling 1.339ns) by 5.253ns

 Physical Path Details:

      Data path all_modules1/sdram_controller1/repeatTimer/SLICE_2 to all_modules1/sdram_controller1/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R19C28D.CLK to     R19C28D.Q1 all_modules1/sdram_controller1/repeatTimer/SLICE_2 (from all_modules1/sdram_controller1/delayTimer/count[2]_derived_14)
ROUTE         2     1.239     R19C28D.Q1 to     R21C29B.A1 all_modules1/sdram_controller1/repeatTimer/count_6
C1TOFCO_DE  ---     0.684     R21C29B.A1 to    R21C29B.FCO all_modules1/SLICE_7
ROUTE         1     0.000    R21C29B.FCO to    R21C29C.FCI all_modules1/sdram_controller1/repeatTimer/n4213
FCITOFCO_D  ---     0.130    R21C29C.FCI to    R21C29C.FCO SLICE_8
ROUTE         1     0.000    R21C29C.FCO to    R21C29D.FCI all_modules1/sdram_controller1/repeatTimer/n4214
FCITOFCO_D  ---     0.130    R21C29D.FCI to    R21C29D.FCO SLICE_6
ROUTE         1     0.000    R21C29D.FCO to    R21C30A.FCI all_modules1/sdram_controller1/repeatTimer/n4215
FCITOFCO_D  ---     0.130    R21C30A.FCI to    R21C30A.FCO all_modules1/SLICE_1
ROUTE         1     0.000    R21C30A.FCO to    R21C30B.FCI all_modules1/sdram_controller1/repeatTimer/n4216
FCITOF1_DE  ---     0.495    R21C30B.FCI to     R21C30B.F1 all_modules1/SLICE_9
ROUTE         5     0.577     R21C30B.F1 to     R19C30A.D1 all_modules1/sdram_controller1/repeat_tim_flag
CTOF_DEL    ---     0.408     R19C30A.D1 to     R19C30A.F1 all_modules1/sdram_controller1/SLICE_237
ROUTE         1     0.481     R19C30A.F1 to     R19C30A.D0 all_modules1/sdram_controller1/n4
CTOF_DEL    ---     0.408     R19C30A.D0 to     R19C30A.F0 all_modules1/sdram_controller1/SLICE_237
ROUTE         1     1.135     R19C30A.F0 to     R23C28B.D0 all_modules1/sdram_controller1/n63
CTOF_DEL    ---     0.408     R23C28B.D0 to     R23C28B.F0 all_modules1/sdram_controller1/SLICE_169
ROUTE         1     0.000     R23C28B.F0 to    R23C28B.DI0 all_modules1/sdram_controller1/n4546 (to SD_CLK_c)
                  --------
                    6.592   (47.9% logic, 52.1% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to all_modules1/sdram_controller1/repeatTimer/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372        105.PAD to      105.PADDI clk
ROUTE         1     0.689      105.PADDI to      RPLL.CLKI clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP clk_multiply/PLLInst_0
ROUTE       196     1.560     RPLL.CLKOP to    R18C30D.CLK SD_CLK_c
REG_DEL     ---     0.367    R18C30D.CLK to     R18C30D.Q1 all_modules1/sdram_controller1/SLICE_130
ROUTE         7     1.482     R18C30D.Q1 to     R16C26D.A0 all_modules1/sdram_controller1/n368
CTOF_DEL    ---     0.408     R16C26D.A0 to     R16C26D.F0 all_modules1/sdram_controller1/SLICE_235
ROUTE         2     1.178     R16C26D.F0 to     R14C20A.A1 all_modules1/sdram_controller1/n9
CTOF_DEL    ---     0.408     R14C20A.A1 to     R14C20A.F1 all_modules1/sdram_controller1/SLICE_234
ROUTE        24     2.151     R14C20A.F1 to    R19C28D.CLK all_modules1/sdram_controller1/delayTimer/count[2]_derived_14
                  --------
                    9.615   (26.6% logic, 73.4% route), 5 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP clk_multiply/PLLInst_0
ROUTE       196     1.693     RPLL.CLKOP to     RPLL.CLKFB SD_CLK_c
                  --------
                    1.693   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk to all_modules1/sdram_controller1/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372        105.PAD to      105.PADDI clk
ROUTE         1     0.689      105.PADDI to      RPLL.CLKI clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP clk_multiply/PLLInst_0
ROUTE       196     1.526     RPLL.CLKOP to    R23C28B.CLK SD_CLK_c
                  --------
                    3.587   (38.2% logic, 61.8% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP clk_multiply/PLLInst_0
ROUTE       196     1.693     RPLL.CLKOP to     RPLL.CLKFB SD_CLK_c
                  --------
                    1.693   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 4.863ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              all_modules1/sdram_controller1/repeatTimer/count__i12  (from all_modules1/sdram_controller1/delayTimer/count[2]_derived_14 +)
   Destination:    FF         Data in        all_modules1/sdram_controller1/state_FSM_i1  (to SD_CLK_c +)

   Delay:               6.202ns  (44.7% logic, 55.3% route), 6 logic levels.

 Constraint Details:

      6.202ns physical path delay all_modules1/sdram_controller1/repeatTimer/SLICE_11 to all_modules1/sdram_controller1/SLICE_169 exceeds
      7.500ns delay constraint less
      6.028ns skew and
      0.000ns feedback compensation and
      0.133ns DIN_SET requirement (totaling 1.339ns) by 4.863ns

 Physical Path Details:

      Data path all_modules1/sdram_controller1/repeatTimer/SLICE_11 to all_modules1/sdram_controller1/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R19C29C.CLK to     R19C29C.Q1 all_modules1/sdram_controller1/repeatTimer/SLICE_11 (from all_modules1/sdram_controller1/delayTimer/count[2]_derived_14)
ROUTE         2     1.239     R19C29C.Q1 to     R21C30A.A1 all_modules1/sdram_controller1/repeatTimer/count_12
C1TOFCO_DE  ---     0.684     R21C30A.A1 to    R21C30A.FCO all_modules1/SLICE_1
ROUTE         1     0.000    R21C30A.FCO to    R21C30B.FCI all_modules1/sdram_controller1/repeatTimer/n4216
FCITOF1_DE  ---     0.495    R21C30B.FCI to     R21C30B.F1 all_modules1/SLICE_9
ROUTE         5     0.577     R21C30B.F1 to     R19C30A.D1 all_modules1/sdram_controller1/repeat_tim_flag
CTOF_DEL    ---     0.408     R19C30A.D1 to     R19C30A.F1 all_modules1/sdram_controller1/SLICE_237
ROUTE         1     0.481     R19C30A.F1 to     R19C30A.D0 all_modules1/sdram_controller1/n4
CTOF_DEL    ---     0.408     R19C30A.D0 to     R19C30A.F0 all_modules1/sdram_controller1/SLICE_237
ROUTE         1     1.135     R19C30A.F0 to     R23C28B.D0 all_modules1/sdram_controller1/n63
CTOF_DEL    ---     0.408     R23C28B.D0 to     R23C28B.F0 all_modules1/sdram_controller1/SLICE_169
ROUTE         1     0.000     R23C28B.F0 to    R23C28B.DI0 all_modules1/sdram_controller1/n4546 (to SD_CLK_c)
                  --------
                    6.202   (44.7% logic, 55.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to all_modules1/sdram_controller1/repeatTimer/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372        105.PAD to      105.PADDI clk
ROUTE         1     0.689      105.PADDI to      RPLL.CLKI clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP clk_multiply/PLLInst_0
ROUTE       196     1.560     RPLL.CLKOP to    R18C30D.CLK SD_CLK_c
REG_DEL     ---     0.367    R18C30D.CLK to     R18C30D.Q1 all_modules1/sdram_controller1/SLICE_130
ROUTE         7     1.482     R18C30D.Q1 to     R16C26D.A0 all_modules1/sdram_controller1/n368
CTOF_DEL    ---     0.408     R16C26D.A0 to     R16C26D.F0 all_modules1/sdram_controller1/SLICE_235
ROUTE         2     1.178     R16C26D.F0 to     R14C20A.A1 all_modules1/sdram_controller1/n9
CTOF_DEL    ---     0.408     R14C20A.A1 to     R14C20A.F1 all_modules1/sdram_controller1/SLICE_234
ROUTE        24     2.151     R14C20A.F1 to    R19C29C.CLK all_modules1/sdram_controller1/delayTimer/count[2]_derived_14
                  --------
                    9.615   (26.6% logic, 73.4% route), 5 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP clk_multiply/PLLInst_0
ROUTE       196     1.693     RPLL.CLKOP to     RPLL.CLKFB SD_CLK_c
                  --------
                    1.693   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk to all_modules1/sdram_controller1/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372        105.PAD to      105.PADDI clk
ROUTE         1     0.689      105.PADDI to      RPLL.CLKI clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP clk_multiply/PLLInst_0
ROUTE       196     1.526     RPLL.CLKOP to    R23C28B.CLK SD_CLK_c
                  --------
                    3.587   (38.2% logic, 61.8% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP clk_multiply/PLLInst_0
ROUTE       196     1.693     RPLL.CLKOP to     RPLL.CLKFB SD_CLK_c
                  --------
                    1.693   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 4.836ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              all_modules1/sdram_controller1/repeatTimer/count__i7  (from all_modules1/sdram_controller1/delayTimer/count[2]_derived_14 +)
   Destination:    FF         Data in        all_modules1/sdram_controller1/state_FSM_i1  (to SD_CLK_c +)

   Delay:               6.175ns  (50.7% logic, 49.3% route), 8 logic levels.

 Constraint Details:

      6.175ns physical path delay all_modules1/sdram_controller1/repeatTimer/SLICE_13 to all_modules1/sdram_controller1/SLICE_169 exceeds
      7.500ns delay constraint less
      6.028ns skew and
      0.000ns feedback compensation and
      0.133ns DIN_SET requirement (totaling 1.339ns) by 4.836ns

 Physical Path Details:

      Data path all_modules1/sdram_controller1/repeatTimer/SLICE_13 to all_modules1/sdram_controller1/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R19C29A.CLK to     R19C29A.Q0 all_modules1/sdram_controller1/repeatTimer/SLICE_13 (from all_modules1/sdram_controller1/delayTimer/count[2]_derived_14)
ROUTE         2     0.849     R19C29A.Q0 to     R21C29C.A0 all_modules1/sdram_controller1/repeatTimer/count_7
C0TOFCO_DE  ---     0.787     R21C29C.A0 to    R21C29C.FCO SLICE_8
ROUTE         1     0.000    R21C29C.FCO to    R21C29D.FCI all_modules1/sdram_controller1/repeatTimer/n4214
FCITOFCO_D  ---     0.130    R21C29D.FCI to    R21C29D.FCO SLICE_6
ROUTE         1     0.000    R21C29D.FCO to    R21C30A.FCI all_modules1/sdram_controller1/repeatTimer/n4215
FCITOFCO_D  ---     0.130    R21C30A.FCI to    R21C30A.FCO all_modules1/SLICE_1
ROUTE         1     0.000    R21C30A.FCO to    R21C30B.FCI all_modules1/sdram_controller1/repeatTimer/n4216
FCITOF1_DE  ---     0.495    R21C30B.FCI to     R21C30B.F1 all_modules1/SLICE_9
ROUTE         5     0.577     R21C30B.F1 to     R19C30A.D1 all_modules1/sdram_controller1/repeat_tim_flag
CTOF_DEL    ---     0.408     R19C30A.D1 to     R19C30A.F1 all_modules1/sdram_controller1/SLICE_237
ROUTE         1     0.481     R19C30A.F1 to     R19C30A.D0 all_modules1/sdram_controller1/n4
CTOF_DEL    ---     0.408     R19C30A.D0 to     R19C30A.F0 all_modules1/sdram_controller1/SLICE_237
ROUTE         1     1.135     R19C30A.F0 to     R23C28B.D0 all_modules1/sdram_controller1/n63
CTOF_DEL    ---     0.408     R23C28B.D0 to     R23C28B.F0 all_modules1/sdram_controller1/SLICE_169
ROUTE         1     0.000     R23C28B.F0 to    R23C28B.DI0 all_modules1/sdram_controller1/n4546 (to SD_CLK_c)
                  --------
                    6.175   (50.7% logic, 49.3% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to all_modules1/sdram_controller1/repeatTimer/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372        105.PAD to      105.PADDI clk
ROUTE         1     0.689      105.PADDI to      RPLL.CLKI clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP clk_multiply/PLLInst_0
ROUTE       196     1.560     RPLL.CLKOP to    R18C30D.CLK SD_CLK_c
REG_DEL     ---     0.367    R18C30D.CLK to     R18C30D.Q1 all_modules1/sdram_controller1/SLICE_130
ROUTE         7     1.482     R18C30D.Q1 to     R16C26D.A0 all_modules1/sdram_controller1/n368
CTOF_DEL    ---     0.408     R16C26D.A0 to     R16C26D.F0 all_modules1/sdram_controller1/SLICE_235
ROUTE         2     1.178     R16C26D.F0 to     R14C20A.A1 all_modules1/sdram_controller1/n9
CTOF_DEL    ---     0.408     R14C20A.A1 to     R14C20A.F1 all_modules1/sdram_controller1/SLICE_234
ROUTE        24     2.151     R14C20A.F1 to    R19C29A.CLK all_modules1/sdram_controller1/delayTimer/count[2]_derived_14
                  --------
                    9.615   (26.6% logic, 73.4% route), 5 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP clk_multiply/PLLInst_0
ROUTE       196     1.693     RPLL.CLKOP to     RPLL.CLKFB SD_CLK_c
                  --------
                    1.693   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk to all_modules1/sdram_controller1/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372        105.PAD to      105.PADDI clk
ROUTE         1     0.689      105.PADDI to      RPLL.CLKI clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP clk_multiply/PLLInst_0
ROUTE       196     1.526     RPLL.CLKOP to    R23C28B.CLK SD_CLK_c
                  --------
                    3.587   (38.2% logic, 61.8% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP clk_multiply/PLLInst_0
ROUTE       196     1.693     RPLL.CLKOP to     RPLL.CLKFB SD_CLK_c
                  --------
                    1.693   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 4.816ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              all_modules1/sdram_controller1/repeatTimer/count__i11  (from all_modules1/sdram_controller1/delayTimer/count[2]_derived_14 +)
   Destination:    FF         Data in        all_modules1/sdram_controller1/state_FSM_i1  (to SD_CLK_c +)

   Delay:               6.155ns  (46.7% logic, 53.3% route), 6 logic levels.

 Constraint Details:

      6.155ns physical path delay all_modules1/sdram_controller1/repeatTimer/SLICE_11 to all_modules1/sdram_controller1/SLICE_169 exceeds
      7.500ns delay constraint less
      6.028ns skew and
      0.000ns feedback compensation and
      0.133ns DIN_SET requirement (totaling 1.339ns) by 4.816ns

 Physical Path Details:

      Data path all_modules1/sdram_controller1/repeatTimer/SLICE_11 to all_modules1/sdram_controller1/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R19C29C.CLK to     R19C29C.Q0 all_modules1/sdram_controller1/repeatTimer/SLICE_11 (from all_modules1/sdram_controller1/delayTimer/count[2]_derived_14)
ROUTE         2     1.089     R19C29C.Q0 to     R21C30A.A0 all_modules1/sdram_controller1/repeatTimer/count_11
C0TOFCO_DE  ---     0.787     R21C30A.A0 to    R21C30A.FCO all_modules1/SLICE_1
ROUTE         1     0.000    R21C30A.FCO to    R21C30B.FCI all_modules1/sdram_controller1/repeatTimer/n4216
FCITOF1_DE  ---     0.495    R21C30B.FCI to     R21C30B.F1 all_modules1/SLICE_9
ROUTE         5     0.577     R21C30B.F1 to     R19C30A.D1 all_modules1/sdram_controller1/repeat_tim_flag
CTOF_DEL    ---     0.408     R19C30A.D1 to     R19C30A.F1 all_modules1/sdram_controller1/SLICE_237
ROUTE         1     0.481     R19C30A.F1 to     R19C30A.D0 all_modules1/sdram_controller1/n4
CTOF_DEL    ---     0.408     R19C30A.D0 to     R19C30A.F0 all_modules1/sdram_controller1/SLICE_237
ROUTE         1     1.135     R19C30A.F0 to     R23C28B.D0 all_modules1/sdram_controller1/n63
CTOF_DEL    ---     0.408     R23C28B.D0 to     R23C28B.F0 all_modules1/sdram_controller1/SLICE_169
ROUTE         1     0.000     R23C28B.F0 to    R23C28B.DI0 all_modules1/sdram_controller1/n4546 (to SD_CLK_c)
                  --------
                    6.155   (46.7% logic, 53.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to all_modules1/sdram_controller1/repeatTimer/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372        105.PAD to      105.PADDI clk
ROUTE         1     0.689      105.PADDI to      RPLL.CLKI clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP clk_multiply/PLLInst_0
ROUTE       196     1.560     RPLL.CLKOP to    R18C30D.CLK SD_CLK_c
REG_DEL     ---     0.367    R18C30D.CLK to     R18C30D.Q1 all_modules1/sdram_controller1/SLICE_130
ROUTE         7     1.482     R18C30D.Q1 to     R16C26D.A0 all_modules1/sdram_controller1/n368
CTOF_DEL    ---     0.408     R16C26D.A0 to     R16C26D.F0 all_modules1/sdram_controller1/SLICE_235
ROUTE         2     1.178     R16C26D.F0 to     R14C20A.A1 all_modules1/sdram_controller1/n9
CTOF_DEL    ---     0.408     R14C20A.A1 to     R14C20A.F1 all_modules1/sdram_controller1/SLICE_234
ROUTE        24     2.151     R14C20A.F1 to    R19C29C.CLK all_modules1/sdram_controller1/delayTimer/count[2]_derived_14
                  --------
                    9.615   (26.6% logic, 73.4% route), 5 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP clk_multiply/PLLInst_0
ROUTE       196     1.693     RPLL.CLKOP to     RPLL.CLKFB SD_CLK_c
                  --------
                    1.693   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk to all_modules1/sdram_controller1/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372        105.PAD to      105.PADDI clk
ROUTE         1     0.689      105.PADDI to      RPLL.CLKI clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP clk_multiply/PLLInst_0
ROUTE       196     1.526     RPLL.CLKOP to    R23C28B.CLK SD_CLK_c
                  --------
                    3.587   (38.2% logic, 61.8% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP clk_multiply/PLLInst_0
ROUTE       196     1.693     RPLL.CLKOP to     RPLL.CLKFB SD_CLK_c
                  --------
                    1.693   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 4.733ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              all_modules1/sdram_controller1/repeatTimer/count__i8  (from all_modules1/sdram_controller1/delayTimer/count[2]_derived_14 +)
   Destination:    FF         Data in        all_modules1/sdram_controller1/state_FSM_i1  (to SD_CLK_c +)

   Delay:               6.072ns  (49.9% logic, 50.1% route), 8 logic levels.

 Constraint Details:

      6.072ns physical path delay all_modules1/sdram_controller1/repeatTimer/SLICE_13 to all_modules1/sdram_controller1/SLICE_169 exceeds
      7.500ns delay constraint less
      6.028ns skew and
      0.000ns feedback compensation and
      0.133ns DIN_SET requirement (totaling 1.339ns) by 4.733ns

 Physical Path Details:

      Data path all_modules1/sdram_controller1/repeatTimer/SLICE_13 to all_modules1/sdram_controller1/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R19C29A.CLK to     R19C29A.Q1 all_modules1/sdram_controller1/repeatTimer/SLICE_13 (from all_modules1/sdram_controller1/delayTimer/count[2]_derived_14)
ROUTE         2     0.849     R19C29A.Q1 to     R21C29C.A1 all_modules1/sdram_controller1/repeatTimer/count_8
C1TOFCO_DE  ---     0.684     R21C29C.A1 to    R21C29C.FCO SLICE_8
ROUTE         1     0.000    R21C29C.FCO to    R21C29D.FCI all_modules1/sdram_controller1/repeatTimer/n4214
FCITOFCO_D  ---     0.130    R21C29D.FCI to    R21C29D.FCO SLICE_6
ROUTE         1     0.000    R21C29D.FCO to    R21C30A.FCI all_modules1/sdram_controller1/repeatTimer/n4215
FCITOFCO_D  ---     0.130    R21C30A.FCI to    R21C30A.FCO all_modules1/SLICE_1
ROUTE         1     0.000    R21C30A.FCO to    R21C30B.FCI all_modules1/sdram_controller1/repeatTimer/n4216
FCITOF1_DE  ---     0.495    R21C30B.FCI to     R21C30B.F1 all_modules1/SLICE_9
ROUTE         5     0.577     R21C30B.F1 to     R19C30A.D1 all_modules1/sdram_controller1/repeat_tim_flag
CTOF_DEL    ---     0.408     R19C30A.D1 to     R19C30A.F1 all_modules1/sdram_controller1/SLICE_237
ROUTE         1     0.481     R19C30A.F1 to     R19C30A.D0 all_modules1/sdram_controller1/n4
CTOF_DEL    ---     0.408     R19C30A.D0 to     R19C30A.F0 all_modules1/sdram_controller1/SLICE_237
ROUTE         1     1.135     R19C30A.F0 to     R23C28B.D0 all_modules1/sdram_controller1/n63
CTOF_DEL    ---     0.408     R23C28B.D0 to     R23C28B.F0 all_modules1/sdram_controller1/SLICE_169
ROUTE         1     0.000     R23C28B.F0 to    R23C28B.DI0 all_modules1/sdram_controller1/n4546 (to SD_CLK_c)
                  --------
                    6.072   (49.9% logic, 50.1% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to all_modules1/sdram_controller1/repeatTimer/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372        105.PAD to      105.PADDI clk
ROUTE         1     0.689      105.PADDI to      RPLL.CLKI clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP clk_multiply/PLLInst_0
ROUTE       196     1.560     RPLL.CLKOP to    R18C30D.CLK SD_CLK_c
REG_DEL     ---     0.367    R18C30D.CLK to     R18C30D.Q1 all_modules1/sdram_controller1/SLICE_130
ROUTE         7     1.482     R18C30D.Q1 to     R16C26D.A0 all_modules1/sdram_controller1/n368
CTOF_DEL    ---     0.408     R16C26D.A0 to     R16C26D.F0 all_modules1/sdram_controller1/SLICE_235
ROUTE         2     1.178     R16C26D.F0 to     R14C20A.A1 all_modules1/sdram_controller1/n9
CTOF_DEL    ---     0.408     R14C20A.A1 to     R14C20A.F1 all_modules1/sdram_controller1/SLICE_234
ROUTE        24     2.151     R14C20A.F1 to    R19C29A.CLK all_modules1/sdram_controller1/delayTimer/count[2]_derived_14
                  --------
                    9.615   (26.6% logic, 73.4% route), 5 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP clk_multiply/PLLInst_0
ROUTE       196     1.693     RPLL.CLKOP to     RPLL.CLKFB SD_CLK_c
                  --------
                    1.693   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk to all_modules1/sdram_controller1/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372        105.PAD to      105.PADDI clk
ROUTE         1     0.689      105.PADDI to      RPLL.CLKI clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP clk_multiply/PLLInst_0
ROUTE       196     1.526     RPLL.CLKOP to    R23C28B.CLK SD_CLK_c
                  --------
                    3.587   (38.2% logic, 61.8% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP clk_multiply/PLLInst_0
ROUTE       196     1.693     RPLL.CLKOP to     RPLL.CLKFB SD_CLK_c
                  --------
                    1.693   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 4.706ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              all_modules1/sdram_controller1/repeatTimer/count__i9  (from all_modules1/sdram_controller1/delayTimer/count[2]_derived_14 +)
   Destination:    FF         Data in        all_modules1/sdram_controller1/state_FSM_i1  (to SD_CLK_c +)

   Delay:               6.045ns  (49.7% logic, 50.3% route), 7 logic levels.

 Constraint Details:

      6.045ns physical path delay all_modules1/sdram_controller1/repeatTimer/SLICE_12 to all_modules1/sdram_controller1/SLICE_169 exceeds
      7.500ns delay constraint less
      6.028ns skew and
      0.000ns feedback compensation and
      0.133ns DIN_SET requirement (totaling 1.339ns) by 4.706ns

 Physical Path Details:

      Data path all_modules1/sdram_controller1/repeatTimer/SLICE_12 to all_modules1/sdram_controller1/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R19C29B.CLK to     R19C29B.Q0 all_modules1/sdram_controller1/repeatTimer/SLICE_12 (from all_modules1/sdram_controller1/delayTimer/count[2]_derived_14)
ROUTE         2     0.849     R19C29B.Q0 to     R21C29D.A0 all_modules1/sdram_controller1/repeatTimer/count_9
C0TOFCO_DE  ---     0.787     R21C29D.A0 to    R21C29D.FCO SLICE_6
ROUTE         1     0.000    R21C29D.FCO to    R21C30A.FCI all_modules1/sdram_controller1/repeatTimer/n4215
FCITOFCO_D  ---     0.130    R21C30A.FCI to    R21C30A.FCO all_modules1/SLICE_1
ROUTE         1     0.000    R21C30A.FCO to    R21C30B.FCI all_modules1/sdram_controller1/repeatTimer/n4216
FCITOF1_DE  ---     0.495    R21C30B.FCI to     R21C30B.F1 all_modules1/SLICE_9
ROUTE         5     0.577     R21C30B.F1 to     R19C30A.D1 all_modules1/sdram_controller1/repeat_tim_flag
CTOF_DEL    ---     0.408     R19C30A.D1 to     R19C30A.F1 all_modules1/sdram_controller1/SLICE_237
ROUTE         1     0.481     R19C30A.F1 to     R19C30A.D0 all_modules1/sdram_controller1/n4
CTOF_DEL    ---     0.408     R19C30A.D0 to     R19C30A.F0 all_modules1/sdram_controller1/SLICE_237
ROUTE         1     1.135     R19C30A.F0 to     R23C28B.D0 all_modules1/sdram_controller1/n63
CTOF_DEL    ---     0.408     R23C28B.D0 to     R23C28B.F0 all_modules1/sdram_controller1/SLICE_169
ROUTE         1     0.000     R23C28B.F0 to    R23C28B.DI0 all_modules1/sdram_controller1/n4546 (to SD_CLK_c)
                  --------
                    6.045   (49.7% logic, 50.3% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to all_modules1/sdram_controller1/repeatTimer/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372        105.PAD to      105.PADDI clk
ROUTE         1     0.689      105.PADDI to      RPLL.CLKI clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP clk_multiply/PLLInst_0
ROUTE       196     1.560     RPLL.CLKOP to    R18C30D.CLK SD_CLK_c
REG_DEL     ---     0.367    R18C30D.CLK to     R18C30D.Q1 all_modules1/sdram_controller1/SLICE_130
ROUTE         7     1.482     R18C30D.Q1 to     R16C26D.A0 all_modules1/sdram_controller1/n368
CTOF_DEL    ---     0.408     R16C26D.A0 to     R16C26D.F0 all_modules1/sdram_controller1/SLICE_235
ROUTE         2     1.178     R16C26D.F0 to     R14C20A.A1 all_modules1/sdram_controller1/n9
CTOF_DEL    ---     0.408     R14C20A.A1 to     R14C20A.F1 all_modules1/sdram_controller1/SLICE_234
ROUTE        24     2.151     R14C20A.F1 to    R19C29B.CLK all_modules1/sdram_controller1/delayTimer/count[2]_derived_14
                  --------
                    9.615   (26.6% logic, 73.4% route), 5 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP clk_multiply/PLLInst_0
ROUTE       196     1.693     RPLL.CLKOP to     RPLL.CLKFB SD_CLK_c
                  --------
                    1.693   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk to all_modules1/sdram_controller1/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372        105.PAD to      105.PADDI clk
ROUTE         1     0.689      105.PADDI to      RPLL.CLKI clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP clk_multiply/PLLInst_0
ROUTE       196     1.526     RPLL.CLKOP to    R23C28B.CLK SD_CLK_c
                  --------
                    3.587   (38.2% logic, 61.8% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP clk_multiply/PLLInst_0
ROUTE       196     1.693     RPLL.CLKOP to     RPLL.CLKFB SD_CLK_c
                  --------
                    1.693   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 4.603ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              all_modules1/sdram_controller1/repeatTimer/count__i10  (from all_modules1/sdram_controller1/delayTimer/count[2]_derived_14 +)
   Destination:    FF         Data in        all_modules1/sdram_controller1/state_FSM_i1  (to SD_CLK_c +)

   Delay:               5.942ns  (48.8% logic, 51.2% route), 7 logic levels.

 Constraint Details:

      5.942ns physical path delay all_modules1/sdram_controller1/repeatTimer/SLICE_12 to all_modules1/sdram_controller1/SLICE_169 exceeds
      7.500ns delay constraint less
      6.028ns skew and
      0.000ns feedback compensation and
      0.133ns DIN_SET requirement (totaling 1.339ns) by 4.603ns

 Physical Path Details:

      Data path all_modules1/sdram_controller1/repeatTimer/SLICE_12 to all_modules1/sdram_controller1/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R19C29B.CLK to     R19C29B.Q1 all_modules1/sdram_controller1/repeatTimer/SLICE_12 (from all_modules1/sdram_controller1/delayTimer/count[2]_derived_14)
ROUTE         2     0.849     R19C29B.Q1 to     R21C29D.A1 all_modules1/sdram_controller1/repeatTimer/count_10
C1TOFCO_DE  ---     0.684     R21C29D.A1 to    R21C29D.FCO SLICE_6
ROUTE         1     0.000    R21C29D.FCO to    R21C30A.FCI all_modules1/sdram_controller1/repeatTimer/n4215
FCITOFCO_D  ---     0.130    R21C30A.FCI to    R21C30A.FCO all_modules1/SLICE_1
ROUTE         1     0.000    R21C30A.FCO to    R21C30B.FCI all_modules1/sdram_controller1/repeatTimer/n4216
FCITOF1_DE  ---     0.495    R21C30B.FCI to     R21C30B.F1 all_modules1/SLICE_9
ROUTE         5     0.577     R21C30B.F1 to     R19C30A.D1 all_modules1/sdram_controller1/repeat_tim_flag
CTOF_DEL    ---     0.408     R19C30A.D1 to     R19C30A.F1 all_modules1/sdram_controller1/SLICE_237
ROUTE         1     0.481     R19C30A.F1 to     R19C30A.D0 all_modules1/sdram_controller1/n4
CTOF_DEL    ---     0.408     R19C30A.D0 to     R19C30A.F0 all_modules1/sdram_controller1/SLICE_237
ROUTE         1     1.135     R19C30A.F0 to     R23C28B.D0 all_modules1/sdram_controller1/n63
CTOF_DEL    ---     0.408     R23C28B.D0 to     R23C28B.F0 all_modules1/sdram_controller1/SLICE_169
ROUTE         1     0.000     R23C28B.F0 to    R23C28B.DI0 all_modules1/sdram_controller1/n4546 (to SD_CLK_c)
                  --------
                    5.942   (48.8% logic, 51.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to all_modules1/sdram_controller1/repeatTimer/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372        105.PAD to      105.PADDI clk
ROUTE         1     0.689      105.PADDI to      RPLL.CLKI clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP clk_multiply/PLLInst_0
ROUTE       196     1.560     RPLL.CLKOP to    R18C30D.CLK SD_CLK_c
REG_DEL     ---     0.367    R18C30D.CLK to     R18C30D.Q1 all_modules1/sdram_controller1/SLICE_130
ROUTE         7     1.482     R18C30D.Q1 to     R16C26D.A0 all_modules1/sdram_controller1/n368
CTOF_DEL    ---     0.408     R16C26D.A0 to     R16C26D.F0 all_modules1/sdram_controller1/SLICE_235
ROUTE         2     1.178     R16C26D.F0 to     R14C20A.A1 all_modules1/sdram_controller1/n9
CTOF_DEL    ---     0.408     R14C20A.A1 to     R14C20A.F1 all_modules1/sdram_controller1/SLICE_234
ROUTE        24     2.151     R14C20A.F1 to    R19C29B.CLK all_modules1/sdram_controller1/delayTimer/count[2]_derived_14
                  --------
                    9.615   (26.6% logic, 73.4% route), 5 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP clk_multiply/PLLInst_0
ROUTE       196     1.693     RPLL.CLKOP to     RPLL.CLKFB SD_CLK_c
                  --------
                    1.693   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk to all_modules1/sdram_controller1/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372        105.PAD to      105.PADDI clk
ROUTE         1     0.689      105.PADDI to      RPLL.CLKI clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP clk_multiply/PLLInst_0
ROUTE       196     1.526     RPLL.CLKOP to    R23C28B.CLK SD_CLK_c
                  --------
                    3.587   (38.2% logic, 61.8% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP clk_multiply/PLLInst_0
ROUTE       196     1.693     RPLL.CLKOP to     RPLL.CLKFB SD_CLK_c
                  --------
                    1.693   (0.0% logic, 100.0% route), 1 logic levels.

Warning:  77.622MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "clk_c" 50.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SD_CLK_c" 133.333333 MHz |             |             |
;                                       |  133.333 MHz|   77.622 MHz|  10 *
                                        |             |             |
FREQUENCY NET "clk_c" 50.000000 MHz ;   |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
all_modules1/sdram_controller1/refreshTi|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=all_modules1/sdram_controller1/refreshTimer/n5">mer/n5</a>                                  |       1|     134|     60.09%
                                        |        |        |
all_modules1/sdram_controller1/refreshTi|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=all_modules1/sdram_controller1/refreshTimer/n9_adj_888">mer/n9_adj_888</a>                          |       1|     134|     60.09%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=refresh_tim_flag">refresh_tim_flag</a>                        |       3|     134|     60.09%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=SD_CLK_c_enable_117">SD_CLK_c_enable_117</a>                     |      13|     113|     50.67%
                                        |        |        |
all_modules1/sdram_controller1/refreshTi|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=all_modules1/sdram_controller1/refreshTimer/n12_adj_892">mer/n12_adj_892</a>                         |       1|      78|     34.98%
                                        |        |        |
all_modules1/sdram_controller1/refreshTi|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=all_modules1/sdram_controller1/refreshTimer/n11_adj_891">mer/n11_adj_891</a>                         |       1|      45|     20.18%
                                        |        |        |
all_modules1/sdram_controller1/initTimer|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=all_modules1/sdram_controller1/initTimer/n10">/n10</a>                                    |       1|      34|     15.25%
                                        |        |        |
all_modules1/sdram_controller1/initTimer|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=all_modules1/sdram_controller1/initTimer/n24">/n24</a>                                    |       1|      34|     15.25%
                                        |        |        |
all_modules1/sdram_controller1/initTimer|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=all_modules1/sdram_controller1/initTimer/n30">/n30</a>                                    |       3|      34|     15.25%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=all_modules1/sdram_controller1/n4546">all_modules1/sdram_controller1/n4546</a>    |       1|      33|     14.80%
                                        |        |        |
all_modules1/sdram_controller1/repeat_ti|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=all_modules1/sdram_controller1/repeat_tim_flag">m_flag</a>                                  |       5|      33|     14.80%
                                        |        |        |
all_modules1/sdram_controller1/initTimer|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=all_modules1/sdram_controller1/initTimer/n12">/n12</a>                                    |       1|      32|     14.35%
                                        |        |        |
all_modules1/sdram_controller1/refreshTi|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=all_modules1/sdram_controller1/refreshTimer/n10">mer/n10</a>                                 |       1|      32|     14.35%
                                        |        |        |
all_modules1/sdram_controller1/repeatTim|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=all_modules1/sdram_controller1/repeatTimer/n4216">er/n4216</a>                                |       1|      30|     13.45%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=all_modules1/sdram_controller1/n4836">all_modules1/sdram_controller1/n4836</a>    |       2|      28|     12.56%
                                        |        |        |
all_modules1/sdram_controller1/repeatTim|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=all_modules1/sdram_controller1/repeatTimer/n4215">er/n4215</a>                                |       1|      24|     10.76%
                                        |        |        |
all_modules1/sdram_controller1/SD_CLK_c_|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=all_modules1/sdram_controller1/SD_CLK_c_enable_68">enable_68</a>                               |       9|      24|     10.76%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: all_modules1/sdram_controller1/delayTimer/count[2]_derived_14   Source: all_modules1/sdram_controller1/SLICE_234.F1   Loads: 24
   No transfer within this clock domain is found

Clock Domain: clk_c   Source: clk.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: SD_CLK_c   Source: clk_multiply/PLLInst_0.CLKOP   Loads: 196
   Covered under: FREQUENCY NET "SD_CLK_c" 133.333333 MHz ;

   Data transfers from:
   Clock Domain: all_modules1/sdram_controller1/delayTimer/count[2]_derived_14   Source: all_modules1/sdram_controller1/SLICE_234.F1
      Covered under: FREQUENCY NET "SD_CLK_c" 133.333333 MHz ;   Transfers: 2

   Clock Domain: all_modules1/sdram_controller1/delayTimer/count[2]_derived_14   Source: all_modules1/sdram_controller1/SLICE_234.F1
      Covered under: FREQUENCY NET "SD_CLK_c" 133.333333 MHz ;   Transfers: 2

   Clock Domain: all_modules1/sdram_controller1/delayTimer/count[2]_derived_14   Source: all_modules1/sdram_controller1/SLICE_234.F1
      Covered under: FREQUENCY NET "SD_CLK_c" 133.333333 MHz ;   Transfers: 2

   Clock Domain: all_modules1/sdram_controller1/delayTimer/count[2]_derived_14   Source: all_modules1/sdram_controller1/SLICE_234.F1
      Covered under: FREQUENCY NET "SD_CLK_c" 133.333333 MHz ;   Transfers: 2

   Clock Domain: all_modules1/sdram_controller1/delayTimer/count[2]_derived_14   Source: all_modules1/sdram_controller1/SLICE_234.F1
      Covered under: FREQUENCY NET "SD_CLK_c" 133.333333 MHz ;   Transfers: 1

   Clock Domain: all_modules1/sdram_controller1/delayTimer/count[2]_derived_14   Source: all_modules1/sdram_controller1/SLICE_234.F1
      Covered under: FREQUENCY NET "SD_CLK_c" 133.333333 MHz ;   Transfers: 2


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 223  Score: 255987
Cumulative negative slack: 255987

Constraints cover 3525 paths, 2 nets, and 1675 connections (85.81% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.0.111.2</big></U></B>
Sun May 26 19:32:34 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o sdram_uart_Implementation.twr -gui -msgset C:/lscc/sd_ram_uart/promote.xml sdram_uart_Implementation.ncd sdram_uart_Implementation.prf 
Design file:     sdram_uart_implementation.ncd
Preference file: sdram_uart_implementation.prf
Device,speed:    LCMXO2-7000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "SD_CLK_c" 133.333333 MHz (0 errors)</A></LI>            3195 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "clk_c" 50.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "SD_CLK_c" 133.333333 MHz ;
            3195 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.137ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart1/DATo_i0_i3  (from SD_CLK_c +)
   Destination:    FF         Data in        all_modules1/fifo1/m_RAM1/RAM1  (to SD_CLK_c +)
                   FF                        all_modules1/fifo1/m_RAM1/RAM1

   Delay:               0.268ns  (49.6% logic, 50.4% route), 2 logic levels.

 Constraint Details:

      0.268ns physical path delay SLICE_6 to all_modules1/fifo1/SLICE_56 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.137ns

 Physical Path Details:

      Data path SLICE_6 to all_modules1/fifo1/SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C29D.CLK to     R21C29D.Q1 SLICE_6 (from SD_CLK_c)
ROUTE         1     0.135     R21C29D.Q1 to     R22C29C.D1 rx_dat_3
ZERO_DEL    ---     0.000     R22C29C.D1 to   R22C29C.WDO3 all_modules1/fifo1/m_RAM1/SLICE_54
ROUTE         1     0.000   R22C29C.WDO3 to    R22C29B.WD1 all_modules1/fifo1/m_RAM1/WD3_INT (to SD_CLK_c)
                  --------
                    0.268   (49.6% logic, 50.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_multiply/PLLInst_0 to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     0.689     RPLL.CLKOP to    R21C29D.CLK SD_CLK_c
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_multiply/PLLInst_0 to all_modules1/fifo1/SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     0.689     RPLL.CLKOP to    R22C29B.WCK SD_CLK_c
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.140ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              all_modules1/fifo1/i_addr_i0_i3  (from SD_CLK_c +)
   Destination:    FF         Data in        all_modules1/fifo1/m_RAM0/RAM0  (to SD_CLK_c +)
                   FF                        all_modules1/fifo1/m_RAM0/RAM0

   Delay:               0.271ns  (49.1% logic, 50.9% route), 2 logic levels.

 Constraint Details:

      0.271ns physical path delay all_modules1/fifo1/SLICE_71 to all_modules1/fifo1/SLICE_58 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.140ns

 Physical Path Details:

      Data path all_modules1/fifo1/SLICE_71 to all_modules1/fifo1/SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C29A.CLK to     R24C29A.Q0 all_modules1/fifo1/SLICE_71 (from SD_CLK_c)
ROUTE         5     0.138     R24C29A.Q0 to     R23C29C.D0 all_modules1/fifo1/i_addr_3
ZERO_DEL    ---     0.000     R23C29C.D0 to  R23C29C.WADO3 all_modules1/fifo1/m_RAM0/SLICE_57
ROUTE         2     0.000  R23C29C.WADO3 to   R23C29A.WAD3 all_modules1/fifo1/m_RAM0/WAD3_INT (to SD_CLK_c)
                  --------
                    0.271   (49.1% logic, 50.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_multiply/PLLInst_0 to all_modules1/fifo1/SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     0.689     RPLL.CLKOP to    R24C29A.CLK SD_CLK_c
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_multiply/PLLInst_0 to all_modules1/fifo1/SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     0.689     RPLL.CLKOP to    R23C29A.WCK SD_CLK_c
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.140ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              all_modules1/fifo1/i_addr_i0_i3  (from SD_CLK_c +)
   Destination:    FF         Data in        all_modules1/fifo1/m_RAM0/RAM1  (to SD_CLK_c +)
                   FF                        all_modules1/fifo1/m_RAM0/RAM1

   Delay:               0.271ns  (49.1% logic, 50.9% route), 2 logic levels.

 Constraint Details:

      0.271ns physical path delay all_modules1/fifo1/SLICE_71 to all_modules1/fifo1/SLICE_59 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.140ns

 Physical Path Details:

      Data path all_modules1/fifo1/SLICE_71 to all_modules1/fifo1/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C29A.CLK to     R24C29A.Q0 all_modules1/fifo1/SLICE_71 (from SD_CLK_c)
ROUTE         5     0.138     R24C29A.Q0 to     R23C29C.D0 all_modules1/fifo1/i_addr_3
ZERO_DEL    ---     0.000     R23C29C.D0 to  R23C29C.WADO3 all_modules1/fifo1/m_RAM0/SLICE_57
ROUTE         2     0.000  R23C29C.WADO3 to   R23C29B.WAD3 all_modules1/fifo1/m_RAM0/WAD3_INT (to SD_CLK_c)
                  --------
                    0.271   (49.1% logic, 50.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_multiply/PLLInst_0 to all_modules1/fifo1/SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     0.689     RPLL.CLKOP to    R24C29A.CLK SD_CLK_c
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_multiply/PLLInst_0 to all_modules1/fifo1/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     0.689     RPLL.CLKOP to    R23C29B.WCK SD_CLK_c
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.141ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              all_modules1/fifo2/i_addr_i0_i3  (from SD_CLK_c +)
   Destination:    FF         Data in        all_modules1/fifo2/m_RAM1/RAM0  (to SD_CLK_c +)
                   FF                        all_modules1/fifo2/m_RAM1/RAM0

   Delay:               0.272ns  (48.9% logic, 51.1% route), 2 logic levels.

 Constraint Details:

      0.272ns physical path delay all_modules1/fifo2/SLICE_76 to all_modules1/fifo2/SLICE_49 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.141ns

 Physical Path Details:

      Data path all_modules1/fifo2/SLICE_76 to all_modules1/fifo2/SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C33C.CLK to     R21C33C.Q0 all_modules1/fifo2/SLICE_76 (from SD_CLK_c)
ROUTE         5     0.139     R21C33C.Q0 to     R22C33C.D0 all_modules1/fifo2/i_addr_3
ZERO_DEL    ---     0.000     R22C33C.D0 to  R22C33C.WADO3 all_modules1/fifo2/m_RAM1/SLICE_48
ROUTE         2     0.000  R22C33C.WADO3 to   R22C33A.WAD3 all_modules1/fifo2/m_RAM1/WAD3_INT (to SD_CLK_c)
                  --------
                    0.272   (48.9% logic, 51.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_multiply/PLLInst_0 to all_modules1/fifo2/SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     0.689     RPLL.CLKOP to    R21C33C.CLK SD_CLK_c
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_multiply/PLLInst_0 to all_modules1/fifo2/SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     0.689     RPLL.CLKOP to    R22C33A.WCK SD_CLK_c
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.141ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              all_modules1/fifo2/i_addr_i0_i3  (from SD_CLK_c +)
   Destination:    FF         Data in        all_modules1/fifo2/m_RAM1/RAM1  (to SD_CLK_c +)
                   FF                        all_modules1/fifo2/m_RAM1/RAM1

   Delay:               0.272ns  (48.9% logic, 51.1% route), 2 logic levels.

 Constraint Details:

      0.272ns physical path delay all_modules1/fifo2/SLICE_76 to all_modules1/fifo2/SLICE_50 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.141ns

 Physical Path Details:

      Data path all_modules1/fifo2/SLICE_76 to all_modules1/fifo2/SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C33C.CLK to     R21C33C.Q0 all_modules1/fifo2/SLICE_76 (from SD_CLK_c)
ROUTE         5     0.139     R21C33C.Q0 to     R22C33C.D0 all_modules1/fifo2/i_addr_3
ZERO_DEL    ---     0.000     R22C33C.D0 to  R22C33C.WADO3 all_modules1/fifo2/m_RAM1/SLICE_48
ROUTE         2     0.000  R22C33C.WADO3 to   R22C33B.WAD3 all_modules1/fifo2/m_RAM1/WAD3_INT (to SD_CLK_c)
                  --------
                    0.272   (48.9% logic, 51.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_multiply/PLLInst_0 to all_modules1/fifo2/SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     0.689     RPLL.CLKOP to    R21C33C.CLK SD_CLK_c
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_multiply/PLLInst_0 to all_modules1/fifo2/SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     0.689     RPLL.CLKOP to    R22C33B.WCK SD_CLK_c
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.150ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              all_modules1/fifo1/i_addr_i0_i2  (from SD_CLK_c +)
   Destination:    FF         Data in        all_modules1/fifo1/m_RAM0/RAM0  (to SD_CLK_c +)
                   FF                        all_modules1/fifo1/m_RAM0/RAM0

   Delay:               0.281ns  (47.3% logic, 52.7% route), 2 logic levels.

 Constraint Details:

      0.281ns physical path delay all_modules1/fifo1/SLICE_70 to all_modules1/fifo1/SLICE_58 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.150ns

 Physical Path Details:

      Data path all_modules1/fifo1/SLICE_70 to all_modules1/fifo1/SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C29C.CLK to     R24C29C.Q1 all_modules1/fifo1/SLICE_70 (from SD_CLK_c)
ROUTE         7     0.148     R24C29C.Q1 to     R23C29C.C0 all_modules1/fifo1/i_addr_2
ZERO_DEL    ---     0.000     R23C29C.C0 to  R23C29C.WADO2 all_modules1/fifo1/m_RAM0/SLICE_57
ROUTE         2     0.000  R23C29C.WADO2 to   R23C29A.WAD2 all_modules1/fifo1/m_RAM0/WAD2_INT (to SD_CLK_c)
                  --------
                    0.281   (47.3% logic, 52.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_multiply/PLLInst_0 to all_modules1/fifo1/SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     0.689     RPLL.CLKOP to    R24C29C.CLK SD_CLK_c
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_multiply/PLLInst_0 to all_modules1/fifo1/SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     0.689     RPLL.CLKOP to    R23C29A.WCK SD_CLK_c
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.150ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              all_modules1/fifo1/i_addr_i0_i2  (from SD_CLK_c +)
   Destination:    FF         Data in        all_modules1/fifo1/m_RAM1/RAM0  (to SD_CLK_c +)
                   FF                        all_modules1/fifo1/m_RAM1/RAM0

   Delay:               0.281ns  (47.3% logic, 52.7% route), 2 logic levels.

 Constraint Details:

      0.281ns physical path delay all_modules1/fifo1/SLICE_70 to all_modules1/fifo1/SLICE_55 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.150ns

 Physical Path Details:

      Data path all_modules1/fifo1/SLICE_70 to all_modules1/fifo1/SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C29C.CLK to     R24C29C.Q1 all_modules1/fifo1/SLICE_70 (from SD_CLK_c)
ROUTE         7     0.148     R24C29C.Q1 to     R22C29C.C0 all_modules1/fifo1/i_addr_2
ZERO_DEL    ---     0.000     R22C29C.C0 to  R22C29C.WADO2 all_modules1/fifo1/m_RAM1/SLICE_54
ROUTE         2     0.000  R22C29C.WADO2 to   R22C29A.WAD2 all_modules1/fifo1/m_RAM1/WAD2_INT (to SD_CLK_c)
                  --------
                    0.281   (47.3% logic, 52.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_multiply/PLLInst_0 to all_modules1/fifo1/SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     0.689     RPLL.CLKOP to    R24C29C.CLK SD_CLK_c
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_multiply/PLLInst_0 to all_modules1/fifo1/SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     0.689     RPLL.CLKOP to    R22C29A.WCK SD_CLK_c
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.150ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              all_modules1/fifo1/i_addr_i0_i2  (from SD_CLK_c +)
   Destination:    FF         Data in        all_modules1/fifo1/m_RAM0/RAM1  (to SD_CLK_c +)
                   FF                        all_modules1/fifo1/m_RAM0/RAM1

   Delay:               0.281ns  (47.3% logic, 52.7% route), 2 logic levels.

 Constraint Details:

      0.281ns physical path delay all_modules1/fifo1/SLICE_70 to all_modules1/fifo1/SLICE_59 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.150ns

 Physical Path Details:

      Data path all_modules1/fifo1/SLICE_70 to all_modules1/fifo1/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C29C.CLK to     R24C29C.Q1 all_modules1/fifo1/SLICE_70 (from SD_CLK_c)
ROUTE         7     0.148     R24C29C.Q1 to     R23C29C.C0 all_modules1/fifo1/i_addr_2
ZERO_DEL    ---     0.000     R23C29C.C0 to  R23C29C.WADO2 all_modules1/fifo1/m_RAM0/SLICE_57
ROUTE         2     0.000  R23C29C.WADO2 to   R23C29B.WAD2 all_modules1/fifo1/m_RAM0/WAD2_INT (to SD_CLK_c)
                  --------
                    0.281   (47.3% logic, 52.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_multiply/PLLInst_0 to all_modules1/fifo1/SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     0.689     RPLL.CLKOP to    R24C29C.CLK SD_CLK_c
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_multiply/PLLInst_0 to all_modules1/fifo1/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     0.689     RPLL.CLKOP to    R23C29B.WCK SD_CLK_c
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.150ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              all_modules1/fifo1/i_addr_i0_i2  (from SD_CLK_c +)
   Destination:    FF         Data in        all_modules1/fifo1/m_RAM1/RAM1  (to SD_CLK_c +)
                   FF                        all_modules1/fifo1/m_RAM1/RAM1

   Delay:               0.281ns  (47.3% logic, 52.7% route), 2 logic levels.

 Constraint Details:

      0.281ns physical path delay all_modules1/fifo1/SLICE_70 to all_modules1/fifo1/SLICE_56 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.150ns

 Physical Path Details:

      Data path all_modules1/fifo1/SLICE_70 to all_modules1/fifo1/SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C29C.CLK to     R24C29C.Q1 all_modules1/fifo1/SLICE_70 (from SD_CLK_c)
ROUTE         7     0.148     R24C29C.Q1 to     R22C29C.C0 all_modules1/fifo1/i_addr_2
ZERO_DEL    ---     0.000     R22C29C.C0 to  R22C29C.WADO2 all_modules1/fifo1/m_RAM1/SLICE_54
ROUTE         2     0.000  R22C29C.WADO2 to   R22C29B.WAD2 all_modules1/fifo1/m_RAM1/WAD2_INT (to SD_CLK_c)
                  --------
                    0.281   (47.3% logic, 52.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_multiply/PLLInst_0 to all_modules1/fifo1/SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     0.689     RPLL.CLKOP to    R24C29C.CLK SD_CLK_c
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_multiply/PLLInst_0 to all_modules1/fifo1/SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     0.689     RPLL.CLKOP to    R22C29B.WCK SD_CLK_c
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.213ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart1/DATo_i0_i0  (from SD_CLK_c +)
   Destination:    FF         Data in        all_modules1/fifo1/m_RAM1/RAM0  (to SD_CLK_c +)
                   FF                        all_modules1/fifo1/m_RAM1/RAM0

   Delay:               0.344ns  (38.7% logic, 61.3% route), 2 logic levels.

 Constraint Details:

      0.344ns physical path delay SLICE_8 to all_modules1/fifo1/SLICE_55 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.213ns

 Physical Path Details:

      Data path SLICE_8 to all_modules1/fifo1/SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C29C.CLK to     R21C29C.Q0 SLICE_8 (from SD_CLK_c)
ROUTE         1     0.211     R21C29C.Q0 to     R22C29C.A1 rx_dat_0
ZERO_DEL    ---     0.000     R22C29C.A1 to   R22C29C.WDO0 all_modules1/fifo1/m_RAM1/SLICE_54
ROUTE         1     0.000   R22C29C.WDO0 to    R22C29A.WD0 all_modules1/fifo1/m_RAM1/WD0_INT (to SD_CLK_c)
                  --------
                    0.344   (38.7% logic, 61.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_multiply/PLLInst_0 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     0.689     RPLL.CLKOP to    R21C29C.CLK SD_CLK_c
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_multiply/PLLInst_0 to all_modules1/fifo1/SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     0.689     RPLL.CLKOP to    R22C29A.WCK SD_CLK_c
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "clk_c" 50.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SD_CLK_c" 133.333333 MHz |             |             |
;                                       |     0.000 ns|     0.137 ns|   2  
                                        |             |             |
FREQUENCY NET "clk_c" 50.000000 MHz ;   |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: all_modules1/sdram_controller1/delayTimer/count[2]_derived_14   Source: all_modules1/sdram_controller1/SLICE_234.F1   Loads: 24
   No transfer within this clock domain is found

Clock Domain: clk_c   Source: clk.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: SD_CLK_c   Source: clk_multiply/PLLInst_0.CLKOP   Loads: 196
   Covered under: FREQUENCY NET "SD_CLK_c" 133.333333 MHz ;

   Data transfers from:
   Clock Domain: all_modules1/sdram_controller1/delayTimer/count[2]_derived_14   Source: all_modules1/sdram_controller1/SLICE_234.F1
      Covered under: FREQUENCY NET "SD_CLK_c" 133.333333 MHz ;   Transfers: 1

   Clock Domain: all_modules1/sdram_controller1/delayTimer/count[2]_derived_14   Source: all_modules1/sdram_controller1/SLICE_234.F1
      Covered under: FREQUENCY NET "SD_CLK_c" 133.333333 MHz ;   Transfers: 2

   Clock Domain: all_modules1/sdram_controller1/delayTimer/count[2]_derived_14   Source: all_modules1/sdram_controller1/SLICE_234.F1
      Covered under: FREQUENCY NET "SD_CLK_c" 133.333333 MHz ;   Transfers: 2

   Clock Domain: all_modules1/sdram_controller1/delayTimer/count[2]_derived_14   Source: all_modules1/sdram_controller1/SLICE_234.F1
      Covered under: FREQUENCY NET "SD_CLK_c" 133.333333 MHz ;   Transfers: 2

   Clock Domain: all_modules1/sdram_controller1/delayTimer/count[2]_derived_14   Source: all_modules1/sdram_controller1/SLICE_234.F1
      Covered under: FREQUENCY NET "SD_CLK_c" 133.333333 MHz ;   Transfers: 2

   Clock Domain: all_modules1/sdram_controller1/delayTimer/count[2]_derived_14   Source: all_modules1/sdram_controller1/SLICE_234.F1
      Covered under: FREQUENCY NET "SD_CLK_c" 133.333333 MHz ;   Transfers: 2


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3525 paths, 2 nets, and 1675 connections (85.81% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 223 (setup), 0 (hold)
Score: 255987 (setup), 0 (hold)
Cumulative negative slack: 255987 (255987+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
