

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Mon Dec 21 15:10:42 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_fir_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.371 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       17|       17| 85.000 ns | 85.000 ns |   17|   17|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    515|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     48|    3440|     16|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    181|    -|
|Register         |        -|      -|    1810|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     48|    5250|    712|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     21|       4|      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +--------------------------+----------------------+---------+-------+-----+----+-----+
    |fir_mul_32s_32s_3bkb_U1   |fir_mul_32s_32s_3bkb  |        0|      3|  215|   1|    0|
    |fir_mul_32s_32s_3bkb_U2   |fir_mul_32s_32s_3bkb  |        0|      3|  215|   1|    0|
    |fir_mul_32s_32s_3bkb_U3   |fir_mul_32s_32s_3bkb  |        0|      3|  215|   1|    0|
    |fir_mul_32s_32s_3bkb_U4   |fir_mul_32s_32s_3bkb  |        0|      3|  215|   1|    0|
    |fir_mul_32s_32s_3bkb_U5   |fir_mul_32s_32s_3bkb  |        0|      3|  215|   1|    0|
    |fir_mul_32s_32s_3bkb_U6   |fir_mul_32s_32s_3bkb  |        0|      3|  215|   1|    0|
    |fir_mul_32s_32s_3bkb_U7   |fir_mul_32s_32s_3bkb  |        0|      3|  215|   1|    0|
    |fir_mul_32s_32s_3bkb_U8   |fir_mul_32s_32s_3bkb  |        0|      3|  215|   1|    0|
    |fir_mul_32s_32s_3bkb_U9   |fir_mul_32s_32s_3bkb  |        0|      3|  215|   1|    0|
    |fir_mul_32s_32s_3bkb_U10  |fir_mul_32s_32s_3bkb  |        0|      3|  215|   1|    0|
    |fir_mul_32s_32s_3bkb_U11  |fir_mul_32s_32s_3bkb  |        0|      3|  215|   1|    0|
    |fir_mul_32s_32s_3bkb_U12  |fir_mul_32s_32s_3bkb  |        0|      3|  215|   1|    0|
    |fir_mul_32s_32s_3bkb_U13  |fir_mul_32s_32s_3bkb  |        0|      3|  215|   1|    0|
    |fir_mul_32s_32s_3bkb_U14  |fir_mul_32s_32s_3bkb  |        0|      3|  215|   1|    0|
    |fir_mul_32s_32s_3bkb_U15  |fir_mul_32s_32s_3bkb  |        0|      3|  215|   1|    0|
    |fir_mul_32s_32s_3bkb_U16  |fir_mul_32s_32s_3bkb  |        0|      3|  215|   1|    0|
    +--------------------------+----------------------+---------+-------+-----+----+-----+
    |Total                     |                      |        0|     48| 3440|  16|    0|
    +--------------------------+----------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln18_10_fu_532_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln18_11_fu_528_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln18_12_fu_536_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln18_13_fu_545_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln18_1_fu_431_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln18_2_fu_502_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln18_3_fu_511_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln18_4_fu_507_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln18_5_fu_515_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln18_6_fu_550_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln18_7_fu_520_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln18_8_fu_524_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln18_9_fu_541_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln18_fu_498_p2     |     +    |      0|  0|  32|          32|          32|
    |output_r               |     +    |      0|  0|  32|          32|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 515|         480|         480|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  93|         19|    1|         19|
    |taps_address0  |  44|          9|    4|         36|
    |taps_address1  |  44|          9|    4|         36|
    +---------------+----+-----------+-----+-----------+
    |Total          | 181|         37|    9|         91|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |add_ln18_11_reg_874         |  32|   0|   32|          0|
    |add_ln18_12_reg_879         |  32|   0|   32|          0|
    |add_ln18_13_reg_884         |  32|   0|   32|          0|
    |add_ln18_1_reg_764          |  32|   0|   32|          0|
    |add_ln18_2_reg_809          |  32|   0|   32|          0|
    |add_ln18_4_reg_824          |  32|   0|   32|          0|
    |add_ln18_5_reg_839          |  32|   0|   32|          0|
    |add_ln18_7_reg_844          |  32|   0|   32|          0|
    |add_ln18_8_reg_849          |  32|   0|   32|          0|
    |ap_CS_fsm                   |  18|   0|   18|          0|
    |delay_line_0                |  32|   0|   32|          0|
    |delay_line_1                |  32|   0|   32|          0|
    |delay_line_10               |  32|   0|   32|          0|
    |delay_line_10_load_reg_723  |  32|   0|   32|          0|
    |delay_line_11               |  32|   0|   32|          0|
    |delay_line_12               |  32|   0|   32|          0|
    |delay_line_13               |  32|   0|   32|          0|
    |delay_line_14               |  32|   0|   32|          0|
    |delay_line_2                |  32|   0|   32|          0|
    |delay_line_2_load_reg_590   |  32|   0|   32|          0|
    |delay_line_3                |  32|   0|   32|          0|
    |delay_line_4                |  32|   0|   32|          0|
    |delay_line_5                |  32|   0|   32|          0|
    |delay_line_6                |  32|   0|   32|          0|
    |delay_line_6_load_reg_651   |  32|   0|   32|          0|
    |delay_line_7                |  32|   0|   32|          0|
    |delay_line_8                |  32|   0|   32|          0|
    |delay_line_8_load_reg_692   |  32|   0|   32|          0|
    |delay_line_9                |  32|   0|   32|          0|
    |mul_ln18_10_reg_829         |  32|   0|   32|          0|
    |mul_ln18_11_reg_834         |  32|   0|   32|          0|
    |mul_ln18_12_reg_854         |  32|   0|   32|          0|
    |mul_ln18_13_reg_859         |  32|   0|   32|          0|
    |mul_ln18_14_reg_864         |  32|   0|   32|          0|
    |mul_ln18_15_reg_869         |  32|   0|   32|          0|
    |mul_ln18_1_reg_759          |  32|   0|   32|          0|
    |mul_ln18_2_reg_734          |  32|   0|   32|          0|
    |mul_ln18_3_reg_739          |  32|   0|   32|          0|
    |mul_ln18_4_reg_789          |  32|   0|   32|          0|
    |mul_ln18_5_reg_794          |  32|   0|   32|          0|
    |mul_ln18_6_reg_799          |  32|   0|   32|          0|
    |mul_ln18_7_reg_804          |  32|   0|   32|          0|
    |mul_ln18_8_reg_814          |  32|   0|   32|          0|
    |mul_ln18_9_reg_819          |  32|   0|   32|          0|
    |mul_ln18_reg_754            |  32|   0|   32|          0|
    |reg_244                     |  32|   0|   32|          0|
    |reg_248                     |  32|   0|   32|          0|
    |reg_252                     |  32|   0|   32|          0|
    |reg_256                     |  32|   0|   32|          0|
    |taps_load_10_reg_703        |  32|   0|   32|          0|
    |taps_load_11_reg_708        |  32|   0|   32|          0|
    |taps_load_4_reg_601         |  32|   0|   32|          0|
    |taps_load_5_reg_606         |  32|   0|   32|          0|
    |taps_load_6_reg_631         |  32|   0|   32|          0|
    |taps_load_7_reg_636         |  32|   0|   32|          0|
    |taps_load_8_reg_672         |  32|   0|   32|          0|
    |taps_load_9_reg_677         |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |1810|   0| 1810|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start         |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done          | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle          | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready         | out |    1| ap_ctrl_hs |      fir     | return value |
|input_r          |  in |   32|   ap_none  |    input_r   |    scalar    |
|output_r         | out |   32|   ap_vld   |   output_r   |    pointer   |
|output_r_ap_vld  | out |    1|   ap_vld   |   output_r   |    pointer   |
|taps_address0    | out |    4|  ap_memory |     taps     |     array    |
|taps_ce0         | out |    1|  ap_memory |     taps     |     array    |
|taps_q0          |  in |   32|  ap_memory |     taps     |     array    |
|taps_address1    | out |    4|  ap_memory |     taps     |     array    |
|taps_ce1         | out |    1|  ap_memory |     taps     |     array    |
|taps_q1          |  in |   32|  ap_memory |     taps     |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

