module top_module (
    input clk,
    input [7:0] in,
    output [7:0] pedge
);

    reg [7:0] prev;
    always @(posedge clk) begin
        pedge<=in&~prev;//detects 0â†’1 transitions of clk
        prev<=in;//updates previous state
    end
    endmodule