// Seed: 1667434405
`timescale 1 ps / 1ps `timescale 1ps / 1ps
module module_0 (
    output id_0,
    output logic id_1,
    output logic id_2,
    output id_3
);
  logic id_5;
  logic id_6;
  always @(posedge 1) begin
    id_5 = 1 % 1;
  end
endmodule
