5 10 101 6 *
8 /Users/trevorw/projects/devel/covered/diags/verilog -t main -vcd event1.1.vcd -o event1.1.cdd -v event1.1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" event1.1.v 1 36 1
2 1 8 90009 1 1 1008 0 0 1 1 a
2 2 8 90009 3 29 100a 1 0 1 18 0 1 0 0 0 0
2 3 9 20006 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 4 15 90009 1 1 1008 0 0 1 1 b
2 5 15 90009 3 29 100a 4 0 1 18 0 1 0 0 0 0
2 6 15 110011 1 1 1014 0 0 1 1 d
2 7 15 100010 1 1b 1028 6 0 1 18 0 1 0 1 0 0
2 8 15 c000c 0 1 1410 0 0 1 1 e
2 9 15 c0011 1 37 3a 7 8
2 10 16 90009 1 1 1008 0 0 1 1 c
2 11 16 90009 3 29 100a 10 0 1 18 0 1 0 0 0 0
2 12 16 110011 1 1 1008 0 0 1 1 d
2 13 16 100010 1 1b 1004 12 0 1 18 0 1 1 0 0 0
2 14 16 c000c 0 1 1410 0 0 1 1 f
2 15 16 c0011 1 37 16 13 14
2 16 18 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 a 3 1880007 1 0 0 0 1 17 1 1 0 0 0
1 b 4 1880007 1 0 0 0 1 17 1 1 0 0 0
1 c 4 188000a 1 0 0 0 1 17 1 1 0 0 0
1 d 6 70007 1 0 0 0 1 17 0 1 1 0 0
1 e 6 87000a 1 0 0 0 1 17 0 1 0 0 0
1 f 6 87000d 1 0 0 0 1 17 0 1 0 0 0
4 3 6 2 0
4 2 1 3 0
4 9 6 5 5
4 5 1 9 0
4 15 6 11 11
4 11 1 15 0
4 16 1 0 0
3 1 main.$u0 "main.$u0" event1.1.v 0 13 1
2 17 10 30005 1 3c 1012 0 0 1 1 b
2 18 11 40004 1 0 1008 0 0 32 48 5 0
2 19 11 30004 2 2c 900a 18 0 32 18 0 ffffffff 0 0 0 0
2 20 12 30005 1 3c 1012 0 0 1 1 c
4 20 0 0 0
4 19 0 20 0
4 17 11 19 19
3 1 main.$u1 "main.$u1" event1.1.v 0 24 1
2 21 19 50008 1 0 21004 0 0 1 16 0 0
2 22 19 10001 0 1 1410 0 0 1 1 d
2 23 19 10008 1 37 16 21 22
2 24 20 20002 1 0 1008 0 0 32 48 5 0
2 25 20 10002 2 2c 900a 24 0 32 18 0 ffffffff 0 0 0 0
2 26 21 10003 1 3c 1012 0 0 1 1 a
2 27 22 20002 1 0 1008 0 0 32 48 2 0
2 28 22 10002 2 2c 900a 27 0 32 18 0 ffffffff 0 0 0 0
2 29 23 50008 1 0 21008 0 0 1 16 1 0
2 30 23 10001 0 1 1410 0 0 1 1 d
2 31 23 10008 1 37 1a 29 30
4 31 0 0 0
4 28 0 31 0
4 26 0 28 28
4 25 0 26 0
4 23 11 25 25
3 1 main.$u2 "main.$u2" event1.1.v 0 34 1
