<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3677" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3677{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3677{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3677{left:244px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3677{left:70px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-1.19px;}
#t5_3677{left:70px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t6_3677{left:70px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t7_3677{left:70px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t8_3677{left:491px;bottom:1036px;}
#t9_3677{left:507px;bottom:1030px;letter-spacing:-0.31px;}
#ta_3677{left:541px;bottom:1036px;}
#tb_3677{left:556px;bottom:1030px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tc_3677{left:70px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#td_3677{left:70px;bottom:996px;letter-spacing:-0.15px;word-spacing:-0.78px;}
#te_3677{left:70px;bottom:979px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tf_3677{left:70px;bottom:955px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tg_3677{left:70px;bottom:928px;}
#th_3677{left:96px;bottom:932px;letter-spacing:-0.14px;word-spacing:-1.38px;}
#ti_3677{left:96px;bottom:915px;letter-spacing:-0.12px;}
#tj_3677{left:70px;bottom:889px;}
#tk_3677{left:96px;bottom:892px;letter-spacing:-0.17px;word-spacing:-0.68px;}
#tl_3677{left:96px;bottom:875px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tm_3677{left:70px;bottom:849px;}
#tn_3677{left:96px;bottom:852px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#to_3677{left:96px;bottom:836px;letter-spacing:-0.16px;word-spacing:-0.87px;}
#tp_3677{left:96px;bottom:819px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tq_3677{left:70px;bottom:792px;}
#tr_3677{left:96px;bottom:796px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#ts_3677{left:96px;bottom:779px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tt_3677{left:70px;bottom:753px;}
#tu_3677{left:96px;bottom:756px;letter-spacing:-0.14px;word-spacing:-0.71px;}
#tv_3677{left:96px;bottom:739px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tw_3677{left:70px;bottom:681px;letter-spacing:0.14px;}
#tx_3677{left:152px;bottom:681px;letter-spacing:0.16px;}
#ty_3677{left:70px;bottom:657px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tz_3677{left:70px;bottom:640px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#t10_3677{left:394px;bottom:640px;letter-spacing:-0.16px;word-spacing:-0.57px;}
#t11_3677{left:576px;bottom:640px;letter-spacing:-0.13px;word-spacing:-0.59px;}
#t12_3677{left:70px;bottom:623px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#t13_3677{left:70px;bottom:606px;letter-spacing:-0.17px;word-spacing:-0.92px;}
#t14_3677{left:70px;bottom:590px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t15_3677{left:70px;bottom:573px;letter-spacing:-0.15px;word-spacing:-0.68px;}
#t16_3677{left:70px;bottom:548px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t17_3677{left:70px;bottom:532px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t18_3677{left:70px;bottom:515px;}
#t19_3677{left:77px;bottom:515px;letter-spacing:-0.15px;}
#t1a_3677{left:165px;bottom:515px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1b_3677{left:70px;bottom:498px;letter-spacing:-0.15px;word-spacing:-1.16px;}
#t1c_3677{left:70px;bottom:481px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1d_3677{left:70px;bottom:457px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1e_3677{left:70px;bottom:440px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1f_3677{left:70px;bottom:423px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1g_3677{left:70px;bottom:399px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t1h_3677{left:70px;bottom:372px;}
#t1i_3677{left:96px;bottom:376px;letter-spacing:-0.14px;word-spacing:-0.68px;}
#t1j_3677{left:96px;bottom:359px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1k_3677{left:70px;bottom:333px;}
#t1l_3677{left:96px;bottom:336px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t1m_3677{left:70px;bottom:312px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1n_3677{left:70px;bottom:285px;}
#t1o_3677{left:96px;bottom:289px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#t1p_3677{left:96px;bottom:272px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1q_3677{left:70px;bottom:245px;}
#t1r_3677{left:96px;bottom:249px;letter-spacing:-0.15px;word-spacing:-0.99px;}
#t1s_3677{left:96px;bottom:232px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1t_3677{left:96px;bottom:215px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1u_3677{left:70px;bottom:157px;letter-spacing:0.14px;}
#t1v_3677{left:152px;bottom:157px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1w_3677{left:70px;bottom:133px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1x_3677{left:70px;bottom:116px;letter-spacing:-0.15px;word-spacing:-0.46px;}

.s1_3677{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3677{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3677{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3677{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s5_3677{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3677{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3677{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s8_3677{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3677" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3677Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3677" style="-webkit-user-select: none;"><object width="935" height="1210" data="3677/3677.svg" type="image/svg+xml" id="pdf3677" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3677" class="t s1_3677">Vol. 3B </span><span id="t2_3677" class="t s1_3677">18-45 </span>
<span id="t3_3677" class="t s2_3677">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_3677" class="t s3_3677">Cache Monitoring Technology (CMT) allows an Operating System, Hypervisor or similar system management agent </span>
<span id="t5_3677" class="t s3_3677">to determine the usage of cache by applications running on the platform. The initial implementation is directed at </span>
<span id="t6_3677" class="t s3_3677">L3 cache monitoring (currently the last level cache in most server platforms). </span>
<span id="t7_3677" class="t s3_3677">Memory Bandwidth Monitoring (MBM), introduced in the Intel </span>
<span id="t8_3677" class="t s4_3677">® </span>
<span id="t9_3677" class="t s3_3677">Xeon </span>
<span id="ta_3677" class="t s4_3677">® </span>
<span id="tb_3677" class="t s3_3677">processor E5 v4 family, builds on the CMT </span>
<span id="tc_3677" class="t s3_3677">infrastructure to allow monitoring of bandwidth from one level of the cache hierarchy to the next - in this case </span>
<span id="td_3677" class="t s3_3677">focusing on the L3 cache, which is typically backed directly by system memory. As a result of this implementation, </span>
<span id="te_3677" class="t s3_3677">memory bandwidth can be monitored. </span>
<span id="tf_3677" class="t s3_3677">The monitoring mechanisms described provide the following key shared infrastructure features: </span>
<span id="tg_3677" class="t s5_3677">• </span><span id="th_3677" class="t s3_3677">A mechanism to enumerate the presence of the monitoring capabilities within the platform (via a CPUID feature </span>
<span id="ti_3677" class="t s3_3677">bit). </span>
<span id="tj_3677" class="t s5_3677">• </span><span id="tk_3677" class="t s3_3677">A framework to enumerate the details of each sub-feature (including CMT and MBM, as discussed later, via </span>
<span id="tl_3677" class="t s3_3677">CPUID leaves and sub-leaves). </span>
<span id="tm_3677" class="t s5_3677">• </span><span id="tn_3677" class="t s3_3677">A mechanism for the OS or Hypervisor to indicate a software-defined ID for each of the software threads (appli- </span>
<span id="to_3677" class="t s3_3677">cations, virtual machines, etc.) that are scheduled to run on a logical processor. These identifiers are known as </span>
<span id="tp_3677" class="t s3_3677">Resource Monitoring IDs (RMIDs). </span>
<span id="tq_3677" class="t s5_3677">• </span><span id="tr_3677" class="t s3_3677">Mechanisms in hardware to monitor cache occupancy and bandwidth statistics as applicable to a given product </span>
<span id="ts_3677" class="t s3_3677">generation on a per software-id basis. </span>
<span id="tt_3677" class="t s5_3677">• </span><span id="tu_3677" class="t s3_3677">Mechanisms for the OS or Hypervisor to read back the collected metrics such as L3 occupancy or Memory </span>
<span id="tv_3677" class="t s3_3677">Bandwidth for a given software ID at any point during runtime. </span>
<span id="tw_3677" class="t s6_3677">18.18.1 </span><span id="tx_3677" class="t s6_3677">Overview of Cache Monitoring Technology and Memory Bandwidth Monitoring </span>
<span id="ty_3677" class="t s3_3677">The shared resource monitoring features described in this chapter provide a layer of abstraction between applica- </span>
<span id="tz_3677" class="t s3_3677">tions and logical processors through the use of </span><span id="t10_3677" class="t s7_3677">Resource Monitoring ID</span><span id="t11_3677" class="t s3_3677">s (RMIDs). Each logical processor in the </span>
<span id="t12_3677" class="t s3_3677">system can be assigned an RMID independently, or multiple logical processors can be assigned to the same RMID </span>
<span id="t13_3677" class="t s3_3677">value (e.g., to track an application with multiple threads). For each logical processor, only one RMID value is active </span>
<span id="t14_3677" class="t s3_3677">at a time. This is enforced by the IA32_PQR_ASSOC MSR, which specifies the active RMID of a logical processor. </span>
<span id="t15_3677" class="t s3_3677">Writing to this MSR by software changes the active RMID of the logical processor from an old value to a new value. </span>
<span id="t16_3677" class="t s3_3677">The underlying platform shared resource monitoring hardware tracks cache metrics such as cache utilization and </span>
<span id="t17_3677" class="t s3_3677">misses as a result of memory accesses according to the RMIDs and reports monitored data via a counter register </span>
<span id="t18_3677" class="t s3_3677">(</span><span id="t19_3677" class="t s8_3677">IA32_QM_CTR)</span><span id="t1a_3677" class="t s3_3677">. The specific event types supported vary by generation and can be enumerated via CPUID. Before </span>
<span id="t1b_3677" class="t s3_3677">reading back monitored data software must configure an event selection MSR (IA32_QM_EVTSEL) to specify which </span>
<span id="t1c_3677" class="t s3_3677">metric is to be reported, and the specific RMID for which the data should be returned. </span>
<span id="t1d_3677" class="t s3_3677">Processor support of the monitoring framework and sub-features such as CMT is reported via the CPUID instruc- </span>
<span id="t1e_3677" class="t s3_3677">tion. The resource type available to the monitoring framework is enumerated via a new leaf function in CPUID. </span>
<span id="t1f_3677" class="t s3_3677">Reading and writing to the monitoring MSRs requires the RDMSR and WRMSR instructions. </span>
<span id="t1g_3677" class="t s3_3677">The Cache Monitoring Technology feature set provides the following unique mechanisms: </span>
<span id="t1h_3677" class="t s5_3677">• </span><span id="t1i_3677" class="t s3_3677">A mechanism to enumerate the presence and details of the CMT feature as applicable to a given level of the </span>
<span id="t1j_3677" class="t s3_3677">cache hierarchy, independent of other monitoring features. </span>
<span id="t1k_3677" class="t s5_3677">• </span><span id="t1l_3677" class="t s3_3677">CMT-specific event codes to read occupancy for a given level of the cache hierarchy. </span>
<span id="t1m_3677" class="t s3_3677">The Memory Bandwidth Monitoring feature provides the following unique mechanisms: </span>
<span id="t1n_3677" class="t s5_3677">• </span><span id="t1o_3677" class="t s3_3677">A mechanism to enumerate the presence and details of the MBM feature as applicable to a given level of the </span>
<span id="t1p_3677" class="t s3_3677">cache hierarchy, independent of other monitoring features. </span>
<span id="t1q_3677" class="t s5_3677">• </span><span id="t1r_3677" class="t s3_3677">MBM-specific event codes to read bandwidth out to the next level of the hierarchy and various sub-event codes </span>
<span id="t1s_3677" class="t s3_3677">to read more specific metrics as discussed later (e.g., total bandwidth vs. bandwidth only from local memory </span>
<span id="t1t_3677" class="t s3_3677">controllers on the same package). </span>
<span id="t1u_3677" class="t s6_3677">18.18.2 </span><span id="t1v_3677" class="t s6_3677">Enabling Monitoring: Usage Flow </span>
<span id="t1w_3677" class="t s3_3677">Figure 18-19 illustrates the key steps for OS/VMM to detect support of shared resource monitoring features such </span>
<span id="t1x_3677" class="t s3_3677">as CMT and enable resource monitoring for available resource types and monitoring events. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
