
8_4_Tx_ahrs.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c3dc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000064c  0800c570  0800c570  0001c570  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cbbc  0800cbbc  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800cbbc  0800cbbc  0001cbbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cbc4  0800cbc4  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cbc4  0800cbc4  0001cbc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cbc8  0800cbc8  0001cbc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800cbcc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000358  200001e8  0800cdb0  000201e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000540  0800cdb0  00020540  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019d4e  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000041dc  00000000  00000000  00039f62  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000016a0  00000000  00000000  0003e140  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000014d0  00000000  00000000  0003f7e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000081e7  00000000  00000000  00040cb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00014684  00000000  00000000  00048e97  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d33c1  00000000  00000000  0005d51b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001308dc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006dbc  00000000  00000000  00130958  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e8 	.word	0x200001e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c554 	.word	0x0800c554

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	0800c554 	.word	0x0800c554

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c5c:	f000 b972 	b.w	8000f44 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9e08      	ldr	r6, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	4688      	mov	r8, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d14b      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c86:	428a      	cmp	r2, r1
 8000c88:	4615      	mov	r5, r2
 8000c8a:	d967      	bls.n	8000d5c <__udivmoddi4+0xe4>
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0720 	rsb	r7, r2, #32
 8000c96:	fa01 f302 	lsl.w	r3, r1, r2
 8000c9a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c9e:	4095      	lsls	r5, r2
 8000ca0:	ea47 0803 	orr.w	r8, r7, r3
 8000ca4:	4094      	lsls	r4, r2
 8000ca6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000caa:	0c23      	lsrs	r3, r4, #16
 8000cac:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cb0:	fa1f fc85 	uxth.w	ip, r5
 8000cb4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cb8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbc:	fb07 f10c 	mul.w	r1, r7, ip
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x60>
 8000cc4:	18eb      	adds	r3, r5, r3
 8000cc6:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000cca:	f080 811b 	bcs.w	8000f04 <__udivmoddi4+0x28c>
 8000cce:	4299      	cmp	r1, r3
 8000cd0:	f240 8118 	bls.w	8000f04 <__udivmoddi4+0x28c>
 8000cd4:	3f02      	subs	r7, #2
 8000cd6:	442b      	add	r3, r5
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ce0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cec:	45a4      	cmp	ip, r4
 8000cee:	d909      	bls.n	8000d04 <__udivmoddi4+0x8c>
 8000cf0:	192c      	adds	r4, r5, r4
 8000cf2:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000cf6:	f080 8107 	bcs.w	8000f08 <__udivmoddi4+0x290>
 8000cfa:	45a4      	cmp	ip, r4
 8000cfc:	f240 8104 	bls.w	8000f08 <__udivmoddi4+0x290>
 8000d00:	3802      	subs	r0, #2
 8000d02:	442c      	add	r4, r5
 8000d04:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d08:	eba4 040c 	sub.w	r4, r4, ip
 8000d0c:	2700      	movs	r7, #0
 8000d0e:	b11e      	cbz	r6, 8000d18 <__udivmoddi4+0xa0>
 8000d10:	40d4      	lsrs	r4, r2
 8000d12:	2300      	movs	r3, #0
 8000d14:	e9c6 4300 	strd	r4, r3, [r6]
 8000d18:	4639      	mov	r1, r7
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d909      	bls.n	8000d36 <__udivmoddi4+0xbe>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	f000 80eb 	beq.w	8000efe <__udivmoddi4+0x286>
 8000d28:	2700      	movs	r7, #0
 8000d2a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d2e:	4638      	mov	r0, r7
 8000d30:	4639      	mov	r1, r7
 8000d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d36:	fab3 f783 	clz	r7, r3
 8000d3a:	2f00      	cmp	r7, #0
 8000d3c:	d147      	bne.n	8000dce <__udivmoddi4+0x156>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d302      	bcc.n	8000d48 <__udivmoddi4+0xd0>
 8000d42:	4282      	cmp	r2, r0
 8000d44:	f200 80fa 	bhi.w	8000f3c <__udivmoddi4+0x2c4>
 8000d48:	1a84      	subs	r4, r0, r2
 8000d4a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d4e:	2001      	movs	r0, #1
 8000d50:	4698      	mov	r8, r3
 8000d52:	2e00      	cmp	r6, #0
 8000d54:	d0e0      	beq.n	8000d18 <__udivmoddi4+0xa0>
 8000d56:	e9c6 4800 	strd	r4, r8, [r6]
 8000d5a:	e7dd      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000d5c:	b902      	cbnz	r2, 8000d60 <__udivmoddi4+0xe8>
 8000d5e:	deff      	udf	#255	; 0xff
 8000d60:	fab2 f282 	clz	r2, r2
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	f040 808f 	bne.w	8000e88 <__udivmoddi4+0x210>
 8000d6a:	1b49      	subs	r1, r1, r5
 8000d6c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d70:	fa1f f885 	uxth.w	r8, r5
 8000d74:	2701      	movs	r7, #1
 8000d76:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d7a:	0c23      	lsrs	r3, r4, #16
 8000d7c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d80:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d84:	fb08 f10c 	mul.w	r1, r8, ip
 8000d88:	4299      	cmp	r1, r3
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x124>
 8000d8c:	18eb      	adds	r3, r5, r3
 8000d8e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x122>
 8000d94:	4299      	cmp	r1, r3
 8000d96:	f200 80cd 	bhi.w	8000f34 <__udivmoddi4+0x2bc>
 8000d9a:	4684      	mov	ip, r0
 8000d9c:	1a59      	subs	r1, r3, r1
 8000d9e:	b2a3      	uxth	r3, r4
 8000da0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000da4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000da8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dac:	fb08 f800 	mul.w	r8, r8, r0
 8000db0:	45a0      	cmp	r8, r4
 8000db2:	d907      	bls.n	8000dc4 <__udivmoddi4+0x14c>
 8000db4:	192c      	adds	r4, r5, r4
 8000db6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x14a>
 8000dbc:	45a0      	cmp	r8, r4
 8000dbe:	f200 80b6 	bhi.w	8000f2e <__udivmoddi4+0x2b6>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	eba4 0408 	sub.w	r4, r4, r8
 8000dc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dcc:	e79f      	b.n	8000d0e <__udivmoddi4+0x96>
 8000dce:	f1c7 0c20 	rsb	ip, r7, #32
 8000dd2:	40bb      	lsls	r3, r7
 8000dd4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000dd8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000ddc:	fa01 f407 	lsl.w	r4, r1, r7
 8000de0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000de4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000de8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000dec:	4325      	orrs	r5, r4
 8000dee:	fbb3 f9f8 	udiv	r9, r3, r8
 8000df2:	0c2c      	lsrs	r4, r5, #16
 8000df4:	fb08 3319 	mls	r3, r8, r9, r3
 8000df8:	fa1f fa8e 	uxth.w	sl, lr
 8000dfc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e00:	fb09 f40a 	mul.w	r4, r9, sl
 8000e04:	429c      	cmp	r4, r3
 8000e06:	fa02 f207 	lsl.w	r2, r2, r7
 8000e0a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e0e:	d90b      	bls.n	8000e28 <__udivmoddi4+0x1b0>
 8000e10:	eb1e 0303 	adds.w	r3, lr, r3
 8000e14:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e18:	f080 8087 	bcs.w	8000f2a <__udivmoddi4+0x2b2>
 8000e1c:	429c      	cmp	r4, r3
 8000e1e:	f240 8084 	bls.w	8000f2a <__udivmoddi4+0x2b2>
 8000e22:	f1a9 0902 	sub.w	r9, r9, #2
 8000e26:	4473      	add	r3, lr
 8000e28:	1b1b      	subs	r3, r3, r4
 8000e2a:	b2ad      	uxth	r5, r5
 8000e2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e30:	fb08 3310 	mls	r3, r8, r0, r3
 8000e34:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e38:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e3c:	45a2      	cmp	sl, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x1da>
 8000e40:	eb1e 0404 	adds.w	r4, lr, r4
 8000e44:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e48:	d26b      	bcs.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4a:	45a2      	cmp	sl, r4
 8000e4c:	d969      	bls.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4e:	3802      	subs	r0, #2
 8000e50:	4474      	add	r4, lr
 8000e52:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e56:	fba0 8902 	umull	r8, r9, r0, r2
 8000e5a:	eba4 040a 	sub.w	r4, r4, sl
 8000e5e:	454c      	cmp	r4, r9
 8000e60:	46c2      	mov	sl, r8
 8000e62:	464b      	mov	r3, r9
 8000e64:	d354      	bcc.n	8000f10 <__udivmoddi4+0x298>
 8000e66:	d051      	beq.n	8000f0c <__udivmoddi4+0x294>
 8000e68:	2e00      	cmp	r6, #0
 8000e6a:	d069      	beq.n	8000f40 <__udivmoddi4+0x2c8>
 8000e6c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e70:	eb64 0403 	sbc.w	r4, r4, r3
 8000e74:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e78:	40fd      	lsrs	r5, r7
 8000e7a:	40fc      	lsrs	r4, r7
 8000e7c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e80:	e9c6 5400 	strd	r5, r4, [r6]
 8000e84:	2700      	movs	r7, #0
 8000e86:	e747      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000e88:	f1c2 0320 	rsb	r3, r2, #32
 8000e8c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e90:	4095      	lsls	r5, r2
 8000e92:	fa01 f002 	lsl.w	r0, r1, r2
 8000e96:	fa21 f303 	lsr.w	r3, r1, r3
 8000e9a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e9e:	4338      	orrs	r0, r7
 8000ea0:	0c01      	lsrs	r1, r0, #16
 8000ea2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ea6:	fa1f f885 	uxth.w	r8, r5
 8000eaa:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb2:	fb07 f308 	mul.w	r3, r7, r8
 8000eb6:	428b      	cmp	r3, r1
 8000eb8:	fa04 f402 	lsl.w	r4, r4, r2
 8000ebc:	d907      	bls.n	8000ece <__udivmoddi4+0x256>
 8000ebe:	1869      	adds	r1, r5, r1
 8000ec0:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000ec4:	d22f      	bcs.n	8000f26 <__udivmoddi4+0x2ae>
 8000ec6:	428b      	cmp	r3, r1
 8000ec8:	d92d      	bls.n	8000f26 <__udivmoddi4+0x2ae>
 8000eca:	3f02      	subs	r7, #2
 8000ecc:	4429      	add	r1, r5
 8000ece:	1acb      	subs	r3, r1, r3
 8000ed0:	b281      	uxth	r1, r0
 8000ed2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ed6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eda:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ede:	fb00 f308 	mul.w	r3, r0, r8
 8000ee2:	428b      	cmp	r3, r1
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x27e>
 8000ee6:	1869      	adds	r1, r5, r1
 8000ee8:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000eec:	d217      	bcs.n	8000f1e <__udivmoddi4+0x2a6>
 8000eee:	428b      	cmp	r3, r1
 8000ef0:	d915      	bls.n	8000f1e <__udivmoddi4+0x2a6>
 8000ef2:	3802      	subs	r0, #2
 8000ef4:	4429      	add	r1, r5
 8000ef6:	1ac9      	subs	r1, r1, r3
 8000ef8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000efc:	e73b      	b.n	8000d76 <__udivmoddi4+0xfe>
 8000efe:	4637      	mov	r7, r6
 8000f00:	4630      	mov	r0, r6
 8000f02:	e709      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000f04:	4607      	mov	r7, r0
 8000f06:	e6e7      	b.n	8000cd8 <__udivmoddi4+0x60>
 8000f08:	4618      	mov	r0, r3
 8000f0a:	e6fb      	b.n	8000d04 <__udivmoddi4+0x8c>
 8000f0c:	4541      	cmp	r1, r8
 8000f0e:	d2ab      	bcs.n	8000e68 <__udivmoddi4+0x1f0>
 8000f10:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f14:	eb69 020e 	sbc.w	r2, r9, lr
 8000f18:	3801      	subs	r0, #1
 8000f1a:	4613      	mov	r3, r2
 8000f1c:	e7a4      	b.n	8000e68 <__udivmoddi4+0x1f0>
 8000f1e:	4660      	mov	r0, ip
 8000f20:	e7e9      	b.n	8000ef6 <__udivmoddi4+0x27e>
 8000f22:	4618      	mov	r0, r3
 8000f24:	e795      	b.n	8000e52 <__udivmoddi4+0x1da>
 8000f26:	4667      	mov	r7, ip
 8000f28:	e7d1      	b.n	8000ece <__udivmoddi4+0x256>
 8000f2a:	4681      	mov	r9, r0
 8000f2c:	e77c      	b.n	8000e28 <__udivmoddi4+0x1b0>
 8000f2e:	3802      	subs	r0, #2
 8000f30:	442c      	add	r4, r5
 8000f32:	e747      	b.n	8000dc4 <__udivmoddi4+0x14c>
 8000f34:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f38:	442b      	add	r3, r5
 8000f3a:	e72f      	b.n	8000d9c <__udivmoddi4+0x124>
 8000f3c:	4638      	mov	r0, r7
 8000f3e:	e708      	b.n	8000d52 <__udivmoddi4+0xda>
 8000f40:	4637      	mov	r7, r6
 8000f42:	e6e9      	b.n	8000d18 <__udivmoddi4+0xa0>

08000f44 <__aeabi_idiv0>:
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop

08000f48 <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	b083      	sub	sp, #12
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	601a      	str	r2, [r3, #0]
}
 8000f5c:	bf00      	nop
 8000f5e:	370c      	adds	r7, #12
 8000f60:	46bd      	mov	sp, r7
 8000f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f66:	4770      	bx	lr

08000f68 <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b083      	sub	sp, #12
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
 8000f70:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	685b      	ldr	r3, [r3, #4]
 8000f76:	f023 0210 	bic.w	r2, r3, #16
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	431a      	orrs	r2, r3
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	605a      	str	r2, [r3, #4]
}
 8000f82:	bf00      	nop
 8000f84:	370c      	adds	r7, #12
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr

08000f8e <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 8000f8e:	b480      	push	{r7}
 8000f90:	b083      	sub	sp, #12
 8000f92:	af00      	add	r7, sp, #0
 8000f94:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	689b      	ldr	r3, [r3, #8]
 8000f9a:	f003 0301 	and.w	r3, r3, #1
 8000f9e:	2b01      	cmp	r3, #1
 8000fa0:	d101      	bne.n	8000fa6 <LL_SPI_IsActiveFlag_RXNE+0x18>
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	e000      	b.n	8000fa8 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8000fa6:	2300      	movs	r3, #0
}
 8000fa8:	4618      	mov	r0, r3
 8000faa:	370c      	adds	r7, #12
 8000fac:	46bd      	mov	sp, r7
 8000fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb2:	4770      	bx	lr

08000fb4 <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b083      	sub	sp, #12
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	689b      	ldr	r3, [r3, #8]
 8000fc0:	f003 0302 	and.w	r3, r3, #2
 8000fc4:	2b02      	cmp	r3, #2
 8000fc6:	d101      	bne.n	8000fcc <LL_SPI_IsActiveFlag_TXE+0x18>
 8000fc8:	2301      	movs	r3, #1
 8000fca:	e000      	b.n	8000fce <LL_SPI_IsActiveFlag_TXE+0x1a>
 8000fcc:	2300      	movs	r3, #0
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	370c      	adds	r7, #12
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr

08000fda <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 8000fda:	b480      	push	{r7}
 8000fdc:	b083      	sub	sp, #12
 8000fde:	af00      	add	r7, sp, #0
 8000fe0:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_REG(SPIx->DR));
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	68db      	ldr	r3, [r3, #12]
 8000fe6:	b2db      	uxtb	r3, r3
}
 8000fe8:	4618      	mov	r0, r3
 8000fea:	370c      	adds	r7, #12
 8000fec:	46bd      	mov	sp, r7
 8000fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff2:	4770      	bx	lr

08000ff4 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b085      	sub	sp, #20
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
 8000ffc:	460b      	mov	r3, r1
 8000ffe:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	330c      	adds	r3, #12
 8001004:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	78fa      	ldrb	r2, [r7, #3]
 800100a:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 800100c:	bf00      	nop
 800100e:	3714      	adds	r7, #20
 8001010:	46bd      	mov	sp, r7
 8001012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001016:	4770      	bx	lr

08001018 <LL_GPIO_IsInputPinSet>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001018:	b480      	push	{r7}
 800101a:	b083      	sub	sp, #12
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
 8001020:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	691a      	ldr	r2, [r3, #16]
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	4013      	ands	r3, r2
 800102a:	683a      	ldr	r2, [r7, #0]
 800102c:	429a      	cmp	r2, r3
 800102e:	bf0c      	ite	eq
 8001030:	2301      	moveq	r3, #1
 8001032:	2300      	movne	r3, #0
 8001034:	b2db      	uxtb	r3, r3
}
 8001036:	4618      	mov	r0, r3
 8001038:	370c      	adds	r7, #12
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr

08001042 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001042:	b480      	push	{r7}
 8001044:	b083      	sub	sp, #12
 8001046:	af00      	add	r7, sp, #0
 8001048:	6078      	str	r0, [r7, #4]
 800104a:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	683a      	ldr	r2, [r7, #0]
 8001050:	619a      	str	r2, [r3, #24]
}
 8001052:	bf00      	nop
 8001054:	370c      	adds	r7, #12
 8001056:	46bd      	mov	sp, r7
 8001058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105c:	4770      	bx	lr

0800105e <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800105e:	b480      	push	{r7}
 8001060:	b083      	sub	sp, #12
 8001062:	af00      	add	r7, sp, #0
 8001064:	6078      	str	r0, [r7, #4]
 8001066:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	041a      	lsls	r2, r3, #16
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	619a      	str	r2, [r3, #24]
}
 8001070:	bf00      	nop
 8001072:	370c      	adds	r7, #12
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr

0800107c <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 800107c:	b480      	push	{r7}
 800107e:	b085      	sub	sp, #20
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001084:	4b08      	ldr	r3, [pc, #32]	; (80010a8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001086:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001088:	4907      	ldr	r1, [pc, #28]	; (80010a8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	4313      	orrs	r3, r2
 800108e:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001090:	4b05      	ldr	r3, [pc, #20]	; (80010a8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001092:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	4013      	ands	r3, r2
 8001098:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800109a:	68fb      	ldr	r3, [r7, #12]
}
 800109c:	bf00      	nop
 800109e:	3714      	adds	r7, #20
 80010a0:	46bd      	mov	sp, r7
 80010a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a6:	4770      	bx	lr
 80010a8:	40023800 	.word	0x40023800

080010ac <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b085      	sub	sp, #20
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80010b4:	4b08      	ldr	r3, [pc, #32]	; (80010d8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80010b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80010b8:	4907      	ldr	r1, [pc, #28]	; (80010d8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	4313      	orrs	r3, r2
 80010be:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80010c0:	4b05      	ldr	r3, [pc, #20]	; (80010d8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80010c2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	4013      	ands	r3, r2
 80010c8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80010ca:	68fb      	ldr	r3, [r7, #12]
}
 80010cc:	bf00      	nop
 80010ce:	3714      	adds	r7, #20
 80010d0:	46bd      	mov	sp, r7
 80010d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d6:	4770      	bx	lr
 80010d8:	40023800 	.word	0x40023800

080010dc <BNO080_GPIO_SPI_Initialization>:
int16_t gyro_Q1 = 9;
int16_t magnetometer_Q1 = 4;


void BNO080_GPIO_SPI_Initialization(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b090      	sub	sp, #64	; 0x40
 80010e0:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 80010e2:	f107 0318 	add.w	r3, r7, #24
 80010e6:	2228      	movs	r2, #40	; 0x28
 80010e8:	2100      	movs	r1, #0
 80010ea:	4618      	mov	r0, r3
 80010ec:	f007 fecc 	bl	8008e88 <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010f0:	463b      	mov	r3, r7
 80010f2:	2200      	movs	r2, #0
 80010f4:	601a      	str	r2, [r3, #0]
 80010f6:	605a      	str	r2, [r3, #4]
 80010f8:	609a      	str	r2, [r3, #8]
 80010fa:	60da      	str	r2, [r3, #12]
 80010fc:	611a      	str	r2, [r3, #16]
 80010fe:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8001100:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001104:	f7ff ffd2 	bl	80010ac <LL_APB1_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001108:	2002      	movs	r0, #2
 800110a:	f7ff ffb7 	bl	800107c <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800110e:	2004      	movs	r0, #4
 8001110:	f7ff ffb4 	bl	800107c <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001114:	2001      	movs	r0, #1
 8001116:	f7ff ffb1 	bl	800107c <LL_AHB1_GRP1_EnableClock>
	/**SPI2 GPIO Configuration
	PB13   ------> SPI2_SCK
	PB14   ------> SPI2_MISO
	PB15   ------> SPI2_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 800111a:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800111e:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001120:	2302      	movs	r3, #2
 8001122:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001124:	2303      	movs	r3, #3
 8001126:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001128:	2300      	movs	r3, #0
 800112a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800112c:	2300      	movs	r3, #0
 800112e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001130:	2305      	movs	r3, #5
 8001132:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001134:	463b      	mov	r3, r7
 8001136:	4619      	mov	r1, r3
 8001138:	4841      	ldr	r0, [pc, #260]	; (8001240 <BNO080_GPIO_SPI_Initialization+0x164>)
 800113a:	f006 ff10 	bl	8007f5e <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 800113e:	2300      	movs	r3, #0
 8001140:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001142:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001146:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001148:	2300      	movs	r3, #0
 800114a:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 800114c:	2302      	movs	r3, #2
 800114e:	627b      	str	r3, [r7, #36]	; 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8001150:	2301      	movs	r3, #1
 8001152:	62bb      	str	r3, [r7, #40]	; 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001154:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001158:	62fb      	str	r3, [r7, #44]	; 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 800115a:	2318      	movs	r3, #24
 800115c:	633b      	str	r3, [r7, #48]	; 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 800115e:	2300      	movs	r3, #0
 8001160:	637b      	str	r3, [r7, #52]	; 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8001162:	2300      	movs	r3, #0
 8001164:	63bb      	str	r3, [r7, #56]	; 0x38
	SPI_InitStruct.CRCPoly = 10;
 8001166:	230a      	movs	r3, #10
 8001168:	63fb      	str	r3, [r7, #60]	; 0x3c
	LL_SPI_Init(BNO080_SPI_CHANNEL, &SPI_InitStruct);
 800116a:	f107 0318 	add.w	r3, r7, #24
 800116e:	4619      	mov	r1, r3
 8001170:	4834      	ldr	r0, [pc, #208]	; (8001244 <BNO080_GPIO_SPI_Initialization+0x168>)
 8001172:	f007 f8c2 	bl	80082fa <LL_SPI_Init>
	LL_SPI_SetStandard(BNO080_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 8001176:	2100      	movs	r1, #0
 8001178:	4832      	ldr	r0, [pc, #200]	; (8001244 <BNO080_GPIO_SPI_Initialization+0x168>)
 800117a:	f7ff fef5 	bl	8000f68 <LL_SPI_SetStandard>
	 * PA8  ------> BNO080_PS0/WAKE (output)
	 * PC9  ------> BNO080_RST (output)
	 * PC8  ------> BNO080_INT (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(BNO080_RST_PORT, BNO080_RST_PIN);
 800117e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001182:	4831      	ldr	r0, [pc, #196]	; (8001248 <BNO080_GPIO_SPI_Initialization+0x16c>)
 8001184:	f7ff ff6b 	bl	800105e <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(BNO080_SPI_CS_PORT, BNO080_SPI_CS_PIN);
 8001188:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800118c:	482c      	ldr	r0, [pc, #176]	; (8001240 <BNO080_GPIO_SPI_Initialization+0x164>)
 800118e:	f7ff ff66 	bl	800105e <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(BNO080_PS0_WAKE_PORT, BNO080_PS0_WAKE_PIN);
 8001192:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001196:	482d      	ldr	r0, [pc, #180]	; (800124c <BNO080_GPIO_SPI_Initialization+0x170>)
 8001198:	f7ff ff61 	bl	800105e <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_SPI_CS_PIN;
 800119c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011a0:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80011a2:	2301      	movs	r3, #1
 80011a4:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80011a6:	2303      	movs	r3, #3
 80011a8:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80011aa:	2300      	movs	r3, #0
 80011ac:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80011ae:	2300      	movs	r3, #0
 80011b0:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_SPI_CS_PORT, &GPIO_InitStruct);
 80011b2:	463b      	mov	r3, r7
 80011b4:	4619      	mov	r1, r3
 80011b6:	4822      	ldr	r0, [pc, #136]	; (8001240 <BNO080_GPIO_SPI_Initialization+0x164>)
 80011b8:	f006 fed1 	bl	8007f5e <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_RST_PIN;
 80011bc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80011c0:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80011c2:	2301      	movs	r3, #1
 80011c4:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80011c6:	2303      	movs	r3, #3
 80011c8:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80011ca:	2300      	movs	r3, #0
 80011cc:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80011ce:	2300      	movs	r3, #0
 80011d0:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_RST_PORT, &GPIO_InitStruct);
 80011d2:	463b      	mov	r3, r7
 80011d4:	4619      	mov	r1, r3
 80011d6:	481c      	ldr	r0, [pc, #112]	; (8001248 <BNO080_GPIO_SPI_Initialization+0x16c>)
 80011d8:	f006 fec1 	bl	8007f5e <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_PS0_WAKE_PIN;
 80011dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80011e0:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80011e2:	2301      	movs	r3, #1
 80011e4:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80011e6:	2303      	movs	r3, #3
 80011e8:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80011ea:	2300      	movs	r3, #0
 80011ec:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80011ee:	2300      	movs	r3, #0
 80011f0:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_PS0_WAKE_PORT, &GPIO_InitStruct);
 80011f2:	463b      	mov	r3, r7
 80011f4:	4619      	mov	r1, r3
 80011f6:	4815      	ldr	r0, [pc, #84]	; (800124c <BNO080_GPIO_SPI_Initialization+0x170>)
 80011f8:	f006 feb1 	bl	8007f5e <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_INT_PIN;
 80011fc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001200:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001202:	2300      	movs	r3, #0
 8001204:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001206:	2301      	movs	r3, #1
 8001208:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_INT_PORT, &GPIO_InitStruct);
 800120a:	463b      	mov	r3, r7
 800120c:	4619      	mov	r1, r3
 800120e:	480e      	ldr	r0, [pc, #56]	; (8001248 <BNO080_GPIO_SPI_Initialization+0x16c>)
 8001210:	f006 fea5 	bl	8007f5e <LL_GPIO_Init>

	LL_SPI_Enable(BNO080_SPI_CHANNEL);
 8001214:	480b      	ldr	r0, [pc, #44]	; (8001244 <BNO080_GPIO_SPI_Initialization+0x168>)
 8001216:	f7ff fe97 	bl	8000f48 <LL_SPI_Enable>

	CHIP_DESELECT(BNO080);
 800121a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800121e:	4808      	ldr	r0, [pc, #32]	; (8001240 <BNO080_GPIO_SPI_Initialization+0x164>)
 8001220:	f7ff ff0f 	bl	8001042 <LL_GPIO_SetOutputPin>
	WAKE_HIGH();
 8001224:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001228:	4808      	ldr	r0, [pc, #32]	; (800124c <BNO080_GPIO_SPI_Initialization+0x170>)
 800122a:	f7ff ff0a 	bl	8001042 <LL_GPIO_SetOutputPin>
	RESET_HIGH();
 800122e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001232:	4805      	ldr	r0, [pc, #20]	; (8001248 <BNO080_GPIO_SPI_Initialization+0x16c>)
 8001234:	f7ff ff05 	bl	8001042 <LL_GPIO_SetOutputPin>
}
 8001238:	bf00      	nop
 800123a:	3740      	adds	r7, #64	; 0x40
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	40020400 	.word	0x40020400
 8001244:	40003800 	.word	0x40003800
 8001248:	40020800 	.word	0x40020800
 800124c:	40020000 	.word	0x40020000

08001250 <BNO080_Initialization>:

int BNO080_Initialization(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af02      	add	r7, sp, #8
	BNO080_GPIO_SPI_Initialization();
 8001256:	f7ff ff41 	bl	80010dc <BNO080_GPIO_SPI_Initialization>
	
	printf("Checking BNO080...");
 800125a:	482e      	ldr	r0, [pc, #184]	; (8001314 <BNO080_Initialization+0xc4>)
 800125c:	f008 fa78 	bl	8009750 <iprintf>
	
	CHIP_DESELECT(BNO080);
 8001260:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001264:	482c      	ldr	r0, [pc, #176]	; (8001318 <BNO080_Initialization+0xc8>)
 8001266:	f7ff feec 	bl	8001042 <LL_GPIO_SetOutputPin>
	
	//Configure the BNO080 for SPI communication
	WAKE_HIGH();	//Before boot up the PS0/WAK pin must be high to enter SPI mode
 800126a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800126e:	482b      	ldr	r0, [pc, #172]	; (800131c <BNO080_Initialization+0xcc>)
 8001270:	f7ff fee7 	bl	8001042 <LL_GPIO_SetOutputPin>
	RESET_LOW();	//Reset BNO080
 8001274:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001278:	4829      	ldr	r0, [pc, #164]	; (8001320 <BNO080_Initialization+0xd0>)
 800127a:	f7ff fef0 	bl	800105e <LL_GPIO_ResetOutputPin>
	HAL_Delay(200);	//Min length not specified in datasheet?
 800127e:	20c8      	movs	r0, #200	; 0xc8
 8001280:	f003 fee2 	bl	8005048 <HAL_Delay>
	RESET_HIGH();	//Bring out of reset
 8001284:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001288:	4825      	ldr	r0, [pc, #148]	; (8001320 <BNO080_Initialization+0xd0>)
 800128a:	f7ff feda 	bl	8001042 <LL_GPIO_SetOutputPin>
	
	BNO080_waitForSPI(); //Wait until INT pin goes low.
 800128e:	f000 faf7 	bl	8001880 <BNO080_waitForSPI>
	
	//At system startup, the hub must send its full advertisement message (see 5.2 and 5.3) to the
	//host. It must not send any other data until this step is complete.
	//When BNO080 first boots it broadcasts big startup packet
	//Read it and dump it
	BNO080_waitForSPI(); //Wait for assertion of INT before reading advert message.
 8001292:	f000 faf5 	bl	8001880 <BNO080_waitForSPI>
	BNO080_receivePacket();
 8001296:	f000 fb17 	bl	80018c8 <BNO080_receivePacket>
	
	//The BNO080 will then transmit an unsolicited Initialize Response (see 6.4.5.2)
	//Read it and dump it
	BNO080_waitForSPI();  //Wait for assertion of INT before reading Init response
 800129a:	f000 faf1 	bl	8001880 <BNO080_waitForSPI>
	BNO080_receivePacket();
 800129e:	f000 fb13 	bl	80018c8 <BNO080_receivePacket>
	
	//Check communication with device
	shtpData[0] = SHTP_REPORT_PRODUCT_ID_REQUEST; //Request the product ID and reset info
 80012a2:	4b20      	ldr	r3, [pc, #128]	; (8001324 <BNO080_Initialization+0xd4>)
 80012a4:	22f9      	movs	r2, #249	; 0xf9
 80012a6:	701a      	strb	r2, [r3, #0]
	shtpData[1] = 0;						 //Reserved
 80012a8:	4b1e      	ldr	r3, [pc, #120]	; (8001324 <BNO080_Initialization+0xd4>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	705a      	strb	r2, [r3, #1]
	
	//Transmit packet on channel 2, 2 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 2);
 80012ae:	2102      	movs	r1, #2
 80012b0:	2002      	movs	r0, #2
 80012b2:	f000 fb79 	bl	80019a8 <BNO080_sendPacket>
	
	//Now we wait for response
	BNO080_waitForSPI();
 80012b6:	f000 fae3 	bl	8001880 <BNO080_waitForSPI>
	if (BNO080_receivePacket() == 1)
 80012ba:	f000 fb05 	bl	80018c8 <BNO080_receivePacket>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b01      	cmp	r3, #1
 80012c2:	d11b      	bne.n	80012fc <BNO080_Initialization+0xac>
	{
		printf("header: %d %d %d %d\n", shtpHeader[0], shtpHeader[1], shtpHeader[2], shtpHeader[3]);
 80012c4:	4b18      	ldr	r3, [pc, #96]	; (8001328 <BNO080_Initialization+0xd8>)
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	4619      	mov	r1, r3
 80012ca:	4b17      	ldr	r3, [pc, #92]	; (8001328 <BNO080_Initialization+0xd8>)
 80012cc:	785b      	ldrb	r3, [r3, #1]
 80012ce:	461a      	mov	r2, r3
 80012d0:	4b15      	ldr	r3, [pc, #84]	; (8001328 <BNO080_Initialization+0xd8>)
 80012d2:	789b      	ldrb	r3, [r3, #2]
 80012d4:	4618      	mov	r0, r3
 80012d6:	4b14      	ldr	r3, [pc, #80]	; (8001328 <BNO080_Initialization+0xd8>)
 80012d8:	78db      	ldrb	r3, [r3, #3]
 80012da:	9300      	str	r3, [sp, #0]
 80012dc:	4603      	mov	r3, r0
 80012de:	4813      	ldr	r0, [pc, #76]	; (800132c <BNO080_Initialization+0xdc>)
 80012e0:	f008 fa36 	bl	8009750 <iprintf>
		if (shtpData[0] == SHTP_REPORT_PRODUCT_ID_RESPONSE)
 80012e4:	4b0f      	ldr	r3, [pc, #60]	; (8001324 <BNO080_Initialization+0xd4>)
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	2bf8      	cmp	r3, #248	; 0xf8
 80012ea:	d107      	bne.n	80012fc <BNO080_Initialization+0xac>
		{
			printf("BNO080 who_am_i = 0x%02x...ok\n\n", shtpData[0]);
 80012ec:	4b0d      	ldr	r3, [pc, #52]	; (8001324 <BNO080_Initialization+0xd4>)
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	4619      	mov	r1, r3
 80012f2:	480f      	ldr	r0, [pc, #60]	; (8001330 <BNO080_Initialization+0xe0>)
 80012f4:	f008 fa2c 	bl	8009750 <iprintf>
			return (0);
 80012f8:	2300      	movs	r3, #0
 80012fa:	e007      	b.n	800130c <BNO080_Initialization+0xbc>
		}// Sensor OK
	}
	
	printf("BNO080 Not OK: 0x%02x Should be 0x%02x\n", shtpData[0], SHTP_REPORT_PRODUCT_ID_RESPONSE);
 80012fc:	4b09      	ldr	r3, [pc, #36]	; (8001324 <BNO080_Initialization+0xd4>)
 80012fe:	781b      	ldrb	r3, [r3, #0]
 8001300:	22f8      	movs	r2, #248	; 0xf8
 8001302:	4619      	mov	r1, r3
 8001304:	480b      	ldr	r0, [pc, #44]	; (8001334 <BNO080_Initialization+0xe4>)
 8001306:	f008 fa23 	bl	8009750 <iprintf>
	return (1); //Something went wrong
 800130a:	2301      	movs	r3, #1
}
 800130c:	4618      	mov	r0, r3
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	0800c570 	.word	0x0800c570
 8001318:	40020400 	.word	0x40020400
 800131c:	40020000 	.word	0x40020000
 8001320:	40020800 	.word	0x40020800
 8001324:	2000027c 	.word	0x2000027c
 8001328:	20000228 	.word	0x20000228
 800132c:	0800c584 	.word	0x0800c584
 8001330:	0800c59c 	.word	0x0800c59c
 8001334:	0800c5bc 	.word	0x0800c5bc

08001338 <SPI2_SendByte>:

unsigned char SPI2_SendByte(unsigned char data)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0
 800133e:	4603      	mov	r3, r0
 8001340:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(BNO080_SPI_CHANNEL)==RESET);
 8001342:	bf00      	nop
 8001344:	480c      	ldr	r0, [pc, #48]	; (8001378 <SPI2_SendByte+0x40>)
 8001346:	f7ff fe35 	bl	8000fb4 <LL_SPI_IsActiveFlag_TXE>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d0f9      	beq.n	8001344 <SPI2_SendByte+0xc>
	LL_SPI_TransmitData8(BNO080_SPI_CHANNEL, data);
 8001350:	79fb      	ldrb	r3, [r7, #7]
 8001352:	4619      	mov	r1, r3
 8001354:	4808      	ldr	r0, [pc, #32]	; (8001378 <SPI2_SendByte+0x40>)
 8001356:	f7ff fe4d 	bl	8000ff4 <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(BNO080_SPI_CHANNEL)==RESET);
 800135a:	bf00      	nop
 800135c:	4806      	ldr	r0, [pc, #24]	; (8001378 <SPI2_SendByte+0x40>)
 800135e:	f7ff fe16 	bl	8000f8e <LL_SPI_IsActiveFlag_RXNE>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	d0f9      	beq.n	800135c <SPI2_SendByte+0x24>
	return LL_SPI_ReceiveData8(BNO080_SPI_CHANNEL);
 8001368:	4803      	ldr	r0, [pc, #12]	; (8001378 <SPI2_SendByte+0x40>)
 800136a:	f7ff fe36 	bl	8000fda <LL_SPI_ReceiveData8>
 800136e:	4603      	mov	r3, r0
}
 8001370:	4618      	mov	r0, r3
 8001372:	3708      	adds	r7, #8
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	40003800 	.word	0x40003800

0800137c <BNO080_dataAvailable>:
//////////////////////////////////////////////////////////////////////////

//Updates the latest variables if possible
//Returns false if new readings are not available
int BNO080_dataAvailable(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
	//If we have an interrupt pin connection available, check if data is available.
	//If int pin is NULL, then we'll rely on BNO080_receivePacket() to timeout
	//See issue 13: https://github.com/sparkfun/SparkFun_BNO080_Arduino_Library/issues/13
	if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 1)
 8001380:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001384:	4811      	ldr	r0, [pc, #68]	; (80013cc <BNO080_dataAvailable+0x50>)
 8001386:	f7ff fe47 	bl	8001018 <LL_GPIO_IsInputPinSet>
 800138a:	4603      	mov	r3, r0
 800138c:	2b01      	cmp	r3, #1
 800138e:	d101      	bne.n	8001394 <BNO080_dataAvailable+0x18>
		return (0);
 8001390:	2300      	movs	r3, #0
 8001392:	e019      	b.n	80013c8 <BNO080_dataAvailable+0x4c>

	if (BNO080_receivePacket() == 1)
 8001394:	f000 fa98 	bl	80018c8 <BNO080_receivePacket>
 8001398:	4603      	mov	r3, r0
 800139a:	2b01      	cmp	r3, #1
 800139c:	d113      	bne.n	80013c6 <BNO080_dataAvailable+0x4a>
	{
		//Check to see if this packet is a sensor reporting its data to us
		if (shtpHeader[2] == CHANNEL_REPORTS && shtpData[0] == SHTP_REPORT_BASE_TIMESTAMP)
 800139e:	4b0c      	ldr	r3, [pc, #48]	; (80013d0 <BNO080_dataAvailable+0x54>)
 80013a0:	789b      	ldrb	r3, [r3, #2]
 80013a2:	2b03      	cmp	r3, #3
 80013a4:	d107      	bne.n	80013b6 <BNO080_dataAvailable+0x3a>
 80013a6:	4b0b      	ldr	r3, [pc, #44]	; (80013d4 <BNO080_dataAvailable+0x58>)
 80013a8:	781b      	ldrb	r3, [r3, #0]
 80013aa:	2bfb      	cmp	r3, #251	; 0xfb
 80013ac:	d103      	bne.n	80013b6 <BNO080_dataAvailable+0x3a>
		{
			BNO080_parseInputReport(); //This will update the rawAccelX, etc variables depending on which feature report is found
 80013ae:	f000 f82f 	bl	8001410 <BNO080_parseInputReport>
			return (1);
 80013b2:	2301      	movs	r3, #1
 80013b4:	e008      	b.n	80013c8 <BNO080_dataAvailable+0x4c>
		}
		else if (shtpHeader[2] == CHANNEL_CONTROL)
 80013b6:	4b06      	ldr	r3, [pc, #24]	; (80013d0 <BNO080_dataAvailable+0x54>)
 80013b8:	789b      	ldrb	r3, [r3, #2]
 80013ba:	2b02      	cmp	r3, #2
 80013bc:	d103      	bne.n	80013c6 <BNO080_dataAvailable+0x4a>
		{
			BNO080_parseCommandReport(); //This will update responses to commands, calibrationStatus, etc.
 80013be:	f000 f80b 	bl	80013d8 <BNO080_parseCommandReport>
			return (1);
 80013c2:	2301      	movs	r3, #1
 80013c4:	e000      	b.n	80013c8 <BNO080_dataAvailable+0x4c>
		}
	}
	return (0);
 80013c6:	2300      	movs	r3, #0
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	40020800 	.word	0x40020800
 80013d0:	20000228 	.word	0x20000228
 80013d4:	2000027c 	.word	0x2000027c

080013d8 <BNO080_parseCommandReport>:
//shtpData[5 + 5]: R5
//shtpData[5 + 6]: R6
//shtpData[5 + 7]: R7
//shtpData[5 + 8]: R8
void BNO080_parseCommandReport(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
	if (shtpData[0] == SHTP_REPORT_COMMAND_RESPONSE)
 80013de:	4b0a      	ldr	r3, [pc, #40]	; (8001408 <BNO080_parseCommandReport+0x30>)
 80013e0:	781b      	ldrb	r3, [r3, #0]
 80013e2:	2bf1      	cmp	r3, #241	; 0xf1
 80013e4:	d109      	bne.n	80013fa <BNO080_parseCommandReport+0x22>
	{
		//The BNO080 responds with this report to command requests. It's up to use to remember which command we issued.
		uint8_t command = shtpData[2]; //This is the Command byte of the response
 80013e6:	4b08      	ldr	r3, [pc, #32]	; (8001408 <BNO080_parseCommandReport+0x30>)
 80013e8:	789b      	ldrb	r3, [r3, #2]
 80013ea:	71fb      	strb	r3, [r7, #7]

		if (command == COMMAND_ME_CALIBRATE)
 80013ec:	79fb      	ldrb	r3, [r7, #7]
 80013ee:	2b07      	cmp	r3, #7
 80013f0:	d103      	bne.n	80013fa <BNO080_parseCommandReport+0x22>
		{
			calibrationStatus = shtpData[5]; //R0 - Status (0 = success, non-zero = fail)
 80013f2:	4b05      	ldr	r3, [pc, #20]	; (8001408 <BNO080_parseCommandReport+0x30>)
 80013f4:	795a      	ldrb	r2, [r3, #5]
 80013f6:	4b05      	ldr	r3, [pc, #20]	; (800140c <BNO080_parseCommandReport+0x34>)
 80013f8:	701a      	strb	r2, [r3, #0]
		//This sensor report ID is unhandled.
		//See reference manual to add additional feature reports as needed
	}

	//TODO additional feature reports may be strung together. Parse them all.
}
 80013fa:	bf00      	nop
 80013fc:	370c      	adds	r7, #12
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr
 8001406:	bf00      	nop
 8001408:	2000027c 	.word	0x2000027c
 800140c:	200002ff 	.word	0x200002ff

08001410 <BNO080_parseInputReport>:
//shtpData[6:7]: j/accel y/gyro y/etc
//shtpData[8:9]: k/accel z/gyro z/etc
//shtpData[10:11]: real/gyro temp/etc
//shtpData[12:13]: Accuracy estimate
void BNO080_parseInputReport(void)
{
 8001410:	b480      	push	{r7}
 8001412:	b087      	sub	sp, #28
 8001414:	af00      	add	r7, sp, #0
	//Calculate the number of data bytes in this packet
	int16_t dataLength = ((uint16_t)shtpHeader[1] << 8 | shtpHeader[0]);
 8001416:	4b81      	ldr	r3, [pc, #516]	; (800161c <BNO080_parseInputReport+0x20c>)
 8001418:	785b      	ldrb	r3, [r3, #1]
 800141a:	021b      	lsls	r3, r3, #8
 800141c:	b21a      	sxth	r2, r3
 800141e:	4b7f      	ldr	r3, [pc, #508]	; (800161c <BNO080_parseInputReport+0x20c>)
 8001420:	781b      	ldrb	r3, [r3, #0]
 8001422:	b21b      	sxth	r3, r3
 8001424:	4313      	orrs	r3, r2
 8001426:	823b      	strh	r3, [r7, #16]
	dataLength &= ~(1 << 15); //Clear the MSbit. This bit indicates if this package is a continuation of the last.
 8001428:	8a3b      	ldrh	r3, [r7, #16]
 800142a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800142e:	823b      	strh	r3, [r7, #16]
	//Ignore it for now. TODO catch this as an error and exit

	dataLength -= 4; //Remove the header bytes from the data count
 8001430:	8a3b      	ldrh	r3, [r7, #16]
 8001432:	3b04      	subs	r3, #4
 8001434:	b29b      	uxth	r3, r3
 8001436:	823b      	strh	r3, [r7, #16]

	timeStamp = ((uint32_t)shtpData[4] << (8 * 3)) | (shtpData[3] << (8 * 2)) | (shtpData[2] << (8 * 1)) | (shtpData[1] << (8 * 0));
 8001438:	4b79      	ldr	r3, [pc, #484]	; (8001620 <BNO080_parseInputReport+0x210>)
 800143a:	791b      	ldrb	r3, [r3, #4]
 800143c:	061b      	lsls	r3, r3, #24
 800143e:	4a78      	ldr	r2, [pc, #480]	; (8001620 <BNO080_parseInputReport+0x210>)
 8001440:	78d2      	ldrb	r2, [r2, #3]
 8001442:	0412      	lsls	r2, r2, #16
 8001444:	4313      	orrs	r3, r2
 8001446:	4a76      	ldr	r2, [pc, #472]	; (8001620 <BNO080_parseInputReport+0x210>)
 8001448:	7892      	ldrb	r2, [r2, #2]
 800144a:	0212      	lsls	r2, r2, #8
 800144c:	4313      	orrs	r3, r2
 800144e:	4a74      	ldr	r2, [pc, #464]	; (8001620 <BNO080_parseInputReport+0x210>)
 8001450:	7852      	ldrb	r2, [r2, #1]
 8001452:	4313      	orrs	r3, r2
 8001454:	4a73      	ldr	r2, [pc, #460]	; (8001624 <BNO080_parseInputReport+0x214>)
 8001456:	6013      	str	r3, [r2, #0]

	uint8_t status = shtpData[7] & 0x03; //Get status bits
 8001458:	4b71      	ldr	r3, [pc, #452]	; (8001620 <BNO080_parseInputReport+0x210>)
 800145a:	79db      	ldrb	r3, [r3, #7]
 800145c:	f003 0303 	and.w	r3, r3, #3
 8001460:	73fb      	strb	r3, [r7, #15]
	uint16_t data1 = (uint16_t)shtpData[10] << 8 | shtpData[9];
 8001462:	4b6f      	ldr	r3, [pc, #444]	; (8001620 <BNO080_parseInputReport+0x210>)
 8001464:	7a9b      	ldrb	r3, [r3, #10]
 8001466:	021b      	lsls	r3, r3, #8
 8001468:	b21a      	sxth	r2, r3
 800146a:	4b6d      	ldr	r3, [pc, #436]	; (8001620 <BNO080_parseInputReport+0x210>)
 800146c:	7a5b      	ldrb	r3, [r3, #9]
 800146e:	b21b      	sxth	r3, r3
 8001470:	4313      	orrs	r3, r2
 8001472:	b21b      	sxth	r3, r3
 8001474:	81bb      	strh	r3, [r7, #12]
	uint16_t data2 = (uint16_t)shtpData[12] << 8 | shtpData[11];
 8001476:	4b6a      	ldr	r3, [pc, #424]	; (8001620 <BNO080_parseInputReport+0x210>)
 8001478:	7b1b      	ldrb	r3, [r3, #12]
 800147a:	021b      	lsls	r3, r3, #8
 800147c:	b21a      	sxth	r2, r3
 800147e:	4b68      	ldr	r3, [pc, #416]	; (8001620 <BNO080_parseInputReport+0x210>)
 8001480:	7adb      	ldrb	r3, [r3, #11]
 8001482:	b21b      	sxth	r3, r3
 8001484:	4313      	orrs	r3, r2
 8001486:	b21b      	sxth	r3, r3
 8001488:	817b      	strh	r3, [r7, #10]
	uint16_t data3 = (uint16_t)shtpData[14] << 8 | shtpData[13];
 800148a:	4b65      	ldr	r3, [pc, #404]	; (8001620 <BNO080_parseInputReport+0x210>)
 800148c:	7b9b      	ldrb	r3, [r3, #14]
 800148e:	021b      	lsls	r3, r3, #8
 8001490:	b21a      	sxth	r2, r3
 8001492:	4b63      	ldr	r3, [pc, #396]	; (8001620 <BNO080_parseInputReport+0x210>)
 8001494:	7b5b      	ldrb	r3, [r3, #13]
 8001496:	b21b      	sxth	r3, r3
 8001498:	4313      	orrs	r3, r2
 800149a:	b21b      	sxth	r3, r3
 800149c:	813b      	strh	r3, [r7, #8]
	uint16_t data4 = 0;
 800149e:	2300      	movs	r3, #0
 80014a0:	82fb      	strh	r3, [r7, #22]
	uint16_t data5 = 0;
 80014a2:	2300      	movs	r3, #0
 80014a4:	82bb      	strh	r3, [r7, #20]

	if (dataLength > 14)
 80014a6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80014aa:	2b0e      	cmp	r3, #14
 80014ac:	dd09      	ble.n	80014c2 <BNO080_parseInputReport+0xb2>
	{
		data4 = (uint16_t)shtpData[16] << 8 | shtpData[15];
 80014ae:	4b5c      	ldr	r3, [pc, #368]	; (8001620 <BNO080_parseInputReport+0x210>)
 80014b0:	7c1b      	ldrb	r3, [r3, #16]
 80014b2:	021b      	lsls	r3, r3, #8
 80014b4:	b21a      	sxth	r2, r3
 80014b6:	4b5a      	ldr	r3, [pc, #360]	; (8001620 <BNO080_parseInputReport+0x210>)
 80014b8:	7bdb      	ldrb	r3, [r3, #15]
 80014ba:	b21b      	sxth	r3, r3
 80014bc:	4313      	orrs	r3, r2
 80014be:	b21b      	sxth	r3, r3
 80014c0:	82fb      	strh	r3, [r7, #22]
	}
	if (dataLength > 16)
 80014c2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80014c6:	2b10      	cmp	r3, #16
 80014c8:	dd09      	ble.n	80014de <BNO080_parseInputReport+0xce>
	{
		data5 = (uint16_t)shtpData[18] << 8 | shtpData[17];
 80014ca:	4b55      	ldr	r3, [pc, #340]	; (8001620 <BNO080_parseInputReport+0x210>)
 80014cc:	7c9b      	ldrb	r3, [r3, #18]
 80014ce:	021b      	lsls	r3, r3, #8
 80014d0:	b21a      	sxth	r2, r3
 80014d2:	4b53      	ldr	r3, [pc, #332]	; (8001620 <BNO080_parseInputReport+0x210>)
 80014d4:	7c5b      	ldrb	r3, [r3, #17]
 80014d6:	b21b      	sxth	r3, r3
 80014d8:	4313      	orrs	r3, r2
 80014da:	b21b      	sxth	r3, r3
 80014dc:	82bb      	strh	r3, [r7, #20]
	}

	//Store these generic values to their proper global variable
	switch(shtpData[5])
 80014de:	4b50      	ldr	r3, [pc, #320]	; (8001620 <BNO080_parseInputReport+0x210>)
 80014e0:	795b      	ldrb	r3, [r3, #5]
 80014e2:	2b05      	cmp	r3, #5
 80014e4:	d053      	beq.n	800158e <BNO080_parseInputReport+0x17e>
 80014e6:	2b05      	cmp	r3, #5
 80014e8:	dc0b      	bgt.n	8001502 <BNO080_parseInputReport+0xf2>
 80014ea:	2b02      	cmp	r3, #2
 80014ec:	d033      	beq.n	8001556 <BNO080_parseInputReport+0x146>
 80014ee:	2b02      	cmp	r3, #2
 80014f0:	dc02      	bgt.n	80014f8 <BNO080_parseInputReport+0xe8>
 80014f2:	2b01      	cmp	r3, #1
 80014f4:	d013      	beq.n	800151e <BNO080_parseInputReport+0x10e>
			//See reference manual to add additional feature reports as needed
		}
	}

	//TODO additional feature reports may be strung together. Parse them all.
}
 80014f6:	e08a      	b.n	800160e <BNO080_parseInputReport+0x1fe>
	switch(shtpData[5])
 80014f8:	2b03      	cmp	r3, #3
 80014fa:	d03a      	beq.n	8001572 <BNO080_parseInputReport+0x162>
 80014fc:	2b04      	cmp	r3, #4
 80014fe:	d01c      	beq.n	800153a <BNO080_parseInputReport+0x12a>
}
 8001500:	e085      	b.n	800160e <BNO080_parseInputReport+0x1fe>
	switch(shtpData[5])
 8001502:	2b13      	cmp	r3, #19
 8001504:	d05b      	beq.n	80015be <BNO080_parseInputReport+0x1ae>
 8001506:	2b13      	cmp	r3, #19
 8001508:	dc04      	bgt.n	8001514 <BNO080_parseInputReport+0x104>
 800150a:	2b08      	cmp	r3, #8
 800150c:	d03f      	beq.n	800158e <BNO080_parseInputReport+0x17e>
 800150e:	2b11      	cmp	r3, #17
 8001510:	d051      	beq.n	80015b6 <BNO080_parseInputReport+0x1a6>
}
 8001512:	e07c      	b.n	800160e <BNO080_parseInputReport+0x1fe>
	switch(shtpData[5])
 8001514:	2b1e      	cmp	r3, #30
 8001516:	d057      	beq.n	80015c8 <BNO080_parseInputReport+0x1b8>
 8001518:	2bf1      	cmp	r3, #241	; 0xf1
 800151a:	d06d      	beq.n	80015f8 <BNO080_parseInputReport+0x1e8>
}
 800151c:	e077      	b.n	800160e <BNO080_parseInputReport+0x1fe>
			accelAccuracy = status;
 800151e:	7bfb      	ldrb	r3, [r7, #15]
 8001520:	b29a      	uxth	r2, r3
 8001522:	4b41      	ldr	r3, [pc, #260]	; (8001628 <BNO080_parseInputReport+0x218>)
 8001524:	801a      	strh	r2, [r3, #0]
			rawAccelX = data1;
 8001526:	4a41      	ldr	r2, [pc, #260]	; (800162c <BNO080_parseInputReport+0x21c>)
 8001528:	89bb      	ldrh	r3, [r7, #12]
 800152a:	8013      	strh	r3, [r2, #0]
			rawAccelY = data2;
 800152c:	4a40      	ldr	r2, [pc, #256]	; (8001630 <BNO080_parseInputReport+0x220>)
 800152e:	897b      	ldrh	r3, [r7, #10]
 8001530:	8013      	strh	r3, [r2, #0]
			rawAccelZ = data3;
 8001532:	4a40      	ldr	r2, [pc, #256]	; (8001634 <BNO080_parseInputReport+0x224>)
 8001534:	893b      	ldrh	r3, [r7, #8]
 8001536:	8013      	strh	r3, [r2, #0]
			break;
 8001538:	e069      	b.n	800160e <BNO080_parseInputReport+0x1fe>
			accelLinAccuracy = status;
 800153a:	7bfb      	ldrb	r3, [r7, #15]
 800153c:	b29a      	uxth	r2, r3
 800153e:	4b3e      	ldr	r3, [pc, #248]	; (8001638 <BNO080_parseInputReport+0x228>)
 8001540:	801a      	strh	r2, [r3, #0]
			rawLinAccelX = data1;
 8001542:	4a3e      	ldr	r2, [pc, #248]	; (800163c <BNO080_parseInputReport+0x22c>)
 8001544:	89bb      	ldrh	r3, [r7, #12]
 8001546:	8013      	strh	r3, [r2, #0]
			rawLinAccelY = data2;
 8001548:	4a3d      	ldr	r2, [pc, #244]	; (8001640 <BNO080_parseInputReport+0x230>)
 800154a:	897b      	ldrh	r3, [r7, #10]
 800154c:	8013      	strh	r3, [r2, #0]
			rawLinAccelZ = data3;
 800154e:	4a3d      	ldr	r2, [pc, #244]	; (8001644 <BNO080_parseInputReport+0x234>)
 8001550:	893b      	ldrh	r3, [r7, #8]
 8001552:	8013      	strh	r3, [r2, #0]
			break;
 8001554:	e05b      	b.n	800160e <BNO080_parseInputReport+0x1fe>
			gyroAccuracy = status;
 8001556:	7bfb      	ldrb	r3, [r7, #15]
 8001558:	b29a      	uxth	r2, r3
 800155a:	4b3b      	ldr	r3, [pc, #236]	; (8001648 <BNO080_parseInputReport+0x238>)
 800155c:	801a      	strh	r2, [r3, #0]
			rawGyroX = data1;
 800155e:	4a3b      	ldr	r2, [pc, #236]	; (800164c <BNO080_parseInputReport+0x23c>)
 8001560:	89bb      	ldrh	r3, [r7, #12]
 8001562:	8013      	strh	r3, [r2, #0]
			rawGyroY = data2;
 8001564:	4a3a      	ldr	r2, [pc, #232]	; (8001650 <BNO080_parseInputReport+0x240>)
 8001566:	897b      	ldrh	r3, [r7, #10]
 8001568:	8013      	strh	r3, [r2, #0]
			rawGyroZ = data3;
 800156a:	4a3a      	ldr	r2, [pc, #232]	; (8001654 <BNO080_parseInputReport+0x244>)
 800156c:	893b      	ldrh	r3, [r7, #8]
 800156e:	8013      	strh	r3, [r2, #0]
			break;
 8001570:	e04d      	b.n	800160e <BNO080_parseInputReport+0x1fe>
			magAccuracy = status;
 8001572:	7bfb      	ldrb	r3, [r7, #15]
 8001574:	b29a      	uxth	r2, r3
 8001576:	4b38      	ldr	r3, [pc, #224]	; (8001658 <BNO080_parseInputReport+0x248>)
 8001578:	801a      	strh	r2, [r3, #0]
			rawMagX = data1;
 800157a:	4a38      	ldr	r2, [pc, #224]	; (800165c <BNO080_parseInputReport+0x24c>)
 800157c:	89bb      	ldrh	r3, [r7, #12]
 800157e:	8013      	strh	r3, [r2, #0]
			rawMagY = data2;
 8001580:	4a37      	ldr	r2, [pc, #220]	; (8001660 <BNO080_parseInputReport+0x250>)
 8001582:	897b      	ldrh	r3, [r7, #10]
 8001584:	8013      	strh	r3, [r2, #0]
			rawMagZ = data3;
 8001586:	4a37      	ldr	r2, [pc, #220]	; (8001664 <BNO080_parseInputReport+0x254>)
 8001588:	893b      	ldrh	r3, [r7, #8]
 800158a:	8013      	strh	r3, [r2, #0]
			break;
 800158c:	e03f      	b.n	800160e <BNO080_parseInputReport+0x1fe>
			quatAccuracy = status;
 800158e:	7bfb      	ldrb	r3, [r7, #15]
 8001590:	b29a      	uxth	r2, r3
 8001592:	4b35      	ldr	r3, [pc, #212]	; (8001668 <BNO080_parseInputReport+0x258>)
 8001594:	801a      	strh	r2, [r3, #0]
			rawQuatI = data1;
 8001596:	4a35      	ldr	r2, [pc, #212]	; (800166c <BNO080_parseInputReport+0x25c>)
 8001598:	89bb      	ldrh	r3, [r7, #12]
 800159a:	8013      	strh	r3, [r2, #0]
			rawQuatJ = data2;
 800159c:	4a34      	ldr	r2, [pc, #208]	; (8001670 <BNO080_parseInputReport+0x260>)
 800159e:	897b      	ldrh	r3, [r7, #10]
 80015a0:	8013      	strh	r3, [r2, #0]
			rawQuatK = data3;
 80015a2:	4a34      	ldr	r2, [pc, #208]	; (8001674 <BNO080_parseInputReport+0x264>)
 80015a4:	893b      	ldrh	r3, [r7, #8]
 80015a6:	8013      	strh	r3, [r2, #0]
			rawQuatReal = data4;
 80015a8:	4a33      	ldr	r2, [pc, #204]	; (8001678 <BNO080_parseInputReport+0x268>)
 80015aa:	8afb      	ldrh	r3, [r7, #22]
 80015ac:	8013      	strh	r3, [r2, #0]
			rawQuatRadianAccuracy = data5; //Only available on rotation vector, not game rot vector
 80015ae:	4a33      	ldr	r2, [pc, #204]	; (800167c <BNO080_parseInputReport+0x26c>)
 80015b0:	8abb      	ldrh	r3, [r7, #20]
 80015b2:	8013      	strh	r3, [r2, #0]
			break;
 80015b4:	e02b      	b.n	800160e <BNO080_parseInputReport+0x1fe>
			stepCount = data3; //Bytes 8/9
 80015b6:	4a32      	ldr	r2, [pc, #200]	; (8001680 <BNO080_parseInputReport+0x270>)
 80015b8:	893b      	ldrh	r3, [r7, #8]
 80015ba:	8013      	strh	r3, [r2, #0]
			break;
 80015bc:	e027      	b.n	800160e <BNO080_parseInputReport+0x1fe>
			stabilityClassifier = shtpData[5 + 4]; //Byte 4 only
 80015be:	4b18      	ldr	r3, [pc, #96]	; (8001620 <BNO080_parseInputReport+0x210>)
 80015c0:	7a5a      	ldrb	r2, [r3, #9]
 80015c2:	4b30      	ldr	r3, [pc, #192]	; (8001684 <BNO080_parseInputReport+0x274>)
 80015c4:	701a      	strb	r2, [r3, #0]
			break;
 80015c6:	e022      	b.n	800160e <BNO080_parseInputReport+0x1fe>
			activityClassifier = shtpData[5 + 5]; //Most likely state
 80015c8:	4b15      	ldr	r3, [pc, #84]	; (8001620 <BNO080_parseInputReport+0x210>)
 80015ca:	7a9a      	ldrb	r2, [r3, #10]
 80015cc:	4b2e      	ldr	r3, [pc, #184]	; (8001688 <BNO080_parseInputReport+0x278>)
 80015ce:	701a      	strb	r2, [r3, #0]
			for (uint8_t x = 0; x < 9; x++)					   //Hardcoded to max of 9. TODO - bring in array size
 80015d0:	2300      	movs	r3, #0
 80015d2:	74fb      	strb	r3, [r7, #19]
 80015d4:	e00c      	b.n	80015f0 <BNO080_parseInputReport+0x1e0>
				_activityConfidences[x] = shtpData[11 + x]; //5 bytes of timestamp, byte 6 is first confidence byte
 80015d6:	7cfb      	ldrb	r3, [r7, #19]
 80015d8:	f103 020b 	add.w	r2, r3, #11
 80015dc:	4b2b      	ldr	r3, [pc, #172]	; (800168c <BNO080_parseInputReport+0x27c>)
 80015de:	6819      	ldr	r1, [r3, #0]
 80015e0:	7cfb      	ldrb	r3, [r7, #19]
 80015e2:	440b      	add	r3, r1
 80015e4:	490e      	ldr	r1, [pc, #56]	; (8001620 <BNO080_parseInputReport+0x210>)
 80015e6:	5c8a      	ldrb	r2, [r1, r2]
 80015e8:	701a      	strb	r2, [r3, #0]
			for (uint8_t x = 0; x < 9; x++)					   //Hardcoded to max of 9. TODO - bring in array size
 80015ea:	7cfb      	ldrb	r3, [r7, #19]
 80015ec:	3301      	adds	r3, #1
 80015ee:	74fb      	strb	r3, [r7, #19]
 80015f0:	7cfb      	ldrb	r3, [r7, #19]
 80015f2:	2b08      	cmp	r3, #8
 80015f4:	d9ef      	bls.n	80015d6 <BNO080_parseInputReport+0x1c6>
			break;
 80015f6:	e00a      	b.n	800160e <BNO080_parseInputReport+0x1fe>
			uint8_t command = shtpData[5 + 2]; //This is the Command byte of the response
 80015f8:	4b09      	ldr	r3, [pc, #36]	; (8001620 <BNO080_parseInputReport+0x210>)
 80015fa:	79db      	ldrb	r3, [r3, #7]
 80015fc:	71fb      	strb	r3, [r7, #7]
			if (command == COMMAND_ME_CALIBRATE)
 80015fe:	79fb      	ldrb	r3, [r7, #7]
 8001600:	2b07      	cmp	r3, #7
 8001602:	d103      	bne.n	800160c <BNO080_parseInputReport+0x1fc>
				calibrationStatus = shtpData[5 + 5]; //R0 - Status (0 = success, non-zero = fail)
 8001604:	4b06      	ldr	r3, [pc, #24]	; (8001620 <BNO080_parseInputReport+0x210>)
 8001606:	7a9a      	ldrb	r2, [r3, #10]
 8001608:	4b21      	ldr	r3, [pc, #132]	; (8001690 <BNO080_parseInputReport+0x280>)
 800160a:	701a      	strb	r2, [r3, #0]
			break;
 800160c:	bf00      	nop
}
 800160e:	bf00      	nop
 8001610:	371c      	adds	r7, #28
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr
 800161a:	bf00      	nop
 800161c:	20000228 	.word	0x20000228
 8001620:	2000027c 	.word	0x2000027c
 8001624:	20000230 	.word	0x20000230
 8001628:	20000304 	.word	0x20000304
 800162c:	200002fc 	.word	0x200002fc
 8001630:	20000308 	.word	0x20000308
 8001634:	20000266 	.word	0x20000266
 8001638:	20000262 	.word	0x20000262
 800163c:	20000236 	.word	0x20000236
 8001640:	20000300 	.word	0x20000300
 8001644:	20000272 	.word	0x20000272
 8001648:	20000274 	.word	0x20000274
 800164c:	20000276 	.word	0x20000276
 8001650:	2000025e 	.word	0x2000025e
 8001654:	2000025c 	.word	0x2000025c
 8001658:	2000022c 	.word	0x2000022c
 800165c:	20000260 	.word	0x20000260
 8001660:	20000302 	.word	0x20000302
 8001664:	20000264 	.word	0x20000264
 8001668:	20000234 	.word	0x20000234
 800166c:	20000306 	.word	0x20000306
 8001670:	20000270 	.word	0x20000270
 8001674:	20000224 	.word	0x20000224
 8001678:	2000022e 	.word	0x2000022e
 800167c:	20000268 	.word	0x20000268
 8001680:	2000030a 	.word	0x2000030a
 8001684:	20000278 	.word	0x20000278
 8001688:	200002fe 	.word	0x200002fe
 800168c:	2000026c 	.word	0x2000026c
 8001690:	200002ff 	.word	0x200002ff

08001694 <BNO080_getQuatI>:

//Return the rotation vector quaternion I
float BNO080_getQuatI()
{
 8001694:	b580      	push	{r7, lr}
 8001696:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatI, rotationVector_Q1);
 8001698:	4b07      	ldr	r3, [pc, #28]	; (80016b8 <BNO080_getQuatI+0x24>)
 800169a:	881b      	ldrh	r3, [r3, #0]
 800169c:	b21a      	sxth	r2, r3
 800169e:	4b07      	ldr	r3, [pc, #28]	; (80016bc <BNO080_getQuatI+0x28>)
 80016a0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016a4:	b2db      	uxtb	r3, r3
 80016a6:	4619      	mov	r1, r3
 80016a8:	4610      	mov	r0, r2
 80016aa:	f000 f861 	bl	8001770 <BNO080_qToFloat>
 80016ae:	eef0 7a40 	vmov.f32	s15, s0
}
 80016b2:	eeb0 0a67 	vmov.f32	s0, s15
 80016b6:	bd80      	pop	{r7, pc}
 80016b8:	20000306 	.word	0x20000306
 80016bc:	20000000 	.word	0x20000000

080016c0 <BNO080_getQuatJ>:

//Return the rotation vector quaternion J
float BNO080_getQuatJ()
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatJ, rotationVector_Q1);
 80016c4:	4b07      	ldr	r3, [pc, #28]	; (80016e4 <BNO080_getQuatJ+0x24>)
 80016c6:	881b      	ldrh	r3, [r3, #0]
 80016c8:	b21a      	sxth	r2, r3
 80016ca:	4b07      	ldr	r3, [pc, #28]	; (80016e8 <BNO080_getQuatJ+0x28>)
 80016cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016d0:	b2db      	uxtb	r3, r3
 80016d2:	4619      	mov	r1, r3
 80016d4:	4610      	mov	r0, r2
 80016d6:	f000 f84b 	bl	8001770 <BNO080_qToFloat>
 80016da:	eef0 7a40 	vmov.f32	s15, s0
}
 80016de:	eeb0 0a67 	vmov.f32	s0, s15
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	20000270 	.word	0x20000270
 80016e8:	20000000 	.word	0x20000000

080016ec <BNO080_getQuatK>:

//Return the rotation vector quaternion K
float BNO080_getQuatK()
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatK, rotationVector_Q1);
 80016f0:	4b07      	ldr	r3, [pc, #28]	; (8001710 <BNO080_getQuatK+0x24>)
 80016f2:	881b      	ldrh	r3, [r3, #0]
 80016f4:	b21a      	sxth	r2, r3
 80016f6:	4b07      	ldr	r3, [pc, #28]	; (8001714 <BNO080_getQuatK+0x28>)
 80016f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016fc:	b2db      	uxtb	r3, r3
 80016fe:	4619      	mov	r1, r3
 8001700:	4610      	mov	r0, r2
 8001702:	f000 f835 	bl	8001770 <BNO080_qToFloat>
 8001706:	eef0 7a40 	vmov.f32	s15, s0
}
 800170a:	eeb0 0a67 	vmov.f32	s0, s15
 800170e:	bd80      	pop	{r7, pc}
 8001710:	20000224 	.word	0x20000224
 8001714:	20000000 	.word	0x20000000

08001718 <BNO080_getQuatReal>:

//Return the rotation vector quaternion Real
float BNO080_getQuatReal()
{
 8001718:	b580      	push	{r7, lr}
 800171a:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatReal, rotationVector_Q1);
 800171c:	4b07      	ldr	r3, [pc, #28]	; (800173c <BNO080_getQuatReal+0x24>)
 800171e:	881b      	ldrh	r3, [r3, #0]
 8001720:	b21a      	sxth	r2, r3
 8001722:	4b07      	ldr	r3, [pc, #28]	; (8001740 <BNO080_getQuatReal+0x28>)
 8001724:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001728:	b2db      	uxtb	r3, r3
 800172a:	4619      	mov	r1, r3
 800172c:	4610      	mov	r0, r2
 800172e:	f000 f81f 	bl	8001770 <BNO080_qToFloat>
 8001732:	eef0 7a40 	vmov.f32	s15, s0
}
 8001736:	eeb0 0a67 	vmov.f32	s0, s15
 800173a:	bd80      	pop	{r7, pc}
 800173c:	2000022e 	.word	0x2000022e
 8001740:	20000000 	.word	0x20000000

08001744 <BNO080_getQuatRadianAccuracy>:

//Return the rotation vector accuracy
float BNO080_getQuatRadianAccuracy()
{
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatRadianAccuracy, rotationVector_Q1);
 8001748:	4b07      	ldr	r3, [pc, #28]	; (8001768 <BNO080_getQuatRadianAccuracy+0x24>)
 800174a:	881b      	ldrh	r3, [r3, #0]
 800174c:	b21a      	sxth	r2, r3
 800174e:	4b07      	ldr	r3, [pc, #28]	; (800176c <BNO080_getQuatRadianAccuracy+0x28>)
 8001750:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001754:	b2db      	uxtb	r3, r3
 8001756:	4619      	mov	r1, r3
 8001758:	4610      	mov	r0, r2
 800175a:	f000 f809 	bl	8001770 <BNO080_qToFloat>
 800175e:	eef0 7a40 	vmov.f32	s15, s0
}
 8001762:	eeb0 0a67 	vmov.f32	s0, s15
 8001766:	bd80      	pop	{r7, pc}
 8001768:	20000268 	.word	0x20000268
 800176c:	20000000 	.word	0x20000000

08001770 <BNO080_qToFloat>:
}

//Given a register value and a Q point, convert to float
//See https://en.wikipedia.org/wiki/Q_(number_format)
float BNO080_qToFloat(int16_t fixedPointValue, uint8_t qPoint)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	ed2d 8b02 	vpush	{d8}
 8001776:	b082      	sub	sp, #8
 8001778:	af00      	add	r7, sp, #0
 800177a:	4603      	mov	r3, r0
 800177c:	460a      	mov	r2, r1
 800177e:	80fb      	strh	r3, [r7, #6]
 8001780:	4613      	mov	r3, r2
 8001782:	717b      	strb	r3, [r7, #5]
	return fixedPointValue * powf(2, qPoint * -1);
 8001784:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001788:	ee07 3a90 	vmov	s15, r3
 800178c:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8001790:	797b      	ldrb	r3, [r7, #5]
 8001792:	425b      	negs	r3, r3
 8001794:	ee07 3a90 	vmov	s15, r3
 8001798:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800179c:	eef0 0a67 	vmov.f32	s1, s15
 80017a0:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 80017a4:	f009 ff5c 	bl	800b660 <powf>
 80017a8:	eef0 7a40 	vmov.f32	s15, s0
 80017ac:	ee68 7a27 	vmul.f32	s15, s16, s15
}
 80017b0:	eeb0 0a67 	vmov.f32	s0, s15
 80017b4:	3708      	adds	r7, #8
 80017b6:	46bd      	mov	sp, r7
 80017b8:	ecbd 8b02 	vpop	{d8}
 80017bc:	bd80      	pop	{r7, pc}

080017be <BNO080_enableRotationVector>:

//Sends the packet to enable the rotation vector
void BNO080_enableRotationVector(uint16_t timeBetweenReports)
{
 80017be:	b580      	push	{r7, lr}
 80017c0:	b082      	sub	sp, #8
 80017c2:	af00      	add	r7, sp, #0
 80017c4:	4603      	mov	r3, r0
 80017c6:	80fb      	strh	r3, [r7, #6]
	BNO080_setFeatureCommand(SENSOR_REPORTID_ROTATION_VECTOR, timeBetweenReports, 0);
 80017c8:	88fb      	ldrh	r3, [r7, #6]
 80017ca:	2200      	movs	r2, #0
 80017cc:	4619      	mov	r1, r3
 80017ce:	2005      	movs	r0, #5
 80017d0:	f000 f804 	bl	80017dc <BNO080_setFeatureCommand>
}
 80017d4:	bf00      	nop
 80017d6:	3708      	adds	r7, #8
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}

080017dc <BNO080_setFeatureCommand>:
}

//Given a sensor's report ID, this tells the BNO080 to begin reporting the values
//Also sets the specific config word. Useful for personal activity classifier
void BNO080_setFeatureCommand(uint8_t reportID, uint32_t microsBetweenReports, uint32_t specificConfig)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b084      	sub	sp, #16
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	4603      	mov	r3, r0
 80017e4:	60b9      	str	r1, [r7, #8]
 80017e6:	607a      	str	r2, [r7, #4]
 80017e8:	73fb      	strb	r3, [r7, #15]
	shtpData[0] = SHTP_REPORT_SET_FEATURE_COMMAND;	 //Set feature command. Reference page 55
 80017ea:	4b24      	ldr	r3, [pc, #144]	; (800187c <BNO080_setFeatureCommand+0xa0>)
 80017ec:	22fd      	movs	r2, #253	; 0xfd
 80017ee:	701a      	strb	r2, [r3, #0]
	shtpData[1] = reportID;						 //Feature Report ID. 0x01 = Accelerometer, 0x05 = Rotation vector
 80017f0:	4a22      	ldr	r2, [pc, #136]	; (800187c <BNO080_setFeatureCommand+0xa0>)
 80017f2:	7bfb      	ldrb	r3, [r7, #15]
 80017f4:	7053      	strb	r3, [r2, #1]
	shtpData[2] = 0;							 //Feature flags
 80017f6:	4b21      	ldr	r3, [pc, #132]	; (800187c <BNO080_setFeatureCommand+0xa0>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	709a      	strb	r2, [r3, #2]
	shtpData[3] = 0;							 //Change sensitivity (LSB)
 80017fc:	4b1f      	ldr	r3, [pc, #124]	; (800187c <BNO080_setFeatureCommand+0xa0>)
 80017fe:	2200      	movs	r2, #0
 8001800:	70da      	strb	r2, [r3, #3]
	shtpData[4] = 0;							 //Change sensitivity (MSB)
 8001802:	4b1e      	ldr	r3, [pc, #120]	; (800187c <BNO080_setFeatureCommand+0xa0>)
 8001804:	2200      	movs	r2, #0
 8001806:	711a      	strb	r2, [r3, #4]
	shtpData[5] = (microsBetweenReports >> 0) & 0xFF;  //Report interval (LSB) in microseconds. 0x7A120 = 500ms
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	b2da      	uxtb	r2, r3
 800180c:	4b1b      	ldr	r3, [pc, #108]	; (800187c <BNO080_setFeatureCommand+0xa0>)
 800180e:	715a      	strb	r2, [r3, #5]
	shtpData[6] = (microsBetweenReports >> 8) & 0xFF;  //Report interval
 8001810:	68bb      	ldr	r3, [r7, #8]
 8001812:	0a1b      	lsrs	r3, r3, #8
 8001814:	b2da      	uxtb	r2, r3
 8001816:	4b19      	ldr	r3, [pc, #100]	; (800187c <BNO080_setFeatureCommand+0xa0>)
 8001818:	719a      	strb	r2, [r3, #6]
	shtpData[7] = (microsBetweenReports >> 16) & 0xFF; //Report interval
 800181a:	68bb      	ldr	r3, [r7, #8]
 800181c:	0c1b      	lsrs	r3, r3, #16
 800181e:	b2da      	uxtb	r2, r3
 8001820:	4b16      	ldr	r3, [pc, #88]	; (800187c <BNO080_setFeatureCommand+0xa0>)
 8001822:	71da      	strb	r2, [r3, #7]
	shtpData[8] = (microsBetweenReports >> 24) & 0xFF; //Report interval (MSB)
 8001824:	68bb      	ldr	r3, [r7, #8]
 8001826:	0e1b      	lsrs	r3, r3, #24
 8001828:	b2da      	uxtb	r2, r3
 800182a:	4b14      	ldr	r3, [pc, #80]	; (800187c <BNO080_setFeatureCommand+0xa0>)
 800182c:	721a      	strb	r2, [r3, #8]
	shtpData[9] = 0;							 //Batch Interval (LSB)
 800182e:	4b13      	ldr	r3, [pc, #76]	; (800187c <BNO080_setFeatureCommand+0xa0>)
 8001830:	2200      	movs	r2, #0
 8001832:	725a      	strb	r2, [r3, #9]
	shtpData[10] = 0;							 //Batch Interval
 8001834:	4b11      	ldr	r3, [pc, #68]	; (800187c <BNO080_setFeatureCommand+0xa0>)
 8001836:	2200      	movs	r2, #0
 8001838:	729a      	strb	r2, [r3, #10]
	shtpData[11] = 0;							 //Batch Interval
 800183a:	4b10      	ldr	r3, [pc, #64]	; (800187c <BNO080_setFeatureCommand+0xa0>)
 800183c:	2200      	movs	r2, #0
 800183e:	72da      	strb	r2, [r3, #11]
	shtpData[12] = 0;							 //Batch Interval (MSB)
 8001840:	4b0e      	ldr	r3, [pc, #56]	; (800187c <BNO080_setFeatureCommand+0xa0>)
 8001842:	2200      	movs	r2, #0
 8001844:	731a      	strb	r2, [r3, #12]
	shtpData[13] = (specificConfig >> 0) & 0xFF;	   	 //Sensor-specific config (LSB)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	b2da      	uxtb	r2, r3
 800184a:	4b0c      	ldr	r3, [pc, #48]	; (800187c <BNO080_setFeatureCommand+0xa0>)
 800184c:	735a      	strb	r2, [r3, #13]
	shtpData[14] = (specificConfig >> 8) & 0xFF;	   	 //Sensor-specific config
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	0a1b      	lsrs	r3, r3, #8
 8001852:	b2da      	uxtb	r2, r3
 8001854:	4b09      	ldr	r3, [pc, #36]	; (800187c <BNO080_setFeatureCommand+0xa0>)
 8001856:	739a      	strb	r2, [r3, #14]
	shtpData[15] = (specificConfig >> 16) & 0xFF;	 //Sensor-specific config
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	0c1b      	lsrs	r3, r3, #16
 800185c:	b2da      	uxtb	r2, r3
 800185e:	4b07      	ldr	r3, [pc, #28]	; (800187c <BNO080_setFeatureCommand+0xa0>)
 8001860:	73da      	strb	r2, [r3, #15]
	shtpData[16] = (specificConfig >> 24) & 0xFF;	 //Sensor-specific config (MSB)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	0e1b      	lsrs	r3, r3, #24
 8001866:	b2da      	uxtb	r2, r3
 8001868:	4b04      	ldr	r3, [pc, #16]	; (800187c <BNO080_setFeatureCommand+0xa0>)
 800186a:	741a      	strb	r2, [r3, #16]

	//Transmit packet on channel 2, 17 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 17);
 800186c:	2111      	movs	r1, #17
 800186e:	2002      	movs	r0, #2
 8001870:	f000 f89a 	bl	80019a8 <BNO080_sendPacket>
}
 8001874:	bf00      	nop
 8001876:	3710      	adds	r7, #16
 8001878:	46bd      	mov	sp, r7
 800187a:	bd80      	pop	{r7, pc}
 800187c:	2000027c 	.word	0x2000027c

08001880 <BNO080_waitForSPI>:

//Blocking wait for BNO080 to assert (pull low) the INT pin
//indicating it's ready for comm. Can take more than 104ms
//after a hardware reset
int BNO080_waitForSPI(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b082      	sub	sp, #8
 8001884:	af00      	add	r7, sp, #0
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 8001886:	2300      	movs	r3, #0
 8001888:	607b      	str	r3, [r7, #4]
 800188a:	e00c      	b.n	80018a6 <BNO080_waitForSPI+0x26>
	{
		if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 0)
 800188c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001890:	480b      	ldr	r0, [pc, #44]	; (80018c0 <BNO080_waitForSPI+0x40>)
 8001892:	f7ff fbc1 	bl	8001018 <LL_GPIO_IsInputPinSet>
 8001896:	4603      	mov	r3, r0
 8001898:	2b00      	cmp	r3, #0
 800189a:	d101      	bne.n	80018a0 <BNO080_waitForSPI+0x20>
		{
			//printf("\nData available\n");
			return (1);
 800189c:	2301      	movs	r3, #1
 800189e:	e00a      	b.n	80018b6 <BNO080_waitForSPI+0x36>
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	3301      	adds	r3, #1
 80018a4:	607b      	str	r3, [r7, #4]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80018ac:	d1ee      	bne.n	800188c <BNO080_waitForSPI+0xc>
		}
		//printf("SPI Wait %d\n", counter);
	}
	printf("\nData not available\n");
 80018ae:	4805      	ldr	r0, [pc, #20]	; (80018c4 <BNO080_waitForSPI+0x44>)
 80018b0:	f007 ffc2 	bl	8009838 <puts>
	return (0);
 80018b4:	2300      	movs	r3, #0
}
 80018b6:	4618      	mov	r0, r3
 80018b8:	3708      	adds	r7, #8
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	40020800 	.word	0x40020800
 80018c4:	0800c608 	.word	0x0800c608

080018c8 <BNO080_receivePacket>:


//Check to see if there is any new data available
//Read the contents of the incoming packet into the shtpData array
int BNO080_receivePacket(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b084      	sub	sp, #16
 80018cc:	af00      	add	r7, sp, #0
	uint8_t incoming;

	if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 1)
 80018ce:	f44f 7180 	mov.w	r1, #256	; 0x100
 80018d2:	4831      	ldr	r0, [pc, #196]	; (8001998 <BNO080_receivePacket+0xd0>)
 80018d4:	f7ff fba0 	bl	8001018 <LL_GPIO_IsInputPinSet>
 80018d8:	4603      	mov	r3, r0
 80018da:	2b01      	cmp	r3, #1
 80018dc:	d101      	bne.n	80018e2 <BNO080_receivePacket+0x1a>
		return (0); //Data is not available
 80018de:	2300      	movs	r3, #0
 80018e0:	e056      	b.n	8001990 <BNO080_receivePacket+0xc8>

	//Old way: if (BNO080_waitForSPI() == 0) return (0); //Something went wrong

	//Get first four bytes to find out how much data we need to read

	CHIP_SELECT(BNO080);
 80018e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018e6:	482d      	ldr	r0, [pc, #180]	; (800199c <BNO080_receivePacket+0xd4>)
 80018e8:	f7ff fbb9 	bl	800105e <LL_GPIO_ResetOutputPin>

	//Get the first four bytes, aka the packet header
	uint8_t packetLSB = SPI2_SendByte(0);
 80018ec:	2000      	movs	r0, #0
 80018ee:	f7ff fd23 	bl	8001338 <SPI2_SendByte>
 80018f2:	4603      	mov	r3, r0
 80018f4:	737b      	strb	r3, [r7, #13]
	uint8_t packetMSB = SPI2_SendByte(0);
 80018f6:	2000      	movs	r0, #0
 80018f8:	f7ff fd1e 	bl	8001338 <SPI2_SendByte>
 80018fc:	4603      	mov	r3, r0
 80018fe:	733b      	strb	r3, [r7, #12]
	uint8_t channelNumber = SPI2_SendByte(0);
 8001900:	2000      	movs	r0, #0
 8001902:	f7ff fd19 	bl	8001338 <SPI2_SendByte>
 8001906:	4603      	mov	r3, r0
 8001908:	72fb      	strb	r3, [r7, #11]
	uint8_t sequenceNumber = SPI2_SendByte(0); //Not sure if we need to store this or not
 800190a:	2000      	movs	r0, #0
 800190c:	f7ff fd14 	bl	8001338 <SPI2_SendByte>
 8001910:	4603      	mov	r3, r0
 8001912:	72bb      	strb	r3, [r7, #10]

	//Store the header info
	shtpHeader[0] = packetLSB;
 8001914:	4a22      	ldr	r2, [pc, #136]	; (80019a0 <BNO080_receivePacket+0xd8>)
 8001916:	7b7b      	ldrb	r3, [r7, #13]
 8001918:	7013      	strb	r3, [r2, #0]
	shtpHeader[1] = packetMSB;
 800191a:	4a21      	ldr	r2, [pc, #132]	; (80019a0 <BNO080_receivePacket+0xd8>)
 800191c:	7b3b      	ldrb	r3, [r7, #12]
 800191e:	7053      	strb	r3, [r2, #1]
	shtpHeader[2] = channelNumber;
 8001920:	4a1f      	ldr	r2, [pc, #124]	; (80019a0 <BNO080_receivePacket+0xd8>)
 8001922:	7afb      	ldrb	r3, [r7, #11]
 8001924:	7093      	strb	r3, [r2, #2]
	shtpHeader[3] = sequenceNumber;
 8001926:	4a1e      	ldr	r2, [pc, #120]	; (80019a0 <BNO080_receivePacket+0xd8>)
 8001928:	7abb      	ldrb	r3, [r7, #10]
 800192a:	70d3      	strb	r3, [r2, #3]

	//Calculate the number of data bytes in this packet
	int16_t dataLength = ((uint16_t)packetMSB << 8 | packetLSB);
 800192c:	7b3b      	ldrb	r3, [r7, #12]
 800192e:	021b      	lsls	r3, r3, #8
 8001930:	b21a      	sxth	r2, r3
 8001932:	7b7b      	ldrb	r3, [r7, #13]
 8001934:	b21b      	sxth	r3, r3
 8001936:	4313      	orrs	r3, r2
 8001938:	813b      	strh	r3, [r7, #8]
	dataLength &= 0x7fff; //Clear the MSbit.
 800193a:	893b      	ldrh	r3, [r7, #8]
 800193c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001940:	813b      	strh	r3, [r7, #8]
	//This bit indicates if this package is a continuation of the last. Ignore it for now.
	//TODO catch this as an error and exit
	if (dataLength == 0)
 8001942:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d101      	bne.n	800194e <BNO080_receivePacket+0x86>
	{
		//Packet is empty
		return (0); //All done
 800194a:	2300      	movs	r3, #0
 800194c:	e020      	b.n	8001990 <BNO080_receivePacket+0xc8>
	}
	dataLength -= 4; //Remove the header bytes from the data count
 800194e:	893b      	ldrh	r3, [r7, #8]
 8001950:	3b04      	subs	r3, #4
 8001952:	b29b      	uxth	r3, r3
 8001954:	813b      	strh	r3, [r7, #8]

	//printf("length: %d\n", dataLength);

	//Read incoming data into the shtpData array
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 8001956:	2300      	movs	r3, #0
 8001958:	81fb      	strh	r3, [r7, #14]
 800195a:	e00e      	b.n	800197a <BNO080_receivePacket+0xb2>
	{
		incoming = SPI2_SendByte(0xFF);
 800195c:	20ff      	movs	r0, #255	; 0xff
 800195e:	f7ff fceb 	bl	8001338 <SPI2_SendByte>
 8001962:	4603      	mov	r3, r0
 8001964:	71fb      	strb	r3, [r7, #7]
		//printf("%d ", incoming);
		if (dataSpot < MAX_PACKET_SIZE)	//BNO080 can respond with upto 270 bytes, avoid overflow
 8001966:	89fb      	ldrh	r3, [r7, #14]
 8001968:	2b7f      	cmp	r3, #127	; 0x7f
 800196a:	d803      	bhi.n	8001974 <BNO080_receivePacket+0xac>
			shtpData[dataSpot] = incoming; //Store data into the shtpData array
 800196c:	89fb      	ldrh	r3, [r7, #14]
 800196e:	490d      	ldr	r1, [pc, #52]	; (80019a4 <BNO080_receivePacket+0xdc>)
 8001970:	79fa      	ldrb	r2, [r7, #7]
 8001972:	54ca      	strb	r2, [r1, r3]
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 8001974:	89fb      	ldrh	r3, [r7, #14]
 8001976:	3301      	adds	r3, #1
 8001978:	81fb      	strh	r3, [r7, #14]
 800197a:	89fa      	ldrh	r2, [r7, #14]
 800197c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001980:	429a      	cmp	r2, r3
 8001982:	dbeb      	blt.n	800195c <BNO080_receivePacket+0x94>
	}
	//printf("\n");

	CHIP_DESELECT(BNO080); //Release BNO080
 8001984:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001988:	4804      	ldr	r0, [pc, #16]	; (800199c <BNO080_receivePacket+0xd4>)
 800198a:	f7ff fb5a 	bl	8001042 <LL_GPIO_SetOutputPin>
	return (1); //We're done!
 800198e:	2301      	movs	r3, #1
}
 8001990:	4618      	mov	r0, r3
 8001992:	3710      	adds	r7, #16
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}
 8001998:	40020800 	.word	0x40020800
 800199c:	40020400 	.word	0x40020400
 80019a0:	20000228 	.word	0x20000228
 80019a4:	2000027c 	.word	0x2000027c

080019a8 <BNO080_sendPacket>:

//Given the data packet, send the header then the data
//Returns false if sensor does not ACK
//TODO - Arduino has a max 32 byte send. Break sending into multi packets if needed.
int BNO080_sendPacket(uint8_t channelNumber, uint8_t dataLength)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b084      	sub	sp, #16
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	4603      	mov	r3, r0
 80019b0:	460a      	mov	r2, r1
 80019b2:	71fb      	strb	r3, [r7, #7]
 80019b4:	4613      	mov	r3, r2
 80019b6:	71bb      	strb	r3, [r7, #6]
	uint8_t packetLength = dataLength + 4; //Add four bytes for the header
 80019b8:	79bb      	ldrb	r3, [r7, #6]
 80019ba:	3304      	adds	r3, #4
 80019bc:	73bb      	strb	r3, [r7, #14]

	//Wait for BNO080 to indicate it is available for communication
	if (BNO080_waitForSPI() == 0)
 80019be:	f7ff ff5f 	bl	8001880 <BNO080_waitForSPI>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d101      	bne.n	80019cc <BNO080_sendPacket+0x24>
		return (0); //Data is not available
 80019c8:	2300      	movs	r3, #0
 80019ca:	e032      	b.n	8001a32 <BNO080_sendPacket+0x8a>

	//BNO080 has max CLK of 3MHz, MSB first,
	//The BNO080 uses CPOL = 1 and CPHA = 1. This is mode3
	CHIP_SELECT(BNO080);
 80019cc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019d0:	481a      	ldr	r0, [pc, #104]	; (8001a3c <BNO080_sendPacket+0x94>)
 80019d2:	f7ff fb44 	bl	800105e <LL_GPIO_ResetOutputPin>

	//Send the 4 byte packet header
	SPI2_SendByte(packetLength & 0xFF);			//Packet length LSB
 80019d6:	7bbb      	ldrb	r3, [r7, #14]
 80019d8:	4618      	mov	r0, r3
 80019da:	f7ff fcad 	bl	8001338 <SPI2_SendByte>
	SPI2_SendByte(packetLength >> 8);				//Packet length MSB
 80019de:	7bbb      	ldrb	r3, [r7, #14]
 80019e0:	121b      	asrs	r3, r3, #8
 80019e2:	b2db      	uxtb	r3, r3
 80019e4:	4618      	mov	r0, r3
 80019e6:	f7ff fca7 	bl	8001338 <SPI2_SendByte>
	SPI2_SendByte(channelNumber);					//Channel number
 80019ea:	79fb      	ldrb	r3, [r7, #7]
 80019ec:	4618      	mov	r0, r3
 80019ee:	f7ff fca3 	bl	8001338 <SPI2_SendByte>
	SPI2_SendByte(sequenceNumber[channelNumber]++); 	//Send the sequence number, increments with each packet sent, different counter for each channel
 80019f2:	79fb      	ldrb	r3, [r7, #7]
 80019f4:	4a12      	ldr	r2, [pc, #72]	; (8001a40 <BNO080_sendPacket+0x98>)
 80019f6:	5cd2      	ldrb	r2, [r2, r3]
 80019f8:	1c51      	adds	r1, r2, #1
 80019fa:	b2c8      	uxtb	r0, r1
 80019fc:	4910      	ldr	r1, [pc, #64]	; (8001a40 <BNO080_sendPacket+0x98>)
 80019fe:	54c8      	strb	r0, [r1, r3]
 8001a00:	4610      	mov	r0, r2
 8001a02:	f7ff fc99 	bl	8001338 <SPI2_SendByte>

	//Send the user's data packet
	for (uint8_t i = 0; i < dataLength; i++)
 8001a06:	2300      	movs	r3, #0
 8001a08:	73fb      	strb	r3, [r7, #15]
 8001a0a:	e008      	b.n	8001a1e <BNO080_sendPacket+0x76>
	{
		SPI2_SendByte(shtpData[i]);
 8001a0c:	7bfb      	ldrb	r3, [r7, #15]
 8001a0e:	4a0d      	ldr	r2, [pc, #52]	; (8001a44 <BNO080_sendPacket+0x9c>)
 8001a10:	5cd3      	ldrb	r3, [r2, r3]
 8001a12:	4618      	mov	r0, r3
 8001a14:	f7ff fc90 	bl	8001338 <SPI2_SendByte>
	for (uint8_t i = 0; i < dataLength; i++)
 8001a18:	7bfb      	ldrb	r3, [r7, #15]
 8001a1a:	3301      	adds	r3, #1
 8001a1c:	73fb      	strb	r3, [r7, #15]
 8001a1e:	7bfa      	ldrb	r2, [r7, #15]
 8001a20:	79bb      	ldrb	r3, [r7, #6]
 8001a22:	429a      	cmp	r2, r3
 8001a24:	d3f2      	bcc.n	8001a0c <BNO080_sendPacket+0x64>
	}

	CHIP_DESELECT(BNO080);
 8001a26:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a2a:	4804      	ldr	r0, [pc, #16]	; (8001a3c <BNO080_sendPacket+0x94>)
 8001a2c:	f7ff fb09 	bl	8001042 <LL_GPIO_SetOutputPin>

	return (1);
 8001a30:	2301      	movs	r3, #1
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	3710      	adds	r7, #16
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	40020400 	.word	0x40020400
 8001a40:	20000204 	.word	0x20000204
 8001a44:	2000027c 	.word	0x2000027c

08001a48 <iBus_Check_CHECKSUM>:

#include "FS_iA6B.h"

FSiA6B_iBus iBus;

unsigned char iBus_Check_CHECKSUM(unsigned char *data, unsigned char len) {
 8001a48:	b480      	push	{r7}
 8001a4a:	b085      	sub	sp, #20
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
 8001a50:	460b      	mov	r3, r1
 8001a52:	70fb      	strb	r3, [r7, #3]

	unsigned short checksum = 0xffff;
 8001a54:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a58:	81fb      	strh	r3, [r7, #14]

	for (int i = 0; i < len - 2; i++) {
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	60bb      	str	r3, [r7, #8]
 8001a5e:	e00a      	b.n	8001a76 <iBus_Check_CHECKSUM+0x2e>
		checksum = checksum - data[i];
 8001a60:	68bb      	ldr	r3, [r7, #8]
 8001a62:	687a      	ldr	r2, [r7, #4]
 8001a64:	4413      	add	r3, r2
 8001a66:	781b      	ldrb	r3, [r3, #0]
 8001a68:	b29b      	uxth	r3, r3
 8001a6a:	89fa      	ldrh	r2, [r7, #14]
 8001a6c:	1ad3      	subs	r3, r2, r3
 8001a6e:	81fb      	strh	r3, [r7, #14]
	for (int i = 0; i < len - 2; i++) {
 8001a70:	68bb      	ldr	r3, [r7, #8]
 8001a72:	3301      	adds	r3, #1
 8001a74:	60bb      	str	r3, [r7, #8]
 8001a76:	78fb      	ldrb	r3, [r7, #3]
 8001a78:	3b02      	subs	r3, #2
 8001a7a:	68ba      	ldr	r2, [r7, #8]
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	dbef      	blt.n	8001a60 <iBus_Check_CHECKSUM+0x18>
	}

	return ((checksum & 0x00ff) == data[30]) && ((checksum >> 8) == data[31]);
 8001a80:	89fb      	ldrh	r3, [r7, #14]
 8001a82:	b2db      	uxtb	r3, r3
 8001a84:	687a      	ldr	r2, [r7, #4]
 8001a86:	321e      	adds	r2, #30
 8001a88:	7812      	ldrb	r2, [r2, #0]
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d10a      	bne.n	8001aa4 <iBus_Check_CHECKSUM+0x5c>
 8001a8e:	89fb      	ldrh	r3, [r7, #14]
 8001a90:	0a1b      	lsrs	r3, r3, #8
 8001a92:	b29a      	uxth	r2, r3
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	331f      	adds	r3, #31
 8001a98:	781b      	ldrb	r3, [r3, #0]
 8001a9a:	b29b      	uxth	r3, r3
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	d101      	bne.n	8001aa4 <iBus_Check_CHECKSUM+0x5c>
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	e000      	b.n	8001aa6 <iBus_Check_CHECKSUM+0x5e>
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	b2db      	uxtb	r3, r3
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	3714      	adds	r7, #20
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr

08001ab4 <iBus_Parsing>:

void iBus_Parsing(unsigned char *data, FSiA6B_iBus *iBus) {
 8001ab4:	b480      	push	{r7}
 8001ab6:	b083      	sub	sp, #12
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
 8001abc:	6039      	str	r1, [r7, #0]
	iBus->RH = (data[2] | data[3] << 8) & 0x0fff;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	3302      	adds	r3, #2
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	b21a      	sxth	r2, r3
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	3303      	adds	r3, #3
 8001aca:	781b      	ldrb	r3, [r3, #0]
 8001acc:	021b      	lsls	r3, r3, #8
 8001ace:	b21b      	sxth	r3, r3
 8001ad0:	4313      	orrs	r3, r2
 8001ad2:	b21b      	sxth	r3, r3
 8001ad4:	b29b      	uxth	r3, r3
 8001ad6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ada:	b29a      	uxth	r2, r3
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	801a      	strh	r2, [r3, #0]
	iBus->RV = (data[4] | data[5] << 8) & 0x0fff;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	3304      	adds	r3, #4
 8001ae4:	781b      	ldrb	r3, [r3, #0]
 8001ae6:	b21a      	sxth	r2, r3
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	3305      	adds	r3, #5
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	021b      	lsls	r3, r3, #8
 8001af0:	b21b      	sxth	r3, r3
 8001af2:	4313      	orrs	r3, r2
 8001af4:	b21b      	sxth	r3, r3
 8001af6:	b29b      	uxth	r3, r3
 8001af8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001afc:	b29a      	uxth	r2, r3
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	805a      	strh	r2, [r3, #2]
	iBus->LV = (data[6] | data[7] << 8) & 0x0fff;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	3306      	adds	r3, #6
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	b21a      	sxth	r2, r3
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	3307      	adds	r3, #7
 8001b0e:	781b      	ldrb	r3, [r3, #0]
 8001b10:	021b      	lsls	r3, r3, #8
 8001b12:	b21b      	sxth	r3, r3
 8001b14:	4313      	orrs	r3, r2
 8001b16:	b21b      	sxth	r3, r3
 8001b18:	b29b      	uxth	r3, r3
 8001b1a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b1e:	b29a      	uxth	r2, r3
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	809a      	strh	r2, [r3, #4]
	iBus->LH = (data[8] | data[9] << 8) & 0x0fff;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	3308      	adds	r3, #8
 8001b28:	781b      	ldrb	r3, [r3, #0]
 8001b2a:	b21a      	sxth	r2, r3
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	3309      	adds	r3, #9
 8001b30:	781b      	ldrb	r3, [r3, #0]
 8001b32:	021b      	lsls	r3, r3, #8
 8001b34:	b21b      	sxth	r3, r3
 8001b36:	4313      	orrs	r3, r2
 8001b38:	b21b      	sxth	r3, r3
 8001b3a:	b29b      	uxth	r3, r3
 8001b3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b40:	b29a      	uxth	r2, r3
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	80da      	strh	r2, [r3, #6]
	iBus->SwA = (data[10] | data[11] << 8) & 0x0fff;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	330a      	adds	r3, #10
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	b21a      	sxth	r2, r3
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	330b      	adds	r3, #11
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	021b      	lsls	r3, r3, #8
 8001b56:	b21b      	sxth	r3, r3
 8001b58:	4313      	orrs	r3, r2
 8001b5a:	b21b      	sxth	r3, r3
 8001b5c:	b29b      	uxth	r3, r3
 8001b5e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b62:	b29a      	uxth	r2, r3
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	811a      	strh	r2, [r3, #8]
	iBus->SwC = (data[12] | data[13] << 8) & 0x0fff;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	330c      	adds	r3, #12
 8001b6c:	781b      	ldrb	r3, [r3, #0]
 8001b6e:	b21a      	sxth	r2, r3
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	330d      	adds	r3, #13
 8001b74:	781b      	ldrb	r3, [r3, #0]
 8001b76:	021b      	lsls	r3, r3, #8
 8001b78:	b21b      	sxth	r3, r3
 8001b7a:	4313      	orrs	r3, r2
 8001b7c:	b21b      	sxth	r3, r3
 8001b7e:	b29b      	uxth	r3, r3
 8001b80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b84:	b29a      	uxth	r2, r3
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	819a      	strh	r2, [r3, #12]

	iBus->FailSafe = (data[13] >> 4);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	330d      	adds	r3, #13
 8001b8e:	781b      	ldrb	r3, [r3, #0]
 8001b90:	091b      	lsrs	r3, r3, #4
 8001b92:	b2db      	uxtb	r3, r3
 8001b94:	b29a      	uxth	r2, r3
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	829a      	strh	r2, [r3, #20]
}
 8001b9a:	bf00      	nop
 8001b9c:	370c      	adds	r7, #12
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr

08001ba6 <iBus_isActiveFailSafe>:

unsigned char iBus_isActiveFailSafe(FSiA6B_iBus *iBus) {
 8001ba6:	b480      	push	{r7}
 8001ba8:	b083      	sub	sp, #12
 8001baa:	af00      	add	r7, sp, #0
 8001bac:	6078      	str	r0, [r7, #4]
	//1: Not Failsafe mode, 0: Failsafe mode
	return iBus -> FailSafe != 0;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	8a9b      	ldrh	r3, [r3, #20]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	bf14      	ite	ne
 8001bb6:	2301      	movne	r3, #1
 8001bb8:	2300      	moveq	r3, #0
 8001bba:	b2db      	uxtb	r3, r3
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	370c      	adds	r7, #12
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc6:	4770      	bx	lr

08001bc8 <LL_SPI_Enable>:
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b083      	sub	sp, #12
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	601a      	str	r2, [r3, #0]
}
 8001bdc:	bf00      	nop
 8001bde:	370c      	adds	r7, #12
 8001be0:	46bd      	mov	sp, r7
 8001be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be6:	4770      	bx	lr

08001be8 <LL_SPI_SetStandard>:
{
 8001be8:	b480      	push	{r7}
 8001bea:	b083      	sub	sp, #12
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
 8001bf0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	f023 0210 	bic.w	r2, r3, #16
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	431a      	orrs	r2, r3
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	605a      	str	r2, [r3, #4]
}
 8001c02:	bf00      	nop
 8001c04:	370c      	adds	r7, #12
 8001c06:	46bd      	mov	sp, r7
 8001c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0c:	4770      	bx	lr

08001c0e <LL_SPI_IsActiveFlag_RXNE>:
{
 8001c0e:	b480      	push	{r7}
 8001c10:	b083      	sub	sp, #12
 8001c12:	af00      	add	r7, sp, #0
 8001c14:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	689b      	ldr	r3, [r3, #8]
 8001c1a:	f003 0301 	and.w	r3, r3, #1
 8001c1e:	2b01      	cmp	r3, #1
 8001c20:	d101      	bne.n	8001c26 <LL_SPI_IsActiveFlag_RXNE+0x18>
 8001c22:	2301      	movs	r3, #1
 8001c24:	e000      	b.n	8001c28 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8001c26:	2300      	movs	r3, #0
}
 8001c28:	4618      	mov	r0, r3
 8001c2a:	370c      	adds	r7, #12
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c32:	4770      	bx	lr

08001c34 <LL_SPI_IsActiveFlag_TXE>:
{
 8001c34:	b480      	push	{r7}
 8001c36:	b083      	sub	sp, #12
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	689b      	ldr	r3, [r3, #8]
 8001c40:	f003 0302 	and.w	r3, r3, #2
 8001c44:	2b02      	cmp	r3, #2
 8001c46:	d101      	bne.n	8001c4c <LL_SPI_IsActiveFlag_TXE+0x18>
 8001c48:	2301      	movs	r3, #1
 8001c4a:	e000      	b.n	8001c4e <LL_SPI_IsActiveFlag_TXE+0x1a>
 8001c4c:	2300      	movs	r3, #0
}
 8001c4e:	4618      	mov	r0, r3
 8001c50:	370c      	adds	r7, #12
 8001c52:	46bd      	mov	sp, r7
 8001c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c58:	4770      	bx	lr

08001c5a <LL_SPI_ReceiveData8>:
{
 8001c5a:	b480      	push	{r7}
 8001c5c:	b083      	sub	sp, #12
 8001c5e:	af00      	add	r7, sp, #0
 8001c60:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_REG(SPIx->DR));
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	68db      	ldr	r3, [r3, #12]
 8001c66:	b2db      	uxtb	r3, r3
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	370c      	adds	r7, #12
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c72:	4770      	bx	lr

08001c74 <LL_SPI_TransmitData8>:
{
 8001c74:	b480      	push	{r7}
 8001c76:	b085      	sub	sp, #20
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
 8001c7c:	460b      	mov	r3, r1
 8001c7e:	70fb      	strb	r3, [r7, #3]
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	330c      	adds	r3, #12
 8001c84:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	78fa      	ldrb	r2, [r7, #3]
 8001c8a:	701a      	strb	r2, [r3, #0]
}
 8001c8c:	bf00      	nop
 8001c8e:	3714      	adds	r7, #20
 8001c90:	46bd      	mov	sp, r7
 8001c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c96:	4770      	bx	lr

08001c98 <LL_GPIO_IsInputPinSet>:
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b083      	sub	sp, #12
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
 8001ca0:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	691a      	ldr	r2, [r3, #16]
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	4013      	ands	r3, r2
 8001caa:	683a      	ldr	r2, [r7, #0]
 8001cac:	429a      	cmp	r2, r3
 8001cae:	bf0c      	ite	eq
 8001cb0:	2301      	moveq	r3, #1
 8001cb2:	2300      	movne	r3, #0
 8001cb4:	b2db      	uxtb	r3, r3
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	370c      	adds	r7, #12
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc0:	4770      	bx	lr

08001cc2 <LL_GPIO_SetOutputPin>:
{
 8001cc2:	b480      	push	{r7}
 8001cc4:	b083      	sub	sp, #12
 8001cc6:	af00      	add	r7, sp, #0
 8001cc8:	6078      	str	r0, [r7, #4]
 8001cca:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	683a      	ldr	r2, [r7, #0]
 8001cd0:	619a      	str	r2, [r3, #24]
}
 8001cd2:	bf00      	nop
 8001cd4:	370c      	adds	r7, #12
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cdc:	4770      	bx	lr

08001cde <LL_GPIO_ResetOutputPin>:
{
 8001cde:	b480      	push	{r7}
 8001ce0:	b083      	sub	sp, #12
 8001ce2:	af00      	add	r7, sp, #0
 8001ce4:	6078      	str	r0, [r7, #4]
 8001ce6:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	041a      	lsls	r2, r3, #16
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	619a      	str	r2, [r3, #24]
}
 8001cf0:	bf00      	nop
 8001cf2:	370c      	adds	r7, #12
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfa:	4770      	bx	lr

08001cfc <LL_AHB1_GRP1_EnableClock>:
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b085      	sub	sp, #20
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001d04:	4b08      	ldr	r3, [pc, #32]	; (8001d28 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001d06:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d08:	4907      	ldr	r1, [pc, #28]	; (8001d28 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	4313      	orrs	r3, r2
 8001d0e:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001d10:	4b05      	ldr	r3, [pc, #20]	; (8001d28 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001d12:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	4013      	ands	r3, r2
 8001d18:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001d1a:	68fb      	ldr	r3, [r7, #12]
}
 8001d1c:	bf00      	nop
 8001d1e:	3714      	adds	r7, #20
 8001d20:	46bd      	mov	sp, r7
 8001d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d26:	4770      	bx	lr
 8001d28:	40023800 	.word	0x40023800

08001d2c <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b085      	sub	sp, #20
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001d34:	4b08      	ldr	r3, [pc, #32]	; (8001d58 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001d36:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001d38:	4907      	ldr	r1, [pc, #28]	; (8001d58 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001d40:	4b05      	ldr	r3, [pc, #20]	; (8001d58 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001d42:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	4013      	ands	r3, r2
 8001d48:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001d4a:	68fb      	ldr	r3, [r7, #12]
}
 8001d4c:	bf00      	nop
 8001d4e:	3714      	adds	r7, #20
 8001d50:	46bd      	mov	sp, r7
 8001d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d56:	4770      	bx	lr
 8001d58:	40023800 	.word	0x40023800

08001d5c <ICM20602_GPIO_SPI_Initialization>:
Struct_ICM20602 ICM20602;
int32_t gyro_x_offset, gyro_y_offset, gyro_z_offset; // To remove offset


void ICM20602_GPIO_SPI_Initialization(void)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b090      	sub	sp, #64	; 0x40
 8001d60:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001d62:	f107 0318 	add.w	r3, r7, #24
 8001d66:	2228      	movs	r2, #40	; 0x28
 8001d68:	2100      	movs	r1, #0
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f007 f88c 	bl	8008e88 <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d70:	463b      	mov	r3, r7
 8001d72:	2200      	movs	r2, #0
 8001d74:	601a      	str	r2, [r3, #0]
 8001d76:	605a      	str	r2, [r3, #4]
 8001d78:	609a      	str	r2, [r3, #8]
 8001d7a:	60da      	str	r2, [r3, #12]
 8001d7c:	611a      	str	r2, [r3, #16]
 8001d7e:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8001d80:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001d84:	f7ff ffd2 	bl	8001d2c <LL_APB2_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001d88:	2001      	movs	r0, #1
 8001d8a:	f7ff ffb7 	bl	8001cfc <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001d8e:	2004      	movs	r0, #4
 8001d90:	f7ff ffb4 	bl	8001cfc <LL_AHB1_GRP1_EnableClock>
	/**SPI1 GPIO Configuration
	PA5   ------> SPI1_SCK
	PA6   ------> SPI1_MISO
	PA7   ------> SPI1_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8001d94:	23e0      	movs	r3, #224	; 0xe0
 8001d96:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001d98:	2302      	movs	r3, #2
 8001d9a:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001d9c:	2303      	movs	r3, #3
 8001d9e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001da0:	2300      	movs	r3, #0
 8001da2:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001da4:	2300      	movs	r3, #0
 8001da6:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001da8:	2305      	movs	r3, #5
 8001daa:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dac:	463b      	mov	r3, r7
 8001dae:	4619      	mov	r1, r3
 8001db0:	4825      	ldr	r0, [pc, #148]	; (8001e48 <ICM20602_GPIO_SPI_Initialization+0xec>)
 8001db2:	f006 f8d4 	bl	8007f5e <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8001db6:	2300      	movs	r3, #0
 8001db8:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001dba:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001dbe:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8001dc4:	2302      	movs	r3, #2
 8001dc6:	627b      	str	r3, [r7, #36]	; 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	62bb      	str	r3, [r7, #40]	; 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001dcc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001dd0:	62fb      	str	r3, [r7, #44]	; 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8; //ICM-20602 MAX SPI CLK is 10MHz. But DIV2(42MHz) is available.
 8001dd2:	2310      	movs	r3, #16
 8001dd4:	633b      	str	r3, [r7, #48]	; 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	637b      	str	r3, [r7, #52]	; 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	63bb      	str	r3, [r7, #56]	; 0x38
	SPI_InitStruct.CRCPoly = 10;
 8001dde:	230a      	movs	r3, #10
 8001de0:	63fb      	str	r3, [r7, #60]	; 0x3c
	LL_SPI_Init(ICM20602_SPI_CHANNEL, &SPI_InitStruct);
 8001de2:	f107 0318 	add.w	r3, r7, #24
 8001de6:	4619      	mov	r1, r3
 8001de8:	4818      	ldr	r0, [pc, #96]	; (8001e4c <ICM20602_GPIO_SPI_Initialization+0xf0>)
 8001dea:	f006 fa86 	bl	80082fa <LL_SPI_Init>
	LL_SPI_SetStandard(ICM20602_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 8001dee:	2100      	movs	r1, #0
 8001df0:	4816      	ldr	r0, [pc, #88]	; (8001e4c <ICM20602_GPIO_SPI_Initialization+0xf0>)
 8001df2:	f7ff fef9 	bl	8001be8 <LL_SPI_SetStandard>
	/**ICM20602 GPIO Control Configuration
	 * PC4  ------> ICM20602_SPI_CS_PIN (output)
	 * PC5  ------> ICM20602_INT_PIN (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(ICM20602_SPI_CS_PORT, ICM20602_SPI_CS_PIN);
 8001df6:	2110      	movs	r1, #16
 8001df8:	4815      	ldr	r0, [pc, #84]	; (8001e50 <ICM20602_GPIO_SPI_Initialization+0xf4>)
 8001dfa:	f7ff ff70 	bl	8001cde <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = ICM20602_SPI_CS_PIN;
 8001dfe:	2310      	movs	r3, #16
 8001e00:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001e02:	2301      	movs	r3, #1
 8001e04:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001e06:	2303      	movs	r3, #3
 8001e08:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(ICM20602_SPI_CS_PORT, &GPIO_InitStruct);
 8001e12:	463b      	mov	r3, r7
 8001e14:	4619      	mov	r1, r3
 8001e16:	480e      	ldr	r0, [pc, #56]	; (8001e50 <ICM20602_GPIO_SPI_Initialization+0xf4>)
 8001e18:	f006 f8a1 	bl	8007f5e <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = ICM20602_INT_PIN;
 8001e1c:	2320      	movs	r3, #32
 8001e1e:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001e20:	2300      	movs	r3, #0
 8001e22:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001e24:	2301      	movs	r3, #1
 8001e26:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(ICM20602_INT_PORT, &GPIO_InitStruct);
 8001e28:	463b      	mov	r3, r7
 8001e2a:	4619      	mov	r1, r3
 8001e2c:	4808      	ldr	r0, [pc, #32]	; (8001e50 <ICM20602_GPIO_SPI_Initialization+0xf4>)
 8001e2e:	f006 f896 	bl	8007f5e <LL_GPIO_Init>

	LL_SPI_Enable(ICM20602_SPI_CHANNEL);
 8001e32:	4806      	ldr	r0, [pc, #24]	; (8001e4c <ICM20602_GPIO_SPI_Initialization+0xf0>)
 8001e34:	f7ff fec8 	bl	8001bc8 <LL_SPI_Enable>

	CHIP_DESELECT(ICM20602);
 8001e38:	2110      	movs	r1, #16
 8001e3a:	4805      	ldr	r0, [pc, #20]	; (8001e50 <ICM20602_GPIO_SPI_Initialization+0xf4>)
 8001e3c:	f7ff ff41 	bl	8001cc2 <LL_GPIO_SetOutputPin>
}
 8001e40:	bf00      	nop
 8001e42:	3740      	adds	r7, #64	; 0x40
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}
 8001e48:	40020000 	.word	0x40020000
 8001e4c:	40013000 	.word	0x40013000
 8001e50:	40020800 	.word	0x40020800

08001e54 <SPI1_SendByte>:


unsigned char SPI1_SendByte(unsigned char data)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b082      	sub	sp, #8
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(ICM20602_SPI_CHANNEL)==RESET);
 8001e5e:	bf00      	nop
 8001e60:	480c      	ldr	r0, [pc, #48]	; (8001e94 <SPI1_SendByte+0x40>)
 8001e62:	f7ff fee7 	bl	8001c34 <LL_SPI_IsActiveFlag_TXE>
 8001e66:	4603      	mov	r3, r0
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d0f9      	beq.n	8001e60 <SPI1_SendByte+0xc>
	LL_SPI_TransmitData8(ICM20602_SPI_CHANNEL, data);
 8001e6c:	79fb      	ldrb	r3, [r7, #7]
 8001e6e:	4619      	mov	r1, r3
 8001e70:	4808      	ldr	r0, [pc, #32]	; (8001e94 <SPI1_SendByte+0x40>)
 8001e72:	f7ff feff 	bl	8001c74 <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(ICM20602_SPI_CHANNEL)==RESET);
 8001e76:	bf00      	nop
 8001e78:	4806      	ldr	r0, [pc, #24]	; (8001e94 <SPI1_SendByte+0x40>)
 8001e7a:	f7ff fec8 	bl	8001c0e <LL_SPI_IsActiveFlag_RXNE>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d0f9      	beq.n	8001e78 <SPI1_SendByte+0x24>
	return LL_SPI_ReceiveData8(ICM20602_SPI_CHANNEL);
 8001e84:	4803      	ldr	r0, [pc, #12]	; (8001e94 <SPI1_SendByte+0x40>)
 8001e86:	f7ff fee8 	bl	8001c5a <LL_SPI_ReceiveData8>
 8001e8a:	4603      	mov	r3, r0
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	3708      	adds	r7, #8
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	40013000 	.word	0x40013000

08001e98 <ICM20602_Readbyte>:

//////////////////////////////////////////////////////////////

uint8_t ICM20602_Readbyte(uint8_t reg_addr)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b084      	sub	sp, #16
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	CHIP_SELECT(ICM20602);
 8001ea2:	2110      	movs	r1, #16
 8001ea4:	480b      	ldr	r0, [pc, #44]	; (8001ed4 <ICM20602_Readbyte+0x3c>)
 8001ea6:	f7ff ff1a 	bl	8001cde <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 8001eaa:	79fb      	ldrb	r3, [r7, #7]
 8001eac:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001eb0:	b2db      	uxtb	r3, r3
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f7ff ffce 	bl	8001e54 <SPI1_SendByte>
	val = SPI1_SendByte(0x00); //Send DUMMY to read data
 8001eb8:	2000      	movs	r0, #0
 8001eba:	f7ff ffcb 	bl	8001e54 <SPI1_SendByte>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	73fb      	strb	r3, [r7, #15]
	CHIP_DESELECT(ICM20602);
 8001ec2:	2110      	movs	r1, #16
 8001ec4:	4803      	ldr	r0, [pc, #12]	; (8001ed4 <ICM20602_Readbyte+0x3c>)
 8001ec6:	f7ff fefc 	bl	8001cc2 <LL_GPIO_SetOutputPin>
	
	return val;
 8001eca:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	3710      	adds	r7, #16
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}
 8001ed4:	40020800 	.word	0x40020800

08001ed8 <ICM20602_Readbytes>:

void ICM20602_Readbytes(unsigned char reg_addr, unsigned char len, unsigned char* data)
{
 8001ed8:	b590      	push	{r4, r7, lr}
 8001eda:	b085      	sub	sp, #20
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	4603      	mov	r3, r0
 8001ee0:	603a      	str	r2, [r7, #0]
 8001ee2:	71fb      	strb	r3, [r7, #7]
 8001ee4:	460b      	mov	r3, r1
 8001ee6:	71bb      	strb	r3, [r7, #6]
	unsigned int i = 0;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	60fb      	str	r3, [r7, #12]

	CHIP_SELECT(ICM20602);
 8001eec:	2110      	movs	r1, #16
 8001eee:	4810      	ldr	r0, [pc, #64]	; (8001f30 <ICM20602_Readbytes+0x58>)
 8001ef0:	f7ff fef5 	bl	8001cde <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 8001ef4:	79fb      	ldrb	r3, [r7, #7]
 8001ef6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001efa:	b2db      	uxtb	r3, r3
 8001efc:	4618      	mov	r0, r3
 8001efe:	f7ff ffa9 	bl	8001e54 <SPI1_SendByte>
	while(i < len)
 8001f02:	e009      	b.n	8001f18 <ICM20602_Readbytes+0x40>
	{
		data[i++] = SPI1_SendByte(0x00); //Send DUMMY to read data
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	1c5a      	adds	r2, r3, #1
 8001f08:	60fa      	str	r2, [r7, #12]
 8001f0a:	683a      	ldr	r2, [r7, #0]
 8001f0c:	18d4      	adds	r4, r2, r3
 8001f0e:	2000      	movs	r0, #0
 8001f10:	f7ff ffa0 	bl	8001e54 <SPI1_SendByte>
 8001f14:	4603      	mov	r3, r0
 8001f16:	7023      	strb	r3, [r4, #0]
	while(i < len)
 8001f18:	79bb      	ldrb	r3, [r7, #6]
 8001f1a:	68fa      	ldr	r2, [r7, #12]
 8001f1c:	429a      	cmp	r2, r3
 8001f1e:	d3f1      	bcc.n	8001f04 <ICM20602_Readbytes+0x2c>
	}
	CHIP_DESELECT(ICM20602);
 8001f20:	2110      	movs	r1, #16
 8001f22:	4803      	ldr	r0, [pc, #12]	; (8001f30 <ICM20602_Readbytes+0x58>)
 8001f24:	f7ff fecd 	bl	8001cc2 <LL_GPIO_SetOutputPin>
}
 8001f28:	bf00      	nop
 8001f2a:	3714      	adds	r7, #20
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd90      	pop	{r4, r7, pc}
 8001f30:	40020800 	.word	0x40020800

08001f34 <ICM20602_Writebyte>:

void ICM20602_Writebyte(uint8_t reg_addr, uint8_t val)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b082      	sub	sp, #8
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	460a      	mov	r2, r1
 8001f3e:	71fb      	strb	r3, [r7, #7]
 8001f40:	4613      	mov	r3, r2
 8001f42:	71bb      	strb	r3, [r7, #6]
	CHIP_SELECT(ICM20602);
 8001f44:	2110      	movs	r1, #16
 8001f46:	480b      	ldr	r0, [pc, #44]	; (8001f74 <ICM20602_Writebyte+0x40>)
 8001f48:	f7ff fec9 	bl	8001cde <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr & 0x7F); //Register. MSB 0 is write instruction.
 8001f4c:	79fb      	ldrb	r3, [r7, #7]
 8001f4e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001f52:	b2db      	uxtb	r3, r3
 8001f54:	4618      	mov	r0, r3
 8001f56:	f7ff ff7d 	bl	8001e54 <SPI1_SendByte>
	SPI1_SendByte(val); //Send Data to write
 8001f5a:	79bb      	ldrb	r3, [r7, #6]
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f7ff ff79 	bl	8001e54 <SPI1_SendByte>
	CHIP_DESELECT(ICM20602);
 8001f62:	2110      	movs	r1, #16
 8001f64:	4803      	ldr	r0, [pc, #12]	; (8001f74 <ICM20602_Writebyte+0x40>)
 8001f66:	f7ff feac 	bl	8001cc2 <LL_GPIO_SetOutputPin>
}
 8001f6a:	bf00      	nop
 8001f6c:	3708      	adds	r7, #8
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop
 8001f74:	40020800 	.word	0x40020800

08001f78 <ICM20602_Initialization>:
	CHIP_DESELECT(ICM20602);
}


int ICM20602_Initialization(void)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b084      	sub	sp, #16
 8001f7c:	af00      	add	r7, sp, #0

	uint8_t who_am_i = 0;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	73fb      	strb	r3, [r7, #15]
	int16_t accel_raw_data[3] = {0};  // To remove offset
 8001f82:	f107 0308 	add.w	r3, r7, #8
 8001f86:	2200      	movs	r2, #0
 8001f88:	601a      	str	r2, [r3, #0]
 8001f8a:	809a      	strh	r2, [r3, #4]
	int16_t gyro_raw_data[3] = {0};   // To remove offset
 8001f8c:	463b      	mov	r3, r7
 8001f8e:	2200      	movs	r2, #0
 8001f90:	601a      	str	r2, [r3, #0]
 8001f92:	809a      	strh	r2, [r3, #4]
	
	ICM20602_GPIO_SPI_Initialization();
 8001f94:	f7ff fee2 	bl	8001d5c <ICM20602_GPIO_SPI_Initialization>
	
	printf("Checking ICM20602...");
 8001f98:	4833      	ldr	r0, [pc, #204]	; (8002068 <ICM20602_Initialization+0xf0>)
 8001f9a:	f007 fbd9 	bl	8009750 <iprintf>
	
	// check WHO_AM_I (0x75)
	who_am_i = ICM20602_Readbyte(WHO_AM_I); 
 8001f9e:	2075      	movs	r0, #117	; 0x75
 8001fa0:	f7ff ff7a 	bl	8001e98 <ICM20602_Readbyte>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	73fb      	strb	r3, [r7, #15]

	// who am i = 0x12
	if(who_am_i == 0x12)
 8001fa8:	7bfb      	ldrb	r3, [r7, #15]
 8001faa:	2b12      	cmp	r3, #18
 8001fac:	d105      	bne.n	8001fba <ICM20602_Initialization+0x42>
	{
		printf("\nICM20602 who_am_i = 0x%02x...OK\n\n", who_am_i);
 8001fae:	7bfb      	ldrb	r3, [r7, #15]
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	482e      	ldr	r0, [pc, #184]	; (800206c <ICM20602_Initialization+0xf4>)
 8001fb4:	f007 fbcc 	bl	8009750 <iprintf>
 8001fb8:	e012      	b.n	8001fe0 <ICM20602_Initialization+0x68>
	}
	// recheck
	else if(who_am_i != 0x12)
 8001fba:	7bfb      	ldrb	r3, [r7, #15]
 8001fbc:	2b12      	cmp	r3, #18
 8001fbe:	d00f      	beq.n	8001fe0 <ICM20602_Initialization+0x68>
	{
		who_am_i = ICM20602_Readbyte(WHO_AM_I); // check again WHO_AM_I (0x75)
 8001fc0:	2075      	movs	r0, #117	; 0x75
 8001fc2:	f7ff ff69 	bl	8001e98 <ICM20602_Readbyte>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	73fb      	strb	r3, [r7, #15]

		if (who_am_i != 0x12){
 8001fca:	7bfb      	ldrb	r3, [r7, #15]
 8001fcc:	2b12      	cmp	r3, #18
 8001fce:	d007      	beq.n	8001fe0 <ICM20602_Initialization+0x68>
			printf( "ICM20602 Not OK: 0x%02x Should be 0x%02x\n", who_am_i, 0x12);
 8001fd0:	7bfb      	ldrb	r3, [r7, #15]
 8001fd2:	2212      	movs	r2, #18
 8001fd4:	4619      	mov	r1, r3
 8001fd6:	4826      	ldr	r0, [pc, #152]	; (8002070 <ICM20602_Initialization+0xf8>)
 8001fd8:	f007 fbba 	bl	8009750 <iprintf>
			return 1; //ERROR
 8001fdc:	2301      	movs	r3, #1
 8001fde:	e03f      	b.n	8002060 <ICM20602_Initialization+0xe8>
		}
	}
	
	// Reset ICM20602
	// PWR_MGMT_1 0x6B
	ICM20602_Writebyte(PWR_MGMT_1, 0x80); //Reset ICM20602
 8001fe0:	2180      	movs	r1, #128	; 0x80
 8001fe2:	206b      	movs	r0, #107	; 0x6b
 8001fe4:	f7ff ffa6 	bl	8001f34 <ICM20602_Writebyte>
	HAL_Delay(50);
 8001fe8:	2032      	movs	r0, #50	; 0x32
 8001fea:	f003 f82d 	bl	8005048 <HAL_Delay>

	// PWR_MGMT_1 0x6B
	ICM20602_Writebyte(PWR_MGMT_1, 0x01); // Enable Temperature sensor(bit4-0), Use PLL(bit2:0-01)
 8001fee:	2101      	movs	r1, #1
 8001ff0:	206b      	movs	r0, #107	; 0x6b
 8001ff2:	f7ff ff9f 	bl	8001f34 <ICM20602_Writebyte>
									//      
	HAL_Delay(50);
 8001ff6:	2032      	movs	r0, #50	; 0x32
 8001ff8:	f003 f826 	bl	8005048 <HAL_Delay>

	// PWR_MGMT_2 0x6C
	ICM20602_Writebyte(PWR_MGMT_2, 0x38); // Disable Acc(bit5:3-111), Enable Gyro(bit2:0-000)
 8001ffc:	2138      	movs	r1, #56	; 0x38
 8001ffe:	206c      	movs	r0, #108	; 0x6c
 8002000:	f7ff ff98 	bl	8001f34 <ICM20602_Writebyte>
	//ICM20602_Writebyte( PWR_MGMT_2, 0x00 ); // Enable Acc(bit5:3-000), Enable Gyro(bit2:0-000)
	HAL_Delay(50);
 8002004:	2032      	movs	r0, #50	; 0x32
 8002006:	f003 f81f 	bl	8005048 <HAL_Delay>
	
	// set sample rate to 1000Hz and apply a software filter
	ICM20602_Writebyte(SMPLRT_DIV, 0x00);
 800200a:	2100      	movs	r1, #0
 800200c:	2019      	movs	r0, #25
 800200e:	f7ff ff91 	bl	8001f34 <ICM20602_Writebyte>
	HAL_Delay(50);
 8002012:	2032      	movs	r0, #50	; 0x32
 8002014:	f003 f818 	bl	8005048 <HAL_Delay>
	
	// Gyro DLPF Config
	//ICM20602_Writebyte(CONFIG, 0x00); // Gyro LPF fc 250Hz(bit2:0-000)
	ICM20602_Writebyte(CONFIG, 0x05); // Gyro LPF fc 20Hz(bit2:0-100) at 1kHz sample rate
 8002018:	2105      	movs	r1, #5
 800201a:	201a      	movs	r0, #26
 800201c:	f7ff ff8a 	bl	8001f34 <ICM20602_Writebyte>
	HAL_Delay(50);
 8002020:	2032      	movs	r0, #50	; 0x32
 8002022:	f003 f811 	bl	8005048 <HAL_Delay>

	// GYRO_CONFIG 0x1B
	ICM20602_Writebyte(GYRO_CONFIG, 0x18); // Gyro sensitivity 2000 dps(bit4:3-11), FCHOICE (bit1:0-00)
 8002026:	2118      	movs	r1, #24
 8002028:	201b      	movs	r0, #27
 800202a:	f7ff ff83 	bl	8001f34 <ICM20602_Writebyte>
	HAL_Delay(50);
 800202e:	2032      	movs	r0, #50	; 0x32
 8002030:	f003 f80a 	bl	8005048 <HAL_Delay>

	// ACCEL_CONFIG 0x1C
	ICM20602_Writebyte(ACCEL_CONFIG, 0x18); // Acc sensitivity 16g
 8002034:	2118      	movs	r1, #24
 8002036:	201c      	movs	r0, #28
 8002038:	f7ff ff7c 	bl	8001f34 <ICM20602_Writebyte>
	HAL_Delay(50);
 800203c:	2032      	movs	r0, #50	; 0x32
 800203e:	f003 f803 	bl	8005048 <HAL_Delay>
	
	// ACCEL_CONFIG2 0x1D
	ICM20602_Writebyte(ACCEL_CONFIG2, 0x03); // Acc FCHOICE 1kHz(bit3-0), DLPF fc 44.8Hz(bit2:0-011)
 8002042:	2103      	movs	r1, #3
 8002044:	201d      	movs	r0, #29
 8002046:	f7ff ff75 	bl	8001f34 <ICM20602_Writebyte>
	HAL_Delay(50);
 800204a:	2032      	movs	r0, #50	; 0x32
 800204c:	f002 fffc 	bl	8005048 <HAL_Delay>
	
	// Enable Interrupts when data is ready
	ICM20602_Writebyte(INT_ENABLE, 0x01); // Enable DRDY Interrupt
 8002050:	2101      	movs	r1, #1
 8002052:	2038      	movs	r0, #56	; 0x38
 8002054:	f7ff ff6e 	bl	8001f34 <ICM20602_Writebyte>
	HAL_Delay(50);
 8002058:	2032      	movs	r0, #50	; 0x32
 800205a:	f002 fff5 	bl	8005048 <HAL_Delay>
//	
//	// Remove Gyro Z offset
//	ICM20602_Writebyte( ZG_OFFS_USRH, offset_z>>8 );	// gyro z offset high byte
//	ICM20602_Writebyte( ZG_OFFS_USRL, offset_z );	// gyro z offset low byte

	return 0; //OK
 800205e:	2300      	movs	r3, #0
}
 8002060:	4618      	mov	r0, r3
 8002062:	3710      	adds	r7, #16
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}
 8002068:	0800c61c 	.word	0x0800c61c
 800206c:	0800c634 	.word	0x0800c634
 8002070:	0800c658 	.word	0x0800c658

08002074 <ICM20602_Get3AxisGyroRawData>:
	gyro[1] = ((data[10] << 8) | data[11]);
	gyro[2] = ((data[12] << 8) | data[13]);
}

void ICM20602_Get3AxisGyroRawData(short* gyro)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b084      	sub	sp, #16
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
	unsigned char data[6];
	ICM20602_Readbytes(GYRO_XOUT_H, 6, data);
 800207c:	f107 0308 	add.w	r3, r7, #8
 8002080:	461a      	mov	r2, r3
 8002082:	2106      	movs	r1, #6
 8002084:	2043      	movs	r0, #67	; 0x43
 8002086:	f7ff ff27 	bl	8001ed8 <ICM20602_Readbytes>
	
	gyro[0] = ((data[0] << 8) | data[1]);
 800208a:	7a3b      	ldrb	r3, [r7, #8]
 800208c:	021b      	lsls	r3, r3, #8
 800208e:	b21a      	sxth	r2, r3
 8002090:	7a7b      	ldrb	r3, [r7, #9]
 8002092:	b21b      	sxth	r3, r3
 8002094:	4313      	orrs	r3, r2
 8002096:	b21a      	sxth	r2, r3
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	801a      	strh	r2, [r3, #0]
	gyro[1] = ((data[2] << 8) | data[3]);
 800209c:	7abb      	ldrb	r3, [r7, #10]
 800209e:	021b      	lsls	r3, r3, #8
 80020a0:	b219      	sxth	r1, r3
 80020a2:	7afb      	ldrb	r3, [r7, #11]
 80020a4:	b21a      	sxth	r2, r3
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	3302      	adds	r3, #2
 80020aa:	430a      	orrs	r2, r1
 80020ac:	b212      	sxth	r2, r2
 80020ae:	801a      	strh	r2, [r3, #0]
	gyro[2] = ((data[4] << 8) | data[5]);
 80020b0:	7b3b      	ldrb	r3, [r7, #12]
 80020b2:	021b      	lsls	r3, r3, #8
 80020b4:	b219      	sxth	r1, r3
 80020b6:	7b7b      	ldrb	r3, [r7, #13]
 80020b8:	b21a      	sxth	r2, r3
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	3304      	adds	r3, #4
 80020be:	430a      	orrs	r2, r1
 80020c0:	b212      	sxth	r2, r2
 80020c2:	801a      	strh	r2, [r3, #0]
}
 80020c4:	bf00      	nop
 80020c6:	3710      	adds	r7, #16
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}

080020cc <ICM20602_DataReady>:
	accel[1] = ((data[2] << 8) | data[3]);
	accel[2] = ((data[4] << 8) | data[5]);
}

int ICM20602_DataReady(void)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	af00      	add	r7, sp, #0
	return LL_GPIO_IsInputPinSet(ICM20602_INT_PORT, ICM20602_INT_PIN);
 80020d0:	2120      	movs	r1, #32
 80020d2:	4803      	ldr	r0, [pc, #12]	; (80020e0 <ICM20602_DataReady+0x14>)
 80020d4:	f7ff fde0 	bl	8001c98 <LL_GPIO_IsInputPinSet>
 80020d8:	4603      	mov	r3, r0
}
 80020da:	4618      	mov	r0, r3
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	40020800 	.word	0x40020800

080020e4 <LL_SPI_Enable>:
{
 80020e4:	b480      	push	{r7}
 80020e6:	b083      	sub	sp, #12
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	601a      	str	r2, [r3, #0]
}
 80020f8:	bf00      	nop
 80020fa:	370c      	adds	r7, #12
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr

08002104 <LL_SPI_SetStandard>:
{
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
 800210c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	f023 0210 	bic.w	r2, r3, #16
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	431a      	orrs	r2, r3
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	605a      	str	r2, [r3, #4]
}
 800211e:	bf00      	nop
 8002120:	370c      	adds	r7, #12
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr

0800212a <LL_SPI_IsActiveFlag_RXNE>:
{
 800212a:	b480      	push	{r7}
 800212c:	b083      	sub	sp, #12
 800212e:	af00      	add	r7, sp, #0
 8002130:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	689b      	ldr	r3, [r3, #8]
 8002136:	f003 0301 	and.w	r3, r3, #1
 800213a:	2b01      	cmp	r3, #1
 800213c:	d101      	bne.n	8002142 <LL_SPI_IsActiveFlag_RXNE+0x18>
 800213e:	2301      	movs	r3, #1
 8002140:	e000      	b.n	8002144 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8002142:	2300      	movs	r3, #0
}
 8002144:	4618      	mov	r0, r3
 8002146:	370c      	adds	r7, #12
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr

08002150 <LL_SPI_IsActiveFlag_TXE>:
{
 8002150:	b480      	push	{r7}
 8002152:	b083      	sub	sp, #12
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	689b      	ldr	r3, [r3, #8]
 800215c:	f003 0302 	and.w	r3, r3, #2
 8002160:	2b02      	cmp	r3, #2
 8002162:	d101      	bne.n	8002168 <LL_SPI_IsActiveFlag_TXE+0x18>
 8002164:	2301      	movs	r3, #1
 8002166:	e000      	b.n	800216a <LL_SPI_IsActiveFlag_TXE+0x1a>
 8002168:	2300      	movs	r3, #0
}
 800216a:	4618      	mov	r0, r3
 800216c:	370c      	adds	r7, #12
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr

08002176 <LL_SPI_ReceiveData8>:
{
 8002176:	b480      	push	{r7}
 8002178:	b083      	sub	sp, #12
 800217a:	af00      	add	r7, sp, #0
 800217c:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_REG(SPIx->DR));
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	68db      	ldr	r3, [r3, #12]
 8002182:	b2db      	uxtb	r3, r3
}
 8002184:	4618      	mov	r0, r3
 8002186:	370c      	adds	r7, #12
 8002188:	46bd      	mov	sp, r7
 800218a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218e:	4770      	bx	lr

08002190 <LL_SPI_TransmitData8>:
{
 8002190:	b480      	push	{r7}
 8002192:	b085      	sub	sp, #20
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
 8002198:	460b      	mov	r3, r1
 800219a:	70fb      	strb	r3, [r7, #3]
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	330c      	adds	r3, #12
 80021a0:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	78fa      	ldrb	r2, [r7, #3]
 80021a6:	701a      	strb	r2, [r3, #0]
}
 80021a8:	bf00      	nop
 80021aa:	3714      	adds	r7, #20
 80021ac:	46bd      	mov	sp, r7
 80021ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b2:	4770      	bx	lr

080021b4 <LL_GPIO_IsInputPinSet>:
{
 80021b4:	b480      	push	{r7}
 80021b6:	b083      	sub	sp, #12
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
 80021bc:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	691a      	ldr	r2, [r3, #16]
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	4013      	ands	r3, r2
 80021c6:	683a      	ldr	r2, [r7, #0]
 80021c8:	429a      	cmp	r2, r3
 80021ca:	bf0c      	ite	eq
 80021cc:	2301      	moveq	r3, #1
 80021ce:	2300      	movne	r3, #0
 80021d0:	b2db      	uxtb	r3, r3
}
 80021d2:	4618      	mov	r0, r3
 80021d4:	370c      	adds	r7, #12
 80021d6:	46bd      	mov	sp, r7
 80021d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021dc:	4770      	bx	lr

080021de <LL_GPIO_SetOutputPin>:
{
 80021de:	b480      	push	{r7}
 80021e0:	b083      	sub	sp, #12
 80021e2:	af00      	add	r7, sp, #0
 80021e4:	6078      	str	r0, [r7, #4]
 80021e6:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	683a      	ldr	r2, [r7, #0]
 80021ec:	619a      	str	r2, [r3, #24]
}
 80021ee:	bf00      	nop
 80021f0:	370c      	adds	r7, #12
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr

080021fa <LL_GPIO_ResetOutputPin>:
{
 80021fa:	b480      	push	{r7}
 80021fc:	b083      	sub	sp, #12
 80021fe:	af00      	add	r7, sp, #0
 8002200:	6078      	str	r0, [r7, #4]
 8002202:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	041a      	lsls	r2, r3, #16
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	619a      	str	r2, [r3, #24]
}
 800220c:	bf00      	nop
 800220e:	370c      	adds	r7, #12
 8002210:	46bd      	mov	sp, r7
 8002212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002216:	4770      	bx	lr

08002218 <LL_AHB1_GRP1_EnableClock>:
{
 8002218:	b480      	push	{r7}
 800221a:	b085      	sub	sp, #20
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002220:	4b08      	ldr	r3, [pc, #32]	; (8002244 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002222:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002224:	4907      	ldr	r1, [pc, #28]	; (8002244 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	4313      	orrs	r3, r2
 800222a:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800222c:	4b05      	ldr	r3, [pc, #20]	; (8002244 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800222e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	4013      	ands	r3, r2
 8002234:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002236:	68fb      	ldr	r3, [r7, #12]
}
 8002238:	bf00      	nop
 800223a:	3714      	adds	r7, #20
 800223c:	46bd      	mov	sp, r7
 800223e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002242:	4770      	bx	lr
 8002244:	40023800 	.word	0x40023800

08002248 <LL_APB1_GRP1_EnableClock>:
{
 8002248:	b480      	push	{r7}
 800224a:	b085      	sub	sp, #20
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8002250:	4b08      	ldr	r3, [pc, #32]	; (8002274 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002252:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002254:	4907      	ldr	r1, [pc, #28]	; (8002274 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	4313      	orrs	r3, r2
 800225a:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800225c:	4b05      	ldr	r3, [pc, #20]	; (8002274 <LL_APB1_GRP1_EnableClock+0x2c>)
 800225e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	4013      	ands	r3, r2
 8002264:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002266:	68fb      	ldr	r3, [r7, #12]
}
 8002268:	bf00      	nop
 800226a:	3714      	adds	r7, #20
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr
 8002274:	40023800 	.word	0x40023800

08002278 <LPS22HH_GPIO_SPI_Initialization>:

Struct_LPS22HH LPS22HH;


void LPS22HH_GPIO_SPI_Initialization(void)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b090      	sub	sp, #64	; 0x40
 800227c:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800227e:	f107 0318 	add.w	r3, r7, #24
 8002282:	2228      	movs	r2, #40	; 0x28
 8002284:	2100      	movs	r1, #0
 8002286:	4618      	mov	r0, r3
 8002288:	f006 fdfe 	bl	8008e88 <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800228c:	463b      	mov	r3, r7
 800228e:	2200      	movs	r2, #0
 8002290:	601a      	str	r2, [r3, #0]
 8002292:	605a      	str	r2, [r3, #4]
 8002294:	609a      	str	r2, [r3, #8]
 8002296:	60da      	str	r2, [r3, #12]
 8002298:	611a      	str	r2, [r3, #16]
 800229a:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI3);
 800229c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80022a0:	f7ff ffd2 	bl	8002248 <LL_APB1_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80022a4:	2002      	movs	r0, #2
 80022a6:	f7ff ffb7 	bl	8002218 <LL_AHB1_GRP1_EnableClock>
	/**SPI3 GPIO Configuration
	PB3   ------> SPI3_SCK
	PB4   ------> SPI3_MISO
	PB5   ------> SPI3_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_3|LL_GPIO_PIN_4|LL_GPIO_PIN_5;
 80022aa:	2338      	movs	r3, #56	; 0x38
 80022ac:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80022ae:	2302      	movs	r3, #2
 80022b0:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80022b2:	2303      	movs	r3, #3
 80022b4:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80022b6:	2300      	movs	r3, #0
 80022b8:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80022ba:	2300      	movs	r3, #0
 80022bc:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 80022be:	2306      	movs	r3, #6
 80022c0:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022c2:	463b      	mov	r3, r7
 80022c4:	4619      	mov	r1, r3
 80022c6:	4826      	ldr	r0, [pc, #152]	; (8002360 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 80022c8:	f005 fe49 	bl	8007f5e <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 80022cc:	2300      	movs	r3, #0
 80022ce:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 80022d0:	f44f 7382 	mov.w	r3, #260	; 0x104
 80022d4:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 80022d6:	2300      	movs	r3, #0
 80022d8:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 80022da:	2302      	movs	r3, #2
 80022dc:	627b      	str	r3, [r7, #36]	; 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 80022de:	2301      	movs	r3, #1
 80022e0:	62bb      	str	r3, [r7, #40]	; 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80022e2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80022e6:	62fb      	str	r3, [r7, #44]	; 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV4;
 80022e8:	2308      	movs	r3, #8
 80022ea:	633b      	str	r3, [r7, #48]	; 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80022ec:	2300      	movs	r3, #0
 80022ee:	637b      	str	r3, [r7, #52]	; 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80022f0:	2300      	movs	r3, #0
 80022f2:	63bb      	str	r3, [r7, #56]	; 0x38
	SPI_InitStruct.CRCPoly = 10;
 80022f4:	230a      	movs	r3, #10
 80022f6:	63fb      	str	r3, [r7, #60]	; 0x3c
	LL_SPI_Init(LPS22HH_SPI_CHANNEL, &SPI_InitStruct);
 80022f8:	f107 0318 	add.w	r3, r7, #24
 80022fc:	4619      	mov	r1, r3
 80022fe:	4819      	ldr	r0, [pc, #100]	; (8002364 <LPS22HH_GPIO_SPI_Initialization+0xec>)
 8002300:	f005 fffb 	bl	80082fa <LL_SPI_Init>
	LL_SPI_SetStandard(LPS22HH_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 8002304:	2100      	movs	r1, #0
 8002306:	4817      	ldr	r0, [pc, #92]	; (8002364 <LPS22HH_GPIO_SPI_Initialization+0xec>)
 8002308:	f7ff fefc 	bl	8002104 <LL_SPI_SetStandard>
	/**LPS22HH GPIO Control Configuration
	 * PB6  ------> LPS22HH_SPI_CS_PIN (output)
	 * PB7  ------> LPS22HH_INT_PIN (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(LPS22HH_SPI_CS_PORT, LPS22HH_SPI_CS_PIN);
 800230c:	2140      	movs	r1, #64	; 0x40
 800230e:	4814      	ldr	r0, [pc, #80]	; (8002360 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 8002310:	f7ff ff73 	bl	80021fa <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = LPS22HH_SPI_CS_PIN;
 8002314:	2340      	movs	r3, #64	; 0x40
 8002316:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002318:	2301      	movs	r3, #1
 800231a:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800231c:	2303      	movs	r3, #3
 800231e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002320:	2300      	movs	r3, #0
 8002322:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002324:	2300      	movs	r3, #0
 8002326:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(LPS22HH_SPI_CS_PORT, &GPIO_InitStruct);
 8002328:	463b      	mov	r3, r7
 800232a:	4619      	mov	r1, r3
 800232c:	480c      	ldr	r0, [pc, #48]	; (8002360 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 800232e:	f005 fe16 	bl	8007f5e <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = LPS22HH_INT_PIN;
 8002332:	2380      	movs	r3, #128	; 0x80
 8002334:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002336:	2300      	movs	r3, #0
 8002338:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800233a:	2301      	movs	r3, #1
 800233c:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(LPS22HH_INT_PORT, &GPIO_InitStruct);
 800233e:	463b      	mov	r3, r7
 8002340:	4619      	mov	r1, r3
 8002342:	4807      	ldr	r0, [pc, #28]	; (8002360 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 8002344:	f005 fe0b 	bl	8007f5e <LL_GPIO_Init>
	
	LL_SPI_Enable(LPS22HH_SPI_CHANNEL);
 8002348:	4806      	ldr	r0, [pc, #24]	; (8002364 <LPS22HH_GPIO_SPI_Initialization+0xec>)
 800234a:	f7ff fecb 	bl	80020e4 <LL_SPI_Enable>
	
	CHIP_DESELECT(LPS22HH);
 800234e:	2140      	movs	r1, #64	; 0x40
 8002350:	4803      	ldr	r0, [pc, #12]	; (8002360 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 8002352:	f7ff ff44 	bl	80021de <LL_GPIO_SetOutputPin>
}
 8002356:	bf00      	nop
 8002358:	3740      	adds	r7, #64	; 0x40
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}
 800235e:	bf00      	nop
 8002360:	40020400 	.word	0x40020400
 8002364:	40003c00 	.word	0x40003c00

08002368 <SPI3_SendByte>:


unsigned char SPI3_SendByte(unsigned char data)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b082      	sub	sp, #8
 800236c:	af00      	add	r7, sp, #0
 800236e:	4603      	mov	r3, r0
 8002370:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(LPS22HH_SPI_CHANNEL)==RESET);
 8002372:	bf00      	nop
 8002374:	480c      	ldr	r0, [pc, #48]	; (80023a8 <SPI3_SendByte+0x40>)
 8002376:	f7ff feeb 	bl	8002150 <LL_SPI_IsActiveFlag_TXE>
 800237a:	4603      	mov	r3, r0
 800237c:	2b00      	cmp	r3, #0
 800237e:	d0f9      	beq.n	8002374 <SPI3_SendByte+0xc>
	LL_SPI_TransmitData8(LPS22HH_SPI_CHANNEL, data);
 8002380:	79fb      	ldrb	r3, [r7, #7]
 8002382:	4619      	mov	r1, r3
 8002384:	4808      	ldr	r0, [pc, #32]	; (80023a8 <SPI3_SendByte+0x40>)
 8002386:	f7ff ff03 	bl	8002190 <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(LPS22HH_SPI_CHANNEL)==RESET);
 800238a:	bf00      	nop
 800238c:	4806      	ldr	r0, [pc, #24]	; (80023a8 <SPI3_SendByte+0x40>)
 800238e:	f7ff fecc 	bl	800212a <LL_SPI_IsActiveFlag_RXNE>
 8002392:	4603      	mov	r3, r0
 8002394:	2b00      	cmp	r3, #0
 8002396:	d0f9      	beq.n	800238c <SPI3_SendByte+0x24>
	return LL_SPI_ReceiveData8(LPS22HH_SPI_CHANNEL);
 8002398:	4803      	ldr	r0, [pc, #12]	; (80023a8 <SPI3_SendByte+0x40>)
 800239a:	f7ff feec 	bl	8002176 <LL_SPI_ReceiveData8>
 800239e:	4603      	mov	r3, r0
}
 80023a0:	4618      	mov	r0, r3
 80023a2:	3708      	adds	r7, #8
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}
 80023a8:	40003c00 	.word	0x40003c00

080023ac <LPS22HH_Readbyte>:

//////////////////////////////////////////////////////////////

uint8_t LPS22HH_Readbyte(uint8_t reg_addr)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b084      	sub	sp, #16
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	4603      	mov	r3, r0
 80023b4:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	CHIP_SELECT(LPS22HH);
 80023b6:	2140      	movs	r1, #64	; 0x40
 80023b8:	480b      	ldr	r0, [pc, #44]	; (80023e8 <LPS22HH_Readbyte+0x3c>)
 80023ba:	f7ff ff1e 	bl	80021fa <LL_GPIO_ResetOutputPin>
	SPI3_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 80023be:	79fb      	ldrb	r3, [r7, #7]
 80023c0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80023c4:	b2db      	uxtb	r3, r3
 80023c6:	4618      	mov	r0, r3
 80023c8:	f7ff ffce 	bl	8002368 <SPI3_SendByte>
	val = SPI3_SendByte(0x00); //Send DUMMY
 80023cc:	2000      	movs	r0, #0
 80023ce:	f7ff ffcb 	bl	8002368 <SPI3_SendByte>
 80023d2:	4603      	mov	r3, r0
 80023d4:	73fb      	strb	r3, [r7, #15]
	CHIP_DESELECT(LPS22HH);
 80023d6:	2140      	movs	r1, #64	; 0x40
 80023d8:	4803      	ldr	r0, [pc, #12]	; (80023e8 <LPS22HH_Readbyte+0x3c>)
 80023da:	f7ff ff00 	bl	80021de <LL_GPIO_SetOutputPin>
	
	return val;
 80023de:	7bfb      	ldrb	r3, [r7, #15]
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	3710      	adds	r7, #16
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd80      	pop	{r7, pc}
 80023e8:	40020400 	.word	0x40020400

080023ec <LPS22HH_Readbytes>:

void LPS22HH_Readbytes(unsigned char reg_addr, unsigned char len, unsigned char* data)
{
 80023ec:	b590      	push	{r4, r7, lr}
 80023ee:	b085      	sub	sp, #20
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	4603      	mov	r3, r0
 80023f4:	603a      	str	r2, [r7, #0]
 80023f6:	71fb      	strb	r3, [r7, #7]
 80023f8:	460b      	mov	r3, r1
 80023fa:	71bb      	strb	r3, [r7, #6]
	unsigned int i = 0;
 80023fc:	2300      	movs	r3, #0
 80023fe:	60fb      	str	r3, [r7, #12]

	CHIP_SELECT(LPS22HH);
 8002400:	2140      	movs	r1, #64	; 0x40
 8002402:	4810      	ldr	r0, [pc, #64]	; (8002444 <LPS22HH_Readbytes+0x58>)
 8002404:	f7ff fef9 	bl	80021fa <LL_GPIO_ResetOutputPin>
	SPI3_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 8002408:	79fb      	ldrb	r3, [r7, #7]
 800240a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800240e:	b2db      	uxtb	r3, r3
 8002410:	4618      	mov	r0, r3
 8002412:	f7ff ffa9 	bl	8002368 <SPI3_SendByte>
	while(i < len)
 8002416:	e009      	b.n	800242c <LPS22HH_Readbytes+0x40>
	{
		data[i++] = SPI3_SendByte(0x00); //Send DUMMY
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	1c5a      	adds	r2, r3, #1
 800241c:	60fa      	str	r2, [r7, #12]
 800241e:	683a      	ldr	r2, [r7, #0]
 8002420:	18d4      	adds	r4, r2, r3
 8002422:	2000      	movs	r0, #0
 8002424:	f7ff ffa0 	bl	8002368 <SPI3_SendByte>
 8002428:	4603      	mov	r3, r0
 800242a:	7023      	strb	r3, [r4, #0]
	while(i < len)
 800242c:	79bb      	ldrb	r3, [r7, #6]
 800242e:	68fa      	ldr	r2, [r7, #12]
 8002430:	429a      	cmp	r2, r3
 8002432:	d3f1      	bcc.n	8002418 <LPS22HH_Readbytes+0x2c>
	}
	CHIP_DESELECT(LPS22HH);
 8002434:	2140      	movs	r1, #64	; 0x40
 8002436:	4803      	ldr	r0, [pc, #12]	; (8002444 <LPS22HH_Readbytes+0x58>)
 8002438:	f7ff fed1 	bl	80021de <LL_GPIO_SetOutputPin>
}
 800243c:	bf00      	nop
 800243e:	3714      	adds	r7, #20
 8002440:	46bd      	mov	sp, r7
 8002442:	bd90      	pop	{r4, r7, pc}
 8002444:	40020400 	.word	0x40020400

08002448 <LPS22HH_Writebyte>:

void LPS22HH_Writebyte(uint8_t reg_addr, uint8_t val)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b082      	sub	sp, #8
 800244c:	af00      	add	r7, sp, #0
 800244e:	4603      	mov	r3, r0
 8002450:	460a      	mov	r2, r1
 8002452:	71fb      	strb	r3, [r7, #7]
 8002454:	4613      	mov	r3, r2
 8002456:	71bb      	strb	r3, [r7, #6]
	CHIP_SELECT(LPS22HH);
 8002458:	2140      	movs	r1, #64	; 0x40
 800245a:	480b      	ldr	r0, [pc, #44]	; (8002488 <LPS22HH_Writebyte+0x40>)
 800245c:	f7ff fecd 	bl	80021fa <LL_GPIO_ResetOutputPin>
	SPI3_SendByte(reg_addr & 0x7F); //Register. MSB 0 is write instruction.
 8002460:	79fb      	ldrb	r3, [r7, #7]
 8002462:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002466:	b2db      	uxtb	r3, r3
 8002468:	4618      	mov	r0, r3
 800246a:	f7ff ff7d 	bl	8002368 <SPI3_SendByte>
	SPI3_SendByte(val); //Data
 800246e:	79bb      	ldrb	r3, [r7, #6]
 8002470:	4618      	mov	r0, r3
 8002472:	f7ff ff79 	bl	8002368 <SPI3_SendByte>
	CHIP_DESELECT(LPS22HH);
 8002476:	2140      	movs	r1, #64	; 0x40
 8002478:	4803      	ldr	r0, [pc, #12]	; (8002488 <LPS22HH_Writebyte+0x40>)
 800247a:	f7ff feb0 	bl	80021de <LL_GPIO_SetOutputPin>
}
 800247e:	bf00      	nop
 8002480:	3708      	adds	r7, #8
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	40020400 	.word	0x40020400

0800248c <LPS22HH_Initialization>:




int LPS22HH_Initialization(void)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b082      	sub	sp, #8
 8002490:	af00      	add	r7, sp, #0
	uint8_t temp_reg;
	uint8_t who_am_i = 0;
 8002492:	2300      	movs	r3, #0
 8002494:	71fb      	strb	r3, [r7, #7]
	
	LPS22HH_GPIO_SPI_Initialization();
 8002496:	f7ff feef 	bl	8002278 <LPS22HH_GPIO_SPI_Initialization>
	
	printf("Checking LPS22HH...");
 800249a:	4841      	ldr	r0, [pc, #260]	; (80025a0 <LPS22HH_Initialization+0x114>)
 800249c:	f007 f958 	bl	8009750 <iprintf>
	
	// check WHO_AM_I (0x0F)
	who_am_i = LPS22HH_Readbyte(0x0F); 
 80024a0:	200f      	movs	r0, #15
 80024a2:	f7ff ff83 	bl	80023ac <LPS22HH_Readbyte>
 80024a6:	4603      	mov	r3, r0
 80024a8:	71fb      	strb	r3, [r7, #7]

	// who am i = 0xb3
	if( who_am_i == 0xb3)
 80024aa:	79fb      	ldrb	r3, [r7, #7]
 80024ac:	2bb3      	cmp	r3, #179	; 0xb3
 80024ae:	d105      	bne.n	80024bc <LPS22HH_Initialization+0x30>
	{
		printf("\nLPS22HH who_am_i = 0x%02x...OK\n\n", who_am_i );
 80024b0:	79fb      	ldrb	r3, [r7, #7]
 80024b2:	4619      	mov	r1, r3
 80024b4:	483b      	ldr	r0, [pc, #236]	; (80025a4 <LPS22HH_Initialization+0x118>)
 80024b6:	f007 f94b 	bl	8009750 <iprintf>
 80024ba:	e012      	b.n	80024e2 <LPS22HH_Initialization+0x56>
	}
	// recheck
	else if( who_am_i != 0xb3)
 80024bc:	79fb      	ldrb	r3, [r7, #7]
 80024be:	2bb3      	cmp	r3, #179	; 0xb3
 80024c0:	d00f      	beq.n	80024e2 <LPS22HH_Initialization+0x56>
	{
		who_am_i = LPS22HH_Readbyte(0x0F); // check WHO_AM_I (0x0F)
 80024c2:	200f      	movs	r0, #15
 80024c4:	f7ff ff72 	bl	80023ac <LPS22HH_Readbyte>
 80024c8:	4603      	mov	r3, r0
 80024ca:	71fb      	strb	r3, [r7, #7]

		if ( who_am_i != 0xb3 ){
 80024cc:	79fb      	ldrb	r3, [r7, #7]
 80024ce:	2bb3      	cmp	r3, #179	; 0xb3
 80024d0:	d007      	beq.n	80024e2 <LPS22HH_Initialization+0x56>
			printf( "nLPS22HH Not OK: 0x%02x Should be 0x%02x\n", who_am_i, 0xb3);
 80024d2:	79fb      	ldrb	r3, [r7, #7]
 80024d4:	22b3      	movs	r2, #179	; 0xb3
 80024d6:	4619      	mov	r1, r3
 80024d8:	4833      	ldr	r0, [pc, #204]	; (80025a8 <LPS22HH_Initialization+0x11c>)
 80024da:	f007 f939 	bl	8009750 <iprintf>
			return 1; //ERROR
 80024de:	2301      	movs	r3, #1
 80024e0:	e059      	b.n	8002596 <LPS22HH_Initialization+0x10a>
		}
	}
	
	// Reset LPS22HH
	// CTRL_REG2 0x11
	LPS22HH_Writebyte(CTRL_REG2, 0x04);
 80024e2:	2104      	movs	r1, #4
 80024e4:	2011      	movs	r0, #17
 80024e6:	f7ff ffaf 	bl	8002448 <LPS22HH_Writebyte>
	//printf("LPS22HH Reset");
	do{
		//printf(".");
	}
	while((LPS22HH_Readbyte(CTRL_REG2) & 0x04) != 0x00);
 80024ea:	2011      	movs	r0, #17
 80024ec:	f7ff ff5e 	bl	80023ac <LPS22HH_Readbyte>
 80024f0:	4603      	mov	r3, r0
 80024f2:	f003 0304 	and.w	r3, r3, #4
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d1f7      	bne.n	80024ea <LPS22HH_Initialization+0x5e>
	
	// Set Output Data Rate
	//0x00: One Shot
	//0x10: 1Hz	0x20: 10Hz	0x30: 25Hz	0x40: 50Hz
	//0x50: 75Hz	0x60: 100Hz	0x70: 200Hz
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 80024fa:	2010      	movs	r0, #16
 80024fc:	f7ff ff56 	bl	80023ac <LPS22HH_Readbyte>
 8002500:	4603      	mov	r3, r0
 8002502:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x40;
 8002504:	79bb      	ldrb	r3, [r7, #6]
 8002506:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800250a:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG1, temp_reg);
 800250c:	79bb      	ldrb	r3, [r7, #6]
 800250e:	4619      	mov	r1, r3
 8002510:	2010      	movs	r0, #16
 8002512:	f7ff ff99 	bl	8002448 <LPS22HH_Writebyte>
	temp_reg = 0;
 8002516:	2300      	movs	r3, #0
 8002518:	71bb      	strb	r3, [r7, #6]
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 800251a:	2010      	movs	r0, #16
 800251c:	f7ff ff46 	bl	80023ac <LPS22HH_Readbyte>
 8002520:	4603      	mov	r3, r0
 8002522:	71bb      	strb	r3, [r7, #6]
	//printf("%x\n", temp_reg);
	
	// Enable LPF, Cut-off frequency
	//0x08: ODR/9	0x0c: ODR/20
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 8002524:	2010      	movs	r0, #16
 8002526:	f7ff ff41 	bl	80023ac <LPS22HH_Readbyte>
 800252a:	4603      	mov	r3, r0
 800252c:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x0c;
 800252e:	79bb      	ldrb	r3, [r7, #6]
 8002530:	f043 030c 	orr.w	r3, r3, #12
 8002534:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG1, temp_reg);
 8002536:	79bb      	ldrb	r3, [r7, #6]
 8002538:	4619      	mov	r1, r3
 800253a:	2010      	movs	r0, #16
 800253c:	f7ff ff84 	bl	8002448 <LPS22HH_Writebyte>
	
	// Enable Block Data Update
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 8002540:	2010      	movs	r0, #16
 8002542:	f7ff ff33 	bl	80023ac <LPS22HH_Readbyte>
 8002546:	4603      	mov	r3, r0
 8002548:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x02;
 800254a:	79bb      	ldrb	r3, [r7, #6]
 800254c:	f043 0302 	orr.w	r3, r3, #2
 8002550:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG1, temp_reg);
 8002552:	79bb      	ldrb	r3, [r7, #6]
 8002554:	4619      	mov	r1, r3
 8002556:	2010      	movs	r0, #16
 8002558:	f7ff ff76 	bl	8002448 <LPS22HH_Writebyte>
	
	// Enable Low Noise Mode (ODR should be lower than 100Hz. This is igonored when ODR = 100Hz or 200Hz)
	temp_reg = LPS22HH_Readbyte(CTRL_REG2);
 800255c:	2011      	movs	r0, #17
 800255e:	f7ff ff25 	bl	80023ac <LPS22HH_Readbyte>
 8002562:	4603      	mov	r3, r0
 8002564:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x02;
 8002566:	79bb      	ldrb	r3, [r7, #6]
 8002568:	f043 0302 	orr.w	r3, r3, #2
 800256c:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG2, temp_reg);
 800256e:	79bb      	ldrb	r3, [r7, #6]
 8002570:	4619      	mov	r1, r3
 8002572:	2011      	movs	r0, #17
 8002574:	f7ff ff68 	bl	8002448 <LPS22HH_Writebyte>
	
	// Enable Data-ready signal on INT-DRDY pin
	temp_reg = LPS22HH_Readbyte(CTRL_REG3);
 8002578:	2012      	movs	r0, #18
 800257a:	f7ff ff17 	bl	80023ac <LPS22HH_Readbyte>
 800257e:	4603      	mov	r3, r0
 8002580:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x04;
 8002582:	79bb      	ldrb	r3, [r7, #6]
 8002584:	f043 0304 	orr.w	r3, r3, #4
 8002588:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG3, temp_reg);
 800258a:	79bb      	ldrb	r3, [r7, #6]
 800258c:	4619      	mov	r1, r3
 800258e:	2012      	movs	r0, #18
 8002590:	f7ff ff5a 	bl	8002448 <LPS22HH_Writebyte>
	
	return 0; //OK
 8002594:	2300      	movs	r3, #0
}
 8002596:	4618      	mov	r0, r3
 8002598:	3708      	adds	r7, #8
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}
 800259e:	bf00      	nop
 80025a0:	0800c684 	.word	0x0800c684
 80025a4:	0800c698 	.word	0x0800c698
 80025a8:	0800c6bc 	.word	0x0800c6bc

080025ac <LPS22HH_DataReady>:


int LPS22HH_DataReady(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	af00      	add	r7, sp, #0
	return LL_GPIO_IsInputPinSet(LPS22HH_INT_PORT, LPS22HH_INT_PIN);
 80025b0:	2180      	movs	r1, #128	; 0x80
 80025b2:	4803      	ldr	r0, [pc, #12]	; (80025c0 <LPS22HH_DataReady+0x14>)
 80025b4:	f7ff fdfe 	bl	80021b4 <LL_GPIO_IsInputPinSet>
 80025b8:	4603      	mov	r3, r0
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	bd80      	pop	{r7, pc}
 80025be:	bf00      	nop
 80025c0:	40020400 	.word	0x40020400

080025c4 <LPS22HH_GetPressure>:

void LPS22HH_GetPressure(int32_t* pressure)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b082      	sub	sp, #8
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
	LPS22HH_Readbytes(PRESSURE_OUT_XL, 3, (unsigned char*)pressure);
 80025cc:	687a      	ldr	r2, [r7, #4]
 80025ce:	2103      	movs	r1, #3
 80025d0:	2028      	movs	r0, #40	; 0x28
 80025d2:	f7ff ff0b 	bl	80023ec <LPS22HH_Readbytes>
}
 80025d6:	bf00      	nop
 80025d8:	3708      	adds	r7, #8
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}

080025de <LPS22HH_GetTemperature>:

void LPS22HH_GetTemperature(int16_t* temperature)
{
 80025de:	b580      	push	{r7, lr}
 80025e0:	b082      	sub	sp, #8
 80025e2:	af00      	add	r7, sp, #0
 80025e4:	6078      	str	r0, [r7, #4]
	LPS22HH_Readbytes(TEMP_OUT_L, 2, (unsigned char*)temperature);
 80025e6:	687a      	ldr	r2, [r7, #4]
 80025e8:	2102      	movs	r1, #2
 80025ea:	202b      	movs	r0, #43	; 0x2b
 80025ec:	f7ff fefe 	bl	80023ec <LPS22HH_Readbytes>
}
 80025f0:	bf00      	nop
 80025f2:	3708      	adds	r7, #8
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}

080025f8 <getAltitude2>:
{
	return (1.0f - powf((pressure / SEA_PRESSURE), 0.1902226f)) * 44307.69396f; //145366.45f * 0.3048f = 44307.69396f;
}

float getAltitude2(float pressure, float temperature) //Get Altitude with temperature correction.
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b082      	sub	sp, #8
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	ed87 0a01 	vstr	s0, [r7, #4]
 8002602:	edc7 0a00 	vstr	s1, [r7]
	return (1.0f - powf((pressure / SEA_PRESSURE), 0.1902226f)) * (temperature + 273.15f) / 0.0065f;
 8002606:	edd7 7a01 	vldr	s15, [r7, #4]
 800260a:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8002650 <getAltitude2+0x58>
 800260e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002612:	eddf 0a10 	vldr	s1, [pc, #64]	; 8002654 <getAltitude2+0x5c>
 8002616:	eeb0 0a66 	vmov.f32	s0, s13
 800261a:	f009 f821 	bl	800b660 <powf>
 800261e:	eeb0 7a40 	vmov.f32	s14, s0
 8002622:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8002626:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800262a:	edd7 7a00 	vldr	s15, [r7]
 800262e:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8002658 <getAltitude2+0x60>
 8002632:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002636:	ee67 7a27 	vmul.f32	s15, s14, s15
 800263a:	ed9f 7a08 	vldr	s14, [pc, #32]	; 800265c <getAltitude2+0x64>
 800263e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002642:	eef0 7a66 	vmov.f32	s15, s13
}
 8002646:	eeb0 0a67 	vmov.f32	s0, s15
 800264a:	3708      	adds	r7, #8
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}
 8002650:	447d5000 	.word	0x447d5000
 8002654:	3e42c9b7 	.word	0x3e42c9b7
 8002658:	43889333 	.word	0x43889333
 800265c:	3bd4fdf4 	.word	0x3bd4fdf4

08002660 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002660:	b480      	push	{r7}
 8002662:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002664:	4b04      	ldr	r3, [pc, #16]	; (8002678 <__NVIC_GetPriorityGrouping+0x18>)
 8002666:	68db      	ldr	r3, [r3, #12]
 8002668:	0a1b      	lsrs	r3, r3, #8
 800266a:	f003 0307 	and.w	r3, r3, #7
}
 800266e:	4618      	mov	r0, r3
 8002670:	46bd      	mov	sp, r7
 8002672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002676:	4770      	bx	lr
 8002678:	e000ed00 	.word	0xe000ed00

0800267c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800267c:	b480      	push	{r7}
 800267e:	b083      	sub	sp, #12
 8002680:	af00      	add	r7, sp, #0
 8002682:	4603      	mov	r3, r0
 8002684:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800268a:	2b00      	cmp	r3, #0
 800268c:	db0b      	blt.n	80026a6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800268e:	79fb      	ldrb	r3, [r7, #7]
 8002690:	f003 021f 	and.w	r2, r3, #31
 8002694:	4907      	ldr	r1, [pc, #28]	; (80026b4 <__NVIC_EnableIRQ+0x38>)
 8002696:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800269a:	095b      	lsrs	r3, r3, #5
 800269c:	2001      	movs	r0, #1
 800269e:	fa00 f202 	lsl.w	r2, r0, r2
 80026a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80026a6:	bf00      	nop
 80026a8:	370c      	adds	r7, #12
 80026aa:	46bd      	mov	sp, r7
 80026ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b0:	4770      	bx	lr
 80026b2:	bf00      	nop
 80026b4:	e000e100 	.word	0xe000e100

080026b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b083      	sub	sp, #12
 80026bc:	af00      	add	r7, sp, #0
 80026be:	4603      	mov	r3, r0
 80026c0:	6039      	str	r1, [r7, #0]
 80026c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	db0a      	blt.n	80026e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	b2da      	uxtb	r2, r3
 80026d0:	490c      	ldr	r1, [pc, #48]	; (8002704 <__NVIC_SetPriority+0x4c>)
 80026d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026d6:	0112      	lsls	r2, r2, #4
 80026d8:	b2d2      	uxtb	r2, r2
 80026da:	440b      	add	r3, r1
 80026dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026e0:	e00a      	b.n	80026f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	b2da      	uxtb	r2, r3
 80026e6:	4908      	ldr	r1, [pc, #32]	; (8002708 <__NVIC_SetPriority+0x50>)
 80026e8:	79fb      	ldrb	r3, [r7, #7]
 80026ea:	f003 030f 	and.w	r3, r3, #15
 80026ee:	3b04      	subs	r3, #4
 80026f0:	0112      	lsls	r2, r2, #4
 80026f2:	b2d2      	uxtb	r2, r2
 80026f4:	440b      	add	r3, r1
 80026f6:	761a      	strb	r2, [r3, #24]
}
 80026f8:	bf00      	nop
 80026fa:	370c      	adds	r7, #12
 80026fc:	46bd      	mov	sp, r7
 80026fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002702:	4770      	bx	lr
 8002704:	e000e100 	.word	0xe000e100
 8002708:	e000ed00 	.word	0xe000ed00

0800270c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800270c:	b480      	push	{r7}
 800270e:	b089      	sub	sp, #36	; 0x24
 8002710:	af00      	add	r7, sp, #0
 8002712:	60f8      	str	r0, [r7, #12]
 8002714:	60b9      	str	r1, [r7, #8]
 8002716:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	f003 0307 	and.w	r3, r3, #7
 800271e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002720:	69fb      	ldr	r3, [r7, #28]
 8002722:	f1c3 0307 	rsb	r3, r3, #7
 8002726:	2b04      	cmp	r3, #4
 8002728:	bf28      	it	cs
 800272a:	2304      	movcs	r3, #4
 800272c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800272e:	69fb      	ldr	r3, [r7, #28]
 8002730:	3304      	adds	r3, #4
 8002732:	2b06      	cmp	r3, #6
 8002734:	d902      	bls.n	800273c <NVIC_EncodePriority+0x30>
 8002736:	69fb      	ldr	r3, [r7, #28]
 8002738:	3b03      	subs	r3, #3
 800273a:	e000      	b.n	800273e <NVIC_EncodePriority+0x32>
 800273c:	2300      	movs	r3, #0
 800273e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002740:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002744:	69bb      	ldr	r3, [r7, #24]
 8002746:	fa02 f303 	lsl.w	r3, r2, r3
 800274a:	43da      	mvns	r2, r3
 800274c:	68bb      	ldr	r3, [r7, #8]
 800274e:	401a      	ands	r2, r3
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002754:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	fa01 f303 	lsl.w	r3, r1, r3
 800275e:	43d9      	mvns	r1, r3
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002764:	4313      	orrs	r3, r2
         );
}
 8002766:	4618      	mov	r0, r3
 8002768:	3724      	adds	r7, #36	; 0x24
 800276a:	46bd      	mov	sp, r7
 800276c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002770:	4770      	bx	lr

08002772 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8002772:	b480      	push	{r7}
 8002774:	b083      	sub	sp, #12
 8002776:	af00      	add	r7, sp, #0
 8002778:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	68db      	ldr	r3, [r3, #12]
 800277e:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	60da      	str	r2, [r3, #12]
}
 8002786:	bf00      	nop
 8002788:	370c      	adds	r7, #12
 800278a:	46bd      	mov	sp, r7
 800278c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002790:	4770      	bx	lr

08002792 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8002792:	b480      	push	{r7}
 8002794:	b083      	sub	sp, #12
 8002796:	af00      	add	r7, sp, #0
 8002798:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	691b      	ldr	r3, [r3, #16]
 800279e:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	695b      	ldr	r3, [r3, #20]
 80027aa:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	615a      	str	r2, [r3, #20]
}
 80027b2:	bf00      	nop
 80027b4:	370c      	adds	r7, #12
 80027b6:	46bd      	mov	sp, r7
 80027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027bc:	4770      	bx	lr

080027be <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
 80027be:	b480      	push	{r7}
 80027c0:	b083      	sub	sp, #12
 80027c2:	af00      	add	r7, sp, #0
 80027c4:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027ce:	2b80      	cmp	r3, #128	; 0x80
 80027d0:	bf0c      	ite	eq
 80027d2:	2301      	moveq	r3, #1
 80027d4:	2300      	movne	r3, #0
 80027d6:	b2db      	uxtb	r3, r3
}
 80027d8:	4618      	mov	r0, r3
 80027da:	370c      	adds	r7, #12
 80027dc:	46bd      	mov	sp, r7
 80027de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e2:	4770      	bx	lr

080027e4 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 80027e4:	b480      	push	{r7}
 80027e6:	b083      	sub	sp, #12
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
 80027ec:	460b      	mov	r3, r1
 80027ee:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 80027f0:	78fa      	ldrb	r2, [r7, #3]
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	605a      	str	r2, [r3, #4]
}
 80027f6:	bf00      	nop
 80027f8:	370c      	adds	r7, #12
 80027fa:	46bd      	mov	sp, r7
 80027fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002800:	4770      	bx	lr
	...

08002804 <LL_AHB1_GRP1_EnableClock>:
{
 8002804:	b480      	push	{r7}
 8002806:	b085      	sub	sp, #20
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 800280c:	4b08      	ldr	r3, [pc, #32]	; (8002830 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800280e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002810:	4907      	ldr	r1, [pc, #28]	; (8002830 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	4313      	orrs	r3, r2
 8002816:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002818:	4b05      	ldr	r3, [pc, #20]	; (8002830 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800281a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	4013      	ands	r3, r2
 8002820:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002822:	68fb      	ldr	r3, [r7, #12]
}
 8002824:	bf00      	nop
 8002826:	3714      	adds	r7, #20
 8002828:	46bd      	mov	sp, r7
 800282a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282e:	4770      	bx	lr
 8002830:	40023800 	.word	0x40023800

08002834 <LL_APB1_GRP1_EnableClock>:
{
 8002834:	b480      	push	{r7}
 8002836:	b085      	sub	sp, #20
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 800283c:	4b08      	ldr	r3, [pc, #32]	; (8002860 <LL_APB1_GRP1_EnableClock+0x2c>)
 800283e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002840:	4907      	ldr	r1, [pc, #28]	; (8002860 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	4313      	orrs	r3, r2
 8002846:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002848:	4b05      	ldr	r3, [pc, #20]	; (8002860 <LL_APB1_GRP1_EnableClock+0x2c>)
 800284a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	4013      	ands	r3, r2
 8002850:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002852:	68fb      	ldr	r3, [r7, #12]
}
 8002854:	bf00      	nop
 8002856:	3714      	adds	r7, #20
 8002858:	46bd      	mov	sp, r7
 800285a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285e:	4770      	bx	lr
 8002860:	40023800 	.word	0x40023800

08002864 <M8N_TransmitData>:
		0xB5, 0x62, 0x06, 0x09, 0x0D, 0x00, 0x00, 0x00, 0x00, 0x00,
		0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x17, 0x31,
		0xBF
};

void M8N_TransmitData(unsigned char *data, unsigned char len) {
 8002864:	b580      	push	{r7, lr}
 8002866:	b084      	sub	sp, #16
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
 800286c:	460b      	mov	r3, r1
 800286e:	70fb      	strb	r3, [r7, #3]
	for (int i = 0; i < len; i++) {
 8002870:	2300      	movs	r3, #0
 8002872:	60fb      	str	r3, [r7, #12]
 8002874:	e011      	b.n	800289a <M8N_TransmitData+0x36>
		while(!LL_USART_IsActiveFlag_TXE(UART4));
 8002876:	bf00      	nop
 8002878:	480c      	ldr	r0, [pc, #48]	; (80028ac <M8N_TransmitData+0x48>)
 800287a:	f7ff ffa0 	bl	80027be <LL_USART_IsActiveFlag_TXE>
 800287e:	4603      	mov	r3, r0
 8002880:	2b00      	cmp	r3, #0
 8002882:	d0f9      	beq.n	8002878 <M8N_TransmitData+0x14>
		LL_USART_TransmitData8(UART4, *(data + i));
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	687a      	ldr	r2, [r7, #4]
 8002888:	4413      	add	r3, r2
 800288a:	781b      	ldrb	r3, [r3, #0]
 800288c:	4619      	mov	r1, r3
 800288e:	4807      	ldr	r0, [pc, #28]	; (80028ac <M8N_TransmitData+0x48>)
 8002890:	f7ff ffa8 	bl	80027e4 <LL_USART_TransmitData8>
	for (int i = 0; i < len; i++) {
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	3301      	adds	r3, #1
 8002898:	60fb      	str	r3, [r7, #12]
 800289a:	78fb      	ldrb	r3, [r7, #3]
 800289c:	68fa      	ldr	r2, [r7, #12]
 800289e:	429a      	cmp	r2, r3
 80028a0:	dbe9      	blt.n	8002876 <M8N_TransmitData+0x12>
	}
}
 80028a2:	bf00      	nop
 80028a4:	3710      	adds	r7, #16
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	40004c00 	.word	0x40004c00

080028b0 <M8N_UART4_Initialization>:

void M8N_UART4_Initialization(void) {
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b08e      	sub	sp, #56	; 0x38
 80028b4:	af00      	add	r7, sp, #0
	  LL_USART_InitTypeDef USART_InitStruct = {0};
 80028b6:	f107 031c 	add.w	r3, r7, #28
 80028ba:	2200      	movs	r2, #0
 80028bc:	601a      	str	r2, [r3, #0]
 80028be:	605a      	str	r2, [r3, #4]
 80028c0:	609a      	str	r2, [r3, #8]
 80028c2:	60da      	str	r2, [r3, #12]
 80028c4:	611a      	str	r2, [r3, #16]
 80028c6:	615a      	str	r2, [r3, #20]
 80028c8:	619a      	str	r2, [r3, #24]

	  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028ca:	1d3b      	adds	r3, r7, #4
 80028cc:	2200      	movs	r2, #0
 80028ce:	601a      	str	r2, [r3, #0]
 80028d0:	605a      	str	r2, [r3, #4]
 80028d2:	609a      	str	r2, [r3, #8]
 80028d4:	60da      	str	r2, [r3, #12]
 80028d6:	611a      	str	r2, [r3, #16]
 80028d8:	615a      	str	r2, [r3, #20]

	  /* Peripheral clock enable */
	  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART4);
 80028da:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80028de:	f7ff ffa9 	bl	8002834 <LL_APB1_GRP1_EnableClock>

	  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80028e2:	2004      	movs	r0, #4
 80028e4:	f7ff ff8e 	bl	8002804 <LL_AHB1_GRP1_EnableClock>
	  /**UART4 GPIO Configuration
	  PC10   ------> UART4_TX
	  PC11   ------> UART4_RX
	  */
	  GPIO_InitStruct.Pin = M8N_TX4_Pin|M8N_RX4_Pin;
 80028e8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80028ec:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80028ee:	2302      	movs	r3, #2
 80028f0:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80028f2:	2303      	movs	r3, #3
 80028f4:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80028f6:	2300      	movs	r3, #0
 80028f8:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80028fa:	2301      	movs	r3, #1
 80028fc:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 80028fe:	2308      	movs	r3, #8
 8002900:	61bb      	str	r3, [r7, #24]
	  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002902:	1d3b      	adds	r3, r7, #4
 8002904:	4619      	mov	r1, r3
 8002906:	4819      	ldr	r0, [pc, #100]	; (800296c <M8N_UART4_Initialization+0xbc>)
 8002908:	f005 fb29 	bl	8007f5e <LL_GPIO_Init>

	  /* UART4 interrupt Init */
	  NVIC_SetPriority(UART4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800290c:	f7ff fea8 	bl	8002660 <__NVIC_GetPriorityGrouping>
 8002910:	4603      	mov	r3, r0
 8002912:	2200      	movs	r2, #0
 8002914:	2100      	movs	r1, #0
 8002916:	4618      	mov	r0, r3
 8002918:	f7ff fef8 	bl	800270c <NVIC_EncodePriority>
 800291c:	4603      	mov	r3, r0
 800291e:	4619      	mov	r1, r3
 8002920:	2034      	movs	r0, #52	; 0x34
 8002922:	f7ff fec9 	bl	80026b8 <__NVIC_SetPriority>
	  NVIC_EnableIRQ(UART4_IRQn);
 8002926:	2034      	movs	r0, #52	; 0x34
 8002928:	f7ff fea8 	bl	800267c <__NVIC_EnableIRQ>

	  USART_InitStruct.BaudRate = 9600;
 800292c:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8002930:	61fb      	str	r3, [r7, #28]
	  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002932:	2300      	movs	r3, #0
 8002934:	623b      	str	r3, [r7, #32]
	  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002936:	2300      	movs	r3, #0
 8002938:	627b      	str	r3, [r7, #36]	; 0x24
	  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 800293a:	2300      	movs	r3, #0
 800293c:	62bb      	str	r3, [r7, #40]	; 0x28
	  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800293e:	230c      	movs	r3, #12
 8002940:	62fb      	str	r3, [r7, #44]	; 0x2c
	  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002942:	2300      	movs	r3, #0
 8002944:	633b      	str	r3, [r7, #48]	; 0x30
	  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002946:	2300      	movs	r3, #0
 8002948:	637b      	str	r3, [r7, #52]	; 0x34
	  LL_USART_Init(UART4, &USART_InitStruct);
 800294a:	f107 031c 	add.w	r3, r7, #28
 800294e:	4619      	mov	r1, r3
 8002950:	4807      	ldr	r0, [pc, #28]	; (8002970 <M8N_UART4_Initialization+0xc0>)
 8002952:	f006 f9ef 	bl	8008d34 <LL_USART_Init>
	  LL_USART_ConfigAsyncMode(UART4);
 8002956:	4806      	ldr	r0, [pc, #24]	; (8002970 <M8N_UART4_Initialization+0xc0>)
 8002958:	f7ff ff1b 	bl	8002792 <LL_USART_ConfigAsyncMode>
	  LL_USART_Enable(UART4);
 800295c:	4804      	ldr	r0, [pc, #16]	; (8002970 <M8N_UART4_Initialization+0xc0>)
 800295e:	f7ff ff08 	bl	8002772 <LL_USART_Enable>
}
 8002962:	bf00      	nop
 8002964:	3738      	adds	r7, #56	; 0x38
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}
 800296a:	bf00      	nop
 800296c:	40020800 	.word	0x40020800
 8002970:	40004c00 	.word	0x40004c00

08002974 <M8N_Initialization>:

void M8N_Initialization(void) {
 8002974:	b580      	push	{r7, lr}
 8002976:	af00      	add	r7, sp, #0
	M8N_UART4_Initialization();
 8002978:	f7ff ff9a 	bl	80028b0 <M8N_UART4_Initialization>

	M8N_TransmitData(&UBX_CFG_PRT[0], sizeof(UBX_CFG_PRT));
 800297c:	211c      	movs	r1, #28
 800297e:	480d      	ldr	r0, [pc, #52]	; (80029b4 <M8N_Initialization+0x40>)
 8002980:	f7ff ff70 	bl	8002864 <M8N_TransmitData>
	HAL_Delay(100);
 8002984:	2064      	movs	r0, #100	; 0x64
 8002986:	f002 fb5f 	bl	8005048 <HAL_Delay>
	M8N_TransmitData(&UBX_CFG_MSG[0], sizeof(UBX_CFG_MSG));
 800298a:	2110      	movs	r1, #16
 800298c:	480a      	ldr	r0, [pc, #40]	; (80029b8 <M8N_Initialization+0x44>)
 800298e:	f7ff ff69 	bl	8002864 <M8N_TransmitData>
	HAL_Delay(100);
 8002992:	2064      	movs	r0, #100	; 0x64
 8002994:	f002 fb58 	bl	8005048 <HAL_Delay>
	M8N_TransmitData(&UBX_CFG_RATE[0], sizeof(UBX_CFG_RATE));
 8002998:	210e      	movs	r1, #14
 800299a:	4808      	ldr	r0, [pc, #32]	; (80029bc <M8N_Initialization+0x48>)
 800299c:	f7ff ff62 	bl	8002864 <M8N_TransmitData>
	HAL_Delay(100);
 80029a0:	2064      	movs	r0, #100	; 0x64
 80029a2:	f002 fb51 	bl	8005048 <HAL_Delay>
	M8N_TransmitData(&UBX_CFG_CFG[0], sizeof(UBX_CFG_CFG));
 80029a6:	2115      	movs	r1, #21
 80029a8:	4805      	ldr	r0, [pc, #20]	; (80029c0 <M8N_Initialization+0x4c>)
 80029aa:	f7ff ff5b 	bl	8002864 <M8N_TransmitData>
}
 80029ae:	bf00      	nop
 80029b0:	bd80      	pop	{r7, pc}
 80029b2:	bf00      	nop
 80029b4:	0800c830 	.word	0x0800c830
 80029b8:	0800c84c 	.word	0x0800c84c
 80029bc:	0800c85c 	.word	0x0800c85c
 80029c0:	0800c86c 	.word	0x0800c86c

080029c4 <M8N_UBX_CHKSUM_Check>:

unsigned char M8N_UBX_CHKSUM_Check(unsigned char *data, unsigned char len) {
 80029c4:	b480      	push	{r7}
 80029c6:	b085      	sub	sp, #20
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
 80029cc:	460b      	mov	r3, r1
 80029ce:	70fb      	strb	r3, [r7, #3]
	unsigned char CK_A = 0, CK_B = 0;
 80029d0:	2300      	movs	r3, #0
 80029d2:	73fb      	strb	r3, [r7, #15]
 80029d4:	2300      	movs	r3, #0
 80029d6:	73bb      	strb	r3, [r7, #14]

	for (int i = 2; i < len - 2; i++) {
 80029d8:	2302      	movs	r3, #2
 80029da:	60bb      	str	r3, [r7, #8]
 80029dc:	e00d      	b.n	80029fa <M8N_UBX_CHKSUM_Check+0x36>
		//exclude SYNC CHAR and CHECKSUM bytes
		CK_A = CK_A + data[i];
 80029de:	68bb      	ldr	r3, [r7, #8]
 80029e0:	687a      	ldr	r2, [r7, #4]
 80029e2:	4413      	add	r3, r2
 80029e4:	781a      	ldrb	r2, [r3, #0]
 80029e6:	7bfb      	ldrb	r3, [r7, #15]
 80029e8:	4413      	add	r3, r2
 80029ea:	73fb      	strb	r3, [r7, #15]
		CK_B = CK_B + CK_A;
 80029ec:	7bba      	ldrb	r2, [r7, #14]
 80029ee:	7bfb      	ldrb	r3, [r7, #15]
 80029f0:	4413      	add	r3, r2
 80029f2:	73bb      	strb	r3, [r7, #14]
	for (int i = 2; i < len - 2; i++) {
 80029f4:	68bb      	ldr	r3, [r7, #8]
 80029f6:	3301      	adds	r3, #1
 80029f8:	60bb      	str	r3, [r7, #8]
 80029fa:	78fb      	ldrb	r3, [r7, #3]
 80029fc:	3b02      	subs	r3, #2
 80029fe:	68ba      	ldr	r2, [r7, #8]
 8002a00:	429a      	cmp	r2, r3
 8002a02:	dbec      	blt.n	80029de <M8N_UBX_CHKSUM_Check+0x1a>
	}

	return (CK_A == data[len - 2]) && (CK_B == data[len - 1]);
 8002a04:	78fb      	ldrb	r3, [r7, #3]
 8002a06:	3b02      	subs	r3, #2
 8002a08:	687a      	ldr	r2, [r7, #4]
 8002a0a:	4413      	add	r3, r2
 8002a0c:	781b      	ldrb	r3, [r3, #0]
 8002a0e:	7bfa      	ldrb	r2, [r7, #15]
 8002a10:	429a      	cmp	r2, r3
 8002a12:	d109      	bne.n	8002a28 <M8N_UBX_CHKSUM_Check+0x64>
 8002a14:	78fb      	ldrb	r3, [r7, #3]
 8002a16:	3b01      	subs	r3, #1
 8002a18:	687a      	ldr	r2, [r7, #4]
 8002a1a:	4413      	add	r3, r2
 8002a1c:	781b      	ldrb	r3, [r3, #0]
 8002a1e:	7bba      	ldrb	r2, [r7, #14]
 8002a20:	429a      	cmp	r2, r3
 8002a22:	d101      	bne.n	8002a28 <M8N_UBX_CHKSUM_Check+0x64>
 8002a24:	2301      	movs	r3, #1
 8002a26:	e000      	b.n	8002a2a <M8N_UBX_CHKSUM_Check+0x66>
 8002a28:	2300      	movs	r3, #0
 8002a2a:	b2db      	uxtb	r3, r3
}
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	3714      	adds	r7, #20
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr

08002a38 <M8N_UBX_NAV_POSLLH_Parsing>:


void M8N_UBX_NAV_POSLLH_Parsing(unsigned char *data, M8N_UBX_NAV_POSLLH *posllh) {
 8002a38:	b480      	push	{r7}
 8002a3a:	b083      	sub	sp, #12
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
 8002a40:	6039      	str	r1, [r7, #0]
	posllh -> CLASS = data[2];
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	789a      	ldrb	r2, [r3, #2]
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	701a      	strb	r2, [r3, #0]
	posllh -> ID = data[3];
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	78da      	ldrb	r2, [r3, #3]
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	705a      	strb	r2, [r3, #1]
	posllh -> length = data[4] | data[5] << 8;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	3304      	adds	r3, #4
 8002a56:	781b      	ldrb	r3, [r3, #0]
 8002a58:	b21a      	sxth	r2, r3
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	3305      	adds	r3, #5
 8002a5e:	781b      	ldrb	r3, [r3, #0]
 8002a60:	021b      	lsls	r3, r3, #8
 8002a62:	b21b      	sxth	r3, r3
 8002a64:	4313      	orrs	r3, r2
 8002a66:	b21b      	sxth	r3, r3
 8002a68:	b29a      	uxth	r2, r3
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	805a      	strh	r2, [r3, #2]

	posllh -> iTOW = data[6] | data[7] << 8 | data[8] << 16 | data[9] << 24;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	3306      	adds	r3, #6
 8002a72:	781b      	ldrb	r3, [r3, #0]
 8002a74:	461a      	mov	r2, r3
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	3307      	adds	r3, #7
 8002a7a:	781b      	ldrb	r3, [r3, #0]
 8002a7c:	021b      	lsls	r3, r3, #8
 8002a7e:	431a      	orrs	r2, r3
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	3308      	adds	r3, #8
 8002a84:	781b      	ldrb	r3, [r3, #0]
 8002a86:	041b      	lsls	r3, r3, #16
 8002a88:	431a      	orrs	r2, r3
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	3309      	adds	r3, #9
 8002a8e:	781b      	ldrb	r3, [r3, #0]
 8002a90:	061b      	lsls	r3, r3, #24
 8002a92:	4313      	orrs	r3, r2
 8002a94:	461a      	mov	r2, r3
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	605a      	str	r2, [r3, #4]
	posllh -> lon = data[10] | data[11] << 8 | data[12] << 16 | data[13] << 24;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	330a      	adds	r3, #10
 8002a9e:	781b      	ldrb	r3, [r3, #0]
 8002aa0:	461a      	mov	r2, r3
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	330b      	adds	r3, #11
 8002aa6:	781b      	ldrb	r3, [r3, #0]
 8002aa8:	021b      	lsls	r3, r3, #8
 8002aaa:	431a      	orrs	r2, r3
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	330c      	adds	r3, #12
 8002ab0:	781b      	ldrb	r3, [r3, #0]
 8002ab2:	041b      	lsls	r3, r3, #16
 8002ab4:	431a      	orrs	r2, r3
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	330d      	adds	r3, #13
 8002aba:	781b      	ldrb	r3, [r3, #0]
 8002abc:	061b      	lsls	r3, r3, #24
 8002abe:	431a      	orrs	r2, r3
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	609a      	str	r2, [r3, #8]
	posllh -> lat = data[14] | data[15] << 8 | data[16] << 16 | data[17] << 24;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	330e      	adds	r3, #14
 8002ac8:	781b      	ldrb	r3, [r3, #0]
 8002aca:	461a      	mov	r2, r3
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	330f      	adds	r3, #15
 8002ad0:	781b      	ldrb	r3, [r3, #0]
 8002ad2:	021b      	lsls	r3, r3, #8
 8002ad4:	431a      	orrs	r2, r3
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	3310      	adds	r3, #16
 8002ada:	781b      	ldrb	r3, [r3, #0]
 8002adc:	041b      	lsls	r3, r3, #16
 8002ade:	431a      	orrs	r2, r3
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	3311      	adds	r3, #17
 8002ae4:	781b      	ldrb	r3, [r3, #0]
 8002ae6:	061b      	lsls	r3, r3, #24
 8002ae8:	431a      	orrs	r2, r3
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	60da      	str	r2, [r3, #12]
	posllh -> height = data[18] | data[19] << 8 | data[20] << 16 | data[21] << 24;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	3312      	adds	r3, #18
 8002af2:	781b      	ldrb	r3, [r3, #0]
 8002af4:	461a      	mov	r2, r3
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	3313      	adds	r3, #19
 8002afa:	781b      	ldrb	r3, [r3, #0]
 8002afc:	021b      	lsls	r3, r3, #8
 8002afe:	431a      	orrs	r2, r3
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	3314      	adds	r3, #20
 8002b04:	781b      	ldrb	r3, [r3, #0]
 8002b06:	041b      	lsls	r3, r3, #16
 8002b08:	431a      	orrs	r2, r3
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	3315      	adds	r3, #21
 8002b0e:	781b      	ldrb	r3, [r3, #0]
 8002b10:	061b      	lsls	r3, r3, #24
 8002b12:	431a      	orrs	r2, r3
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	611a      	str	r2, [r3, #16]
	posllh -> hMSL = data[22] | data[23] << 8 | data[24] << 16 | data[25] << 24;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	3316      	adds	r3, #22
 8002b1c:	781b      	ldrb	r3, [r3, #0]
 8002b1e:	461a      	mov	r2, r3
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	3317      	adds	r3, #23
 8002b24:	781b      	ldrb	r3, [r3, #0]
 8002b26:	021b      	lsls	r3, r3, #8
 8002b28:	431a      	orrs	r2, r3
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	3318      	adds	r3, #24
 8002b2e:	781b      	ldrb	r3, [r3, #0]
 8002b30:	041b      	lsls	r3, r3, #16
 8002b32:	431a      	orrs	r2, r3
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	3319      	adds	r3, #25
 8002b38:	781b      	ldrb	r3, [r3, #0]
 8002b3a:	061b      	lsls	r3, r3, #24
 8002b3c:	431a      	orrs	r2, r3
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	615a      	str	r2, [r3, #20]
	posllh -> hAcc = data[26] | data[27] << 8 | data[28] << 16 | data[29] << 24;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	331a      	adds	r3, #26
 8002b46:	781b      	ldrb	r3, [r3, #0]
 8002b48:	461a      	mov	r2, r3
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	331b      	adds	r3, #27
 8002b4e:	781b      	ldrb	r3, [r3, #0]
 8002b50:	021b      	lsls	r3, r3, #8
 8002b52:	431a      	orrs	r2, r3
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	331c      	adds	r3, #28
 8002b58:	781b      	ldrb	r3, [r3, #0]
 8002b5a:	041b      	lsls	r3, r3, #16
 8002b5c:	431a      	orrs	r2, r3
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	331d      	adds	r3, #29
 8002b62:	781b      	ldrb	r3, [r3, #0]
 8002b64:	061b      	lsls	r3, r3, #24
 8002b66:	4313      	orrs	r3, r2
 8002b68:	461a      	mov	r2, r3
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	619a      	str	r2, [r3, #24]
	posllh -> vAcc = data[30] | data[31] << 8 | data[32] << 16 | data[33] << 24;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	331e      	adds	r3, #30
 8002b72:	781b      	ldrb	r3, [r3, #0]
 8002b74:	461a      	mov	r2, r3
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	331f      	adds	r3, #31
 8002b7a:	781b      	ldrb	r3, [r3, #0]
 8002b7c:	021b      	lsls	r3, r3, #8
 8002b7e:	431a      	orrs	r2, r3
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	3320      	adds	r3, #32
 8002b84:	781b      	ldrb	r3, [r3, #0]
 8002b86:	041b      	lsls	r3, r3, #16
 8002b88:	431a      	orrs	r2, r3
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	3321      	adds	r3, #33	; 0x21
 8002b8e:	781b      	ldrb	r3, [r3, #0]
 8002b90:	061b      	lsls	r3, r3, #24
 8002b92:	4313      	orrs	r3, r2
 8002b94:	461a      	mov	r2, r3
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	61da      	str	r2, [r3, #28]

//	posllh -> lon_f64 = posllh -> lon / 10000000.;
//	posllh -> lat_f64 = posllh -> lat / 10000000.;

}
 8002b9a:	bf00      	nop
 8002b9c:	370c      	adds	r7, #12
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba4:	4770      	bx	lr
	...

08002ba8 <Quaternion_Update>:
float BNO080_Roll;
float BNO080_Pitch;
float BNO080_Yaw;

void Quaternion_Update(float* q)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b088      	sub	sp, #32
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
	float q1, q2, q3, q4;
	float norm;

	norm = invSqrt(q[0]*q[0] + q[1]*q[1] + q[2]*q[2] + q[3]*q[3]);    // normalize quaternion
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	ed93 7a00 	vldr	s14, [r3]
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	edd3 7a00 	vldr	s15, [r3]
 8002bbc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	3304      	adds	r3, #4
 8002bc4:	edd3 6a00 	vldr	s13, [r3]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	3304      	adds	r3, #4
 8002bcc:	edd3 7a00 	vldr	s15, [r3]
 8002bd0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002bd4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	3308      	adds	r3, #8
 8002bdc:	edd3 6a00 	vldr	s13, [r3]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	3308      	adds	r3, #8
 8002be4:	edd3 7a00 	vldr	s15, [r3]
 8002be8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002bec:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	330c      	adds	r3, #12
 8002bf4:	edd3 6a00 	vldr	s13, [r3]
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	330c      	adds	r3, #12
 8002bfc:	edd3 7a00 	vldr	s15, [r3]
 8002c00:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c04:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c08:	eeb0 0a67 	vmov.f32	s0, s15
 8002c0c:	f000 f91e 	bl	8002e4c <invSqrt>
 8002c10:	ed87 0a07 	vstr	s0, [r7, #28]
	
	q1 = q[0] * norm; //x
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	edd3 7a00 	vldr	s15, [r3]
 8002c1a:	ed97 7a07 	vldr	s14, [r7, #28]
 8002c1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c22:	edc7 7a06 	vstr	s15, [r7, #24]
	q2 = q[1] * norm; //y
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	3304      	adds	r3, #4
 8002c2a:	edd3 7a00 	vldr	s15, [r3]
 8002c2e:	ed97 7a07 	vldr	s14, [r7, #28]
 8002c32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c36:	edc7 7a05 	vstr	s15, [r7, #20]
	q3 = q[2] * norm; //z
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	3308      	adds	r3, #8
 8002c3e:	edd3 7a00 	vldr	s15, [r3]
 8002c42:	ed97 7a07 	vldr	s14, [r7, #28]
 8002c46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c4a:	edc7 7a04 	vstr	s15, [r7, #16]
	q4 = q[3] * norm; //w
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	330c      	adds	r3, #12
 8002c52:	edd3 7a00 	vldr	s15, [r3]
 8002c56:	ed97 7a07 	vldr	s14, [r7, #28]
 8002c5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c5e:	edc7 7a03 	vstr	s15, [r7, #12]

	BNO080_Pitch = atan2f(2.0f * (q2*q3 + q1*q4), q1*q1 + q2*q2 - q3*q3 - q4*q4);
 8002c62:	ed97 7a05 	vldr	s14, [r7, #20]
 8002c66:	edd7 7a04 	vldr	s15, [r7, #16]
 8002c6a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c6e:	edd7 6a06 	vldr	s13, [r7, #24]
 8002c72:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c76:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c7e:	ee37 6aa7 	vadd.f32	s12, s15, s15
 8002c82:	ed97 7a06 	vldr	s14, [r7, #24]
 8002c86:	edd7 7a06 	vldr	s15, [r7, #24]
 8002c8a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c8e:	edd7 6a05 	vldr	s13, [r7, #20]
 8002c92:	edd7 7a05 	vldr	s15, [r7, #20]
 8002c96:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c9a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c9e:	edd7 6a04 	vldr	s13, [r7, #16]
 8002ca2:	edd7 7a04 	vldr	s15, [r7, #16]
 8002ca6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002caa:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002cae:	edd7 6a03 	vldr	s13, [r7, #12]
 8002cb2:	edd7 7a03 	vldr	s15, [r7, #12]
 8002cb6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cba:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002cbe:	eef0 0a67 	vmov.f32	s1, s15
 8002cc2:	eeb0 0a46 	vmov.f32	s0, s12
 8002cc6:	f008 fcc9 	bl	800b65c <atan2f>
 8002cca:	eef0 7a40 	vmov.f32	s15, s0
 8002cce:	4b59      	ldr	r3, [pc, #356]	; (8002e34 <Quaternion_Update+0x28c>)
 8002cd0:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Roll  = -asinf(2.0f * (q2*q4 - q1*q3));
 8002cd4:	ed97 7a05 	vldr	s14, [r7, #20]
 8002cd8:	edd7 7a03 	vldr	s15, [r7, #12]
 8002cdc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ce0:	edd7 6a06 	vldr	s13, [r7, #24]
 8002ce4:	edd7 7a04 	vldr	s15, [r7, #16]
 8002ce8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002cf0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002cf4:	eeb0 0a67 	vmov.f32	s0, s15
 8002cf8:	f008 fc58 	bl	800b5ac <asinf>
 8002cfc:	eef0 7a40 	vmov.f32	s15, s0
 8002d00:	eef1 7a67 	vneg.f32	s15, s15
 8002d04:	4b4c      	ldr	r3, [pc, #304]	; (8002e38 <Quaternion_Update+0x290>)
 8002d06:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Yaw   = atan2f(2.0f * (q1*q2 + q3*q4), q1*q1 - q2*q2 - q3*q3 + q4*q4);
 8002d0a:	ed97 7a06 	vldr	s14, [r7, #24]
 8002d0e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002d12:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d16:	edd7 6a04 	vldr	s13, [r7, #16]
 8002d1a:	edd7 7a03 	vldr	s15, [r7, #12]
 8002d1e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d22:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d26:	ee37 6aa7 	vadd.f32	s12, s15, s15
 8002d2a:	ed97 7a06 	vldr	s14, [r7, #24]
 8002d2e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002d32:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d36:	edd7 6a05 	vldr	s13, [r7, #20]
 8002d3a:	edd7 7a05 	vldr	s15, [r7, #20]
 8002d3e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d42:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002d46:	edd7 6a04 	vldr	s13, [r7, #16]
 8002d4a:	edd7 7a04 	vldr	s15, [r7, #16]
 8002d4e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d52:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002d56:	edd7 6a03 	vldr	s13, [r7, #12]
 8002d5a:	edd7 7a03 	vldr	s15, [r7, #12]
 8002d5e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d62:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d66:	eef0 0a67 	vmov.f32	s1, s15
 8002d6a:	eeb0 0a46 	vmov.f32	s0, s12
 8002d6e:	f008 fc75 	bl	800b65c <atan2f>
 8002d72:	eef0 7a40 	vmov.f32	s15, s0
 8002d76:	4b31      	ldr	r3, [pc, #196]	; (8002e3c <Quaternion_Update+0x294>)
 8002d78:	edc3 7a00 	vstr	s15, [r3]

	BNO080_Pitch *= _180_DIV_PI;
 8002d7c:	4b2d      	ldr	r3, [pc, #180]	; (8002e34 <Quaternion_Update+0x28c>)
 8002d7e:	edd3 7a00 	vldr	s15, [r3]
 8002d82:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8002e40 <Quaternion_Update+0x298>
 8002d86:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d8a:	4b2a      	ldr	r3, [pc, #168]	; (8002e34 <Quaternion_Update+0x28c>)
 8002d8c:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Roll  *= _180_DIV_PI;
 8002d90:	4b29      	ldr	r3, [pc, #164]	; (8002e38 <Quaternion_Update+0x290>)
 8002d92:	edd3 7a00 	vldr	s15, [r3]
 8002d96:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8002e40 <Quaternion_Update+0x298>
 8002d9a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d9e:	4b26      	ldr	r3, [pc, #152]	; (8002e38 <Quaternion_Update+0x290>)
 8002da0:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Yaw   *= _180_DIV_PI;
 8002da4:	4b25      	ldr	r3, [pc, #148]	; (8002e3c <Quaternion_Update+0x294>)
 8002da6:	edd3 7a00 	vldr	s15, [r3]
 8002daa:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8002e40 <Quaternion_Update+0x298>
 8002dae:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002db2:	4b22      	ldr	r3, [pc, #136]	; (8002e3c <Quaternion_Update+0x294>)
 8002db4:	edc3 7a00 	vstr	s15, [r3]
	
	if(BNO080_Yaw>=0)
 8002db8:	4b20      	ldr	r3, [pc, #128]	; (8002e3c <Quaternion_Update+0x294>)
 8002dba:	edd3 7a00 	vldr	s15, [r3]
 8002dbe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002dc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dc6:	db0a      	blt.n	8002dde <Quaternion_Update+0x236>
		BNO080_Yaw = 360.f - BNO080_Yaw;
 8002dc8:	4b1c      	ldr	r3, [pc, #112]	; (8002e3c <Quaternion_Update+0x294>)
 8002dca:	edd3 7a00 	vldr	s15, [r3]
 8002dce:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8002e44 <Quaternion_Update+0x29c>
 8002dd2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002dd6:	4b19      	ldr	r3, [pc, #100]	; (8002e3c <Quaternion_Update+0x294>)
 8002dd8:	edc3 7a00 	vstr	s15, [r3]
 8002ddc:	e007      	b.n	8002dee <Quaternion_Update+0x246>
	else	
		BNO080_Yaw = -BNO080_Yaw;
 8002dde:	4b17      	ldr	r3, [pc, #92]	; (8002e3c <Quaternion_Update+0x294>)
 8002de0:	edd3 7a00 	vldr	s15, [r3]
 8002de4:	eef1 7a67 	vneg.f32	s15, s15
 8002de8:	4b14      	ldr	r3, [pc, #80]	; (8002e3c <Quaternion_Update+0x294>)
 8002dea:	edc3 7a00 	vstr	s15, [r3]
	
	
	if(BNO080_Pitch>=0)
 8002dee:	4b11      	ldr	r3, [pc, #68]	; (8002e34 <Quaternion_Update+0x28c>)
 8002df0:	edd3 7a00 	vldr	s15, [r3]
 8002df4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002df8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dfc:	db0a      	blt.n	8002e14 <Quaternion_Update+0x26c>
		BNO080_Pitch = 180.f - BNO080_Pitch;
 8002dfe:	4b0d      	ldr	r3, [pc, #52]	; (8002e34 <Quaternion_Update+0x28c>)
 8002e00:	edd3 7a00 	vldr	s15, [r3]
 8002e04:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8002e48 <Quaternion_Update+0x2a0>
 8002e08:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e0c:	4b09      	ldr	r3, [pc, #36]	; (8002e34 <Quaternion_Update+0x28c>)
 8002e0e:	edc3 7a00 	vstr	s15, [r3]
	else
		BNO080_Pitch = -(BNO080_Pitch + 180.f);
}
 8002e12:	e00b      	b.n	8002e2c <Quaternion_Update+0x284>
		BNO080_Pitch = -(BNO080_Pitch + 180.f);
 8002e14:	4b07      	ldr	r3, [pc, #28]	; (8002e34 <Quaternion_Update+0x28c>)
 8002e16:	edd3 7a00 	vldr	s15, [r3]
 8002e1a:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8002e48 <Quaternion_Update+0x2a0>
 8002e1e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002e22:	eef1 7a67 	vneg.f32	s15, s15
 8002e26:	4b03      	ldr	r3, [pc, #12]	; (8002e34 <Quaternion_Update+0x28c>)
 8002e28:	edc3 7a00 	vstr	s15, [r3]
}
 8002e2c:	bf00      	nop
 8002e2e:	3720      	adds	r7, #32
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd80      	pop	{r7, pc}
 8002e34:	200003a0 	.word	0x200003a0
 8002e38:	20000398 	.word	0x20000398
 8002e3c:	2000039c 	.word	0x2000039c
 8002e40:	42652ee1 	.word	0x42652ee1
 8002e44:	43b40000 	.word	0x43b40000
 8002e48:	43340000 	.word	0x43340000

08002e4c <invSqrt>:

// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b087      	sub	sp, #28
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 8002e56:	edd7 7a01 	vldr	s15, [r7, #4]
 8002e5a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002e5e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e62:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 8002e6a:	f107 0310 	add.w	r3, r7, #16
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	105a      	asrs	r2, r3, #1
 8002e76:	4b12      	ldr	r3, [pc, #72]	; (8002ec0 <invSqrt+0x74>)
 8002e78:	1a9b      	subs	r3, r3, r2
 8002e7a:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 8002e7c:	f107 030c 	add.w	r3, r7, #12
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 8002e84:	ed97 7a04 	vldr	s14, [r7, #16]
 8002e88:	edd7 7a05 	vldr	s15, [r7, #20]
 8002e8c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e90:	edd7 7a04 	vldr	s15, [r7, #16]
 8002e94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e98:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8002e9c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002ea0:	edd7 7a04 	vldr	s15, [r7, #16]
 8002ea4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ea8:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 8002eac:	693b      	ldr	r3, [r7, #16]
 8002eae:	ee07 3a90 	vmov	s15, r3
}
 8002eb2:	eeb0 0a67 	vmov.f32	s0, s15
 8002eb6:	371c      	adds	r7, #28
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebe:	4770      	bx	lr
 8002ec0:	5f3759df 	.word	0x5f3759df

08002ec4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b084      	sub	sp, #16
 8002ec8:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8002eca:	463b      	mov	r3, r7
 8002ecc:	2200      	movs	r2, #0
 8002ece:	601a      	str	r2, [r3, #0]
 8002ed0:	605a      	str	r2, [r3, #4]
 8002ed2:	609a      	str	r2, [r3, #8]
 8002ed4:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8002ed6:	4b21      	ldr	r3, [pc, #132]	; (8002f5c <MX_ADC1_Init+0x98>)
 8002ed8:	4a21      	ldr	r2, [pc, #132]	; (8002f60 <MX_ADC1_Init+0x9c>)
 8002eda:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8002edc:	4b1f      	ldr	r3, [pc, #124]	; (8002f5c <MX_ADC1_Init+0x98>)
 8002ede:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002ee2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002ee4:	4b1d      	ldr	r3, [pc, #116]	; (8002f5c <MX_ADC1_Init+0x98>)
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002eea:	4b1c      	ldr	r3, [pc, #112]	; (8002f5c <MX_ADC1_Init+0x98>)
 8002eec:	2200      	movs	r2, #0
 8002eee:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002ef0:	4b1a      	ldr	r3, [pc, #104]	; (8002f5c <MX_ADC1_Init+0x98>)
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002ef6:	4b19      	ldr	r3, [pc, #100]	; (8002f5c <MX_ADC1_Init+0x98>)
 8002ef8:	2200      	movs	r2, #0
 8002efa:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002efe:	4b17      	ldr	r3, [pc, #92]	; (8002f5c <MX_ADC1_Init+0x98>)
 8002f00:	2200      	movs	r2, #0
 8002f02:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002f04:	4b15      	ldr	r3, [pc, #84]	; (8002f5c <MX_ADC1_Init+0x98>)
 8002f06:	4a17      	ldr	r2, [pc, #92]	; (8002f64 <MX_ADC1_Init+0xa0>)
 8002f08:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002f0a:	4b14      	ldr	r3, [pc, #80]	; (8002f5c <MX_ADC1_Init+0x98>)
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002f10:	4b12      	ldr	r3, [pc, #72]	; (8002f5c <MX_ADC1_Init+0x98>)
 8002f12:	2201      	movs	r2, #1
 8002f14:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8002f16:	4b11      	ldr	r3, [pc, #68]	; (8002f5c <MX_ADC1_Init+0x98>)
 8002f18:	2201      	movs	r2, #1
 8002f1a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002f1e:	4b0f      	ldr	r3, [pc, #60]	; (8002f5c <MX_ADC1_Init+0x98>)
 8002f20:	2201      	movs	r2, #1
 8002f22:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002f24:	480d      	ldr	r0, [pc, #52]	; (8002f5c <MX_ADC1_Init+0x98>)
 8002f26:	f002 f8b1 	bl	800508c <HAL_ADC_Init>
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d001      	beq.n	8002f34 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8002f30:	f000 fe98 	bl	8003c64 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8002f34:	2308      	movs	r3, #8
 8002f36:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002f38:	2301      	movs	r3, #1
 8002f3a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8002f3c:	2307      	movs	r3, #7
 8002f3e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002f40:	463b      	mov	r3, r7
 8002f42:	4619      	mov	r1, r3
 8002f44:	4805      	ldr	r0, [pc, #20]	; (8002f5c <MX_ADC1_Init+0x98>)
 8002f46:	f002 f9f5 	bl	8005334 <HAL_ADC_ConfigChannel>
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d001      	beq.n	8002f54 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8002f50:	f000 fe88 	bl	8003c64 <Error_Handler>
  }

}
 8002f54:	bf00      	nop
 8002f56:	3710      	adds	r7, #16
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bd80      	pop	{r7, pc}
 8002f5c:	200003a4 	.word	0x200003a4
 8002f60:	40012000 	.word	0x40012000
 8002f64:	0f000001 	.word	0x0f000001

08002f68 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b08a      	sub	sp, #40	; 0x28
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f70:	f107 0314 	add.w	r3, r7, #20
 8002f74:	2200      	movs	r2, #0
 8002f76:	601a      	str	r2, [r3, #0]
 8002f78:	605a      	str	r2, [r3, #4]
 8002f7a:	609a      	str	r2, [r3, #8]
 8002f7c:	60da      	str	r2, [r3, #12]
 8002f7e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a2e      	ldr	r2, [pc, #184]	; (8003040 <HAL_ADC_MspInit+0xd8>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d156      	bne.n	8003038 <HAL_ADC_MspInit+0xd0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	613b      	str	r3, [r7, #16]
 8002f8e:	4b2d      	ldr	r3, [pc, #180]	; (8003044 <HAL_ADC_MspInit+0xdc>)
 8002f90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f92:	4a2c      	ldr	r2, [pc, #176]	; (8003044 <HAL_ADC_MspInit+0xdc>)
 8002f94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f98:	6453      	str	r3, [r2, #68]	; 0x44
 8002f9a:	4b2a      	ldr	r3, [pc, #168]	; (8003044 <HAL_ADC_MspInit+0xdc>)
 8002f9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fa2:	613b      	str	r3, [r7, #16]
 8002fa4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	60fb      	str	r3, [r7, #12]
 8002faa:	4b26      	ldr	r3, [pc, #152]	; (8003044 <HAL_ADC_MspInit+0xdc>)
 8002fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fae:	4a25      	ldr	r2, [pc, #148]	; (8003044 <HAL_ADC_MspInit+0xdc>)
 8002fb0:	f043 0302 	orr.w	r3, r3, #2
 8002fb4:	6313      	str	r3, [r2, #48]	; 0x30
 8002fb6:	4b23      	ldr	r3, [pc, #140]	; (8003044 <HAL_ADC_MspInit+0xdc>)
 8002fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fba:	f003 0302 	and.w	r3, r3, #2
 8002fbe:	60fb      	str	r3, [r7, #12]
 8002fc0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PB0     ------> ADC1_IN8 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002fc6:	2303      	movs	r3, #3
 8002fc8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fce:	f107 0314 	add.w	r3, r7, #20
 8002fd2:	4619      	mov	r1, r3
 8002fd4:	481c      	ldr	r0, [pc, #112]	; (8003048 <HAL_ADC_MspInit+0xe0>)
 8002fd6:	f003 f8ef 	bl	80061b8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002fda:	4b1c      	ldr	r3, [pc, #112]	; (800304c <HAL_ADC_MspInit+0xe4>)
 8002fdc:	4a1c      	ldr	r2, [pc, #112]	; (8003050 <HAL_ADC_MspInit+0xe8>)
 8002fde:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002fe0:	4b1a      	ldr	r3, [pc, #104]	; (800304c <HAL_ADC_MspInit+0xe4>)
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002fe6:	4b19      	ldr	r3, [pc, #100]	; (800304c <HAL_ADC_MspInit+0xe4>)
 8002fe8:	2200      	movs	r2, #0
 8002fea:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002fec:	4b17      	ldr	r3, [pc, #92]	; (800304c <HAL_ADC_MspInit+0xe4>)
 8002fee:	2200      	movs	r2, #0
 8002ff0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_DISABLE;
 8002ff2:	4b16      	ldr	r3, [pc, #88]	; (800304c <HAL_ADC_MspInit+0xe4>)
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002ff8:	4b14      	ldr	r3, [pc, #80]	; (800304c <HAL_ADC_MspInit+0xe4>)
 8002ffa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002ffe:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003000:	4b12      	ldr	r3, [pc, #72]	; (800304c <HAL_ADC_MspInit+0xe4>)
 8003002:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003006:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003008:	4b10      	ldr	r3, [pc, #64]	; (800304c <HAL_ADC_MspInit+0xe4>)
 800300a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800300e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8003010:	4b0e      	ldr	r3, [pc, #56]	; (800304c <HAL_ADC_MspInit+0xe4>)
 8003012:	2200      	movs	r2, #0
 8003014:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003016:	4b0d      	ldr	r3, [pc, #52]	; (800304c <HAL_ADC_MspInit+0xe4>)
 8003018:	2200      	movs	r2, #0
 800301a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800301c:	480b      	ldr	r0, [pc, #44]	; (800304c <HAL_ADC_MspInit+0xe4>)
 800301e:	f002 fd3b 	bl	8005a98 <HAL_DMA_Init>
 8003022:	4603      	mov	r3, r0
 8003024:	2b00      	cmp	r3, #0
 8003026:	d001      	beq.n	800302c <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 8003028:	f000 fe1c 	bl	8003c64 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	4a07      	ldr	r2, [pc, #28]	; (800304c <HAL_ADC_MspInit+0xe4>)
 8003030:	639a      	str	r2, [r3, #56]	; 0x38
 8003032:	4a06      	ldr	r2, [pc, #24]	; (800304c <HAL_ADC_MspInit+0xe4>)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8003038:	bf00      	nop
 800303a:	3728      	adds	r7, #40	; 0x28
 800303c:	46bd      	mov	sp, r7
 800303e:	bd80      	pop	{r7, pc}
 8003040:	40012000 	.word	0x40012000
 8003044:	40023800 	.word	0x40023800
 8003048:	40020400 	.word	0x40020400
 800304c:	200003ec 	.word	0x200003ec
 8003050:	40026410 	.word	0x40026410

08003054 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b082      	sub	sp, #8
 8003058:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800305a:	2300      	movs	r3, #0
 800305c:	607b      	str	r3, [r7, #4]
 800305e:	4b0c      	ldr	r3, [pc, #48]	; (8003090 <MX_DMA_Init+0x3c>)
 8003060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003062:	4a0b      	ldr	r2, [pc, #44]	; (8003090 <MX_DMA_Init+0x3c>)
 8003064:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003068:	6313      	str	r3, [r2, #48]	; 0x30
 800306a:	4b09      	ldr	r3, [pc, #36]	; (8003090 <MX_DMA_Init+0x3c>)
 800306c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800306e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003072:	607b      	str	r3, [r7, #4]
 8003074:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8003076:	2200      	movs	r2, #0
 8003078:	2100      	movs	r1, #0
 800307a:	2038      	movs	r0, #56	; 0x38
 800307c:	f002 fcd5 	bl	8005a2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8003080:	2038      	movs	r0, #56	; 0x38
 8003082:	f002 fcee 	bl	8005a62 <HAL_NVIC_EnableIRQ>

}
 8003086:	bf00      	nop
 8003088:	3708      	adds	r7, #8
 800308a:	46bd      	mov	sp, r7
 800308c:	bd80      	pop	{r7, pc}
 800308e:	bf00      	nop
 8003090:	40023800 	.word	0x40023800

08003094 <LL_GPIO_SetOutputPin>:
{
 8003094:	b480      	push	{r7}
 8003096:	b083      	sub	sp, #12
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
 800309c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	683a      	ldr	r2, [r7, #0]
 80030a2:	619a      	str	r2, [r3, #24]
}
 80030a4:	bf00      	nop
 80030a6:	370c      	adds	r7, #12
 80030a8:	46bd      	mov	sp, r7
 80030aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ae:	4770      	bx	lr

080030b0 <LL_GPIO_ResetOutputPin>:
{
 80030b0:	b480      	push	{r7}
 80030b2:	b083      	sub	sp, #12
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
 80030b8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	041a      	lsls	r2, r3, #16
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	619a      	str	r2, [r3, #24]
}
 80030c2:	bf00      	nop
 80030c4:	370c      	adds	r7, #12
 80030c6:	46bd      	mov	sp, r7
 80030c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030cc:	4770      	bx	lr
	...

080030d0 <LL_AHB1_GRP1_EnableClock>:
{
 80030d0:	b480      	push	{r7}
 80030d2:	b085      	sub	sp, #20
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80030d8:	4b08      	ldr	r3, [pc, #32]	; (80030fc <LL_AHB1_GRP1_EnableClock+0x2c>)
 80030da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80030dc:	4907      	ldr	r1, [pc, #28]	; (80030fc <LL_AHB1_GRP1_EnableClock+0x2c>)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	4313      	orrs	r3, r2
 80030e2:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80030e4:	4b05      	ldr	r3, [pc, #20]	; (80030fc <LL_AHB1_GRP1_EnableClock+0x2c>)
 80030e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	4013      	ands	r3, r2
 80030ec:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80030ee:	68fb      	ldr	r3, [r7, #12]
}
 80030f0:	bf00      	nop
 80030f2:	3714      	adds	r7, #20
 80030f4:	46bd      	mov	sp, r7
 80030f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fa:	4770      	bx	lr
 80030fc:	40023800 	.word	0x40023800

08003100 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b086      	sub	sp, #24
 8003104:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003106:	463b      	mov	r3, r7
 8003108:	2200      	movs	r2, #0
 800310a:	601a      	str	r2, [r3, #0]
 800310c:	605a      	str	r2, [r3, #4]
 800310e:	609a      	str	r2, [r3, #8]
 8003110:	60da      	str	r2, [r3, #12]
 8003112:	611a      	str	r2, [r3, #16]
 8003114:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8003116:	2004      	movs	r0, #4
 8003118:	f7ff ffda 	bl	80030d0 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 800311c:	2080      	movs	r0, #128	; 0x80
 800311e:	f7ff ffd7 	bl	80030d0 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8003122:	2001      	movs	r0, #1
 8003124:	f7ff ffd4 	bl	80030d0 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8003128:	2002      	movs	r0, #2
 800312a:	f7ff ffd1 	bl	80030d0 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 800312e:	2008      	movs	r0, #8
 8003130:	f7ff ffce 	bl	80030d0 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_SetOutputPin(GPIOC, LL_GPIO_PIN_13);
 8003134:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003138:	482e      	ldr	r0, [pc, #184]	; (80031f4 <MX_GPIO_Init+0xf4>)
 800313a:	f7ff ffab 	bl	8003094 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_4 
 800313e:	f240 2117 	movw	r1, #535	; 0x217
 8003142:	482c      	ldr	r0, [pc, #176]	; (80031f4 <MX_GPIO_Init+0xf4>)
 8003144:	f7ff ffb4 	bl	80030b0 <LL_GPIO_ResetOutputPin>
                          |LL_GPIO_PIN_9);

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_12|LL_GPIO_PIN_6);
 8003148:	f44f 5182 	mov.w	r1, #4160	; 0x1040
 800314c:	482a      	ldr	r0, [pc, #168]	; (80031f8 <MX_GPIO_Init+0xf8>)
 800314e:	f7ff ffaf 	bl	80030b0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_8);
 8003152:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003156:	4829      	ldr	r0, [pc, #164]	; (80031fc <MX_GPIO_Init+0xfc>)
 8003158:	f7ff ffaa 	bl	80030b0 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2 
 800315c:	f242 2317 	movw	r3, #8727	; 0x2217
 8003160:	603b      	str	r3, [r7, #0]
                          |LL_GPIO_PIN_4|LL_GPIO_PIN_9;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8003162:	2301      	movs	r3, #1
 8003164:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003166:	2300      	movs	r3, #0
 8003168:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800316a:	2300      	movs	r3, #0
 800316c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800316e:	2300      	movs	r3, #0
 8003170:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003172:	463b      	mov	r3, r7
 8003174:	4619      	mov	r1, r3
 8003176:	481f      	ldr	r0, [pc, #124]	; (80031f4 <MX_GPIO_Init+0xf4>)
 8003178:	f004 fef1 	bl	8007f5e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_8;
 800317c:	f44f 7390 	mov.w	r3, #288	; 0x120
 8003180:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8003182:	2300      	movs	r3, #0
 8003184:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003186:	2300      	movs	r3, #0
 8003188:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800318a:	463b      	mov	r3, r7
 800318c:	4619      	mov	r1, r3
 800318e:	4819      	ldr	r0, [pc, #100]	; (80031f4 <MX_GPIO_Init+0xf4>)
 8003190:	f004 fee5 	bl	8007f5e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_12|LL_GPIO_PIN_6;
 8003194:	f44f 5382 	mov.w	r3, #4160	; 0x1040
 8003198:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800319a:	2301      	movs	r3, #1
 800319c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800319e:	2300      	movs	r3, #0
 80031a0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80031a2:	2300      	movs	r3, #0
 80031a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80031a6:	2300      	movs	r3, #0
 80031a8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031aa:	463b      	mov	r3, r7
 80031ac:	4619      	mov	r1, r3
 80031ae:	4812      	ldr	r0, [pc, #72]	; (80031f8 <MX_GPIO_Init+0xf8>)
 80031b0:	f004 fed5 	bl	8007f5e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 80031b4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80031b8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80031ba:	2301      	movs	r3, #1
 80031bc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80031be:	2300      	movs	r3, #0
 80031c0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80031c2:	2300      	movs	r3, #0
 80031c4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80031c6:	2300      	movs	r3, #0
 80031c8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031ca:	463b      	mov	r3, r7
 80031cc:	4619      	mov	r1, r3
 80031ce:	480b      	ldr	r0, [pc, #44]	; (80031fc <MX_GPIO_Init+0xfc>)
 80031d0:	f004 fec5 	bl	8007f5e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 80031d4:	2380      	movs	r3, #128	; 0x80
 80031d6:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80031d8:	2300      	movs	r3, #0
 80031da:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80031dc:	2300      	movs	r3, #0
 80031de:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031e0:	463b      	mov	r3, r7
 80031e2:	4619      	mov	r1, r3
 80031e4:	4804      	ldr	r0, [pc, #16]	; (80031f8 <MX_GPIO_Init+0xf8>)
 80031e6:	f004 feba 	bl	8007f5e <LL_GPIO_Init>

}
 80031ea:	bf00      	nop
 80031ec:	3718      	adds	r7, #24
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd80      	pop	{r7, pc}
 80031f2:	bf00      	nop
 80031f4:	40020800 	.word	0x40020800
 80031f8:	40020400 	.word	0x40020400
 80031fc:	40020000 	.word	0x40020000

08003200 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8003204:	4b12      	ldr	r3, [pc, #72]	; (8003250 <MX_I2C1_Init+0x50>)
 8003206:	4a13      	ldr	r2, [pc, #76]	; (8003254 <MX_I2C1_Init+0x54>)
 8003208:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800320a:	4b11      	ldr	r3, [pc, #68]	; (8003250 <MX_I2C1_Init+0x50>)
 800320c:	4a12      	ldr	r2, [pc, #72]	; (8003258 <MX_I2C1_Init+0x58>)
 800320e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003210:	4b0f      	ldr	r3, [pc, #60]	; (8003250 <MX_I2C1_Init+0x50>)
 8003212:	2200      	movs	r2, #0
 8003214:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003216:	4b0e      	ldr	r3, [pc, #56]	; (8003250 <MX_I2C1_Init+0x50>)
 8003218:	2200      	movs	r2, #0
 800321a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800321c:	4b0c      	ldr	r3, [pc, #48]	; (8003250 <MX_I2C1_Init+0x50>)
 800321e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003222:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003224:	4b0a      	ldr	r3, [pc, #40]	; (8003250 <MX_I2C1_Init+0x50>)
 8003226:	2200      	movs	r2, #0
 8003228:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800322a:	4b09      	ldr	r3, [pc, #36]	; (8003250 <MX_I2C1_Init+0x50>)
 800322c:	2200      	movs	r2, #0
 800322e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003230:	4b07      	ldr	r3, [pc, #28]	; (8003250 <MX_I2C1_Init+0x50>)
 8003232:	2200      	movs	r2, #0
 8003234:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003236:	4b06      	ldr	r3, [pc, #24]	; (8003250 <MX_I2C1_Init+0x50>)
 8003238:	2200      	movs	r2, #0
 800323a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800323c:	4804      	ldr	r0, [pc, #16]	; (8003250 <MX_I2C1_Init+0x50>)
 800323e:	f003 f955 	bl	80064ec <HAL_I2C_Init>
 8003242:	4603      	mov	r3, r0
 8003244:	2b00      	cmp	r3, #0
 8003246:	d001      	beq.n	800324c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003248:	f000 fd0c 	bl	8003c64 <Error_Handler>
  }

}
 800324c:	bf00      	nop
 800324e:	bd80      	pop	{r7, pc}
 8003250:	2000044c 	.word	0x2000044c
 8003254:	40005400 	.word	0x40005400
 8003258:	00061a80 	.word	0x00061a80

0800325c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b08a      	sub	sp, #40	; 0x28
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003264:	f107 0314 	add.w	r3, r7, #20
 8003268:	2200      	movs	r2, #0
 800326a:	601a      	str	r2, [r3, #0]
 800326c:	605a      	str	r2, [r3, #4]
 800326e:	609a      	str	r2, [r3, #8]
 8003270:	60da      	str	r2, [r3, #12]
 8003272:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a19      	ldr	r2, [pc, #100]	; (80032e0 <HAL_I2C_MspInit+0x84>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d12c      	bne.n	80032d8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800327e:	2300      	movs	r3, #0
 8003280:	613b      	str	r3, [r7, #16]
 8003282:	4b18      	ldr	r3, [pc, #96]	; (80032e4 <HAL_I2C_MspInit+0x88>)
 8003284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003286:	4a17      	ldr	r2, [pc, #92]	; (80032e4 <HAL_I2C_MspInit+0x88>)
 8003288:	f043 0302 	orr.w	r3, r3, #2
 800328c:	6313      	str	r3, [r2, #48]	; 0x30
 800328e:	4b15      	ldr	r3, [pc, #84]	; (80032e4 <HAL_I2C_MspInit+0x88>)
 8003290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003292:	f003 0302 	and.w	r3, r3, #2
 8003296:	613b      	str	r3, [r7, #16]
 8003298:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800329a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800329e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80032a0:	2312      	movs	r3, #18
 80032a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80032a4:	2301      	movs	r3, #1
 80032a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032a8:	2303      	movs	r3, #3
 80032aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80032ac:	2304      	movs	r3, #4
 80032ae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032b0:	f107 0314 	add.w	r3, r7, #20
 80032b4:	4619      	mov	r1, r3
 80032b6:	480c      	ldr	r0, [pc, #48]	; (80032e8 <HAL_I2C_MspInit+0x8c>)
 80032b8:	f002 ff7e 	bl	80061b8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80032bc:	2300      	movs	r3, #0
 80032be:	60fb      	str	r3, [r7, #12]
 80032c0:	4b08      	ldr	r3, [pc, #32]	; (80032e4 <HAL_I2C_MspInit+0x88>)
 80032c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c4:	4a07      	ldr	r2, [pc, #28]	; (80032e4 <HAL_I2C_MspInit+0x88>)
 80032c6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80032ca:	6413      	str	r3, [r2, #64]	; 0x40
 80032cc:	4b05      	ldr	r3, [pc, #20]	; (80032e4 <HAL_I2C_MspInit+0x88>)
 80032ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80032d4:	60fb      	str	r3, [r7, #12]
 80032d6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80032d8:	bf00      	nop
 80032da:	3728      	adds	r7, #40	; 0x28
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd80      	pop	{r7, pc}
 80032e0:	40005400 	.word	0x40005400
 80032e4:	40023800 	.word	0x40023800
 80032e8:	40020400 	.word	0x40020400

080032ec <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b083      	sub	sp, #12
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f043 0201 	orr.w	r2, r3, #1
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	601a      	str	r2, [r3, #0]
}
 8003300:	bf00      	nop
 8003302:	370c      	adds	r7, #12
 8003304:	46bd      	mov	sp, r7
 8003306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330a:	4770      	bx	lr

0800330c <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 800330c:	b480      	push	{r7}
 800330e:	b083      	sub	sp, #12
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
 8003314:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6a1a      	ldr	r2, [r3, #32]
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	431a      	orrs	r2, r3
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	621a      	str	r2, [r3, #32]
}
 8003322:	bf00      	nop
 8003324:	370c      	adds	r7, #12
 8003326:	46bd      	mov	sp, r7
 8003328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332c:	4770      	bx	lr

0800332e <LL_TIM_CC_DisableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 800332e:	b480      	push	{r7}
 8003330:	b083      	sub	sp, #12
 8003332:	af00      	add	r7, sp, #0
 8003334:	6078      	str	r0, [r7, #4]
 8003336:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(TIMx->CCER, Channels);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6a1a      	ldr	r2, [r3, #32]
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	43db      	mvns	r3, r3
 8003340:	401a      	ands	r2, r3
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	621a      	str	r2, [r3, #32]
}
 8003346:	bf00      	nop
 8003348:	370c      	adds	r7, #12
 800334a:	46bd      	mov	sp, r7
 800334c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003350:	4770      	bx	lr

08003352 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 8003352:	b480      	push	{r7}
 8003354:	b083      	sub	sp, #12
 8003356:	af00      	add	r7, sp, #0
 8003358:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	68db      	ldr	r3, [r3, #12]
 800335e:	f043 0201 	orr.w	r2, r3, #1
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	60da      	str	r2, [r3, #12]
}
 8003366:	bf00      	nop
 8003368:	370c      	adds	r7, #12
 800336a:	46bd      	mov	sp, r7
 800336c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003370:	4770      	bx	lr

08003372 <LL_USART_IsActiveFlag_TXE>:
{
 8003372:	b480      	push	{r7}
 8003374:	b083      	sub	sp, #12
 8003376:	af00      	add	r7, sp, #0
 8003378:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003382:	2b80      	cmp	r3, #128	; 0x80
 8003384:	bf0c      	ite	eq
 8003386:	2301      	moveq	r3, #1
 8003388:	2300      	movne	r3, #0
 800338a:	b2db      	uxtb	r3, r3
}
 800338c:	4618      	mov	r0, r3
 800338e:	370c      	adds	r7, #12
 8003390:	46bd      	mov	sp, r7
 8003392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003396:	4770      	bx	lr

08003398 <LL_USART_EnableIT_RXNE>:
{
 8003398:	b480      	push	{r7}
 800339a:	b083      	sub	sp, #12
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	68db      	ldr	r3, [r3, #12]
 80033a4:	f043 0220 	orr.w	r2, r3, #32
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	60da      	str	r2, [r3, #12]
}
 80033ac:	bf00      	nop
 80033ae:	370c      	adds	r7, #12
 80033b0:	46bd      	mov	sp, r7
 80033b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b6:	4770      	bx	lr

080033b8 <LL_USART_TransmitData8>:
{
 80033b8:	b480      	push	{r7}
 80033ba:	b083      	sub	sp, #12
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
 80033c0:	460b      	mov	r3, r1
 80033c2:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 80033c4:	78fa      	ldrb	r2, [r7, #3]
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	605a      	str	r2, [r3, #4]
}
 80033ca:	bf00      	nop
 80033cc:	370c      	adds	r7, #12
 80033ce:	46bd      	mov	sp, r7
 80033d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d4:	4770      	bx	lr

080033d6 <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80033d6:	b480      	push	{r7}
 80033d8:	b083      	sub	sp, #12
 80033da:	af00      	add	r7, sp, #0
 80033dc:	6078      	str	r0, [r7, #4]
 80033de:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->ODR, READ_REG(GPIOx->ODR) ^ PinMask);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	695a      	ldr	r2, [r3, #20]
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	405a      	eors	r2, r3
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	615a      	str	r2, [r3, #20]
}
 80033ec:	bf00      	nop
 80033ee:	370c      	adds	r7, #12
 80033f0:	46bd      	mov	sp, r7
 80033f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f6:	4770      	bx	lr

080033f8 <_write>:

/* USER CODE END Includes */

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */
int _write(int file, char *p, int len) {
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b086      	sub	sp, #24
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	60f8      	str	r0, [r7, #12]
 8003400:	60b9      	str	r1, [r7, #8]
 8003402:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < len; i++) {
 8003404:	2300      	movs	r3, #0
 8003406:	617b      	str	r3, [r7, #20]
 8003408:	e011      	b.n	800342e <_write+0x36>
		while (!LL_USART_IsActiveFlag_TXE(USART6))
 800340a:	bf00      	nop
 800340c:	480c      	ldr	r0, [pc, #48]	; (8003440 <_write+0x48>)
 800340e:	f7ff ffb0 	bl	8003372 <LL_USART_IsActiveFlag_TXE>
 8003412:	4603      	mov	r3, r0
 8003414:	2b00      	cmp	r3, #0
 8003416:	d0f9      	beq.n	800340c <_write+0x14>
			;
		LL_USART_TransmitData8(USART6, *(p + i));
 8003418:	697b      	ldr	r3, [r7, #20]
 800341a:	68ba      	ldr	r2, [r7, #8]
 800341c:	4413      	add	r3, r2
 800341e:	781b      	ldrb	r3, [r3, #0]
 8003420:	4619      	mov	r1, r3
 8003422:	4807      	ldr	r0, [pc, #28]	; (8003440 <_write+0x48>)
 8003424:	f7ff ffc8 	bl	80033b8 <LL_USART_TransmitData8>
	for (int i = 0; i < len; i++) {
 8003428:	697b      	ldr	r3, [r7, #20]
 800342a:	3301      	adds	r3, #1
 800342c:	617b      	str	r3, [r7, #20]
 800342e:	697a      	ldr	r2, [r7, #20]
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	429a      	cmp	r2, r3
 8003434:	dbe9      	blt.n	800340a <_write+0x12>
	}
	return len;
 8003436:	687b      	ldr	r3, [r7, #4]
}
 8003438:	4618      	mov	r0, r3
 800343a:	3718      	adds	r7, #24
 800343c:	46bd      	mov	sp, r7
 800343e:	bd80      	pop	{r7, pc}
 8003440:	40011400 	.word	0x40011400

08003444 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8003444:	b590      	push	{r4, r7, lr}
 8003446:	b093      	sub	sp, #76	; 0x4c
 8003448:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 1 */
	float q[4];
	float quatRadianAccuracy;
	unsigned char buf_read[16] = {1};
 800344a:	f107 0314 	add.w	r3, r7, #20
 800344e:	2200      	movs	r2, #0
 8003450:	601a      	str	r2, [r3, #0]
 8003452:	605a      	str	r2, [r3, #4]
 8003454:	609a      	str	r2, [r3, #8]
 8003456:	60da      	str	r2, [r3, #12]
 8003458:	2301      	movs	r3, #1
 800345a:	753b      	strb	r3, [r7, #20]
	unsigned char buf_write[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 800345c:	4bd4      	ldr	r3, [pc, #848]	; (80037b0 <main+0x36c>)
 800345e:	1d3c      	adds	r4, r7, #4
 8003460:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003462:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	unsigned short adcVal;
	float batteryVolt;
	short gyro_x_offset = 8;
 8003466:	2308      	movs	r3, #8
 8003468:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	short gyro_y_offset = -23;
 800346c:	f64f 73e9 	movw	r3, #65513	; 0xffe9
 8003470:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
	short gyro_z_offset = -2;
 8003474:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8003478:	87fb      	strh	r3, [r7, #62]	; 0x3e
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800347a:	f001 fd73 	bl	8004f64 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800347e:	f000 fb6f 	bl	8003b60 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8003482:	f7ff fe3d 	bl	8003100 <MX_GPIO_Init>
	MX_DMA_Init();
 8003486:	f7ff fde5 	bl	8003054 <MX_DMA_Init>
	MX_TIM3_Init();
 800348a:	f001 f93f 	bl	800470c <MX_TIM3_Init>
	MX_USART6_UART_Init();
 800348e:	f001 fc8f 	bl	8004db0 <MX_USART6_UART_Init>
	MX_SPI2_Init();
 8003492:	f000 fc9b 	bl	8003dcc <MX_SPI2_Init>
	MX_SPI1_Init();
 8003496:	f000 fc47 	bl	8003d28 <MX_SPI1_Init>
	MX_SPI3_Init();
 800349a:	f000 fceb 	bl	8003e74 <MX_SPI3_Init>
	MX_UART4_Init();
 800349e:	f001 fb83 	bl	8004ba8 <MX_UART4_Init>
	MX_UART5_Init();
 80034a2:	f001 fbe3 	bl	8004c6c <MX_UART5_Init>
	MX_TIM5_Init();
 80034a6:	f001 f99f 	bl	80047e8 <MX_TIM5_Init>
	MX_I2C1_Init();
 80034aa:	f7ff fea9 	bl	8003200 <MX_I2C1_Init>
	MX_ADC1_Init();
 80034ae:	f7ff fd09 	bl	8002ec4 <MX_ADC1_Init>
	MX_USART1_UART_Init();
 80034b2:	f001 fc53 	bl	8004d5c <MX_USART1_UART_Init>
	MX_TIM7_Init();
 80034b6:	f001 fa45 	bl	8004944 <MX_TIM7_Init>
	/* USER CODE BEGIN 2 */
	//TIM3 Initialization
	LL_TIM_EnableCounter(TIM3);
 80034ba:	48be      	ldr	r0, [pc, #760]	; (80037b4 <main+0x370>)
 80034bc:	f7ff ff16 	bl	80032ec <LL_TIM_EnableCounter>

	//UART4, 5, 6 Initialization
	LL_USART_EnableIT_RXNE(USART6);
 80034c0:	48bd      	ldr	r0, [pc, #756]	; (80037b8 <main+0x374>)
 80034c2:	f7ff ff69 	bl	8003398 <LL_USART_EnableIT_RXNE>
	LL_USART_EnableIT_RXNE(UART4);
 80034c6:	48bd      	ldr	r0, [pc, #756]	; (80037bc <main+0x378>)
 80034c8:	f7ff ff66 	bl	8003398 <LL_USART_EnableIT_RXNE>
	LL_USART_EnableIT_RXNE(UART5);
 80034cc:	48bc      	ldr	r0, [pc, #752]	; (80037c0 <main+0x37c>)
 80034ce:	f7ff ff63 	bl	8003398 <LL_USART_EnableIT_RXNE>

	//9DOF Initialization
	BNO080_Initialization();
 80034d2:	f7fd febd 	bl	8001250 <BNO080_Initialization>
	BNO080_enableRotationVector(2500); //400Hz, maximum value describing in datasheet
 80034d6:	f640 10c4 	movw	r0, #2500	; 0x9c4
 80034da:	f7fe f970 	bl	80017be <BNO080_enableRotationVector>

	//6DOF Initialization
	ICM20602_Initialization();
 80034de:	f7fe fd4b 	bl	8001f78 <ICM20602_Initialization>
	LPS22HH_Initialization();
 80034e2:	f7fe ffd3 	bl	800248c <LPS22HH_Initialization>
	M8N_Initialization();
 80034e6:	f7ff fa45 	bl	8002974 <M8N_Initialization>

	//TIM5 Initialization
	LL_TIM_EnableCounter(TIM5);
 80034ea:	48b6      	ldr	r0, [pc, #728]	; (80037c4 <main+0x380>)
 80034ec:	f7ff fefe 	bl	80032ec <LL_TIM_EnableCounter>
	LL_TIM_CC_EnableChannel(TIM5, LL_TIM_CHANNEL_CH1);
 80034f0:	2101      	movs	r1, #1
 80034f2:	48b4      	ldr	r0, [pc, #720]	; (80037c4 <main+0x380>)
 80034f4:	f7ff ff0a 	bl	800330c <LL_TIM_CC_EnableChannel>
	LL_TIM_CC_EnableChannel(TIM5, LL_TIM_CHANNEL_CH2);
 80034f8:	2110      	movs	r1, #16
 80034fa:	48b2      	ldr	r0, [pc, #712]	; (80037c4 <main+0x380>)
 80034fc:	f7ff ff06 	bl	800330c <LL_TIM_CC_EnableChannel>
	LL_TIM_CC_EnableChannel(TIM5, LL_TIM_CHANNEL_CH3);
 8003500:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003504:	48af      	ldr	r0, [pc, #700]	; (80037c4 <main+0x380>)
 8003506:	f7ff ff01 	bl	800330c <LL_TIM_CC_EnableChannel>
	LL_TIM_CC_EnableChannel(TIM5, LL_TIM_CHANNEL_CH4);
 800350a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800350e:	48ad      	ldr	r0, [pc, #692]	; (80037c4 <main+0x380>)
 8003510:	f7ff fefc 	bl	800330c <LL_TIM_CC_EnableChannel>

	HAL_ADC_Start_DMA(&hadc1, &adcVal, 1);
 8003514:	1cbb      	adds	r3, r7, #2
 8003516:	2201      	movs	r2, #1
 8003518:	4619      	mov	r1, r3
 800351a:	48ab      	ldr	r0, [pc, #684]	; (80037c8 <main+0x384>)
 800351c:	f001 fdfa 	bl	8005114 <HAL_ADC_Start_DMA>

	//UART1 - HAL Rx Interrupt
	HAL_UART_Receive_IT(&huart1, &uart1_rx_data, 1);
 8003520:	2201      	movs	r2, #1
 8003522:	49aa      	ldr	r1, [pc, #680]	; (80037cc <main+0x388>)
 8003524:	48aa      	ldr	r0, [pc, #680]	; (80037d0 <main+0x38c>)
 8003526:	f003 fe0d 	bl	8007144 <HAL_UART_Receive_IT>

	//TIM7 Initialization for FC <-> GCS
	LL_TIM_EnableCounter(TIM7);
 800352a:	48aa      	ldr	r0, [pc, #680]	; (80037d4 <main+0x390>)
 800352c:	f7ff fede 	bl	80032ec <LL_TIM_EnableCounter>
	LL_TIM_EnableIT_UPDATE(TIM7);
 8003530:	48a8      	ldr	r0, [pc, #672]	; (80037d4 <main+0x390>)
 8003532:	f7ff ff0e 	bl	8003352 <LL_TIM_EnableIT_UPDATE>

	//ICM20602 DC BIAS OFFSET CALIBRATION
	ICM20602_Writebyte(0x13, (gyro_x_offset * -2) >> 8);
 8003536:	f9b7 2042 	ldrsh.w	r2, [r7, #66]	; 0x42
 800353a:	4613      	mov	r3, r2
 800353c:	07db      	lsls	r3, r3, #31
 800353e:	1a9b      	subs	r3, r3, r2
 8003540:	005b      	lsls	r3, r3, #1
 8003542:	121b      	asrs	r3, r3, #8
 8003544:	4619      	mov	r1, r3
 8003546:	2013      	movs	r0, #19
 8003548:	f7fe fcf4 	bl	8001f34 <ICM20602_Writebyte>
	ICM20602_Writebyte(0x14, (gyro_x_offset * -2));
 800354c:	f9b7 2042 	ldrsh.w	r2, [r7, #66]	; 0x42
 8003550:	4613      	mov	r3, r2
 8003552:	07db      	lsls	r3, r3, #31
 8003554:	1a9b      	subs	r3, r3, r2
 8003556:	005b      	lsls	r3, r3, #1
 8003558:	4619      	mov	r1, r3
 800355a:	2014      	movs	r0, #20
 800355c:	f7fe fcea 	bl	8001f34 <ICM20602_Writebyte>

	ICM20602_Writebyte(0x15, (gyro_y_offset * -2) >> 8);
 8003560:	f9b7 2040 	ldrsh.w	r2, [r7, #64]	; 0x40
 8003564:	4613      	mov	r3, r2
 8003566:	07db      	lsls	r3, r3, #31
 8003568:	1a9b      	subs	r3, r3, r2
 800356a:	005b      	lsls	r3, r3, #1
 800356c:	121b      	asrs	r3, r3, #8
 800356e:	4619      	mov	r1, r3
 8003570:	2015      	movs	r0, #21
 8003572:	f7fe fcdf 	bl	8001f34 <ICM20602_Writebyte>
	ICM20602_Writebyte(0x16, (gyro_y_offset * -2));
 8003576:	f9b7 2040 	ldrsh.w	r2, [r7, #64]	; 0x40
 800357a:	4613      	mov	r3, r2
 800357c:	07db      	lsls	r3, r3, #31
 800357e:	1a9b      	subs	r3, r3, r2
 8003580:	005b      	lsls	r3, r3, #1
 8003582:	4619      	mov	r1, r3
 8003584:	2016      	movs	r0, #22
 8003586:	f7fe fcd5 	bl	8001f34 <ICM20602_Writebyte>

	ICM20602_Writebyte(0x17, (gyro_z_offset * -2) >> 8);
 800358a:	f9b7 203e 	ldrsh.w	r2, [r7, #62]	; 0x3e
 800358e:	4613      	mov	r3, r2
 8003590:	07db      	lsls	r3, r3, #31
 8003592:	1a9b      	subs	r3, r3, r2
 8003594:	005b      	lsls	r3, r3, #1
 8003596:	121b      	asrs	r3, r3, #8
 8003598:	4619      	mov	r1, r3
 800359a:	2017      	movs	r0, #23
 800359c:	f7fe fcca 	bl	8001f34 <ICM20602_Writebyte>
	ICM20602_Writebyte(0x18, (gyro_z_offset * -2));
 80035a0:	f9b7 203e 	ldrsh.w	r2, [r7, #62]	; 0x3e
 80035a4:	4613      	mov	r3, r2
 80035a6:	07db      	lsls	r3, r3, #31
 80035a8:	1a9b      	subs	r3, r3, r2
 80035aa:	005b      	lsls	r3, r3, #1
 80035ac:	4619      	mov	r1, r3
 80035ae:	2018      	movs	r0, #24
 80035b0:	f7fe fcc0 	bl	8001f34 <ICM20602_Writebyte>
	//
	//	//EEPROM Read
	//	EP_PIDGain_Read(0, &p, &i, &d);
	//	printf("%f %f %f", p, i, d);

	LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 80035b4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80035b8:	487e      	ldr	r0, [pc, #504]	; (80037b4 <main+0x370>)
 80035ba:	f7ff fea7 	bl	800330c <LL_TIM_CC_EnableChannel>
	TIM3->PSC = 6000;
 80035be:	4b7d      	ldr	r3, [pc, #500]	; (80037b4 <main+0x370>)
 80035c0:	f241 7270 	movw	r2, #6000	; 0x1770
 80035c4:	629a      	str	r2, [r3, #40]	; 0x28
	HAL_Delay(200);
 80035c6:	20c8      	movs	r0, #200	; 0xc8
 80035c8:	f001 fd3e 	bl	8005048 <HAL_Delay>
	TIM3->PSC = 4000;
 80035cc:	4b79      	ldr	r3, [pc, #484]	; (80037b4 <main+0x370>)
 80035ce:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 80035d2:	629a      	str	r2, [r3, #40]	; 0x28
	HAL_Delay(100);
 80035d4:	2064      	movs	r0, #100	; 0x64
 80035d6:	f001 fd37 	bl	8005048 <HAL_Delay>
	TIM3->PSC = 4000;
 80035da:	4b76      	ldr	r3, [pc, #472]	; (80037b4 <main+0x370>)
 80035dc:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 80035e0:	629a      	str	r2, [r3, #40]	; 0x28
	HAL_Delay(100);
 80035e2:	2064      	movs	r0, #100	; 0x64
 80035e4:	f001 fd30 	bl	8005048 <HAL_Delay>
	TIM3->PSC = 6000;
 80035e8:	4b72      	ldr	r3, [pc, #456]	; (80037b4 <main+0x370>)
 80035ea:	f241 7270 	movw	r2, #6000	; 0x1770
 80035ee:	629a      	str	r2, [r3, #40]	; 0x28
	HAL_Delay(200);
 80035f0:	20c8      	movs	r0, #200	; 0xc8
 80035f2:	f001 fd29 	bl	8005048 <HAL_Delay>
	//  TIM3 -> CCR4 = TIM3 -> ARR / 2;
	LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 80035f6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80035fa:	486e      	ldr	r0, [pc, #440]	; (80037b4 <main+0x370>)
 80035fc:	f7ff fe97 	bl	800332e <LL_TIM_CC_DisableChannel>

	printf("Starts\n");
 8003600:	4875      	ldr	r0, [pc, #468]	; (80037d8 <main+0x394>)
 8003602:	f006 f919 	bl	8009838 <puts>
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		if (tim7_20ms_flag == 1) {
 8003606:	4b75      	ldr	r3, [pc, #468]	; (80037dc <main+0x398>)
 8003608:	781b      	ldrb	r3, [r3, #0]
 800360a:	2b01      	cmp	r3, #1
 800360c:	f040 816d 	bne.w	80038ea <main+0x4a6>
			//20ms period
			tim7_20ms_flag = 0;
 8003610:	4b72      	ldr	r3, [pc, #456]	; (80037dc <main+0x398>)
 8003612:	2200      	movs	r2, #0
 8003614:	701a      	strb	r2, [r3, #0]
			//Sync char
			telemetry_tx_buf[0] = 0x46;
 8003616:	4b72      	ldr	r3, [pc, #456]	; (80037e0 <main+0x39c>)
 8003618:	2246      	movs	r2, #70	; 0x46
 800361a:	701a      	strb	r2, [r3, #0]
			telemetry_tx_buf[1] = 0x43;
 800361c:	4b70      	ldr	r3, [pc, #448]	; (80037e0 <main+0x39c>)
 800361e:	2243      	movs	r2, #67	; 0x43
 8003620:	705a      	strb	r2, [r3, #1]
			//AHRS
			telemetry_tx_buf[2] = 0x10;
 8003622:	4b6f      	ldr	r3, [pc, #444]	; (80037e0 <main+0x39c>)
 8003624:	2210      	movs	r2, #16
 8003626:	709a      	strb	r2, [r3, #2]
			//Current Roll
			telemetry_tx_buf[3] = (short)(BNO080_Roll * 100);
 8003628:	4b6e      	ldr	r3, [pc, #440]	; (80037e4 <main+0x3a0>)
 800362a:	edd3 7a00 	vldr	s15, [r3]
 800362e:	ed9f 7a6e 	vldr	s14, [pc, #440]	; 80037e8 <main+0x3a4>
 8003632:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003636:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800363a:	ee17 3a90 	vmov	r3, s15
 800363e:	b21b      	sxth	r3, r3
 8003640:	b2da      	uxtb	r2, r3
 8003642:	4b67      	ldr	r3, [pc, #412]	; (80037e0 <main+0x39c>)
 8003644:	70da      	strb	r2, [r3, #3]
			telemetry_tx_buf[4] = ((short)(BNO080_Roll * 100)) >> 8;
 8003646:	4b67      	ldr	r3, [pc, #412]	; (80037e4 <main+0x3a0>)
 8003648:	edd3 7a00 	vldr	s15, [r3]
 800364c:	ed9f 7a66 	vldr	s14, [pc, #408]	; 80037e8 <main+0x3a4>
 8003650:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003654:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003658:	ee17 3a90 	vmov	r3, s15
 800365c:	b21b      	sxth	r3, r3
 800365e:	121b      	asrs	r3, r3, #8
 8003660:	b21b      	sxth	r3, r3
 8003662:	b2da      	uxtb	r2, r3
 8003664:	4b5e      	ldr	r3, [pc, #376]	; (80037e0 <main+0x39c>)
 8003666:	711a      	strb	r2, [r3, #4]
			//Current Pitch
			telemetry_tx_buf[5] = (short)(BNO080_Pitch * 100);
 8003668:	4b60      	ldr	r3, [pc, #384]	; (80037ec <main+0x3a8>)
 800366a:	edd3 7a00 	vldr	s15, [r3]
 800366e:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 80037e8 <main+0x3a4>
 8003672:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003676:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800367a:	ee17 3a90 	vmov	r3, s15
 800367e:	b21b      	sxth	r3, r3
 8003680:	b2da      	uxtb	r2, r3
 8003682:	4b57      	ldr	r3, [pc, #348]	; (80037e0 <main+0x39c>)
 8003684:	715a      	strb	r2, [r3, #5]
			telemetry_tx_buf[6] = ((short)(BNO080_Pitch * 100)) >> 8;
 8003686:	4b59      	ldr	r3, [pc, #356]	; (80037ec <main+0x3a8>)
 8003688:	edd3 7a00 	vldr	s15, [r3]
 800368c:	ed9f 7a56 	vldr	s14, [pc, #344]	; 80037e8 <main+0x3a4>
 8003690:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003694:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003698:	ee17 3a90 	vmov	r3, s15
 800369c:	b21b      	sxth	r3, r3
 800369e:	121b      	asrs	r3, r3, #8
 80036a0:	b21b      	sxth	r3, r3
 80036a2:	b2da      	uxtb	r2, r3
 80036a4:	4b4e      	ldr	r3, [pc, #312]	; (80037e0 <main+0x39c>)
 80036a6:	719a      	strb	r2, [r3, #6]
			//Current Yaw
			telemetry_tx_buf[7] = (unsigned short)(BNO080_Yaw * 100);
 80036a8:	4b51      	ldr	r3, [pc, #324]	; (80037f0 <main+0x3ac>)
 80036aa:	edd3 7a00 	vldr	s15, [r3]
 80036ae:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 80037e8 <main+0x3a4>
 80036b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80036b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80036ba:	ee17 3a90 	vmov	r3, s15
 80036be:	b29b      	uxth	r3, r3
 80036c0:	b2da      	uxtb	r2, r3
 80036c2:	4b47      	ldr	r3, [pc, #284]	; (80037e0 <main+0x39c>)
 80036c4:	71da      	strb	r2, [r3, #7]
			telemetry_tx_buf[8] = ((unsigned short)(BNO080_Yaw * 100)) >> 8;
 80036c6:	4b4a      	ldr	r3, [pc, #296]	; (80037f0 <main+0x3ac>)
 80036c8:	edd3 7a00 	vldr	s15, [r3]
 80036cc:	ed9f 7a46 	vldr	s14, [pc, #280]	; 80037e8 <main+0x3a4>
 80036d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80036d4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80036d8:	ee17 3a90 	vmov	r3, s15
 80036dc:	b29b      	uxth	r3, r3
 80036de:	0a1b      	lsrs	r3, r3, #8
 80036e0:	b29b      	uxth	r3, r3
 80036e2:	b2da      	uxtb	r2, r3
 80036e4:	4b3e      	ldr	r3, [pc, #248]	; (80037e0 <main+0x39c>)
 80036e6:	721a      	strb	r2, [r3, #8]
			//Current Altitude
			telemetry_tx_buf[9] = (short)(LPS22HH.baroAltFilt * 10);
 80036e8:	4b42      	ldr	r3, [pc, #264]	; (80037f4 <main+0x3b0>)
 80036ea:	edd3 7a03 	vldr	s15, [r3, #12]
 80036ee:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80036f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80036f6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80036fa:	ee17 3a90 	vmov	r3, s15
 80036fe:	b21b      	sxth	r3, r3
 8003700:	b2da      	uxtb	r2, r3
 8003702:	4b37      	ldr	r3, [pc, #220]	; (80037e0 <main+0x39c>)
 8003704:	725a      	strb	r2, [r3, #9]
			telemetry_tx_buf[10] = ((short)(LPS22HH.baroAltFilt * 100)) >> 8;
 8003706:	4b3b      	ldr	r3, [pc, #236]	; (80037f4 <main+0x3b0>)
 8003708:	edd3 7a03 	vldr	s15, [r3, #12]
 800370c:	ed9f 7a36 	vldr	s14, [pc, #216]	; 80037e8 <main+0x3a4>
 8003710:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003714:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003718:	ee17 3a90 	vmov	r3, s15
 800371c:	b21b      	sxth	r3, r3
 800371e:	121b      	asrs	r3, r3, #8
 8003720:	b21b      	sxth	r3, r3
 8003722:	b2da      	uxtb	r2, r3
 8003724:	4b2e      	ldr	r3, [pc, #184]	; (80037e0 <main+0x39c>)
 8003726:	729a      	strb	r2, [r3, #10]

			//target Roll at Controller
			telemetry_tx_buf[11] = (short)((iBus.RH - 1500) * 0.1f * 100); //-50 ~ +50
 8003728:	4b33      	ldr	r3, [pc, #204]	; (80037f8 <main+0x3b4>)
 800372a:	881b      	ldrh	r3, [r3, #0]
 800372c:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 8003730:	ee07 3a90 	vmov	s15, r3
 8003734:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003738:	ed9f 7a30 	vldr	s14, [pc, #192]	; 80037fc <main+0x3b8>
 800373c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003740:	ed9f 7a29 	vldr	s14, [pc, #164]	; 80037e8 <main+0x3a4>
 8003744:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003748:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800374c:	ee17 3a90 	vmov	r3, s15
 8003750:	b21b      	sxth	r3, r3
 8003752:	b2da      	uxtb	r2, r3
 8003754:	4b22      	ldr	r3, [pc, #136]	; (80037e0 <main+0x39c>)
 8003756:	72da      	strb	r2, [r3, #11]
			telemetry_tx_buf[12] = ((short)((iBus.RH - 1500) * 0.1f * 100)) >> 8;
 8003758:	4b27      	ldr	r3, [pc, #156]	; (80037f8 <main+0x3b4>)
 800375a:	881b      	ldrh	r3, [r3, #0]
 800375c:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 8003760:	ee07 3a90 	vmov	s15, r3
 8003764:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003768:	ed9f 7a24 	vldr	s14, [pc, #144]	; 80037fc <main+0x3b8>
 800376c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003770:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80037e8 <main+0x3a4>
 8003774:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003778:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800377c:	ee17 3a90 	vmov	r3, s15
 8003780:	b21b      	sxth	r3, r3
 8003782:	121b      	asrs	r3, r3, #8
 8003784:	b21b      	sxth	r3, r3
 8003786:	b2da      	uxtb	r2, r3
 8003788:	4b15      	ldr	r3, [pc, #84]	; (80037e0 <main+0x39c>)
 800378a:	731a      	strb	r2, [r3, #12]

			//target Pitch at Controller
			telemetry_tx_buf[13] = (short)((iBus.RV - 1500) * 0.1f * 100); //-50 ~ +50
 800378c:	4b1a      	ldr	r3, [pc, #104]	; (80037f8 <main+0x3b4>)
 800378e:	885b      	ldrh	r3, [r3, #2]
 8003790:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 8003794:	ee07 3a90 	vmov	s15, r3
 8003798:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800379c:	ed9f 7a17 	vldr	s14, [pc, #92]	; 80037fc <main+0x3b8>
 80037a0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80037a4:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80037e8 <main+0x3a4>
 80037a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80037ac:	e028      	b.n	8003800 <main+0x3bc>
 80037ae:	bf00      	nop
 80037b0:	0800c6f0 	.word	0x0800c6f0
 80037b4:	40000400 	.word	0x40000400
 80037b8:	40011400 	.word	0x40011400
 80037bc:	40004c00 	.word	0x40004c00
 80037c0:	40005000 	.word	0x40005000
 80037c4:	40000c00 	.word	0x40000c00
 80037c8:	200003a4 	.word	0x200003a4
 80037cc:	20000212 	.word	0x20000212
 80037d0:	200004f8 	.word	0x200004f8
 80037d4:	40001400 	.word	0x40001400
 80037d8:	0800c6e8 	.word	0x0800c6e8
 80037dc:	20000213 	.word	0x20000213
 80037e0:	200004a0 	.word	0x200004a0
 80037e4:	20000398 	.word	0x20000398
 80037e8:	42c80000 	.word	0x42c80000
 80037ec:	200003a0 	.word	0x200003a0
 80037f0:	2000039c 	.word	0x2000039c
 80037f4:	20000358 	.word	0x20000358
 80037f8:	2000030c 	.word	0x2000030c
 80037fc:	3dcccccd 	.word	0x3dcccccd
 8003800:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003804:	ee17 3a90 	vmov	r3, s15
 8003808:	b21b      	sxth	r3, r3
 800380a:	b2da      	uxtb	r2, r3
 800380c:	4bbd      	ldr	r3, [pc, #756]	; (8003b04 <main+0x6c0>)
 800380e:	735a      	strb	r2, [r3, #13]
			telemetry_tx_buf[14] = ((short)((iBus.RV - 1500) * 0.1f * 100)) >> 8;
 8003810:	4bbd      	ldr	r3, [pc, #756]	; (8003b08 <main+0x6c4>)
 8003812:	885b      	ldrh	r3, [r3, #2]
 8003814:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 8003818:	ee07 3a90 	vmov	s15, r3
 800381c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003820:	ed9f 7aba 	vldr	s14, [pc, #744]	; 8003b0c <main+0x6c8>
 8003824:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003828:	ed9f 7ab9 	vldr	s14, [pc, #740]	; 8003b10 <main+0x6cc>
 800382c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003830:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003834:	ee17 3a90 	vmov	r3, s15
 8003838:	b21b      	sxth	r3, r3
 800383a:	121b      	asrs	r3, r3, #8
 800383c:	b21b      	sxth	r3, r3
 800383e:	b2da      	uxtb	r2, r3
 8003840:	4bb0      	ldr	r3, [pc, #704]	; (8003b04 <main+0x6c0>)
 8003842:	739a      	strb	r2, [r3, #14]

			//target Yaw at Controller
			telemetry_tx_buf[15] = (unsigned short)((iBus.LH - 1000) * 0.36f * 100); //0 ~ 360
 8003844:	4bb0      	ldr	r3, [pc, #704]	; (8003b08 <main+0x6c4>)
 8003846:	88db      	ldrh	r3, [r3, #6]
 8003848:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 800384c:	ee07 3a90 	vmov	s15, r3
 8003850:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003854:	ed9f 7aaf 	vldr	s14, [pc, #700]	; 8003b14 <main+0x6d0>
 8003858:	ee67 7a87 	vmul.f32	s15, s15, s14
 800385c:	ed9f 7aac 	vldr	s14, [pc, #688]	; 8003b10 <main+0x6cc>
 8003860:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003864:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003868:	ee17 3a90 	vmov	r3, s15
 800386c:	b29b      	uxth	r3, r3
 800386e:	b2da      	uxtb	r2, r3
 8003870:	4ba4      	ldr	r3, [pc, #656]	; (8003b04 <main+0x6c0>)
 8003872:	73da      	strb	r2, [r3, #15]
			telemetry_tx_buf[16] = ((unsigned short)((iBus.LH - 1000) * 0.36f * 100)) >> 8;
 8003874:	4ba4      	ldr	r3, [pc, #656]	; (8003b08 <main+0x6c4>)
 8003876:	88db      	ldrh	r3, [r3, #6]
 8003878:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 800387c:	ee07 3a90 	vmov	s15, r3
 8003880:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003884:	ed9f 7aa3 	vldr	s14, [pc, #652]	; 8003b14 <main+0x6d0>
 8003888:	ee67 7a87 	vmul.f32	s15, s15, s14
 800388c:	ed9f 7aa0 	vldr	s14, [pc, #640]	; 8003b10 <main+0x6cc>
 8003890:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003894:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003898:	ee17 3a90 	vmov	r3, s15
 800389c:	b29b      	uxth	r3, r3
 800389e:	0a1b      	lsrs	r3, r3, #8
 80038a0:	b29b      	uxth	r3, r3
 80038a2:	b2da      	uxtb	r2, r3
 80038a4:	4b97      	ldr	r3, [pc, #604]	; (8003b04 <main+0x6c0>)
 80038a6:	741a      	strb	r2, [r3, #16]

			telemetry_tx_buf[17] = 0x00;
 80038a8:	4b96      	ldr	r3, [pc, #600]	; (8003b04 <main+0x6c0>)
 80038aa:	2200      	movs	r2, #0
 80038ac:	745a      	strb	r2, [r3, #17]
			telemetry_tx_buf[18] = 0x00;
 80038ae:	4b95      	ldr	r3, [pc, #596]	; (8003b04 <main+0x6c0>)
 80038b0:	2200      	movs	r2, #0
 80038b2:	749a      	strb	r2, [r3, #18]

			//Checksum
			telemetry_tx_buf[19] = 0xff;
 80038b4:	4b93      	ldr	r3, [pc, #588]	; (8003b04 <main+0x6c0>)
 80038b6:	22ff      	movs	r2, #255	; 0xff
 80038b8:	74da      	strb	r2, [r3, #19]
			for(int i = 0; i < 19; i++) {
 80038ba:	2300      	movs	r3, #0
 80038bc:	647b      	str	r3, [r7, #68]	; 0x44
 80038be:	e00c      	b.n	80038da <main+0x496>
				telemetry_tx_buf[19] -= telemetry_tx_buf[i];
 80038c0:	4b90      	ldr	r3, [pc, #576]	; (8003b04 <main+0x6c0>)
 80038c2:	7cda      	ldrb	r2, [r3, #19]
 80038c4:	498f      	ldr	r1, [pc, #572]	; (8003b04 <main+0x6c0>)
 80038c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80038c8:	440b      	add	r3, r1
 80038ca:	781b      	ldrb	r3, [r3, #0]
 80038cc:	1ad3      	subs	r3, r2, r3
 80038ce:	b2da      	uxtb	r2, r3
 80038d0:	4b8c      	ldr	r3, [pc, #560]	; (8003b04 <main+0x6c0>)
 80038d2:	74da      	strb	r2, [r3, #19]
			for(int i = 0; i < 19; i++) {
 80038d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80038d6:	3301      	adds	r3, #1
 80038d8:	647b      	str	r3, [r7, #68]	; 0x44
 80038da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80038dc:	2b12      	cmp	r3, #18
 80038de:	ddef      	ble.n	80038c0 <main+0x47c>
			}

			//Transmit
			HAL_UART_Transmit_IT(&huart1, &telemetry_tx_buf[0], 20);
 80038e0:	2214      	movs	r2, #20
 80038e2:	4988      	ldr	r1, [pc, #544]	; (8003b04 <main+0x6c0>)
 80038e4:	488c      	ldr	r0, [pc, #560]	; (8003b18 <main+0x6d4>)
 80038e6:	f003 fbe8 	bl	80070ba <HAL_UART_Transmit_IT>
		}

		//Battery Part
		batteryVolt = adcVal * 0.003619f;
 80038ea:	887b      	ldrh	r3, [r7, #2]
 80038ec:	ee07 3a90 	vmov	s15, r3
 80038f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80038f4:	ed9f 7a89 	vldr	s14, [pc, #548]	; 8003b1c <main+0x6d8>
 80038f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80038fc:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
		//		printf("%d\t%.2f\n", adcVal, batteryVolt);
		if (batteryVolt < 10.0f) {
 8003900:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003904:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003908:	eef4 7ac7 	vcmpe.f32	s15, s14
 800390c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003910:	d509      	bpl.n	8003926 <main+0x4e2>
			LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8003912:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003916:	4882      	ldr	r0, [pc, #520]	; (8003b20 <main+0x6dc>)
 8003918:	f7ff fcf8 	bl	800330c <LL_TIM_CC_EnableChannel>
			TIM3->PSC = 1500;
 800391c:	4b80      	ldr	r3, [pc, #512]	; (8003b20 <main+0x6dc>)
 800391e:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8003922:	629a      	str	r2, [r3, #40]	; 0x28
 8003924:	e004      	b.n	8003930 <main+0x4ec>
		}
		else {
			LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8003926:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800392a:	487d      	ldr	r0, [pc, #500]	; (8003b20 <main+0x6dc>)
 800392c:	f7ff fcff 	bl	800332e <LL_TIM_CC_DisableChannel>
		}


		//BNO080 - 9DOF
		if (BNO080_dataAvailable() == 1) {
 8003930:	f7fd fd24 	bl	800137c <BNO080_dataAvailable>
 8003934:	4603      	mov	r3, r0
 8003936:	2b01      	cmp	r3, #1
 8003938:	d124      	bne.n	8003984 <main+0x540>
			LL_GPIO_TogglePin(GPIOC, LL_GPIO_PIN_0);
 800393a:	2101      	movs	r1, #1
 800393c:	4879      	ldr	r0, [pc, #484]	; (8003b24 <main+0x6e0>)
 800393e:	f7ff fd4a 	bl	80033d6 <LL_GPIO_TogglePin>

			q[0] = BNO080_getQuatI();
 8003942:	f7fd fea7 	bl	8001694 <BNO080_getQuatI>
 8003946:	eef0 7a40 	vmov.f32	s15, s0
 800394a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
			q[1] = BNO080_getQuatJ();
 800394e:	f7fd feb7 	bl	80016c0 <BNO080_getQuatJ>
 8003952:	eef0 7a40 	vmov.f32	s15, s0
 8003956:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
			q[2] = BNO080_getQuatK();
 800395a:	f7fd fec7 	bl	80016ec <BNO080_getQuatK>
 800395e:	eef0 7a40 	vmov.f32	s15, s0
 8003962:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
			q[3] = BNO080_getQuatReal();
 8003966:	f7fd fed7 	bl	8001718 <BNO080_getQuatReal>
 800396a:	eef0 7a40 	vmov.f32	s15, s0
 800396e:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
			quatRadianAccuracy = BNO080_getQuatRadianAccuracy();
 8003972:	f7fd fee7 	bl	8001744 <BNO080_getQuatRadianAccuracy>
 8003976:	ed87 0a0d 	vstr	s0, [r7, #52]	; 0x34

			Quaternion_Update(&q[0]);
 800397a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800397e:	4618      	mov	r0, r3
 8003980:	f7ff f912 	bl	8002ba8 <Quaternion_Update>
			//			printf("%.2f\t%.2f\n", BNO080_Roll, BNO080_Pitch);
			//			printf("%.2f\n", BNO080_Yaw);
		}

		//ICM20602 - 6DOF
		if (ICM20602_DataReady() == 1) {
 8003984:	f7fe fba2 	bl	80020cc <ICM20602_DataReady>
 8003988:	4603      	mov	r3, r0
 800398a:	2b01      	cmp	r3, #1
 800398c:	d13c      	bne.n	8003a08 <main+0x5c4>
			LL_GPIO_TogglePin(GPIOC, LL_GPIO_PIN_1);
 800398e:	2102      	movs	r1, #2
 8003990:	4864      	ldr	r0, [pc, #400]	; (8003b24 <main+0x6e0>)
 8003992:	f7ff fd20 	bl	80033d6 <LL_GPIO_TogglePin>
			ICM20602_Get3AxisGyroRawData(&ICM20602.gyro_x_raw);
 8003996:	4864      	ldr	r0, [pc, #400]	; (8003b28 <main+0x6e4>)
 8003998:	f7fe fb6c 	bl	8002074 <ICM20602_Get3AxisGyroRawData>
			ICM20602.gyro_x = ICM20602.gyro_x_raw * 2000.f / 32768.f;
 800399c:	4b63      	ldr	r3, [pc, #396]	; (8003b2c <main+0x6e8>)
 800399e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80039a2:	ee07 3a90 	vmov	s15, r3
 80039a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80039aa:	ed9f 7a61 	vldr	s14, [pc, #388]	; 8003b30 <main+0x6ec>
 80039ae:	ee27 7a87 	vmul.f32	s14, s15, s14
 80039b2:	eddf 6a60 	vldr	s13, [pc, #384]	; 8003b34 <main+0x6f0>
 80039b6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80039ba:	4b5c      	ldr	r3, [pc, #368]	; (8003b2c <main+0x6e8>)
 80039bc:	edc3 7a07 	vstr	s15, [r3, #28]
			ICM20602.gyro_y = ICM20602.gyro_y_raw * 2000.f / 32768.f;
 80039c0:	4b5a      	ldr	r3, [pc, #360]	; (8003b2c <main+0x6e8>)
 80039c2:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80039c6:	ee07 3a90 	vmov	s15, r3
 80039ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80039ce:	ed9f 7a58 	vldr	s14, [pc, #352]	; 8003b30 <main+0x6ec>
 80039d2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80039d6:	eddf 6a57 	vldr	s13, [pc, #348]	; 8003b34 <main+0x6f0>
 80039da:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80039de:	4b53      	ldr	r3, [pc, #332]	; (8003b2c <main+0x6e8>)
 80039e0:	edc3 7a08 	vstr	s15, [r3, #32]
			ICM20602.gyro_z = ICM20602.gyro_z_raw * 2000.f / 32768.f;
 80039e4:	4b51      	ldr	r3, [pc, #324]	; (8003b2c <main+0x6e8>)
 80039e6:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80039ea:	ee07 3a90 	vmov	s15, r3
 80039ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80039f2:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 8003b30 <main+0x6ec>
 80039f6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80039fa:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8003b34 <main+0x6f0>
 80039fe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003a02:	4b4a      	ldr	r3, [pc, #296]	; (8003b2c <main+0x6e8>)
 8003a04:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
			//			printf("%d,%d,%d\n", ICM20602.gyro_x_raw ,ICM20602.gyro_y_raw, ICM20602.gyro_z_raw);
			//		  printf("%d,%d,%d\n", (int)(ICM20602.gyro_x * 100), (int)(ICM20602.gyro_y * 100), (int)(ICM20602.gyro_z * 100));
		}

		//LPS22HH Barometer
		if(LPS22HH_DataReady() == 1) {
 8003a08:	f7fe fdd0 	bl	80025ac <LPS22HH_DataReady>
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	2b01      	cmp	r3, #1
 8003a10:	d138      	bne.n	8003a84 <main+0x640>
			LPS22HH_GetPressure(&LPS22HH.pressure_raw);
 8003a12:	4849      	ldr	r0, [pc, #292]	; (8003b38 <main+0x6f4>)
 8003a14:	f7fe fdd6 	bl	80025c4 <LPS22HH_GetPressure>
			LPS22HH_GetTemperature(&LPS22HH.temperature_raw);
 8003a18:	4848      	ldr	r0, [pc, #288]	; (8003b3c <main+0x6f8>)
 8003a1a:	f7fe fde0 	bl	80025de <LPS22HH_GetTemperature>
			LPS22HH.baroAlt = getAltitude2(LPS22HH.pressure_raw/4096.f, LPS22HH.temperature_raw / 100.f);
 8003a1e:	4b46      	ldr	r3, [pc, #280]	; (8003b38 <main+0x6f4>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	ee07 3a90 	vmov	s15, r3
 8003a26:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a2a:	ed9f 7a45 	vldr	s14, [pc, #276]	; 8003b40 <main+0x6fc>
 8003a2e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003a32:	4b41      	ldr	r3, [pc, #260]	; (8003b38 <main+0x6f4>)
 8003a34:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003a38:	ee07 3a90 	vmov	s15, r3
 8003a3c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a40:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8003b10 <main+0x6cc>
 8003a44:	ee87 6a87 	vdiv.f32	s12, s15, s14
 8003a48:	eef0 0a46 	vmov.f32	s1, s12
 8003a4c:	eeb0 0a66 	vmov.f32	s0, s13
 8003a50:	f7fe fdd2 	bl	80025f8 <getAltitude2>
 8003a54:	eef0 7a40 	vmov.f32	s15, s0
 8003a58:	4b37      	ldr	r3, [pc, #220]	; (8003b38 <main+0x6f4>)
 8003a5a:	edc3 7a02 	vstr	s15, [r3, #8]
#define X 0.99f
			LPS22HH.baroAltFilt = LPS22HH.baroAltFilt * X + LPS22HH.baroAlt * (1.0f -X);
 8003a5e:	4b36      	ldr	r3, [pc, #216]	; (8003b38 <main+0x6f4>)
 8003a60:	edd3 7a03 	vldr	s15, [r3, #12]
 8003a64:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8003b44 <main+0x700>
 8003a68:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003a6c:	4b32      	ldr	r3, [pc, #200]	; (8003b38 <main+0x6f4>)
 8003a6e:	edd3 7a02 	vldr	s15, [r3, #8]
 8003a72:	eddf 6a35 	vldr	s13, [pc, #212]	; 8003b48 <main+0x704>
 8003a76:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003a7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a7e:	4b2e      	ldr	r3, [pc, #184]	; (8003b38 <main+0x6f4>)
 8003a80:	edc3 7a03 	vstr	s15, [r3, #12]
			//			printf("%d,%d\n", (int)(LPS22HH.baroAlt * 100), (int)(LPS22HH.baroAltFilt * 100));
		}
		//M8N GPS
		if(m8n_rx_cplt_flag == 1) {
 8003a84:	4b31      	ldr	r3, [pc, #196]	; (8003b4c <main+0x708>)
 8003a86:	781b      	ldrb	r3, [r3, #0]
 8003a88:	2b01      	cmp	r3, #1
 8003a8a:	d111      	bne.n	8003ab0 <main+0x66c>
			m8n_rx_cplt_flag = 0;
 8003a8c:	4b2f      	ldr	r3, [pc, #188]	; (8003b4c <main+0x708>)
 8003a8e:	2200      	movs	r2, #0
 8003a90:	701a      	strb	r2, [r3, #0]
			if (M8N_UBX_CHKSUM_Check(&m8n_rx_buf[0], 36) == 1) {
 8003a92:	2124      	movs	r1, #36	; 0x24
 8003a94:	482e      	ldr	r0, [pc, #184]	; (8003b50 <main+0x70c>)
 8003a96:	f7fe ff95 	bl	80029c4 <M8N_UBX_CHKSUM_Check>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	2b01      	cmp	r3, #1
 8003a9e:	d107      	bne.n	8003ab0 <main+0x66c>
				LL_GPIO_TogglePin(GPIOC, LL_GPIO_PIN_2);
 8003aa0:	2104      	movs	r1, #4
 8003aa2:	4820      	ldr	r0, [pc, #128]	; (8003b24 <main+0x6e0>)
 8003aa4:	f7ff fc97 	bl	80033d6 <LL_GPIO_TogglePin>
				M8N_UBX_NAV_POSLLH_Parsing(&m8n_rx_buf[0], &posllh);
 8003aa8:	492a      	ldr	r1, [pc, #168]	; (8003b54 <main+0x710>)
 8003aaa:	4829      	ldr	r0, [pc, #164]	; (8003b50 <main+0x70c>)
 8003aac:	f7fe ffc4 	bl	8002a38 <M8N_UBX_NAV_POSLLH_Parsing>

				//				printf("LAT: %ld\tLON: %ld\tHeight: %ld\n", posllh.lat, posllh.lon, posllh.height);
			}
		}
		//Controller
		if (ibus_rx_cplt_flag == 1) {
 8003ab0:	4b29      	ldr	r3, [pc, #164]	; (8003b58 <main+0x714>)
 8003ab2:	781b      	ldrb	r3, [r3, #0]
 8003ab4:	2b01      	cmp	r3, #1
 8003ab6:	f47f ada6 	bne.w	8003606 <main+0x1c2>
			ibus_rx_cplt_flag = 0;
 8003aba:	4b27      	ldr	r3, [pc, #156]	; (8003b58 <main+0x714>)
 8003abc:	2200      	movs	r2, #0
 8003abe:	701a      	strb	r2, [r3, #0]
			if (iBus_Check_CHECKSUM(&ibus_rx_buf[0], 32) == 1) {
 8003ac0:	2120      	movs	r1, #32
 8003ac2:	4826      	ldr	r0, [pc, #152]	; (8003b5c <main+0x718>)
 8003ac4:	f7fd ffc0 	bl	8001a48 <iBus_Check_CHECKSUM>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	2b01      	cmp	r3, #1
 8003acc:	f47f ad9b 	bne.w	8003606 <main+0x1c2>
				LL_GPIO_TogglePin(GPIOC, LL_GPIO_PIN_2);
 8003ad0:	2104      	movs	r1, #4
 8003ad2:	4814      	ldr	r0, [pc, #80]	; (8003b24 <main+0x6e0>)
 8003ad4:	f7ff fc7f 	bl	80033d6 <LL_GPIO_TogglePin>

				iBus_Parsing(&ibus_rx_buf[0], &iBus);
 8003ad8:	490b      	ldr	r1, [pc, #44]	; (8003b08 <main+0x6c4>)
 8003ada:	4820      	ldr	r0, [pc, #128]	; (8003b5c <main+0x718>)
 8003adc:	f7fd ffea 	bl	8001ab4 <iBus_Parsing>
				if (iBus_isActiveFailSafe(&iBus) == 1) {
 8003ae0:	4809      	ldr	r0, [pc, #36]	; (8003b08 <main+0x6c4>)
 8003ae2:	f7fe f860 	bl	8001ba6 <iBus_isActiveFailSafe>
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d105      	bne.n	8003af8 <main+0x6b4>
					LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8003aec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003af0:	480b      	ldr	r0, [pc, #44]	; (8003b20 <main+0x6dc>)
 8003af2:	f7ff fc0b 	bl	800330c <LL_TIM_CC_EnableChannel>
 8003af6:	e586      	b.n	8003606 <main+0x1c2>
				}
				else {
					LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8003af8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003afc:	4808      	ldr	r0, [pc, #32]	; (8003b20 <main+0x6dc>)
 8003afe:	f7ff fc16 	bl	800332e <LL_TIM_CC_DisableChannel>
		if (tim7_20ms_flag == 1) {
 8003b02:	e580      	b.n	8003606 <main+0x1c2>
 8003b04:	200004a0 	.word	0x200004a0
 8003b08:	2000030c 	.word	0x2000030c
 8003b0c:	3dcccccd 	.word	0x3dcccccd
 8003b10:	42c80000 	.word	0x42c80000
 8003b14:	3eb851ec 	.word	0x3eb851ec
 8003b18:	200004f8 	.word	0x200004f8
 8003b1c:	3b6d2cbf 	.word	0x3b6d2cbf
 8003b20:	40000400 	.word	0x40000400
 8003b24:	40020800 	.word	0x40020800
 8003b28:	20000338 	.word	0x20000338
 8003b2c:	20000330 	.word	0x20000330
 8003b30:	44fa0000 	.word	0x44fa0000
 8003b34:	47000000 	.word	0x47000000
 8003b38:	20000358 	.word	0x20000358
 8003b3c:	2000035c 	.word	0x2000035c
 8003b40:	45800000 	.word	0x45800000
 8003b44:	3f7d70a4 	.word	0x3f7d70a4
 8003b48:	3c23d700 	.word	0x3c23d700
 8003b4c:	20000210 	.word	0x20000210
 8003b50:	200004d4 	.word	0x200004d4
 8003b54:	20000368 	.word	0x20000368
 8003b58:	20000211 	.word	0x20000211
 8003b5c:	200004b4 	.word	0x200004b4

08003b60 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b094      	sub	sp, #80	; 0x50
 8003b64:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003b66:	f107 0320 	add.w	r3, r7, #32
 8003b6a:	2230      	movs	r2, #48	; 0x30
 8003b6c:	2100      	movs	r1, #0
 8003b6e:	4618      	mov	r0, r3
 8003b70:	f005 f98a 	bl	8008e88 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003b74:	f107 030c 	add.w	r3, r7, #12
 8003b78:	2200      	movs	r2, #0
 8003b7a:	601a      	str	r2, [r3, #0]
 8003b7c:	605a      	str	r2, [r3, #4]
 8003b7e:	609a      	str	r2, [r3, #8]
 8003b80:	60da      	str	r2, [r3, #12]
 8003b82:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8003b84:	2300      	movs	r3, #0
 8003b86:	60bb      	str	r3, [r7, #8]
 8003b88:	4b28      	ldr	r3, [pc, #160]	; (8003c2c <SystemClock_Config+0xcc>)
 8003b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b8c:	4a27      	ldr	r2, [pc, #156]	; (8003c2c <SystemClock_Config+0xcc>)
 8003b8e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b92:	6413      	str	r3, [r2, #64]	; 0x40
 8003b94:	4b25      	ldr	r3, [pc, #148]	; (8003c2c <SystemClock_Config+0xcc>)
 8003b96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b9c:	60bb      	str	r3, [r7, #8]
 8003b9e:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	607b      	str	r3, [r7, #4]
 8003ba4:	4b22      	ldr	r3, [pc, #136]	; (8003c30 <SystemClock_Config+0xd0>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4a21      	ldr	r2, [pc, #132]	; (8003c30 <SystemClock_Config+0xd0>)
 8003baa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003bae:	6013      	str	r3, [r2, #0]
 8003bb0:	4b1f      	ldr	r3, [pc, #124]	; (8003c30 <SystemClock_Config+0xd0>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003bb8:	607b      	str	r3, [r7, #4]
 8003bba:	687b      	ldr	r3, [r7, #4]
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003bc0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003bc4:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003bc6:	2302      	movs	r3, #2
 8003bc8:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003bca:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003bce:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 4;
 8003bd0:	2304      	movs	r3, #4
 8003bd2:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 8003bd4:	23a8      	movs	r3, #168	; 0xa8
 8003bd6:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003bd8:	2302      	movs	r3, #2
 8003bda:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8003bdc:	2304      	movs	r3, #4
 8003bde:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003be0:	f107 0320 	add.w	r3, r7, #32
 8003be4:	4618      	mov	r0, r3
 8003be6:	f002 fdb9 	bl	800675c <HAL_RCC_OscConfig>
 8003bea:	4603      	mov	r3, r0
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d001      	beq.n	8003bf4 <SystemClock_Config+0x94>
	{
		Error_Handler();
 8003bf0:	f000 f838 	bl	8003c64 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003bf4:	230f      	movs	r3, #15
 8003bf6:	60fb      	str	r3, [r7, #12]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003bf8:	2302      	movs	r3, #2
 8003bfa:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003c00:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003c04:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003c06:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003c0a:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003c0c:	f107 030c 	add.w	r3, r7, #12
 8003c10:	2105      	movs	r1, #5
 8003c12:	4618      	mov	r0, r3
 8003c14:	f003 f812 	bl	8006c3c <HAL_RCC_ClockConfig>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d001      	beq.n	8003c22 <SystemClock_Config+0xc2>
	{
		Error_Handler();
 8003c1e:	f000 f821 	bl	8003c64 <Error_Handler>
	}
}
 8003c22:	bf00      	nop
 8003c24:	3750      	adds	r7, #80	; 0x50
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bd80      	pop	{r7, pc}
 8003c2a:	bf00      	nop
 8003c2c:	40023800 	.word	0x40023800
 8003c30:	40007000 	.word	0x40007000

08003c34 <HAL_UART_RxCpltCallback>:
	//Enables Rotation Vector
	BNO080_Initialization();
	BNO080_enableRotationVector(2500); //Send data update every 2.5ms (400Hz)
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b082      	sub	sp, #8
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
	//HAL Only, LL cannot be supported
	//HAL UART Receive Call back function
	if (huart->Instance == USART1) {
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4a05      	ldr	r2, [pc, #20]	; (8003c58 <HAL_UART_RxCpltCallback+0x24>)
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d104      	bne.n	8003c50 <HAL_UART_RxCpltCallback+0x1c>
		HAL_UART_Receive_IT(&huart1, &uart1_rx_data, 1);
 8003c46:	2201      	movs	r2, #1
 8003c48:	4904      	ldr	r1, [pc, #16]	; (8003c5c <HAL_UART_RxCpltCallback+0x28>)
 8003c4a:	4805      	ldr	r0, [pc, #20]	; (8003c60 <HAL_UART_RxCpltCallback+0x2c>)
 8003c4c:	f003 fa7a 	bl	8007144 <HAL_UART_Receive_IT>
		//		HAL_UART_Transmit_IT(&huart1, &uart1_rx_data, 1);
	}
}
 8003c50:	bf00      	nop
 8003c52:	3708      	adds	r7, #8
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}
 8003c58:	40011000 	.word	0x40011000
 8003c5c:	20000212 	.word	0x20000212
 8003c60:	200004f8 	.word	0x200004f8

08003c64 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8003c64:	b480      	push	{r7}
 8003c66:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8003c68:	bf00      	nop
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c70:	4770      	bx	lr

08003c72 <LL_SPI_SetStandard>:
{
 8003c72:	b480      	push	{r7}
 8003c74:	b083      	sub	sp, #12
 8003c76:	af00      	add	r7, sp, #0
 8003c78:	6078      	str	r0, [r7, #4]
 8003c7a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	f023 0210 	bic.w	r2, r3, #16
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	431a      	orrs	r2, r3
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	605a      	str	r2, [r3, #4]
}
 8003c8c:	bf00      	nop
 8003c8e:	370c      	adds	r7, #12
 8003c90:	46bd      	mov	sp, r7
 8003c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c96:	4770      	bx	lr

08003c98 <LL_AHB1_GRP1_EnableClock>:
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b085      	sub	sp, #20
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8003ca0:	4b08      	ldr	r3, [pc, #32]	; (8003cc4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003ca2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ca4:	4907      	ldr	r1, [pc, #28]	; (8003cc4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	4313      	orrs	r3, r2
 8003caa:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8003cac:	4b05      	ldr	r3, [pc, #20]	; (8003cc4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003cae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	4013      	ands	r3, r2
 8003cb4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
}
 8003cb8:	bf00      	nop
 8003cba:	3714      	adds	r7, #20
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc2:	4770      	bx	lr
 8003cc4:	40023800 	.word	0x40023800

08003cc8 <LL_APB1_GRP1_EnableClock>:
{
 8003cc8:	b480      	push	{r7}
 8003cca:	b085      	sub	sp, #20
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8003cd0:	4b08      	ldr	r3, [pc, #32]	; (8003cf4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003cd2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003cd4:	4907      	ldr	r1, [pc, #28]	; (8003cf4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	4313      	orrs	r3, r2
 8003cda:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8003cdc:	4b05      	ldr	r3, [pc, #20]	; (8003cf4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003cde:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	4013      	ands	r3, r2
 8003ce4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
}
 8003ce8:	bf00      	nop
 8003cea:	3714      	adds	r7, #20
 8003cec:	46bd      	mov	sp, r7
 8003cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf2:	4770      	bx	lr
 8003cf4:	40023800 	.word	0x40023800

08003cf8 <LL_APB2_GRP1_EnableClock>:
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	b085      	sub	sp, #20
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8003d00:	4b08      	ldr	r3, [pc, #32]	; (8003d24 <LL_APB2_GRP1_EnableClock+0x2c>)
 8003d02:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003d04:	4907      	ldr	r1, [pc, #28]	; (8003d24 <LL_APB2_GRP1_EnableClock+0x2c>)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	644b      	str	r3, [r1, #68]	; 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8003d0c:	4b05      	ldr	r3, [pc, #20]	; (8003d24 <LL_APB2_GRP1_EnableClock+0x2c>)
 8003d0e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	4013      	ands	r3, r2
 8003d14:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003d16:	68fb      	ldr	r3, [r7, #12]
}
 8003d18:	bf00      	nop
 8003d1a:	3714      	adds	r7, #20
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d22:	4770      	bx	lr
 8003d24:	40023800 	.word	0x40023800

08003d28 <MX_SPI1_Init>:

/* USER CODE END 0 */

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b090      	sub	sp, #64	; 0x40
 8003d2c:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8003d2e:	f107 0318 	add.w	r3, r7, #24
 8003d32:	2228      	movs	r2, #40	; 0x28
 8003d34:	2100      	movs	r1, #0
 8003d36:	4618      	mov	r0, r3
 8003d38:	f005 f8a6 	bl	8008e88 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d3c:	463b      	mov	r3, r7
 8003d3e:	2200      	movs	r2, #0
 8003d40:	601a      	str	r2, [r3, #0]
 8003d42:	605a      	str	r2, [r3, #4]
 8003d44:	609a      	str	r2, [r3, #8]
 8003d46:	60da      	str	r2, [r3, #12]
 8003d48:	611a      	str	r2, [r3, #16]
 8003d4a:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8003d4c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003d50:	f7ff ffd2 	bl	8003cf8 <LL_APB2_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8003d54:	2001      	movs	r0, #1
 8003d56:	f7ff ff9f 	bl	8003c98 <LL_AHB1_GRP1_EnableClock>
  /**SPI1 GPIO Configuration  
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8003d5a:	23e0      	movs	r3, #224	; 0xe0
 8003d5c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003d5e:	2302      	movs	r3, #2
 8003d60:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8003d62:	2303      	movs	r3, #3
 8003d64:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003d66:	2300      	movs	r3, #0
 8003d68:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8003d6e:	2305      	movs	r3, #5
 8003d70:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d72:	463b      	mov	r3, r7
 8003d74:	4619      	mov	r1, r3
 8003d76:	4813      	ldr	r0, [pc, #76]	; (8003dc4 <MX_SPI1_Init+0x9c>)
 8003d78:	f004 f8f1 	bl	8007f5e <LL_GPIO_Init>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8003d80:	f44f 7382 	mov.w	r3, #260	; 0x104
 8003d84:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8003d86:	2300      	movs	r3, #0
 8003d88:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8003d8a:	2302      	movs	r3, #2
 8003d8c:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8003d8e:	2301      	movs	r3, #1
 8003d90:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8003d92:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003d96:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8;
 8003d98:	2310      	movs	r3, #16
 8003d9a:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8003da0:	2300      	movs	r3, #0
 8003da2:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 8003da4:	230a      	movs	r3, #10
 8003da6:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8003da8:	f107 0318 	add.w	r3, r7, #24
 8003dac:	4619      	mov	r1, r3
 8003dae:	4806      	ldr	r0, [pc, #24]	; (8003dc8 <MX_SPI1_Init+0xa0>)
 8003db0:	f004 faa3 	bl	80082fa <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8003db4:	2100      	movs	r1, #0
 8003db6:	4804      	ldr	r0, [pc, #16]	; (8003dc8 <MX_SPI1_Init+0xa0>)
 8003db8:	f7ff ff5b 	bl	8003c72 <LL_SPI_SetStandard>

}
 8003dbc:	bf00      	nop
 8003dbe:	3740      	adds	r7, #64	; 0x40
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	bd80      	pop	{r7, pc}
 8003dc4:	40020000 	.word	0x40020000
 8003dc8:	40013000 	.word	0x40013000

08003dcc <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b090      	sub	sp, #64	; 0x40
 8003dd0:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8003dd2:	f107 0318 	add.w	r3, r7, #24
 8003dd6:	2228      	movs	r2, #40	; 0x28
 8003dd8:	2100      	movs	r1, #0
 8003dda:	4618      	mov	r0, r3
 8003ddc:	f005 f854 	bl	8008e88 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003de0:	463b      	mov	r3, r7
 8003de2:	2200      	movs	r2, #0
 8003de4:	601a      	str	r2, [r3, #0]
 8003de6:	605a      	str	r2, [r3, #4]
 8003de8:	609a      	str	r2, [r3, #8]
 8003dea:	60da      	str	r2, [r3, #12]
 8003dec:	611a      	str	r2, [r3, #16]
 8003dee:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8003df0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003df4:	f7ff ff68 	bl	8003cc8 <LL_APB1_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8003df8:	2002      	movs	r0, #2
 8003dfa:	f7ff ff4d 	bl	8003c98 <LL_AHB1_GRP1_EnableClock>
  /**SPI2 GPIO Configuration  
  PB13   ------> SPI2_SCK
  PB14   ------> SPI2_MISO
  PB15   ------> SPI2_MOSI 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 8003dfe:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8003e02:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003e04:	2302      	movs	r3, #2
 8003e06:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8003e08:	2303      	movs	r3, #3
 8003e0a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003e10:	2300      	movs	r3, #0
 8003e12:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8003e14:	2305      	movs	r3, #5
 8003e16:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e18:	463b      	mov	r3, r7
 8003e1a:	4619      	mov	r1, r3
 8003e1c:	4813      	ldr	r0, [pc, #76]	; (8003e6c <MX_SPI2_Init+0xa0>)
 8003e1e:	f004 f89e 	bl	8007f5e <LL_GPIO_Init>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8003e22:	2300      	movs	r3, #0
 8003e24:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8003e26:	f44f 7382 	mov.w	r3, #260	; 0x104
 8003e2a:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8003e30:	2302      	movs	r3, #2
 8003e32:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8003e34:	2301      	movs	r3, #1
 8003e36:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8003e38:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003e3c:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 8003e3e:	2318      	movs	r3, #24
 8003e40:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8003e42:	2300      	movs	r3, #0
 8003e44:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8003e46:	2300      	movs	r3, #0
 8003e48:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 8003e4a:	230a      	movs	r3, #10
 8003e4c:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8003e4e:	f107 0318 	add.w	r3, r7, #24
 8003e52:	4619      	mov	r1, r3
 8003e54:	4806      	ldr	r0, [pc, #24]	; (8003e70 <MX_SPI2_Init+0xa4>)
 8003e56:	f004 fa50 	bl	80082fa <LL_SPI_Init>
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 8003e5a:	2100      	movs	r1, #0
 8003e5c:	4804      	ldr	r0, [pc, #16]	; (8003e70 <MX_SPI2_Init+0xa4>)
 8003e5e:	f7ff ff08 	bl	8003c72 <LL_SPI_SetStandard>

}
 8003e62:	bf00      	nop
 8003e64:	3740      	adds	r7, #64	; 0x40
 8003e66:	46bd      	mov	sp, r7
 8003e68:	bd80      	pop	{r7, pc}
 8003e6a:	bf00      	nop
 8003e6c:	40020400 	.word	0x40020400
 8003e70:	40003800 	.word	0x40003800

08003e74 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b090      	sub	sp, #64	; 0x40
 8003e78:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8003e7a:	f107 0318 	add.w	r3, r7, #24
 8003e7e:	2228      	movs	r2, #40	; 0x28
 8003e80:	2100      	movs	r1, #0
 8003e82:	4618      	mov	r0, r3
 8003e84:	f005 f800 	bl	8008e88 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e88:	463b      	mov	r3, r7
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	601a      	str	r2, [r3, #0]
 8003e8e:	605a      	str	r2, [r3, #4]
 8003e90:	609a      	str	r2, [r3, #8]
 8003e92:	60da      	str	r2, [r3, #12]
 8003e94:	611a      	str	r2, [r3, #16]
 8003e96:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI3);
 8003e98:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003e9c:	f7ff ff14 	bl	8003cc8 <LL_APB1_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8003ea0:	2002      	movs	r0, #2
 8003ea2:	f7ff fef9 	bl	8003c98 <LL_AHB1_GRP1_EnableClock>
  /**SPI3 GPIO Configuration  
  PB3   ------> SPI3_SCK
  PB4   ------> SPI3_MISO
  PB5   ------> SPI3_MOSI 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3|LL_GPIO_PIN_4|LL_GPIO_PIN_5;
 8003ea6:	2338      	movs	r3, #56	; 0x38
 8003ea8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003eaa:	2302      	movs	r3, #2
 8003eac:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8003eae:	2303      	movs	r3, #3
 8003eb0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 8003eba:	2306      	movs	r3, #6
 8003ebc:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ebe:	463b      	mov	r3, r7
 8003ec0:	4619      	mov	r1, r3
 8003ec2:	4813      	ldr	r0, [pc, #76]	; (8003f10 <MX_SPI3_Init+0x9c>)
 8003ec4:	f004 f84b 	bl	8007f5e <LL_GPIO_Init>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8003ec8:	2300      	movs	r3, #0
 8003eca:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8003ecc:	f44f 7382 	mov.w	r3, #260	; 0x104
 8003ed0:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8003ed6:	2302      	movs	r3, #2
 8003ed8:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8003eda:	2301      	movs	r3, #1
 8003edc:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8003ede:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003ee2:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV4;
 8003ee4:	2308      	movs	r3, #8
 8003ee6:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8003ee8:	2300      	movs	r3, #0
 8003eea:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8003eec:	2300      	movs	r3, #0
 8003eee:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 8003ef0:	230a      	movs	r3, #10
 8003ef2:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI3, &SPI_InitStruct);
 8003ef4:	f107 0318 	add.w	r3, r7, #24
 8003ef8:	4619      	mov	r1, r3
 8003efa:	4806      	ldr	r0, [pc, #24]	; (8003f14 <MX_SPI3_Init+0xa0>)
 8003efc:	f004 f9fd 	bl	80082fa <LL_SPI_Init>
  LL_SPI_SetStandard(SPI3, LL_SPI_PROTOCOL_MOTOROLA);
 8003f00:	2100      	movs	r1, #0
 8003f02:	4804      	ldr	r0, [pc, #16]	; (8003f14 <MX_SPI3_Init+0xa0>)
 8003f04:	f7ff feb5 	bl	8003c72 <LL_SPI_SetStandard>

}
 8003f08:	bf00      	nop
 8003f0a:	3740      	adds	r7, #64	; 0x40
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}
 8003f10:	40020400 	.word	0x40020400
 8003f14:	40003c00 	.word	0x40003c00

08003f18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	b083      	sub	sp, #12
 8003f1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f1e:	2300      	movs	r3, #0
 8003f20:	607b      	str	r3, [r7, #4]
 8003f22:	4b10      	ldr	r3, [pc, #64]	; (8003f64 <HAL_MspInit+0x4c>)
 8003f24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f26:	4a0f      	ldr	r2, [pc, #60]	; (8003f64 <HAL_MspInit+0x4c>)
 8003f28:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003f2c:	6453      	str	r3, [r2, #68]	; 0x44
 8003f2e:	4b0d      	ldr	r3, [pc, #52]	; (8003f64 <HAL_MspInit+0x4c>)
 8003f30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f36:	607b      	str	r3, [r7, #4]
 8003f38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	603b      	str	r3, [r7, #0]
 8003f3e:	4b09      	ldr	r3, [pc, #36]	; (8003f64 <HAL_MspInit+0x4c>)
 8003f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f42:	4a08      	ldr	r2, [pc, #32]	; (8003f64 <HAL_MspInit+0x4c>)
 8003f44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f48:	6413      	str	r3, [r2, #64]	; 0x40
 8003f4a:	4b06      	ldr	r3, [pc, #24]	; (8003f64 <HAL_MspInit+0x4c>)
 8003f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f52:	603b      	str	r3, [r7, #0]
 8003f54:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003f56:	bf00      	nop
 8003f58:	370c      	adds	r7, #12
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f60:	4770      	bx	lr
 8003f62:	bf00      	nop
 8003f64:	40023800 	.word	0x40023800

08003f68 <LL_TIM_ClearFlag_UPDATE>:
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b083      	sub	sp, #12
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	f06f 0201 	mvn.w	r2, #1
 8003f76:	611a      	str	r2, [r3, #16]
}
 8003f78:	bf00      	nop
 8003f7a:	370c      	adds	r7, #12
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f82:	4770      	bx	lr

08003f84 <LL_TIM_IsActiveFlag_UPDATE>:
{
 8003f84:	b480      	push	{r7}
 8003f86:	b083      	sub	sp, #12
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	691b      	ldr	r3, [r3, #16]
 8003f90:	f003 0301 	and.w	r3, r3, #1
 8003f94:	2b01      	cmp	r3, #1
 8003f96:	d101      	bne.n	8003f9c <LL_TIM_IsActiveFlag_UPDATE+0x18>
 8003f98:	2301      	movs	r3, #1
 8003f9a:	e000      	b.n	8003f9e <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 8003f9c:	2300      	movs	r3, #0
}
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	370c      	adds	r7, #12
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa8:	4770      	bx	lr

08003faa <LL_USART_IsActiveFlag_RXNE>:
{
 8003faa:	b480      	push	{r7}
 8003fac:	b083      	sub	sp, #12
 8003fae:	af00      	add	r7, sp, #0
 8003fb0:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f003 0320 	and.w	r3, r3, #32
 8003fba:	2b20      	cmp	r3, #32
 8003fbc:	bf0c      	ite	eq
 8003fbe:	2301      	moveq	r3, #1
 8003fc0:	2300      	movne	r3, #0
 8003fc2:	b2db      	uxtb	r3, r3
}
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	370c      	adds	r7, #12
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fce:	4770      	bx	lr

08003fd0 <LL_USART_ClearFlag_RXNE>:
{
 8003fd0:	b480      	push	{r7}
 8003fd2:	b083      	sub	sp, #12
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->SR, ~(USART_SR_RXNE));
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	f06f 0220 	mvn.w	r2, #32
 8003fde:	601a      	str	r2, [r3, #0]
}
 8003fe0:	bf00      	nop
 8003fe2:	370c      	adds	r7, #12
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fea:	4770      	bx	lr

08003fec <LL_USART_ReceiveData8>:
{
 8003fec:	b480      	push	{r7}
 8003fee:	b083      	sub	sp, #12
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	b2db      	uxtb	r3, r3
}
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	370c      	adds	r7, #12
 8003ffe:	46bd      	mov	sp, r7
 8004000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004004:	4770      	bx	lr

08004006 <NMI_Handler>:
/******************************************************************************/
/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void)
{
 8004006:	b480      	push	{r7}
 8004008:	af00      	add	r7, sp, #0

	/* USER CODE END NonMaskableInt_IRQn 0 */
	/* USER CODE BEGIN NonMaskableInt_IRQn 1 */

	/* USER CODE END NonMaskableInt_IRQn 1 */
}
 800400a:	bf00      	nop
 800400c:	46bd      	mov	sp, r7
 800400e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004012:	4770      	bx	lr

08004014 <HardFault_Handler>:

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void)
{
 8004014:	b480      	push	{r7}
 8004016:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN HardFault_IRQn 0 */

	/* USER CODE END HardFault_IRQn 0 */
	while (1)
 8004018:	e7fe      	b.n	8004018 <HardFault_Handler+0x4>

0800401a <MemManage_Handler>:

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void)
{
 800401a:	b480      	push	{r7}
 800401c:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MemoryManagement_IRQn 0 */

	/* USER CODE END MemoryManagement_IRQn 0 */
	while (1)
 800401e:	e7fe      	b.n	800401e <MemManage_Handler+0x4>

08004020 <BusFault_Handler>:

/**
 * @brief This function handles Pre-fetch fault, memory access fault.
 */
void BusFault_Handler(void)
{
 8004020:	b480      	push	{r7}
 8004022:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN BusFault_IRQn 0 */

	/* USER CODE END BusFault_IRQn 0 */
	while (1)
 8004024:	e7fe      	b.n	8004024 <BusFault_Handler+0x4>

08004026 <UsageFault_Handler>:

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void)
{
 8004026:	b480      	push	{r7}
 8004028:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UsageFault_IRQn 0 */

	/* USER CODE END UsageFault_IRQn 0 */
	while (1)
 800402a:	e7fe      	b.n	800402a <UsageFault_Handler+0x4>

0800402c <SVC_Handler>:

/**
 * @brief This function handles System service call via SWI instruction.
 */
void SVC_Handler(void)
{
 800402c:	b480      	push	{r7}
 800402e:	af00      	add	r7, sp, #0

	/* USER CODE END SVCall_IRQn 0 */
	/* USER CODE BEGIN SVCall_IRQn 1 */

	/* USER CODE END SVCall_IRQn 1 */
}
 8004030:	bf00      	nop
 8004032:	46bd      	mov	sp, r7
 8004034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004038:	4770      	bx	lr

0800403a <DebugMon_Handler>:

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void)
{
 800403a:	b480      	push	{r7}
 800403c:	af00      	add	r7, sp, #0

	/* USER CODE END DebugMonitor_IRQn 0 */
	/* USER CODE BEGIN DebugMonitor_IRQn 1 */

	/* USER CODE END DebugMonitor_IRQn 1 */
}
 800403e:	bf00      	nop
 8004040:	46bd      	mov	sp, r7
 8004042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004046:	4770      	bx	lr

08004048 <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void)
{
 8004048:	b480      	push	{r7}
 800404a:	af00      	add	r7, sp, #0

	/* USER CODE END PendSV_IRQn 0 */
	/* USER CODE BEGIN PendSV_IRQn 1 */

	/* USER CODE END PendSV_IRQn 1 */
}
 800404c:	bf00      	nop
 800404e:	46bd      	mov	sp, r7
 8004050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004054:	4770      	bx	lr

08004056 <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void)
{
 8004056:	b580      	push	{r7, lr}
 8004058:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN SysTick_IRQn 0 */

	/* USER CODE END SysTick_IRQn 0 */
	HAL_IncTick();
 800405a:	f000 ffd5 	bl	8005008 <HAL_IncTick>
	/* USER CODE BEGIN SysTick_IRQn 1 */

	/* USER CODE END SysTick_IRQn 1 */
}
 800405e:	bf00      	nop
 8004060:	bd80      	pop	{r7, pc}
	...

08004064 <USART1_IRQHandler>:

/**
 * @brief This function handles USART1 global interrupt.
 */
void USART1_IRQHandler(void)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USART1_IRQn 0 */

	/* USER CODE END USART1_IRQn 0 */
	HAL_UART_IRQHandler(&huart1);
 8004068:	4802      	ldr	r0, [pc, #8]	; (8004074 <USART1_IRQHandler+0x10>)
 800406a:	f003 f8c1 	bl	80071f0 <HAL_UART_IRQHandler>
	/* USER CODE BEGIN USART1_IRQn 1 */

	/* USER CODE END USART1_IRQn 1 */
}
 800406e:	bf00      	nop
 8004070:	bd80      	pop	{r7, pc}
 8004072:	bf00      	nop
 8004074:	200004f8 	.word	0x200004f8

08004078 <UART4_IRQHandler>:

/**
 * @brief This function handles UART4 global interrupt.
 */
void UART4_IRQHandler(void)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UART4_IRQn 0 */
	static unsigned char cnt = 0;

	if (LL_USART_IsActiveFlag_RXNE(UART4)) {
 800407c:	4831      	ldr	r0, [pc, #196]	; (8004144 <UART4_IRQHandler+0xcc>)
 800407e:	f7ff ff94 	bl	8003faa <LL_USART_IsActiveFlag_RXNE>
 8004082:	4603      	mov	r3, r0
 8004084:	2b00      	cmp	r3, #0
 8004086:	d058      	beq.n	800413a <UART4_IRQHandler+0xc2>
		LL_USART_ClearFlag_RXNE(UART4);
 8004088:	482e      	ldr	r0, [pc, #184]	; (8004144 <UART4_IRQHandler+0xcc>)
 800408a:	f7ff ffa1 	bl	8003fd0 <LL_USART_ClearFlag_RXNE>
		uart4_rx_data = LL_USART_ReceiveData8(UART4);
 800408e:	482d      	ldr	r0, [pc, #180]	; (8004144 <UART4_IRQHandler+0xcc>)
 8004090:	f7ff ffac 	bl	8003fec <LL_USART_ReceiveData8>
 8004094:	4603      	mov	r3, r0
 8004096:	461a      	mov	r2, r3
 8004098:	4b2b      	ldr	r3, [pc, #172]	; (8004148 <UART4_IRQHandler+0xd0>)
 800409a:	701a      	strb	r2, [r3, #0]
		uart4_rx_flag = 1;
 800409c:	4b2b      	ldr	r3, [pc, #172]	; (800414c <UART4_IRQHandler+0xd4>)
 800409e:	2201      	movs	r2, #1
 80040a0:	701a      	strb	r2, [r3, #0]
		//		if (cnt == 35) {
		//			m8n_rx_cplt_flag = 1;
		//			cnt = 0;
		//		}

		switch (cnt) {
 80040a2:	4b2b      	ldr	r3, [pc, #172]	; (8004150 <UART4_IRQHandler+0xd8>)
 80040a4:	781b      	ldrb	r3, [r3, #0]
 80040a6:	2b01      	cmp	r3, #1
 80040a8:	d015      	beq.n	80040d6 <UART4_IRQHandler+0x5e>
 80040aa:	2b23      	cmp	r3, #35	; 0x23
 80040ac:	d029      	beq.n	8004102 <UART4_IRQHandler+0x8a>
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d135      	bne.n	800411e <UART4_IRQHandler+0xa6>
		case 0:
			if (uart4_rx_data == 0xb5) {
 80040b2:	4b25      	ldr	r3, [pc, #148]	; (8004148 <UART4_IRQHandler+0xd0>)
 80040b4:	781b      	ldrb	r3, [r3, #0]
 80040b6:	2bb5      	cmp	r3, #181	; 0xb5
 80040b8:	d141      	bne.n	800413e <UART4_IRQHandler+0xc6>
				m8n_rx_buf[cnt] = uart4_rx_data;
 80040ba:	4b25      	ldr	r3, [pc, #148]	; (8004150 <UART4_IRQHandler+0xd8>)
 80040bc:	781b      	ldrb	r3, [r3, #0]
 80040be:	461a      	mov	r2, r3
 80040c0:	4b21      	ldr	r3, [pc, #132]	; (8004148 <UART4_IRQHandler+0xd0>)
 80040c2:	7819      	ldrb	r1, [r3, #0]
 80040c4:	4b23      	ldr	r3, [pc, #140]	; (8004154 <UART4_IRQHandler+0xdc>)
 80040c6:	5499      	strb	r1, [r3, r2]
				cnt++;
 80040c8:	4b21      	ldr	r3, [pc, #132]	; (8004150 <UART4_IRQHandler+0xd8>)
 80040ca:	781b      	ldrb	r3, [r3, #0]
 80040cc:	3301      	adds	r3, #1
 80040ce:	b2da      	uxtb	r2, r3
 80040d0:	4b1f      	ldr	r3, [pc, #124]	; (8004150 <UART4_IRQHandler+0xd8>)
 80040d2:	701a      	strb	r2, [r3, #0]
			}
			break;
 80040d4:	e033      	b.n	800413e <UART4_IRQHandler+0xc6>
		case 1:
			if (uart4_rx_data == 0x62) {
 80040d6:	4b1c      	ldr	r3, [pc, #112]	; (8004148 <UART4_IRQHandler+0xd0>)
 80040d8:	781b      	ldrb	r3, [r3, #0]
 80040da:	2b62      	cmp	r3, #98	; 0x62
 80040dc:	d10d      	bne.n	80040fa <UART4_IRQHandler+0x82>
				m8n_rx_buf[cnt] = uart4_rx_data;
 80040de:	4b1c      	ldr	r3, [pc, #112]	; (8004150 <UART4_IRQHandler+0xd8>)
 80040e0:	781b      	ldrb	r3, [r3, #0]
 80040e2:	461a      	mov	r2, r3
 80040e4:	4b18      	ldr	r3, [pc, #96]	; (8004148 <UART4_IRQHandler+0xd0>)
 80040e6:	7819      	ldrb	r1, [r3, #0]
 80040e8:	4b1a      	ldr	r3, [pc, #104]	; (8004154 <UART4_IRQHandler+0xdc>)
 80040ea:	5499      	strb	r1, [r3, r2]
				cnt++;
 80040ec:	4b18      	ldr	r3, [pc, #96]	; (8004150 <UART4_IRQHandler+0xd8>)
 80040ee:	781b      	ldrb	r3, [r3, #0]
 80040f0:	3301      	adds	r3, #1
 80040f2:	b2da      	uxtb	r2, r3
 80040f4:	4b16      	ldr	r3, [pc, #88]	; (8004150 <UART4_IRQHandler+0xd8>)
 80040f6:	701a      	strb	r2, [r3, #0]
			} else {
				cnt = 0;
			}
			break;
 80040f8:	e022      	b.n	8004140 <UART4_IRQHandler+0xc8>
				cnt = 0;
 80040fa:	4b15      	ldr	r3, [pc, #84]	; (8004150 <UART4_IRQHandler+0xd8>)
 80040fc:	2200      	movs	r2, #0
 80040fe:	701a      	strb	r2, [r3, #0]
			break;
 8004100:	e01e      	b.n	8004140 <UART4_IRQHandler+0xc8>
		case 35:
			m8n_rx_buf[cnt] = uart4_rx_data;
 8004102:	4b13      	ldr	r3, [pc, #76]	; (8004150 <UART4_IRQHandler+0xd8>)
 8004104:	781b      	ldrb	r3, [r3, #0]
 8004106:	461a      	mov	r2, r3
 8004108:	4b0f      	ldr	r3, [pc, #60]	; (8004148 <UART4_IRQHandler+0xd0>)
 800410a:	7819      	ldrb	r1, [r3, #0]
 800410c:	4b11      	ldr	r3, [pc, #68]	; (8004154 <UART4_IRQHandler+0xdc>)
 800410e:	5499      	strb	r1, [r3, r2]
			cnt = 0;
 8004110:	4b0f      	ldr	r3, [pc, #60]	; (8004150 <UART4_IRQHandler+0xd8>)
 8004112:	2200      	movs	r2, #0
 8004114:	701a      	strb	r2, [r3, #0]
			m8n_rx_cplt_flag = 1;
 8004116:	4b10      	ldr	r3, [pc, #64]	; (8004158 <UART4_IRQHandler+0xe0>)
 8004118:	2201      	movs	r2, #1
 800411a:	701a      	strb	r2, [r3, #0]
			break;
 800411c:	e010      	b.n	8004140 <UART4_IRQHandler+0xc8>
		default:
			m8n_rx_buf[cnt] = uart4_rx_data;
 800411e:	4b0c      	ldr	r3, [pc, #48]	; (8004150 <UART4_IRQHandler+0xd8>)
 8004120:	781b      	ldrb	r3, [r3, #0]
 8004122:	461a      	mov	r2, r3
 8004124:	4b08      	ldr	r3, [pc, #32]	; (8004148 <UART4_IRQHandler+0xd0>)
 8004126:	7819      	ldrb	r1, [r3, #0]
 8004128:	4b0a      	ldr	r3, [pc, #40]	; (8004154 <UART4_IRQHandler+0xdc>)
 800412a:	5499      	strb	r1, [r3, r2]
			cnt++;
 800412c:	4b08      	ldr	r3, [pc, #32]	; (8004150 <UART4_IRQHandler+0xd8>)
 800412e:	781b      	ldrb	r3, [r3, #0]
 8004130:	3301      	adds	r3, #1
 8004132:	b2da      	uxtb	r2, r3
 8004134:	4b06      	ldr	r3, [pc, #24]	; (8004150 <UART4_IRQHandler+0xd8>)
 8004136:	701a      	strb	r2, [r3, #0]
			break;
 8004138:	e002      	b.n	8004140 <UART4_IRQHandler+0xc8>
		}
	}
 800413a:	bf00      	nop
 800413c:	e000      	b.n	8004140 <UART4_IRQHandler+0xc8>
			break;
 800413e:	bf00      	nop

	/* USER CODE END UART4_IRQn 0 */
	/* USER CODE BEGIN UART4_IRQn 1 */

	/* USER CODE END UART4_IRQn 1 */
}
 8004140:	bf00      	nop
 8004142:	bd80      	pop	{r7, pc}
 8004144:	40004c00 	.word	0x40004c00
 8004148:	2000020f 	.word	0x2000020f
 800414c:	2000020e 	.word	0x2000020e
 8004150:	20000214 	.word	0x20000214
 8004154:	200004d4 	.word	0x200004d4
 8004158:	20000210 	.word	0x20000210

0800415c <UART5_IRQHandler>:

/**
 * @brief This function handles UART5 global interrupt.
 */
void UART5_IRQHandler(void)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UART5_IRQn 0 */
	static unsigned char cnt = 0;

	if (LL_USART_IsActiveFlag_RXNE(UART5)) {
 8004160:	4831      	ldr	r0, [pc, #196]	; (8004228 <UART5_IRQHandler+0xcc>)
 8004162:	f7ff ff22 	bl	8003faa <LL_USART_IsActiveFlag_RXNE>
 8004166:	4603      	mov	r3, r0
 8004168:	2b00      	cmp	r3, #0
 800416a:	d058      	beq.n	800421e <UART5_IRQHandler+0xc2>
		LL_USART_ClearFlag_RXNE(UART5);
 800416c:	482e      	ldr	r0, [pc, #184]	; (8004228 <UART5_IRQHandler+0xcc>)
 800416e:	f7ff ff2f 	bl	8003fd0 <LL_USART_ClearFlag_RXNE>
		uart5_rx_data = LL_USART_ReceiveData8(UART5);
 8004172:	482d      	ldr	r0, [pc, #180]	; (8004228 <UART5_IRQHandler+0xcc>)
 8004174:	f7ff ff3a 	bl	8003fec <LL_USART_ReceiveData8>
 8004178:	4603      	mov	r3, r0
 800417a:	461a      	mov	r2, r3
 800417c:	4b2b      	ldr	r3, [pc, #172]	; (800422c <UART5_IRQHandler+0xd0>)
 800417e:	701a      	strb	r2, [r3, #0]
		uart5_rx_flag = 1;
 8004180:	4b2b      	ldr	r3, [pc, #172]	; (8004230 <UART5_IRQHandler+0xd4>)
 8004182:	2201      	movs	r2, #1
 8004184:	701a      	strb	r2, [r3, #0]

		switch (cnt) {
 8004186:	4b2b      	ldr	r3, [pc, #172]	; (8004234 <UART5_IRQHandler+0xd8>)
 8004188:	781b      	ldrb	r3, [r3, #0]
 800418a:	2b01      	cmp	r3, #1
 800418c:	d015      	beq.n	80041ba <UART5_IRQHandler+0x5e>
 800418e:	2b1f      	cmp	r3, #31
 8004190:	d029      	beq.n	80041e6 <UART5_IRQHandler+0x8a>
 8004192:	2b00      	cmp	r3, #0
 8004194:	d135      	bne.n	8004202 <UART5_IRQHandler+0xa6>
		case 0:
			if (uart5_rx_data == 0x20) {
 8004196:	4b25      	ldr	r3, [pc, #148]	; (800422c <UART5_IRQHandler+0xd0>)
 8004198:	781b      	ldrb	r3, [r3, #0]
 800419a:	2b20      	cmp	r3, #32
 800419c:	d141      	bne.n	8004222 <UART5_IRQHandler+0xc6>
				ibus_rx_buf[cnt] = uart5_rx_data;
 800419e:	4b25      	ldr	r3, [pc, #148]	; (8004234 <UART5_IRQHandler+0xd8>)
 80041a0:	781b      	ldrb	r3, [r3, #0]
 80041a2:	461a      	mov	r2, r3
 80041a4:	4b21      	ldr	r3, [pc, #132]	; (800422c <UART5_IRQHandler+0xd0>)
 80041a6:	7819      	ldrb	r1, [r3, #0]
 80041a8:	4b23      	ldr	r3, [pc, #140]	; (8004238 <UART5_IRQHandler+0xdc>)
 80041aa:	5499      	strb	r1, [r3, r2]
				cnt++;
 80041ac:	4b21      	ldr	r3, [pc, #132]	; (8004234 <UART5_IRQHandler+0xd8>)
 80041ae:	781b      	ldrb	r3, [r3, #0]
 80041b0:	3301      	adds	r3, #1
 80041b2:	b2da      	uxtb	r2, r3
 80041b4:	4b1f      	ldr	r3, [pc, #124]	; (8004234 <UART5_IRQHandler+0xd8>)
 80041b6:	701a      	strb	r2, [r3, #0]
			}
			break;
 80041b8:	e033      	b.n	8004222 <UART5_IRQHandler+0xc6>
		case 1:
			if (uart5_rx_data == 0x40) {
 80041ba:	4b1c      	ldr	r3, [pc, #112]	; (800422c <UART5_IRQHandler+0xd0>)
 80041bc:	781b      	ldrb	r3, [r3, #0]
 80041be:	2b40      	cmp	r3, #64	; 0x40
 80041c0:	d10d      	bne.n	80041de <UART5_IRQHandler+0x82>
				ibus_rx_buf[cnt] = uart5_rx_data;
 80041c2:	4b1c      	ldr	r3, [pc, #112]	; (8004234 <UART5_IRQHandler+0xd8>)
 80041c4:	781b      	ldrb	r3, [r3, #0]
 80041c6:	461a      	mov	r2, r3
 80041c8:	4b18      	ldr	r3, [pc, #96]	; (800422c <UART5_IRQHandler+0xd0>)
 80041ca:	7819      	ldrb	r1, [r3, #0]
 80041cc:	4b1a      	ldr	r3, [pc, #104]	; (8004238 <UART5_IRQHandler+0xdc>)
 80041ce:	5499      	strb	r1, [r3, r2]
				cnt++;
 80041d0:	4b18      	ldr	r3, [pc, #96]	; (8004234 <UART5_IRQHandler+0xd8>)
 80041d2:	781b      	ldrb	r3, [r3, #0]
 80041d4:	3301      	adds	r3, #1
 80041d6:	b2da      	uxtb	r2, r3
 80041d8:	4b16      	ldr	r3, [pc, #88]	; (8004234 <UART5_IRQHandler+0xd8>)
 80041da:	701a      	strb	r2, [r3, #0]
			} else {
				cnt = 0;
			}
			break;
 80041dc:	e022      	b.n	8004224 <UART5_IRQHandler+0xc8>
				cnt = 0;
 80041de:	4b15      	ldr	r3, [pc, #84]	; (8004234 <UART5_IRQHandler+0xd8>)
 80041e0:	2200      	movs	r2, #0
 80041e2:	701a      	strb	r2, [r3, #0]
			break;
 80041e4:	e01e      	b.n	8004224 <UART5_IRQHandler+0xc8>
		case 31:
			ibus_rx_buf[cnt] = uart5_rx_data;
 80041e6:	4b13      	ldr	r3, [pc, #76]	; (8004234 <UART5_IRQHandler+0xd8>)
 80041e8:	781b      	ldrb	r3, [r3, #0]
 80041ea:	461a      	mov	r2, r3
 80041ec:	4b0f      	ldr	r3, [pc, #60]	; (800422c <UART5_IRQHandler+0xd0>)
 80041ee:	7819      	ldrb	r1, [r3, #0]
 80041f0:	4b11      	ldr	r3, [pc, #68]	; (8004238 <UART5_IRQHandler+0xdc>)
 80041f2:	5499      	strb	r1, [r3, r2]
			cnt = 0;
 80041f4:	4b0f      	ldr	r3, [pc, #60]	; (8004234 <UART5_IRQHandler+0xd8>)
 80041f6:	2200      	movs	r2, #0
 80041f8:	701a      	strb	r2, [r3, #0]
			ibus_rx_cplt_flag = 1;
 80041fa:	4b10      	ldr	r3, [pc, #64]	; (800423c <UART5_IRQHandler+0xe0>)
 80041fc:	2201      	movs	r2, #1
 80041fe:	701a      	strb	r2, [r3, #0]
			break;
 8004200:	e010      	b.n	8004224 <UART5_IRQHandler+0xc8>
		default:
			ibus_rx_buf[cnt] = uart5_rx_data;
 8004202:	4b0c      	ldr	r3, [pc, #48]	; (8004234 <UART5_IRQHandler+0xd8>)
 8004204:	781b      	ldrb	r3, [r3, #0]
 8004206:	461a      	mov	r2, r3
 8004208:	4b08      	ldr	r3, [pc, #32]	; (800422c <UART5_IRQHandler+0xd0>)
 800420a:	7819      	ldrb	r1, [r3, #0]
 800420c:	4b0a      	ldr	r3, [pc, #40]	; (8004238 <UART5_IRQHandler+0xdc>)
 800420e:	5499      	strb	r1, [r3, r2]
			cnt++;
 8004210:	4b08      	ldr	r3, [pc, #32]	; (8004234 <UART5_IRQHandler+0xd8>)
 8004212:	781b      	ldrb	r3, [r3, #0]
 8004214:	3301      	adds	r3, #1
 8004216:	b2da      	uxtb	r2, r3
 8004218:	4b06      	ldr	r3, [pc, #24]	; (8004234 <UART5_IRQHandler+0xd8>)
 800421a:	701a      	strb	r2, [r3, #0]
			break;
 800421c:	e002      	b.n	8004224 <UART5_IRQHandler+0xc8>
		}

		//		while(!LL_USART_IsActiveFlag_TXE(USART6));
		//		LL_USART_TransmitData8(USART6, uart5_rx_data);
	}
 800421e:	bf00      	nop
 8004220:	e000      	b.n	8004224 <UART5_IRQHandler+0xc8>
			break;
 8004222:	bf00      	nop
	/* USER CODE END UART5_IRQn 0 */
	/* USER CODE BEGIN UART5_IRQn 1 */

	/* USER CODE END UART5_IRQn 1 */
}
 8004224:	bf00      	nop
 8004226:	bd80      	pop	{r7, pc}
 8004228:	40005000 	.word	0x40005000
 800422c:	2000020d 	.word	0x2000020d
 8004230:	2000020c 	.word	0x2000020c
 8004234:	20000215 	.word	0x20000215
 8004238:	200004b4 	.word	0x200004b4
 800423c:	20000211 	.word	0x20000211

08004240 <TIM7_IRQHandler>:

/**
 * @brief This function handles TIM7 global interrupt.
 */
void TIM7_IRQHandler(void)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN TIM7_IRQn 0 */
	//1ms period
	static unsigned char tim7_20ms_count = 0;
	if(LL_TIM_IsActiveFlag_UPDATE(TIM7)) {
 8004244:	480d      	ldr	r0, [pc, #52]	; (800427c <TIM7_IRQHandler+0x3c>)
 8004246:	f7ff fe9d 	bl	8003f84 <LL_TIM_IsActiveFlag_UPDATE>
 800424a:	4603      	mov	r3, r0
 800424c:	2b00      	cmp	r3, #0
 800424e:	d012      	beq.n	8004276 <TIM7_IRQHandler+0x36>
		LL_TIM_ClearFlag_UPDATE(TIM7); //Clear flag of TM7
 8004250:	480a      	ldr	r0, [pc, #40]	; (800427c <TIM7_IRQHandler+0x3c>)
 8004252:	f7ff fe89 	bl	8003f68 <LL_TIM_ClearFlag_UPDATE>
		tim7_20ms_count++;
 8004256:	4b0a      	ldr	r3, [pc, #40]	; (8004280 <TIM7_IRQHandler+0x40>)
 8004258:	781b      	ldrb	r3, [r3, #0]
 800425a:	3301      	adds	r3, #1
 800425c:	b2da      	uxtb	r2, r3
 800425e:	4b08      	ldr	r3, [pc, #32]	; (8004280 <TIM7_IRQHandler+0x40>)
 8004260:	701a      	strb	r2, [r3, #0]
		if (tim7_20ms_count == 20) {
 8004262:	4b07      	ldr	r3, [pc, #28]	; (8004280 <TIM7_IRQHandler+0x40>)
 8004264:	781b      	ldrb	r3, [r3, #0]
 8004266:	2b14      	cmp	r3, #20
 8004268:	d105      	bne.n	8004276 <TIM7_IRQHandler+0x36>
			tim7_20ms_count = 0;
 800426a:	4b05      	ldr	r3, [pc, #20]	; (8004280 <TIM7_IRQHandler+0x40>)
 800426c:	2200      	movs	r2, #0
 800426e:	701a      	strb	r2, [r3, #0]
			tim7_20ms_flag = 1;
 8004270:	4b04      	ldr	r3, [pc, #16]	; (8004284 <TIM7_IRQHandler+0x44>)
 8004272:	2201      	movs	r2, #1
 8004274:	701a      	strb	r2, [r3, #0]

	/* USER CODE END TIM7_IRQn 0 */
	/* USER CODE BEGIN TIM7_IRQn 1 */

	/* USER CODE END TIM7_IRQn 1 */
}
 8004276:	bf00      	nop
 8004278:	bd80      	pop	{r7, pc}
 800427a:	bf00      	nop
 800427c:	40001400 	.word	0x40001400
 8004280:	20000216 	.word	0x20000216
 8004284:	20000213 	.word	0x20000213

08004288 <DMA2_Stream0_IRQHandler>:

/**
 * @brief This function handles DMA2 stream0 global interrupt.
 */
void DMA2_Stream0_IRQHandler(void)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

	/* USER CODE END DMA2_Stream0_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_adc1);
 800428c:	4802      	ldr	r0, [pc, #8]	; (8004298 <DMA2_Stream0_IRQHandler+0x10>)
 800428e:	f001 fd2b 	bl	8005ce8 <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

	/* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8004292:	bf00      	nop
 8004294:	bd80      	pop	{r7, pc}
 8004296:	bf00      	nop
 8004298:	200003ec 	.word	0x200003ec

0800429c <USART6_IRQHandler>:

/**
 * @brief This function handles USART6 global interrupt.
 */
void USART6_IRQHandler(void)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USART6_IRQn 0 */
	if (LL_USART_IsActiveFlag_RXNE(USART6)) {
 80042a0:	480a      	ldr	r0, [pc, #40]	; (80042cc <USART6_IRQHandler+0x30>)
 80042a2:	f7ff fe82 	bl	8003faa <LL_USART_IsActiveFlag_RXNE>
 80042a6:	4603      	mov	r3, r0
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d00c      	beq.n	80042c6 <USART6_IRQHandler+0x2a>
		LL_USART_ClearFlag_RXNE(USART6);
 80042ac:	4807      	ldr	r0, [pc, #28]	; (80042cc <USART6_IRQHandler+0x30>)
 80042ae:	f7ff fe8f 	bl	8003fd0 <LL_USART_ClearFlag_RXNE>
		uart6_rx_data = LL_USART_ReceiveData8(USART6);
 80042b2:	4806      	ldr	r0, [pc, #24]	; (80042cc <USART6_IRQHandler+0x30>)
 80042b4:	f7ff fe9a 	bl	8003fec <LL_USART_ReceiveData8>
 80042b8:	4603      	mov	r3, r0
 80042ba:	461a      	mov	r2, r3
 80042bc:	4b04      	ldr	r3, [pc, #16]	; (80042d0 <USART6_IRQHandler+0x34>)
 80042be:	701a      	strb	r2, [r3, #0]
		uart6_rx_flag = 1;
 80042c0:	4b04      	ldr	r3, [pc, #16]	; (80042d4 <USART6_IRQHandler+0x38>)
 80042c2:	2201      	movs	r2, #1
 80042c4:	701a      	strb	r2, [r3, #0]

	/* USER CODE END USART6_IRQn 0 */
	/* USER CODE BEGIN USART6_IRQn 1 */

	/* USER CODE END USART6_IRQn 1 */
}
 80042c6:	bf00      	nop
 80042c8:	bd80      	pop	{r7, pc}
 80042ca:	bf00      	nop
 80042cc:	40011400 	.word	0x40011400
 80042d0:	2000020b 	.word	0x2000020b
 80042d4:	2000020a 	.word	0x2000020a

080042d8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b086      	sub	sp, #24
 80042dc:	af00      	add	r7, sp, #0
 80042de:	60f8      	str	r0, [r7, #12]
 80042e0:	60b9      	str	r1, [r7, #8]
 80042e2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80042e4:	2300      	movs	r3, #0
 80042e6:	617b      	str	r3, [r7, #20]
 80042e8:	e00a      	b.n	8004300 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80042ea:	f3af 8000 	nop.w
 80042ee:	4601      	mov	r1, r0
 80042f0:	68bb      	ldr	r3, [r7, #8]
 80042f2:	1c5a      	adds	r2, r3, #1
 80042f4:	60ba      	str	r2, [r7, #8]
 80042f6:	b2ca      	uxtb	r2, r1
 80042f8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80042fa:	697b      	ldr	r3, [r7, #20]
 80042fc:	3301      	adds	r3, #1
 80042fe:	617b      	str	r3, [r7, #20]
 8004300:	697a      	ldr	r2, [r7, #20]
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	429a      	cmp	r2, r3
 8004306:	dbf0      	blt.n	80042ea <_read+0x12>
	}

return len;
 8004308:	687b      	ldr	r3, [r7, #4]
}
 800430a:	4618      	mov	r0, r3
 800430c:	3718      	adds	r7, #24
 800430e:	46bd      	mov	sp, r7
 8004310:	bd80      	pop	{r7, pc}

08004312 <_close>:
	}
	return len;
}

int _close(int file)
{
 8004312:	b480      	push	{r7}
 8004314:	b083      	sub	sp, #12
 8004316:	af00      	add	r7, sp, #0
 8004318:	6078      	str	r0, [r7, #4]
	return -1;
 800431a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800431e:	4618      	mov	r0, r3
 8004320:	370c      	adds	r7, #12
 8004322:	46bd      	mov	sp, r7
 8004324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004328:	4770      	bx	lr

0800432a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800432a:	b480      	push	{r7}
 800432c:	b083      	sub	sp, #12
 800432e:	af00      	add	r7, sp, #0
 8004330:	6078      	str	r0, [r7, #4]
 8004332:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800433a:	605a      	str	r2, [r3, #4]
	return 0;
 800433c:	2300      	movs	r3, #0
}
 800433e:	4618      	mov	r0, r3
 8004340:	370c      	adds	r7, #12
 8004342:	46bd      	mov	sp, r7
 8004344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004348:	4770      	bx	lr

0800434a <_isatty>:

int _isatty(int file)
{
 800434a:	b480      	push	{r7}
 800434c:	b083      	sub	sp, #12
 800434e:	af00      	add	r7, sp, #0
 8004350:	6078      	str	r0, [r7, #4]
	return 1;
 8004352:	2301      	movs	r3, #1
}
 8004354:	4618      	mov	r0, r3
 8004356:	370c      	adds	r7, #12
 8004358:	46bd      	mov	sp, r7
 800435a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435e:	4770      	bx	lr

08004360 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004360:	b480      	push	{r7}
 8004362:	b085      	sub	sp, #20
 8004364:	af00      	add	r7, sp, #0
 8004366:	60f8      	str	r0, [r7, #12]
 8004368:	60b9      	str	r1, [r7, #8]
 800436a:	607a      	str	r2, [r7, #4]
	return 0;
 800436c:	2300      	movs	r3, #0
}
 800436e:	4618      	mov	r0, r3
 8004370:	3714      	adds	r7, #20
 8004372:	46bd      	mov	sp, r7
 8004374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004378:	4770      	bx	lr
	...

0800437c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b084      	sub	sp, #16
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8004384:	4b11      	ldr	r3, [pc, #68]	; (80043cc <_sbrk+0x50>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d102      	bne.n	8004392 <_sbrk+0x16>
		heap_end = &end;
 800438c:	4b0f      	ldr	r3, [pc, #60]	; (80043cc <_sbrk+0x50>)
 800438e:	4a10      	ldr	r2, [pc, #64]	; (80043d0 <_sbrk+0x54>)
 8004390:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8004392:	4b0e      	ldr	r3, [pc, #56]	; (80043cc <_sbrk+0x50>)
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8004398:	4b0c      	ldr	r3, [pc, #48]	; (80043cc <_sbrk+0x50>)
 800439a:	681a      	ldr	r2, [r3, #0]
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	4413      	add	r3, r2
 80043a0:	466a      	mov	r2, sp
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d907      	bls.n	80043b6 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80043a6:	f004 fd45 	bl	8008e34 <__errno>
 80043aa:	4602      	mov	r2, r0
 80043ac:	230c      	movs	r3, #12
 80043ae:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80043b0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80043b4:	e006      	b.n	80043c4 <_sbrk+0x48>
	}

	heap_end += incr;
 80043b6:	4b05      	ldr	r3, [pc, #20]	; (80043cc <_sbrk+0x50>)
 80043b8:	681a      	ldr	r2, [r3, #0]
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	4413      	add	r3, r2
 80043be:	4a03      	ldr	r2, [pc, #12]	; (80043cc <_sbrk+0x50>)
 80043c0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80043c2:	68fb      	ldr	r3, [r7, #12]
}
 80043c4:	4618      	mov	r0, r3
 80043c6:	3710      	adds	r7, #16
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bd80      	pop	{r7, pc}
 80043cc:	20000218 	.word	0x20000218
 80043d0:	20000540 	.word	0x20000540

080043d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80043d4:	b480      	push	{r7}
 80043d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80043d8:	4b08      	ldr	r3, [pc, #32]	; (80043fc <SystemInit+0x28>)
 80043da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043de:	4a07      	ldr	r2, [pc, #28]	; (80043fc <SystemInit+0x28>)
 80043e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80043e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80043e8:	4b04      	ldr	r3, [pc, #16]	; (80043fc <SystemInit+0x28>)
 80043ea:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80043ee:	609a      	str	r2, [r3, #8]
#endif
}
 80043f0:	bf00      	nop
 80043f2:	46bd      	mov	sp, r7
 80043f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f8:	4770      	bx	lr
 80043fa:	bf00      	nop
 80043fc:	e000ed00 	.word	0xe000ed00

08004400 <__NVIC_GetPriorityGrouping>:
{
 8004400:	b480      	push	{r7}
 8004402:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004404:	4b04      	ldr	r3, [pc, #16]	; (8004418 <__NVIC_GetPriorityGrouping+0x18>)
 8004406:	68db      	ldr	r3, [r3, #12]
 8004408:	0a1b      	lsrs	r3, r3, #8
 800440a:	f003 0307 	and.w	r3, r3, #7
}
 800440e:	4618      	mov	r0, r3
 8004410:	46bd      	mov	sp, r7
 8004412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004416:	4770      	bx	lr
 8004418:	e000ed00 	.word	0xe000ed00

0800441c <__NVIC_EnableIRQ>:
{
 800441c:	b480      	push	{r7}
 800441e:	b083      	sub	sp, #12
 8004420:	af00      	add	r7, sp, #0
 8004422:	4603      	mov	r3, r0
 8004424:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004426:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800442a:	2b00      	cmp	r3, #0
 800442c:	db0b      	blt.n	8004446 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800442e:	79fb      	ldrb	r3, [r7, #7]
 8004430:	f003 021f 	and.w	r2, r3, #31
 8004434:	4907      	ldr	r1, [pc, #28]	; (8004454 <__NVIC_EnableIRQ+0x38>)
 8004436:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800443a:	095b      	lsrs	r3, r3, #5
 800443c:	2001      	movs	r0, #1
 800443e:	fa00 f202 	lsl.w	r2, r0, r2
 8004442:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004446:	bf00      	nop
 8004448:	370c      	adds	r7, #12
 800444a:	46bd      	mov	sp, r7
 800444c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004450:	4770      	bx	lr
 8004452:	bf00      	nop
 8004454:	e000e100 	.word	0xe000e100

08004458 <__NVIC_SetPriority>:
{
 8004458:	b480      	push	{r7}
 800445a:	b083      	sub	sp, #12
 800445c:	af00      	add	r7, sp, #0
 800445e:	4603      	mov	r3, r0
 8004460:	6039      	str	r1, [r7, #0]
 8004462:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004464:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004468:	2b00      	cmp	r3, #0
 800446a:	db0a      	blt.n	8004482 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	b2da      	uxtb	r2, r3
 8004470:	490c      	ldr	r1, [pc, #48]	; (80044a4 <__NVIC_SetPriority+0x4c>)
 8004472:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004476:	0112      	lsls	r2, r2, #4
 8004478:	b2d2      	uxtb	r2, r2
 800447a:	440b      	add	r3, r1
 800447c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004480:	e00a      	b.n	8004498 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	b2da      	uxtb	r2, r3
 8004486:	4908      	ldr	r1, [pc, #32]	; (80044a8 <__NVIC_SetPriority+0x50>)
 8004488:	79fb      	ldrb	r3, [r7, #7]
 800448a:	f003 030f 	and.w	r3, r3, #15
 800448e:	3b04      	subs	r3, #4
 8004490:	0112      	lsls	r2, r2, #4
 8004492:	b2d2      	uxtb	r2, r2
 8004494:	440b      	add	r3, r1
 8004496:	761a      	strb	r2, [r3, #24]
}
 8004498:	bf00      	nop
 800449a:	370c      	adds	r7, #12
 800449c:	46bd      	mov	sp, r7
 800449e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a2:	4770      	bx	lr
 80044a4:	e000e100 	.word	0xe000e100
 80044a8:	e000ed00 	.word	0xe000ed00

080044ac <NVIC_EncodePriority>:
{
 80044ac:	b480      	push	{r7}
 80044ae:	b089      	sub	sp, #36	; 0x24
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	60f8      	str	r0, [r7, #12]
 80044b4:	60b9      	str	r1, [r7, #8]
 80044b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	f003 0307 	and.w	r3, r3, #7
 80044be:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80044c0:	69fb      	ldr	r3, [r7, #28]
 80044c2:	f1c3 0307 	rsb	r3, r3, #7
 80044c6:	2b04      	cmp	r3, #4
 80044c8:	bf28      	it	cs
 80044ca:	2304      	movcs	r3, #4
 80044cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80044ce:	69fb      	ldr	r3, [r7, #28]
 80044d0:	3304      	adds	r3, #4
 80044d2:	2b06      	cmp	r3, #6
 80044d4:	d902      	bls.n	80044dc <NVIC_EncodePriority+0x30>
 80044d6:	69fb      	ldr	r3, [r7, #28]
 80044d8:	3b03      	subs	r3, #3
 80044da:	e000      	b.n	80044de <NVIC_EncodePriority+0x32>
 80044dc:	2300      	movs	r3, #0
 80044de:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80044e0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80044e4:	69bb      	ldr	r3, [r7, #24]
 80044e6:	fa02 f303 	lsl.w	r3, r2, r3
 80044ea:	43da      	mvns	r2, r3
 80044ec:	68bb      	ldr	r3, [r7, #8]
 80044ee:	401a      	ands	r2, r3
 80044f0:	697b      	ldr	r3, [r7, #20]
 80044f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80044f4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80044f8:	697b      	ldr	r3, [r7, #20]
 80044fa:	fa01 f303 	lsl.w	r3, r1, r3
 80044fe:	43d9      	mvns	r1, r3
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004504:	4313      	orrs	r3, r2
}
 8004506:	4618      	mov	r0, r3
 8004508:	3724      	adds	r7, #36	; 0x24
 800450a:	46bd      	mov	sp, r7
 800450c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004510:	4770      	bx	lr

08004512 <LL_TIM_EnableARRPreload>:
{
 8004512:	b480      	push	{r7}
 8004514:	b083      	sub	sp, #12
 8004516:	af00      	add	r7, sp, #0
 8004518:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	601a      	str	r2, [r3, #0]
}
 8004526:	bf00      	nop
 8004528:	370c      	adds	r7, #12
 800452a:	46bd      	mov	sp, r7
 800452c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004530:	4770      	bx	lr
	...

08004534 <LL_TIM_OC_EnableFast>:
{
 8004534:	b4b0      	push	{r4, r5, r7}
 8004536:	b083      	sub	sp, #12
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
 800453c:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	2b01      	cmp	r3, #1
 8004542:	d01c      	beq.n	800457e <LL_TIM_OC_EnableFast+0x4a>
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	2b04      	cmp	r3, #4
 8004548:	d017      	beq.n	800457a <LL_TIM_OC_EnableFast+0x46>
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	2b10      	cmp	r3, #16
 800454e:	d012      	beq.n	8004576 <LL_TIM_OC_EnableFast+0x42>
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	2b40      	cmp	r3, #64	; 0x40
 8004554:	d00d      	beq.n	8004572 <LL_TIM_OC_EnableFast+0x3e>
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800455c:	d007      	beq.n	800456e <LL_TIM_OC_EnableFast+0x3a>
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004564:	d101      	bne.n	800456a <LL_TIM_OC_EnableFast+0x36>
 8004566:	2305      	movs	r3, #5
 8004568:	e00a      	b.n	8004580 <LL_TIM_OC_EnableFast+0x4c>
 800456a:	2306      	movs	r3, #6
 800456c:	e008      	b.n	8004580 <LL_TIM_OC_EnableFast+0x4c>
 800456e:	2304      	movs	r3, #4
 8004570:	e006      	b.n	8004580 <LL_TIM_OC_EnableFast+0x4c>
 8004572:	2303      	movs	r3, #3
 8004574:	e004      	b.n	8004580 <LL_TIM_OC_EnableFast+0x4c>
 8004576:	2302      	movs	r3, #2
 8004578:	e002      	b.n	8004580 <LL_TIM_OC_EnableFast+0x4c>
 800457a:	2301      	movs	r3, #1
 800457c:	e000      	b.n	8004580 <LL_TIM_OC_EnableFast+0x4c>
 800457e:	2300      	movs	r3, #0
 8004580:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	3318      	adds	r3, #24
 8004586:	461a      	mov	r2, r3
 8004588:	4629      	mov	r1, r5
 800458a:	4b09      	ldr	r3, [pc, #36]	; (80045b0 <LL_TIM_OC_EnableFast+0x7c>)
 800458c:	5c5b      	ldrb	r3, [r3, r1]
 800458e:	4413      	add	r3, r2
 8004590:	461c      	mov	r4, r3
  SET_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8004592:	6822      	ldr	r2, [r4, #0]
 8004594:	4629      	mov	r1, r5
 8004596:	4b07      	ldr	r3, [pc, #28]	; (80045b4 <LL_TIM_OC_EnableFast+0x80>)
 8004598:	5c5b      	ldrb	r3, [r3, r1]
 800459a:	4619      	mov	r1, r3
 800459c:	2304      	movs	r3, #4
 800459e:	408b      	lsls	r3, r1
 80045a0:	4313      	orrs	r3, r2
 80045a2:	6023      	str	r3, [r4, #0]
}
 80045a4:	bf00      	nop
 80045a6:	370c      	adds	r7, #12
 80045a8:	46bd      	mov	sp, r7
 80045aa:	bcb0      	pop	{r4, r5, r7}
 80045ac:	4770      	bx	lr
 80045ae:	bf00      	nop
 80045b0:	0800c89c 	.word	0x0800c89c
 80045b4:	0800c8a4 	.word	0x0800c8a4

080045b8 <LL_TIM_OC_EnablePreload>:
{
 80045b8:	b4b0      	push	{r4, r5, r7}
 80045ba:	b083      	sub	sp, #12
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
 80045c0:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	2b01      	cmp	r3, #1
 80045c6:	d01c      	beq.n	8004602 <LL_TIM_OC_EnablePreload+0x4a>
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	2b04      	cmp	r3, #4
 80045cc:	d017      	beq.n	80045fe <LL_TIM_OC_EnablePreload+0x46>
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	2b10      	cmp	r3, #16
 80045d2:	d012      	beq.n	80045fa <LL_TIM_OC_EnablePreload+0x42>
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	2b40      	cmp	r3, #64	; 0x40
 80045d8:	d00d      	beq.n	80045f6 <LL_TIM_OC_EnablePreload+0x3e>
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80045e0:	d007      	beq.n	80045f2 <LL_TIM_OC_EnablePreload+0x3a>
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80045e8:	d101      	bne.n	80045ee <LL_TIM_OC_EnablePreload+0x36>
 80045ea:	2305      	movs	r3, #5
 80045ec:	e00a      	b.n	8004604 <LL_TIM_OC_EnablePreload+0x4c>
 80045ee:	2306      	movs	r3, #6
 80045f0:	e008      	b.n	8004604 <LL_TIM_OC_EnablePreload+0x4c>
 80045f2:	2304      	movs	r3, #4
 80045f4:	e006      	b.n	8004604 <LL_TIM_OC_EnablePreload+0x4c>
 80045f6:	2303      	movs	r3, #3
 80045f8:	e004      	b.n	8004604 <LL_TIM_OC_EnablePreload+0x4c>
 80045fa:	2302      	movs	r3, #2
 80045fc:	e002      	b.n	8004604 <LL_TIM_OC_EnablePreload+0x4c>
 80045fe:	2301      	movs	r3, #1
 8004600:	e000      	b.n	8004604 <LL_TIM_OC_EnablePreload+0x4c>
 8004602:	2300      	movs	r3, #0
 8004604:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	3318      	adds	r3, #24
 800460a:	461a      	mov	r2, r3
 800460c:	4629      	mov	r1, r5
 800460e:	4b09      	ldr	r3, [pc, #36]	; (8004634 <LL_TIM_OC_EnablePreload+0x7c>)
 8004610:	5c5b      	ldrb	r3, [r3, r1]
 8004612:	4413      	add	r3, r2
 8004614:	461c      	mov	r4, r3
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8004616:	6822      	ldr	r2, [r4, #0]
 8004618:	4629      	mov	r1, r5
 800461a:	4b07      	ldr	r3, [pc, #28]	; (8004638 <LL_TIM_OC_EnablePreload+0x80>)
 800461c:	5c5b      	ldrb	r3, [r3, r1]
 800461e:	4619      	mov	r1, r3
 8004620:	2308      	movs	r3, #8
 8004622:	408b      	lsls	r3, r1
 8004624:	4313      	orrs	r3, r2
 8004626:	6023      	str	r3, [r4, #0]
}
 8004628:	bf00      	nop
 800462a:	370c      	adds	r7, #12
 800462c:	46bd      	mov	sp, r7
 800462e:	bcb0      	pop	{r4, r5, r7}
 8004630:	4770      	bx	lr
 8004632:	bf00      	nop
 8004634:	0800c89c 	.word	0x0800c89c
 8004638:	0800c8a4 	.word	0x0800c8a4

0800463c <LL_TIM_SetClockSource>:
{
 800463c:	b480      	push	{r7}
 800463e:	b083      	sub	sp, #12
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
 8004644:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	689b      	ldr	r3, [r3, #8]
 800464a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800464e:	f023 0307 	bic.w	r3, r3, #7
 8004652:	683a      	ldr	r2, [r7, #0]
 8004654:	431a      	orrs	r2, r3
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	609a      	str	r2, [r3, #8]
}
 800465a:	bf00      	nop
 800465c:	370c      	adds	r7, #12
 800465e:	46bd      	mov	sp, r7
 8004660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004664:	4770      	bx	lr

08004666 <LL_TIM_SetTriggerOutput>:
{
 8004666:	b480      	push	{r7}
 8004668:	b083      	sub	sp, #12
 800466a:	af00      	add	r7, sp, #0
 800466c:	6078      	str	r0, [r7, #4]
 800466e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	685b      	ldr	r3, [r3, #4]
 8004674:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	431a      	orrs	r2, r3
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	605a      	str	r2, [r3, #4]
}
 8004680:	bf00      	nop
 8004682:	370c      	adds	r7, #12
 8004684:	46bd      	mov	sp, r7
 8004686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468a:	4770      	bx	lr

0800468c <LL_TIM_DisableMasterSlaveMode>:
{
 800468c:	b480      	push	{r7}
 800468e:	b083      	sub	sp, #12
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	689b      	ldr	r3, [r3, #8]
 8004698:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	609a      	str	r2, [r3, #8]
}
 80046a0:	bf00      	nop
 80046a2:	370c      	adds	r7, #12
 80046a4:	46bd      	mov	sp, r7
 80046a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046aa:	4770      	bx	lr

080046ac <LL_AHB1_GRP1_EnableClock>:
{
 80046ac:	b480      	push	{r7}
 80046ae:	b085      	sub	sp, #20
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80046b4:	4b08      	ldr	r3, [pc, #32]	; (80046d8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80046b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80046b8:	4907      	ldr	r1, [pc, #28]	; (80046d8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	4313      	orrs	r3, r2
 80046be:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80046c0:	4b05      	ldr	r3, [pc, #20]	; (80046d8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80046c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	4013      	ands	r3, r2
 80046c8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80046ca:	68fb      	ldr	r3, [r7, #12]
}
 80046cc:	bf00      	nop
 80046ce:	3714      	adds	r7, #20
 80046d0:	46bd      	mov	sp, r7
 80046d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d6:	4770      	bx	lr
 80046d8:	40023800 	.word	0x40023800

080046dc <LL_APB1_GRP1_EnableClock>:
{
 80046dc:	b480      	push	{r7}
 80046de:	b085      	sub	sp, #20
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 80046e4:	4b08      	ldr	r3, [pc, #32]	; (8004708 <LL_APB1_GRP1_EnableClock+0x2c>)
 80046e6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80046e8:	4907      	ldr	r1, [pc, #28]	; (8004708 <LL_APB1_GRP1_EnableClock+0x2c>)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	4313      	orrs	r3, r2
 80046ee:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80046f0:	4b05      	ldr	r3, [pc, #20]	; (8004708 <LL_APB1_GRP1_EnableClock+0x2c>)
 80046f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	4013      	ands	r3, r2
 80046f8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80046fa:	68fb      	ldr	r3, [r7, #12]
}
 80046fc:	bf00      	nop
 80046fe:	3714      	adds	r7, #20
 8004700:	46bd      	mov	sp, r7
 8004702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004706:	4770      	bx	lr
 8004708:	40023800 	.word	0x40023800

0800470c <MX_TIM3_Init>:

/* USER CODE END 0 */

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	b094      	sub	sp, #80	; 0x50
 8004710:	af00      	add	r7, sp, #0
	LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8004712:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004716:	2200      	movs	r2, #0
 8004718:	601a      	str	r2, [r3, #0]
 800471a:	605a      	str	r2, [r3, #4]
 800471c:	609a      	str	r2, [r3, #8]
 800471e:	60da      	str	r2, [r3, #12]
 8004720:	611a      	str	r2, [r3, #16]
	LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8004722:	f107 031c 	add.w	r3, r7, #28
 8004726:	2220      	movs	r2, #32
 8004728:	2100      	movs	r1, #0
 800472a:	4618      	mov	r0, r3
 800472c:	f004 fbac 	bl	8008e88 <memset>

	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004730:	1d3b      	adds	r3, r7, #4
 8004732:	2200      	movs	r2, #0
 8004734:	601a      	str	r2, [r3, #0]
 8004736:	605a      	str	r2, [r3, #4]
 8004738:	609a      	str	r2, [r3, #8]
 800473a:	60da      	str	r2, [r3, #12]
 800473c:	611a      	str	r2, [r3, #16]
 800473e:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8004740:	2002      	movs	r0, #2
 8004742:	f7ff ffcb 	bl	80046dc <LL_APB1_GRP1_EnableClock>

	TIM_InitStruct.Prescaler = 999;
 8004746:	f240 33e7 	movw	r3, #999	; 0x3e7
 800474a:	87bb      	strh	r3, [r7, #60]	; 0x3c
	TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800474c:	2300      	movs	r3, #0
 800474e:	643b      	str	r3, [r7, #64]	; 0x40
	TIM_InitStruct.Autoreload = 20;
 8004750:	2314      	movs	r3, #20
 8004752:	647b      	str	r3, [r7, #68]	; 0x44
	TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8004754:	2300      	movs	r3, #0
 8004756:	64bb      	str	r3, [r7, #72]	; 0x48
	LL_TIM_Init(TIM3, &TIM_InitStruct);
 8004758:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800475c:	4619      	mov	r1, r3
 800475e:	4820      	ldr	r0, [pc, #128]	; (80047e0 <MX_TIM3_Init+0xd4>)
 8004760:	f003 fe90 	bl	8008484 <LL_TIM_Init>
	LL_TIM_EnableARRPreload(TIM3);
 8004764:	481e      	ldr	r0, [pc, #120]	; (80047e0 <MX_TIM3_Init+0xd4>)
 8004766:	f7ff fed4 	bl	8004512 <LL_TIM_EnableARRPreload>
	LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH4);
 800476a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800476e:	481c      	ldr	r0, [pc, #112]	; (80047e0 <MX_TIM3_Init+0xd4>)
 8004770:	f7ff ff22 	bl	80045b8 <LL_TIM_OC_EnablePreload>
	TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8004774:	2360      	movs	r3, #96	; 0x60
 8004776:	61fb      	str	r3, [r7, #28]
	TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8004778:	2300      	movs	r3, #0
 800477a:	623b      	str	r3, [r7, #32]
	TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 800477c:	2300      	movs	r3, #0
 800477e:	627b      	str	r3, [r7, #36]	; 0x24
	TIM_OC_InitStruct.CompareValue = 10;
 8004780:	230a      	movs	r3, #10
 8004782:	62bb      	str	r3, [r7, #40]	; 0x28
	TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8004784:	2300      	movs	r3, #0
 8004786:	62fb      	str	r3, [r7, #44]	; 0x2c
	LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 8004788:	f107 031c 	add.w	r3, r7, #28
 800478c:	461a      	mov	r2, r3
 800478e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004792:	4813      	ldr	r0, [pc, #76]	; (80047e0 <MX_TIM3_Init+0xd4>)
 8004794:	f003 ff10 	bl	80085b8 <LL_TIM_OC_Init>
	LL_TIM_OC_EnableFast(TIM3, LL_TIM_CHANNEL_CH4);
 8004798:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800479c:	4810      	ldr	r0, [pc, #64]	; (80047e0 <MX_TIM3_Init+0xd4>)
 800479e:	f7ff fec9 	bl	8004534 <LL_TIM_OC_EnableFast>
	LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 80047a2:	2100      	movs	r1, #0
 80047a4:	480e      	ldr	r0, [pc, #56]	; (80047e0 <MX_TIM3_Init+0xd4>)
 80047a6:	f7ff ff5e 	bl	8004666 <LL_TIM_SetTriggerOutput>
	LL_TIM_DisableMasterSlaveMode(TIM3);
 80047aa:	480d      	ldr	r0, [pc, #52]	; (80047e0 <MX_TIM3_Init+0xd4>)
 80047ac:	f7ff ff6e 	bl	800468c <LL_TIM_DisableMasterSlaveMode>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80047b0:	2002      	movs	r0, #2
 80047b2:	f7ff ff7b 	bl	80046ac <LL_AHB1_GRP1_EnableClock>
	/**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4 
	 */
	GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 80047b6:	2302      	movs	r3, #2
 80047b8:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80047ba:	2302      	movs	r3, #2
 80047bc:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80047be:	2300      	movs	r3, #0
 80047c0:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80047c2:	2300      	movs	r3, #0
 80047c4:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80047c6:	2300      	movs	r3, #0
 80047c8:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 80047ca:	2302      	movs	r3, #2
 80047cc:	61bb      	str	r3, [r7, #24]
	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047ce:	1d3b      	adds	r3, r7, #4
 80047d0:	4619      	mov	r1, r3
 80047d2:	4804      	ldr	r0, [pc, #16]	; (80047e4 <MX_TIM3_Init+0xd8>)
 80047d4:	f003 fbc3 	bl	8007f5e <LL_GPIO_Init>

}
 80047d8:	bf00      	nop
 80047da:	3750      	adds	r7, #80	; 0x50
 80047dc:	46bd      	mov	sp, r7
 80047de:	bd80      	pop	{r7, pc}
 80047e0:	40000400 	.word	0x40000400
 80047e4:	40020400 	.word	0x40020400

080047e8 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b094      	sub	sp, #80	; 0x50
 80047ec:	af00      	add	r7, sp, #0
	LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80047ee:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80047f2:	2200      	movs	r2, #0
 80047f4:	601a      	str	r2, [r3, #0]
 80047f6:	605a      	str	r2, [r3, #4]
 80047f8:	609a      	str	r2, [r3, #8]
 80047fa:	60da      	str	r2, [r3, #12]
 80047fc:	611a      	str	r2, [r3, #16]
	LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 80047fe:	f107 031c 	add.w	r3, r7, #28
 8004802:	2220      	movs	r2, #32
 8004804:	2100      	movs	r1, #0
 8004806:	4618      	mov	r0, r3
 8004808:	f004 fb3e 	bl	8008e88 <memset>

	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800480c:	1d3b      	adds	r3, r7, #4
 800480e:	2200      	movs	r2, #0
 8004810:	601a      	str	r2, [r3, #0]
 8004812:	605a      	str	r2, [r3, #4]
 8004814:	609a      	str	r2, [r3, #8]
 8004816:	60da      	str	r2, [r3, #12]
 8004818:	611a      	str	r2, [r3, #16]
 800481a:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM5);
 800481c:	2008      	movs	r0, #8
 800481e:	f7ff ff5d 	bl	80046dc <LL_APB1_GRP1_EnableClock>

	TIM_InitStruct.Prescaler = 0;
 8004822:	2300      	movs	r3, #0
 8004824:	87bb      	strh	r3, [r7, #60]	; 0x3c
	TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8004826:	2300      	movs	r3, #0
 8004828:	643b      	str	r3, [r7, #64]	; 0x40
	TIM_InitStruct.Autoreload = 41999;
 800482a:	f24a 430f 	movw	r3, #41999	; 0xa40f
 800482e:	647b      	str	r3, [r7, #68]	; 0x44
	TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8004830:	2300      	movs	r3, #0
 8004832:	64bb      	str	r3, [r7, #72]	; 0x48
	LL_TIM_Init(TIM5, &TIM_InitStruct);
 8004834:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004838:	4619      	mov	r1, r3
 800483a:	4840      	ldr	r0, [pc, #256]	; (800493c <MX_TIM5_Init+0x154>)
 800483c:	f003 fe22 	bl	8008484 <LL_TIM_Init>
	LL_TIM_EnableARRPreload(TIM5);
 8004840:	483e      	ldr	r0, [pc, #248]	; (800493c <MX_TIM5_Init+0x154>)
 8004842:	f7ff fe66 	bl	8004512 <LL_TIM_EnableARRPreload>
	LL_TIM_SetClockSource(TIM5, LL_TIM_CLOCKSOURCE_INTERNAL);
 8004846:	2100      	movs	r1, #0
 8004848:	483c      	ldr	r0, [pc, #240]	; (800493c <MX_TIM5_Init+0x154>)
 800484a:	f7ff fef7 	bl	800463c <LL_TIM_SetClockSource>
	LL_TIM_OC_EnablePreload(TIM5, LL_TIM_CHANNEL_CH1);
 800484e:	2101      	movs	r1, #1
 8004850:	483a      	ldr	r0, [pc, #232]	; (800493c <MX_TIM5_Init+0x154>)
 8004852:	f7ff feb1 	bl	80045b8 <LL_TIM_OC_EnablePreload>
	TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8004856:	2360      	movs	r3, #96	; 0x60
 8004858:	61fb      	str	r3, [r7, #28]
	TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 800485a:	2300      	movs	r3, #0
 800485c:	623b      	str	r3, [r7, #32]
	TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 800485e:	2300      	movs	r3, #0
 8004860:	627b      	str	r3, [r7, #36]	; 0x24
	TIM_OC_InitStruct.CompareValue = 0;
 8004862:	2300      	movs	r3, #0
 8004864:	62bb      	str	r3, [r7, #40]	; 0x28
	TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8004866:	2300      	movs	r3, #0
 8004868:	62fb      	str	r3, [r7, #44]	; 0x2c
	LL_TIM_OC_Init(TIM5, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 800486a:	f107 031c 	add.w	r3, r7, #28
 800486e:	461a      	mov	r2, r3
 8004870:	2101      	movs	r1, #1
 8004872:	4832      	ldr	r0, [pc, #200]	; (800493c <MX_TIM5_Init+0x154>)
 8004874:	f003 fea0 	bl	80085b8 <LL_TIM_OC_Init>
	LL_TIM_OC_EnableFast(TIM5, LL_TIM_CHANNEL_CH1);
 8004878:	2101      	movs	r1, #1
 800487a:	4830      	ldr	r0, [pc, #192]	; (800493c <MX_TIM5_Init+0x154>)
 800487c:	f7ff fe5a 	bl	8004534 <LL_TIM_OC_EnableFast>
	LL_TIM_OC_EnablePreload(TIM5, LL_TIM_CHANNEL_CH2);
 8004880:	2110      	movs	r1, #16
 8004882:	482e      	ldr	r0, [pc, #184]	; (800493c <MX_TIM5_Init+0x154>)
 8004884:	f7ff fe98 	bl	80045b8 <LL_TIM_OC_EnablePreload>
	TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8004888:	2300      	movs	r3, #0
 800488a:	623b      	str	r3, [r7, #32]
	TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 800488c:	2300      	movs	r3, #0
 800488e:	627b      	str	r3, [r7, #36]	; 0x24
	LL_TIM_OC_Init(TIM5, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 8004890:	f107 031c 	add.w	r3, r7, #28
 8004894:	461a      	mov	r2, r3
 8004896:	2110      	movs	r1, #16
 8004898:	4828      	ldr	r0, [pc, #160]	; (800493c <MX_TIM5_Init+0x154>)
 800489a:	f003 fe8d 	bl	80085b8 <LL_TIM_OC_Init>
	LL_TIM_OC_EnableFast(TIM5, LL_TIM_CHANNEL_CH2);
 800489e:	2110      	movs	r1, #16
 80048a0:	4826      	ldr	r0, [pc, #152]	; (800493c <MX_TIM5_Init+0x154>)
 80048a2:	f7ff fe47 	bl	8004534 <LL_TIM_OC_EnableFast>
	LL_TIM_OC_EnablePreload(TIM5, LL_TIM_CHANNEL_CH3);
 80048a6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80048aa:	4824      	ldr	r0, [pc, #144]	; (800493c <MX_TIM5_Init+0x154>)
 80048ac:	f7ff fe84 	bl	80045b8 <LL_TIM_OC_EnablePreload>
	TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80048b0:	2300      	movs	r3, #0
 80048b2:	623b      	str	r3, [r7, #32]
	TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80048b4:	2300      	movs	r3, #0
 80048b6:	627b      	str	r3, [r7, #36]	; 0x24
	LL_TIM_OC_Init(TIM5, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 80048b8:	f107 031c 	add.w	r3, r7, #28
 80048bc:	461a      	mov	r2, r3
 80048be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80048c2:	481e      	ldr	r0, [pc, #120]	; (800493c <MX_TIM5_Init+0x154>)
 80048c4:	f003 fe78 	bl	80085b8 <LL_TIM_OC_Init>
	LL_TIM_OC_EnableFast(TIM5, LL_TIM_CHANNEL_CH3);
 80048c8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80048cc:	481b      	ldr	r0, [pc, #108]	; (800493c <MX_TIM5_Init+0x154>)
 80048ce:	f7ff fe31 	bl	8004534 <LL_TIM_OC_EnableFast>
	LL_TIM_OC_EnablePreload(TIM5, LL_TIM_CHANNEL_CH4);
 80048d2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80048d6:	4819      	ldr	r0, [pc, #100]	; (800493c <MX_TIM5_Init+0x154>)
 80048d8:	f7ff fe6e 	bl	80045b8 <LL_TIM_OC_EnablePreload>
	TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80048dc:	2300      	movs	r3, #0
 80048de:	623b      	str	r3, [r7, #32]
	TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80048e0:	2300      	movs	r3, #0
 80048e2:	627b      	str	r3, [r7, #36]	; 0x24
	LL_TIM_OC_Init(TIM5, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 80048e4:	f107 031c 	add.w	r3, r7, #28
 80048e8:	461a      	mov	r2, r3
 80048ea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80048ee:	4813      	ldr	r0, [pc, #76]	; (800493c <MX_TIM5_Init+0x154>)
 80048f0:	f003 fe62 	bl	80085b8 <LL_TIM_OC_Init>
	LL_TIM_OC_EnableFast(TIM5, LL_TIM_CHANNEL_CH4);
 80048f4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80048f8:	4810      	ldr	r0, [pc, #64]	; (800493c <MX_TIM5_Init+0x154>)
 80048fa:	f7ff fe1b 	bl	8004534 <LL_TIM_OC_EnableFast>
	LL_TIM_SetTriggerOutput(TIM5, LL_TIM_TRGO_RESET);
 80048fe:	2100      	movs	r1, #0
 8004900:	480e      	ldr	r0, [pc, #56]	; (800493c <MX_TIM5_Init+0x154>)
 8004902:	f7ff feb0 	bl	8004666 <LL_TIM_SetTriggerOutput>
	LL_TIM_DisableMasterSlaveMode(TIM5);
 8004906:	480d      	ldr	r0, [pc, #52]	; (800493c <MX_TIM5_Init+0x154>)
 8004908:	f7ff fec0 	bl	800468c <LL_TIM_DisableMasterSlaveMode>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800490c:	2001      	movs	r0, #1
 800490e:	f7ff fecd 	bl	80046ac <LL_AHB1_GRP1_EnableClock>
    PA0-WKUP     ------> TIM5_CH1
    PA1     ------> TIM5_CH2
    PA2     ------> TIM5_CH3
    PA3     ------> TIM5_CH4 
	 */
	GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 8004912:	230f      	movs	r3, #15
 8004914:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8004916:	2302      	movs	r3, #2
 8004918:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800491a:	2300      	movs	r3, #0
 800491c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800491e:	2300      	movs	r3, #0
 8004920:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004922:	2300      	movs	r3, #0
 8004924:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8004926:	2302      	movs	r3, #2
 8004928:	61bb      	str	r3, [r7, #24]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800492a:	1d3b      	adds	r3, r7, #4
 800492c:	4619      	mov	r1, r3
 800492e:	4804      	ldr	r0, [pc, #16]	; (8004940 <MX_TIM5_Init+0x158>)
 8004930:	f003 fb15 	bl	8007f5e <LL_GPIO_Init>

}
 8004934:	bf00      	nop
 8004936:	3750      	adds	r7, #80	; 0x50
 8004938:	46bd      	mov	sp, r7
 800493a:	bd80      	pop	{r7, pc}
 800493c:	40000c00 	.word	0x40000c00
 8004940:	40020000 	.word	0x40020000

08004944 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	b086      	sub	sp, #24
 8004948:	af00      	add	r7, sp, #0
	LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800494a:	1d3b      	adds	r3, r7, #4
 800494c:	2200      	movs	r2, #0
 800494e:	601a      	str	r2, [r3, #0]
 8004950:	605a      	str	r2, [r3, #4]
 8004952:	609a      	str	r2, [r3, #8]
 8004954:	60da      	str	r2, [r3, #12]
 8004956:	611a      	str	r2, [r3, #16]

	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM7);
 8004958:	2020      	movs	r0, #32
 800495a:	f7ff febf 	bl	80046dc <LL_APB1_GRP1_EnableClock>

	/* TIM7 interrupt Init */
	NVIC_SetPriority(TIM7_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800495e:	f7ff fd4f 	bl	8004400 <__NVIC_GetPriorityGrouping>
 8004962:	4603      	mov	r3, r0
 8004964:	2200      	movs	r2, #0
 8004966:	2100      	movs	r1, #0
 8004968:	4618      	mov	r0, r3
 800496a:	f7ff fd9f 	bl	80044ac <NVIC_EncodePriority>
 800496e:	4603      	mov	r3, r0
 8004970:	4619      	mov	r1, r3
 8004972:	2037      	movs	r0, #55	; 0x37
 8004974:	f7ff fd70 	bl	8004458 <__NVIC_SetPriority>
	NVIC_EnableIRQ(TIM7_IRQn);
 8004978:	2037      	movs	r0, #55	; 0x37
 800497a:	f7ff fd4f 	bl	800441c <__NVIC_EnableIRQ>

	TIM_InitStruct.Prescaler = 41999;
 800497e:	f24a 430f 	movw	r3, #41999	; 0xa40f
 8004982:	80bb      	strh	r3, [r7, #4]
	TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8004984:	2300      	movs	r3, #0
 8004986:	60bb      	str	r3, [r7, #8]
	TIM_InitStruct.Autoreload = 1;
 8004988:	2301      	movs	r3, #1
 800498a:	60fb      	str	r3, [r7, #12]
	LL_TIM_Init(TIM7, &TIM_InitStruct);
 800498c:	1d3b      	adds	r3, r7, #4
 800498e:	4619      	mov	r1, r3
 8004990:	4808      	ldr	r0, [pc, #32]	; (80049b4 <MX_TIM7_Init+0x70>)
 8004992:	f003 fd77 	bl	8008484 <LL_TIM_Init>
	LL_TIM_EnableARRPreload(TIM7);
 8004996:	4807      	ldr	r0, [pc, #28]	; (80049b4 <MX_TIM7_Init+0x70>)
 8004998:	f7ff fdbb 	bl	8004512 <LL_TIM_EnableARRPreload>
	LL_TIM_SetTriggerOutput(TIM7, LL_TIM_TRGO_RESET);
 800499c:	2100      	movs	r1, #0
 800499e:	4805      	ldr	r0, [pc, #20]	; (80049b4 <MX_TIM7_Init+0x70>)
 80049a0:	f7ff fe61 	bl	8004666 <LL_TIM_SetTriggerOutput>
	LL_TIM_DisableMasterSlaveMode(TIM7);
 80049a4:	4803      	ldr	r0, [pc, #12]	; (80049b4 <MX_TIM7_Init+0x70>)
 80049a6:	f7ff fe71 	bl	800468c <LL_TIM_DisableMasterSlaveMode>

}
 80049aa:	bf00      	nop
 80049ac:	3718      	adds	r7, #24
 80049ae:	46bd      	mov	sp, r7
 80049b0:	bd80      	pop	{r7, pc}
 80049b2:	bf00      	nop
 80049b4:	40001400 	.word	0x40001400

080049b8 <__NVIC_GetPriorityGrouping>:
{
 80049b8:	b480      	push	{r7}
 80049ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80049bc:	4b04      	ldr	r3, [pc, #16]	; (80049d0 <__NVIC_GetPriorityGrouping+0x18>)
 80049be:	68db      	ldr	r3, [r3, #12]
 80049c0:	0a1b      	lsrs	r3, r3, #8
 80049c2:	f003 0307 	and.w	r3, r3, #7
}
 80049c6:	4618      	mov	r0, r3
 80049c8:	46bd      	mov	sp, r7
 80049ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ce:	4770      	bx	lr
 80049d0:	e000ed00 	.word	0xe000ed00

080049d4 <__NVIC_EnableIRQ>:
{
 80049d4:	b480      	push	{r7}
 80049d6:	b083      	sub	sp, #12
 80049d8:	af00      	add	r7, sp, #0
 80049da:	4603      	mov	r3, r0
 80049dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80049de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	db0b      	blt.n	80049fe <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80049e6:	79fb      	ldrb	r3, [r7, #7]
 80049e8:	f003 021f 	and.w	r2, r3, #31
 80049ec:	4907      	ldr	r1, [pc, #28]	; (8004a0c <__NVIC_EnableIRQ+0x38>)
 80049ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049f2:	095b      	lsrs	r3, r3, #5
 80049f4:	2001      	movs	r0, #1
 80049f6:	fa00 f202 	lsl.w	r2, r0, r2
 80049fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80049fe:	bf00      	nop
 8004a00:	370c      	adds	r7, #12
 8004a02:	46bd      	mov	sp, r7
 8004a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a08:	4770      	bx	lr
 8004a0a:	bf00      	nop
 8004a0c:	e000e100 	.word	0xe000e100

08004a10 <__NVIC_SetPriority>:
{
 8004a10:	b480      	push	{r7}
 8004a12:	b083      	sub	sp, #12
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	4603      	mov	r3, r0
 8004a18:	6039      	str	r1, [r7, #0]
 8004a1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	db0a      	blt.n	8004a3a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	b2da      	uxtb	r2, r3
 8004a28:	490c      	ldr	r1, [pc, #48]	; (8004a5c <__NVIC_SetPriority+0x4c>)
 8004a2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a2e:	0112      	lsls	r2, r2, #4
 8004a30:	b2d2      	uxtb	r2, r2
 8004a32:	440b      	add	r3, r1
 8004a34:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004a38:	e00a      	b.n	8004a50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	b2da      	uxtb	r2, r3
 8004a3e:	4908      	ldr	r1, [pc, #32]	; (8004a60 <__NVIC_SetPriority+0x50>)
 8004a40:	79fb      	ldrb	r3, [r7, #7]
 8004a42:	f003 030f 	and.w	r3, r3, #15
 8004a46:	3b04      	subs	r3, #4
 8004a48:	0112      	lsls	r2, r2, #4
 8004a4a:	b2d2      	uxtb	r2, r2
 8004a4c:	440b      	add	r3, r1
 8004a4e:	761a      	strb	r2, [r3, #24]
}
 8004a50:	bf00      	nop
 8004a52:	370c      	adds	r7, #12
 8004a54:	46bd      	mov	sp, r7
 8004a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5a:	4770      	bx	lr
 8004a5c:	e000e100 	.word	0xe000e100
 8004a60:	e000ed00 	.word	0xe000ed00

08004a64 <NVIC_EncodePriority>:
{
 8004a64:	b480      	push	{r7}
 8004a66:	b089      	sub	sp, #36	; 0x24
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	60f8      	str	r0, [r7, #12]
 8004a6c:	60b9      	str	r1, [r7, #8]
 8004a6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	f003 0307 	and.w	r3, r3, #7
 8004a76:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004a78:	69fb      	ldr	r3, [r7, #28]
 8004a7a:	f1c3 0307 	rsb	r3, r3, #7
 8004a7e:	2b04      	cmp	r3, #4
 8004a80:	bf28      	it	cs
 8004a82:	2304      	movcs	r3, #4
 8004a84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004a86:	69fb      	ldr	r3, [r7, #28]
 8004a88:	3304      	adds	r3, #4
 8004a8a:	2b06      	cmp	r3, #6
 8004a8c:	d902      	bls.n	8004a94 <NVIC_EncodePriority+0x30>
 8004a8e:	69fb      	ldr	r3, [r7, #28]
 8004a90:	3b03      	subs	r3, #3
 8004a92:	e000      	b.n	8004a96 <NVIC_EncodePriority+0x32>
 8004a94:	2300      	movs	r3, #0
 8004a96:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a98:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004a9c:	69bb      	ldr	r3, [r7, #24]
 8004a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8004aa2:	43da      	mvns	r2, r3
 8004aa4:	68bb      	ldr	r3, [r7, #8]
 8004aa6:	401a      	ands	r2, r3
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004aac:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004ab0:	697b      	ldr	r3, [r7, #20]
 8004ab2:	fa01 f303 	lsl.w	r3, r1, r3
 8004ab6:	43d9      	mvns	r1, r3
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004abc:	4313      	orrs	r3, r2
}
 8004abe:	4618      	mov	r0, r3
 8004ac0:	3724      	adds	r7, #36	; 0x24
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac8:	4770      	bx	lr

08004aca <LL_USART_Enable>:
{
 8004aca:	b480      	push	{r7}
 8004acc:	b083      	sub	sp, #12
 8004ace:	af00      	add	r7, sp, #0
 8004ad0:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	68db      	ldr	r3, [r3, #12]
 8004ad6:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	60da      	str	r2, [r3, #12]
}
 8004ade:	bf00      	nop
 8004ae0:	370c      	adds	r7, #12
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae8:	4770      	bx	lr

08004aea <LL_USART_ConfigAsyncMode>:
{
 8004aea:	b480      	push	{r7}
 8004aec:	b083      	sub	sp, #12
 8004aee:	af00      	add	r7, sp, #0
 8004af0:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	691b      	ldr	r3, [r3, #16]
 8004af6:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	695b      	ldr	r3, [r3, #20]
 8004b02:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	615a      	str	r2, [r3, #20]
}
 8004b0a:	bf00      	nop
 8004b0c:	370c      	adds	r7, #12
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b14:	4770      	bx	lr
	...

08004b18 <LL_AHB1_GRP1_EnableClock>:
{
 8004b18:	b480      	push	{r7}
 8004b1a:	b085      	sub	sp, #20
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8004b20:	4b08      	ldr	r3, [pc, #32]	; (8004b44 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8004b22:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004b24:	4907      	ldr	r1, [pc, #28]	; (8004b44 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	4313      	orrs	r3, r2
 8004b2a:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8004b2c:	4b05      	ldr	r3, [pc, #20]	; (8004b44 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8004b2e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	4013      	ands	r3, r2
 8004b34:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004b36:	68fb      	ldr	r3, [r7, #12]
}
 8004b38:	bf00      	nop
 8004b3a:	3714      	adds	r7, #20
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b42:	4770      	bx	lr
 8004b44:	40023800 	.word	0x40023800

08004b48 <LL_APB1_GRP1_EnableClock>:
{
 8004b48:	b480      	push	{r7}
 8004b4a:	b085      	sub	sp, #20
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8004b50:	4b08      	ldr	r3, [pc, #32]	; (8004b74 <LL_APB1_GRP1_EnableClock+0x2c>)
 8004b52:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004b54:	4907      	ldr	r1, [pc, #28]	; (8004b74 <LL_APB1_GRP1_EnableClock+0x2c>)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8004b5c:	4b05      	ldr	r3, [pc, #20]	; (8004b74 <LL_APB1_GRP1_EnableClock+0x2c>)
 8004b5e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	4013      	ands	r3, r2
 8004b64:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004b66:	68fb      	ldr	r3, [r7, #12]
}
 8004b68:	bf00      	nop
 8004b6a:	3714      	adds	r7, #20
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b72:	4770      	bx	lr
 8004b74:	40023800 	.word	0x40023800

08004b78 <LL_APB2_GRP1_EnableClock>:
{
 8004b78:	b480      	push	{r7}
 8004b7a:	b085      	sub	sp, #20
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8004b80:	4b08      	ldr	r3, [pc, #32]	; (8004ba4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8004b82:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004b84:	4907      	ldr	r1, [pc, #28]	; (8004ba4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	4313      	orrs	r3, r2
 8004b8a:	644b      	str	r3, [r1, #68]	; 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8004b8c:	4b05      	ldr	r3, [pc, #20]	; (8004ba4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8004b8e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	4013      	ands	r3, r2
 8004b94:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004b96:	68fb      	ldr	r3, [r7, #12]
}
 8004b98:	bf00      	nop
 8004b9a:	3714      	adds	r7, #20
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba2:	4770      	bx	lr
 8004ba4:	40023800 	.word	0x40023800

08004ba8 <MX_UART4_Init>:

UART_HandleTypeDef huart1;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b08e      	sub	sp, #56	; 0x38
 8004bac:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 8004bae:	f107 031c 	add.w	r3, r7, #28
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	601a      	str	r2, [r3, #0]
 8004bb6:	605a      	str	r2, [r3, #4]
 8004bb8:	609a      	str	r2, [r3, #8]
 8004bba:	60da      	str	r2, [r3, #12]
 8004bbc:	611a      	str	r2, [r3, #16]
 8004bbe:	615a      	str	r2, [r3, #20]
 8004bc0:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bc2:	1d3b      	adds	r3, r7, #4
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	601a      	str	r2, [r3, #0]
 8004bc8:	605a      	str	r2, [r3, #4]
 8004bca:	609a      	str	r2, [r3, #8]
 8004bcc:	60da      	str	r2, [r3, #12]
 8004bce:	611a      	str	r2, [r3, #16]
 8004bd0:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART4);
 8004bd2:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8004bd6:	f7ff ffb7 	bl	8004b48 <LL_APB1_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8004bda:	2004      	movs	r0, #4
 8004bdc:	f7ff ff9c 	bl	8004b18 <LL_AHB1_GRP1_EnableClock>
  /**UART4 GPIO Configuration  
  PC10   ------> UART4_TX
  PC11   ------> UART4_RX 
  */
  GPIO_InitStruct.Pin = M8N_TX4_Pin|M8N_RX4_Pin;
 8004be0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004be4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8004be6:	2302      	movs	r3, #2
 8004be8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8004bea:	2303      	movs	r3, #3
 8004bec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8004bf6:	2308      	movs	r3, #8
 8004bf8:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004bfa:	1d3b      	adds	r3, r7, #4
 8004bfc:	4619      	mov	r1, r3
 8004bfe:	4819      	ldr	r0, [pc, #100]	; (8004c64 <MX_UART4_Init+0xbc>)
 8004c00:	f003 f9ad 	bl	8007f5e <LL_GPIO_Init>

  /* UART4 interrupt Init */
  NVIC_SetPriority(UART4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8004c04:	f7ff fed8 	bl	80049b8 <__NVIC_GetPriorityGrouping>
 8004c08:	4603      	mov	r3, r0
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	2100      	movs	r1, #0
 8004c0e:	4618      	mov	r0, r3
 8004c10:	f7ff ff28 	bl	8004a64 <NVIC_EncodePriority>
 8004c14:	4603      	mov	r3, r0
 8004c16:	4619      	mov	r1, r3
 8004c18:	2034      	movs	r0, #52	; 0x34
 8004c1a:	f7ff fef9 	bl	8004a10 <__NVIC_SetPriority>
  NVIC_EnableIRQ(UART4_IRQn);
 8004c1e:	2034      	movs	r0, #52	; 0x34
 8004c20:	f7ff fed8 	bl	80049d4 <__NVIC_EnableIRQ>

  USART_InitStruct.BaudRate = 9600;
 8004c24:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8004c28:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8004c2e:	2300      	movs	r3, #0
 8004c30:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8004c32:	2300      	movs	r3, #0
 8004c34:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8004c36:	230c      	movs	r3, #12
 8004c38:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8004c3e:	2300      	movs	r3, #0
 8004c40:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(UART4, &USART_InitStruct);
 8004c42:	f107 031c 	add.w	r3, r7, #28
 8004c46:	4619      	mov	r1, r3
 8004c48:	4807      	ldr	r0, [pc, #28]	; (8004c68 <MX_UART4_Init+0xc0>)
 8004c4a:	f004 f873 	bl	8008d34 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(UART4);
 8004c4e:	4806      	ldr	r0, [pc, #24]	; (8004c68 <MX_UART4_Init+0xc0>)
 8004c50:	f7ff ff4b 	bl	8004aea <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(UART4);
 8004c54:	4804      	ldr	r0, [pc, #16]	; (8004c68 <MX_UART4_Init+0xc0>)
 8004c56:	f7ff ff38 	bl	8004aca <LL_USART_Enable>

}
 8004c5a:	bf00      	nop
 8004c5c:	3738      	adds	r7, #56	; 0x38
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	bd80      	pop	{r7, pc}
 8004c62:	bf00      	nop
 8004c64:	40020800 	.word	0x40020800
 8004c68:	40004c00 	.word	0x40004c00

08004c6c <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b08e      	sub	sp, #56	; 0x38
 8004c70:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 8004c72:	f107 031c 	add.w	r3, r7, #28
 8004c76:	2200      	movs	r2, #0
 8004c78:	601a      	str	r2, [r3, #0]
 8004c7a:	605a      	str	r2, [r3, #4]
 8004c7c:	609a      	str	r2, [r3, #8]
 8004c7e:	60da      	str	r2, [r3, #12]
 8004c80:	611a      	str	r2, [r3, #16]
 8004c82:	615a      	str	r2, [r3, #20]
 8004c84:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c86:	1d3b      	adds	r3, r7, #4
 8004c88:	2200      	movs	r2, #0
 8004c8a:	601a      	str	r2, [r3, #0]
 8004c8c:	605a      	str	r2, [r3, #4]
 8004c8e:	609a      	str	r2, [r3, #8]
 8004c90:	60da      	str	r2, [r3, #12]
 8004c92:	611a      	str	r2, [r3, #16]
 8004c94:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART5);
 8004c96:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8004c9a:	f7ff ff55 	bl	8004b48 <LL_APB1_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8004c9e:	2004      	movs	r0, #4
 8004ca0:	f7ff ff3a 	bl	8004b18 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 8004ca4:	2008      	movs	r0, #8
 8004ca6:	f7ff ff37 	bl	8004b18 <LL_AHB1_GRP1_EnableClock>
  /**UART5 GPIO Configuration  
  PC12   ------> UART5_TX
  PD2   ------> UART5_RX 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_12;
 8004caa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004cae:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8004cb0:	2302      	movs	r3, #2
 8004cb2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8004cb4:	2303      	movs	r3, #3
 8004cb6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004cb8:	2300      	movs	r3, #0
 8004cba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8004cc0:	2308      	movs	r3, #8
 8004cc2:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004cc4:	1d3b      	adds	r3, r7, #4
 8004cc6:	4619      	mov	r1, r3
 8004cc8:	4821      	ldr	r0, [pc, #132]	; (8004d50 <MX_UART5_Init+0xe4>)
 8004cca:	f003 f948 	bl	8007f5e <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8004cce:	2304      	movs	r3, #4
 8004cd0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8004cd2:	2302      	movs	r3, #2
 8004cd4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8004cd6:	2303      	movs	r3, #3
 8004cd8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004cda:	2300      	movs	r3, #0
 8004cdc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8004cde:	2301      	movs	r3, #1
 8004ce0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8004ce2:	2308      	movs	r3, #8
 8004ce4:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004ce6:	1d3b      	adds	r3, r7, #4
 8004ce8:	4619      	mov	r1, r3
 8004cea:	481a      	ldr	r0, [pc, #104]	; (8004d54 <MX_UART5_Init+0xe8>)
 8004cec:	f003 f937 	bl	8007f5e <LL_GPIO_Init>

  /* UART5 interrupt Init */
  NVIC_SetPriority(UART5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8004cf0:	f7ff fe62 	bl	80049b8 <__NVIC_GetPriorityGrouping>
 8004cf4:	4603      	mov	r3, r0
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	2100      	movs	r1, #0
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	f7ff feb2 	bl	8004a64 <NVIC_EncodePriority>
 8004d00:	4603      	mov	r3, r0
 8004d02:	4619      	mov	r1, r3
 8004d04:	2035      	movs	r0, #53	; 0x35
 8004d06:	f7ff fe83 	bl	8004a10 <__NVIC_SetPriority>
  NVIC_EnableIRQ(UART5_IRQn);
 8004d0a:	2035      	movs	r0, #53	; 0x35
 8004d0c:	f7ff fe62 	bl	80049d4 <__NVIC_EnableIRQ>

  USART_InitStruct.BaudRate = 115200;
 8004d10:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8004d14:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8004d16:	2300      	movs	r3, #0
 8004d18:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8004d1e:	2300      	movs	r3, #0
 8004d20:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_RX;
 8004d22:	2304      	movs	r3, #4
 8004d24:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8004d26:	2300      	movs	r3, #0
 8004d28:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(UART5, &USART_InitStruct);
 8004d2e:	f107 031c 	add.w	r3, r7, #28
 8004d32:	4619      	mov	r1, r3
 8004d34:	4808      	ldr	r0, [pc, #32]	; (8004d58 <MX_UART5_Init+0xec>)
 8004d36:	f003 fffd 	bl	8008d34 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(UART5);
 8004d3a:	4807      	ldr	r0, [pc, #28]	; (8004d58 <MX_UART5_Init+0xec>)
 8004d3c:	f7ff fed5 	bl	8004aea <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(UART5);
 8004d40:	4805      	ldr	r0, [pc, #20]	; (8004d58 <MX_UART5_Init+0xec>)
 8004d42:	f7ff fec2 	bl	8004aca <LL_USART_Enable>

}
 8004d46:	bf00      	nop
 8004d48:	3738      	adds	r7, #56	; 0x38
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	bd80      	pop	{r7, pc}
 8004d4e:	bf00      	nop
 8004d50:	40020800 	.word	0x40020800
 8004d54:	40020c00 	.word	0x40020c00
 8004d58:	40005000 	.word	0x40005000

08004d5c <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8004d60:	4b11      	ldr	r3, [pc, #68]	; (8004da8 <MX_USART1_UART_Init+0x4c>)
 8004d62:	4a12      	ldr	r2, [pc, #72]	; (8004dac <MX_USART1_UART_Init+0x50>)
 8004d64:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004d66:	4b10      	ldr	r3, [pc, #64]	; (8004da8 <MX_USART1_UART_Init+0x4c>)
 8004d68:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004d6c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004d6e:	4b0e      	ldr	r3, [pc, #56]	; (8004da8 <MX_USART1_UART_Init+0x4c>)
 8004d70:	2200      	movs	r2, #0
 8004d72:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004d74:	4b0c      	ldr	r3, [pc, #48]	; (8004da8 <MX_USART1_UART_Init+0x4c>)
 8004d76:	2200      	movs	r2, #0
 8004d78:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004d7a:	4b0b      	ldr	r3, [pc, #44]	; (8004da8 <MX_USART1_UART_Init+0x4c>)
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004d80:	4b09      	ldr	r3, [pc, #36]	; (8004da8 <MX_USART1_UART_Init+0x4c>)
 8004d82:	220c      	movs	r2, #12
 8004d84:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004d86:	4b08      	ldr	r3, [pc, #32]	; (8004da8 <MX_USART1_UART_Init+0x4c>)
 8004d88:	2200      	movs	r2, #0
 8004d8a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004d8c:	4b06      	ldr	r3, [pc, #24]	; (8004da8 <MX_USART1_UART_Init+0x4c>)
 8004d8e:	2200      	movs	r2, #0
 8004d90:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004d92:	4805      	ldr	r0, [pc, #20]	; (8004da8 <MX_USART1_UART_Init+0x4c>)
 8004d94:	f002 f944 	bl	8007020 <HAL_UART_Init>
 8004d98:	4603      	mov	r3, r0
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d001      	beq.n	8004da2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8004d9e:	f7fe ff61 	bl	8003c64 <Error_Handler>
  }

}
 8004da2:	bf00      	nop
 8004da4:	bd80      	pop	{r7, pc}
 8004da6:	bf00      	nop
 8004da8:	200004f8 	.word	0x200004f8
 8004dac:	40011000 	.word	0x40011000

08004db0 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b08e      	sub	sp, #56	; 0x38
 8004db4:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 8004db6:	f107 031c 	add.w	r3, r7, #28
 8004dba:	2200      	movs	r2, #0
 8004dbc:	601a      	str	r2, [r3, #0]
 8004dbe:	605a      	str	r2, [r3, #4]
 8004dc0:	609a      	str	r2, [r3, #8]
 8004dc2:	60da      	str	r2, [r3, #12]
 8004dc4:	611a      	str	r2, [r3, #16]
 8004dc6:	615a      	str	r2, [r3, #20]
 8004dc8:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004dca:	1d3b      	adds	r3, r7, #4
 8004dcc:	2200      	movs	r2, #0
 8004dce:	601a      	str	r2, [r3, #0]
 8004dd0:	605a      	str	r2, [r3, #4]
 8004dd2:	609a      	str	r2, [r3, #8]
 8004dd4:	60da      	str	r2, [r3, #12]
 8004dd6:	611a      	str	r2, [r3, #16]
 8004dd8:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART6);
 8004dda:	2020      	movs	r0, #32
 8004ddc:	f7ff fecc 	bl	8004b78 <LL_APB2_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8004de0:	2004      	movs	r0, #4
 8004de2:	f7ff fe99 	bl	8004b18 <LL_AHB1_GRP1_EnableClock>
  /**USART6 GPIO Configuration  
  PC6   ------> USART6_TX
  PC7   ------> USART6_RX 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8004de6:	23c0      	movs	r3, #192	; 0xc0
 8004de8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8004dea:	2302      	movs	r3, #2
 8004dec:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8004dee:	2303      	movs	r3, #3
 8004df0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004df2:	2300      	movs	r3, #0
 8004df4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004df6:	2300      	movs	r3, #0
 8004df8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8004dfa:	2308      	movs	r3, #8
 8004dfc:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004dfe:	1d3b      	adds	r3, r7, #4
 8004e00:	4619      	mov	r1, r3
 8004e02:	4819      	ldr	r0, [pc, #100]	; (8004e68 <MX_USART6_UART_Init+0xb8>)
 8004e04:	f003 f8ab 	bl	8007f5e <LL_GPIO_Init>

  /* USART6 interrupt Init */
  NVIC_SetPriority(USART6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8004e08:	f7ff fdd6 	bl	80049b8 <__NVIC_GetPriorityGrouping>
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	2200      	movs	r2, #0
 8004e10:	2100      	movs	r1, #0
 8004e12:	4618      	mov	r0, r3
 8004e14:	f7ff fe26 	bl	8004a64 <NVIC_EncodePriority>
 8004e18:	4603      	mov	r3, r0
 8004e1a:	4619      	mov	r1, r3
 8004e1c:	2047      	movs	r0, #71	; 0x47
 8004e1e:	f7ff fdf7 	bl	8004a10 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART6_IRQn);
 8004e22:	2047      	movs	r0, #71	; 0x47
 8004e24:	f7ff fdd6 	bl	80049d4 <__NVIC_EnableIRQ>

  USART_InitStruct.BaudRate = 115200;
 8004e28:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8004e2c:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8004e2e:	2300      	movs	r3, #0
 8004e30:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8004e32:	2300      	movs	r3, #0
 8004e34:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8004e36:	2300      	movs	r3, #0
 8004e38:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8004e3a:	230c      	movs	r3, #12
 8004e3c:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8004e3e:	2300      	movs	r3, #0
 8004e40:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8004e42:	2300      	movs	r3, #0
 8004e44:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART6, &USART_InitStruct);
 8004e46:	f107 031c 	add.w	r3, r7, #28
 8004e4a:	4619      	mov	r1, r3
 8004e4c:	4807      	ldr	r0, [pc, #28]	; (8004e6c <MX_USART6_UART_Init+0xbc>)
 8004e4e:	f003 ff71 	bl	8008d34 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART6);
 8004e52:	4806      	ldr	r0, [pc, #24]	; (8004e6c <MX_USART6_UART_Init+0xbc>)
 8004e54:	f7ff fe49 	bl	8004aea <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART6);
 8004e58:	4804      	ldr	r0, [pc, #16]	; (8004e6c <MX_USART6_UART_Init+0xbc>)
 8004e5a:	f7ff fe36 	bl	8004aca <LL_USART_Enable>

}
 8004e5e:	bf00      	nop
 8004e60:	3738      	adds	r7, #56	; 0x38
 8004e62:	46bd      	mov	sp, r7
 8004e64:	bd80      	pop	{r7, pc}
 8004e66:	bf00      	nop
 8004e68:	40020800 	.word	0x40020800
 8004e6c:	40011400 	.word	0x40011400

08004e70 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b08a      	sub	sp, #40	; 0x28
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e78:	f107 0314 	add.w	r3, r7, #20
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	601a      	str	r2, [r3, #0]
 8004e80:	605a      	str	r2, [r3, #4]
 8004e82:	609a      	str	r2, [r3, #8]
 8004e84:	60da      	str	r2, [r3, #12]
 8004e86:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4a1d      	ldr	r2, [pc, #116]	; (8004f04 <HAL_UART_MspInit+0x94>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d134      	bne.n	8004efc <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004e92:	2300      	movs	r3, #0
 8004e94:	613b      	str	r3, [r7, #16]
 8004e96:	4b1c      	ldr	r3, [pc, #112]	; (8004f08 <HAL_UART_MspInit+0x98>)
 8004e98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e9a:	4a1b      	ldr	r2, [pc, #108]	; (8004f08 <HAL_UART_MspInit+0x98>)
 8004e9c:	f043 0310 	orr.w	r3, r3, #16
 8004ea0:	6453      	str	r3, [r2, #68]	; 0x44
 8004ea2:	4b19      	ldr	r3, [pc, #100]	; (8004f08 <HAL_UART_MspInit+0x98>)
 8004ea4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ea6:	f003 0310 	and.w	r3, r3, #16
 8004eaa:	613b      	str	r3, [r7, #16]
 8004eac:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004eae:	2300      	movs	r3, #0
 8004eb0:	60fb      	str	r3, [r7, #12]
 8004eb2:	4b15      	ldr	r3, [pc, #84]	; (8004f08 <HAL_UART_MspInit+0x98>)
 8004eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eb6:	4a14      	ldr	r2, [pc, #80]	; (8004f08 <HAL_UART_MspInit+0x98>)
 8004eb8:	f043 0301 	orr.w	r3, r3, #1
 8004ebc:	6313      	str	r3, [r2, #48]	; 0x30
 8004ebe:	4b12      	ldr	r3, [pc, #72]	; (8004f08 <HAL_UART_MspInit+0x98>)
 8004ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ec2:	f003 0301 	and.w	r3, r3, #1
 8004ec6:	60fb      	str	r3, [r7, #12]
 8004ec8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004eca:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8004ece:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ed0:	2302      	movs	r3, #2
 8004ed2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ed8:	2303      	movs	r3, #3
 8004eda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004edc:	2307      	movs	r3, #7
 8004ede:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ee0:	f107 0314 	add.w	r3, r7, #20
 8004ee4:	4619      	mov	r1, r3
 8004ee6:	4809      	ldr	r0, [pc, #36]	; (8004f0c <HAL_UART_MspInit+0x9c>)
 8004ee8:	f001 f966 	bl	80061b8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004eec:	2200      	movs	r2, #0
 8004eee:	2100      	movs	r1, #0
 8004ef0:	2025      	movs	r0, #37	; 0x25
 8004ef2:	f000 fd9a 	bl	8005a2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004ef6:	2025      	movs	r0, #37	; 0x25
 8004ef8:	f000 fdb3 	bl	8005a62 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8004efc:	bf00      	nop
 8004efe:	3728      	adds	r7, #40	; 0x28
 8004f00:	46bd      	mov	sp, r7
 8004f02:	bd80      	pop	{r7, pc}
 8004f04:	40011000 	.word	0x40011000
 8004f08:	40023800 	.word	0x40023800
 8004f0c:	40020000 	.word	0x40020000

08004f10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004f10:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004f48 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004f14:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004f16:	e003      	b.n	8004f20 <LoopCopyDataInit>

08004f18 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004f18:	4b0c      	ldr	r3, [pc, #48]	; (8004f4c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8004f1a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004f1c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004f1e:	3104      	adds	r1, #4

08004f20 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004f20:	480b      	ldr	r0, [pc, #44]	; (8004f50 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004f22:	4b0c      	ldr	r3, [pc, #48]	; (8004f54 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004f24:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004f26:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004f28:	d3f6      	bcc.n	8004f18 <CopyDataInit>
  ldr  r2, =_sbss
 8004f2a:	4a0b      	ldr	r2, [pc, #44]	; (8004f58 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004f2c:	e002      	b.n	8004f34 <LoopFillZerobss>

08004f2e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004f2e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004f30:	f842 3b04 	str.w	r3, [r2], #4

08004f34 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004f34:	4b09      	ldr	r3, [pc, #36]	; (8004f5c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004f36:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004f38:	d3f9      	bcc.n	8004f2e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004f3a:	f7ff fa4b 	bl	80043d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004f3e:	f003 ff7f 	bl	8008e40 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004f42:	f7fe fa7f 	bl	8003444 <main>
  bx  lr    
 8004f46:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004f48:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8004f4c:	0800cbcc 	.word	0x0800cbcc
  ldr  r0, =_sdata
 8004f50:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004f54:	200001e4 	.word	0x200001e4
  ldr  r2, =_sbss
 8004f58:	200001e8 	.word	0x200001e8
  ldr  r3, = _ebss
 8004f5c:	20000540 	.word	0x20000540

08004f60 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004f60:	e7fe      	b.n	8004f60 <ADC_IRQHandler>
	...

08004f64 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004f68:	4b0e      	ldr	r3, [pc, #56]	; (8004fa4 <HAL_Init+0x40>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	4a0d      	ldr	r2, [pc, #52]	; (8004fa4 <HAL_Init+0x40>)
 8004f6e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004f72:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004f74:	4b0b      	ldr	r3, [pc, #44]	; (8004fa4 <HAL_Init+0x40>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4a0a      	ldr	r2, [pc, #40]	; (8004fa4 <HAL_Init+0x40>)
 8004f7a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004f7e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004f80:	4b08      	ldr	r3, [pc, #32]	; (8004fa4 <HAL_Init+0x40>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4a07      	ldr	r2, [pc, #28]	; (8004fa4 <HAL_Init+0x40>)
 8004f86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f8a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004f8c:	2003      	movs	r0, #3
 8004f8e:	f000 fd41 	bl	8005a14 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004f92:	2000      	movs	r0, #0
 8004f94:	f000 f808 	bl	8004fa8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004f98:	f7fe ffbe 	bl	8003f18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004f9c:	2300      	movs	r3, #0
}
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	bd80      	pop	{r7, pc}
 8004fa2:	bf00      	nop
 8004fa4:	40023c00 	.word	0x40023c00

08004fa8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b082      	sub	sp, #8
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004fb0:	4b12      	ldr	r3, [pc, #72]	; (8004ffc <HAL_InitTick+0x54>)
 8004fb2:	681a      	ldr	r2, [r3, #0]
 8004fb4:	4b12      	ldr	r3, [pc, #72]	; (8005000 <HAL_InitTick+0x58>)
 8004fb6:	781b      	ldrb	r3, [r3, #0]
 8004fb8:	4619      	mov	r1, r3
 8004fba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004fbe:	fbb3 f3f1 	udiv	r3, r3, r1
 8004fc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	f000 fd59 	bl	8005a7e <HAL_SYSTICK_Config>
 8004fcc:	4603      	mov	r3, r0
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d001      	beq.n	8004fd6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	e00e      	b.n	8004ff4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2b0f      	cmp	r3, #15
 8004fda:	d80a      	bhi.n	8004ff2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004fdc:	2200      	movs	r2, #0
 8004fde:	6879      	ldr	r1, [r7, #4]
 8004fe0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004fe4:	f000 fd21 	bl	8005a2a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004fe8:	4a06      	ldr	r2, [pc, #24]	; (8005004 <HAL_InitTick+0x5c>)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004fee:	2300      	movs	r3, #0
 8004ff0:	e000      	b.n	8004ff4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004ff2:	2301      	movs	r3, #1
}
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	3708      	adds	r7, #8
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	bd80      	pop	{r7, pc}
 8004ffc:	20000004 	.word	0x20000004
 8005000:	2000000c 	.word	0x2000000c
 8005004:	20000008 	.word	0x20000008

08005008 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005008:	b480      	push	{r7}
 800500a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800500c:	4b06      	ldr	r3, [pc, #24]	; (8005028 <HAL_IncTick+0x20>)
 800500e:	781b      	ldrb	r3, [r3, #0]
 8005010:	461a      	mov	r2, r3
 8005012:	4b06      	ldr	r3, [pc, #24]	; (800502c <HAL_IncTick+0x24>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	4413      	add	r3, r2
 8005018:	4a04      	ldr	r2, [pc, #16]	; (800502c <HAL_IncTick+0x24>)
 800501a:	6013      	str	r3, [r2, #0]
}
 800501c:	bf00      	nop
 800501e:	46bd      	mov	sp, r7
 8005020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005024:	4770      	bx	lr
 8005026:	bf00      	nop
 8005028:	2000000c 	.word	0x2000000c
 800502c:	20000538 	.word	0x20000538

08005030 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005030:	b480      	push	{r7}
 8005032:	af00      	add	r7, sp, #0
  return uwTick;
 8005034:	4b03      	ldr	r3, [pc, #12]	; (8005044 <HAL_GetTick+0x14>)
 8005036:	681b      	ldr	r3, [r3, #0]
}
 8005038:	4618      	mov	r0, r3
 800503a:	46bd      	mov	sp, r7
 800503c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005040:	4770      	bx	lr
 8005042:	bf00      	nop
 8005044:	20000538 	.word	0x20000538

08005048 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b084      	sub	sp, #16
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005050:	f7ff ffee 	bl	8005030 <HAL_GetTick>
 8005054:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005060:	d005      	beq.n	800506e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005062:	4b09      	ldr	r3, [pc, #36]	; (8005088 <HAL_Delay+0x40>)
 8005064:	781b      	ldrb	r3, [r3, #0]
 8005066:	461a      	mov	r2, r3
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	4413      	add	r3, r2
 800506c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800506e:	bf00      	nop
 8005070:	f7ff ffde 	bl	8005030 <HAL_GetTick>
 8005074:	4602      	mov	r2, r0
 8005076:	68bb      	ldr	r3, [r7, #8]
 8005078:	1ad3      	subs	r3, r2, r3
 800507a:	68fa      	ldr	r2, [r7, #12]
 800507c:	429a      	cmp	r2, r3
 800507e:	d8f7      	bhi.n	8005070 <HAL_Delay+0x28>
  {
  }
}
 8005080:	bf00      	nop
 8005082:	3710      	adds	r7, #16
 8005084:	46bd      	mov	sp, r7
 8005086:	bd80      	pop	{r7, pc}
 8005088:	2000000c 	.word	0x2000000c

0800508c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b084      	sub	sp, #16
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005094:	2300      	movs	r3, #0
 8005096:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d101      	bne.n	80050a2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800509e:	2301      	movs	r3, #1
 80050a0:	e033      	b.n	800510a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d109      	bne.n	80050be <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80050aa:	6878      	ldr	r0, [r7, #4]
 80050ac:	f7fd ff5c 	bl	8002f68 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2200      	movs	r2, #0
 80050b4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2200      	movs	r2, #0
 80050ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050c2:	f003 0310 	and.w	r3, r3, #16
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d118      	bne.n	80050fc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ce:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80050d2:	f023 0302 	bic.w	r3, r3, #2
 80050d6:	f043 0202 	orr.w	r2, r3, #2
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80050de:	6878      	ldr	r0, [r7, #4]
 80050e0:	f000 fa4a 	bl	8005578 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2200      	movs	r2, #0
 80050e8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ee:	f023 0303 	bic.w	r3, r3, #3
 80050f2:	f043 0201 	orr.w	r2, r3, #1
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	641a      	str	r2, [r3, #64]	; 0x40
 80050fa:	e001      	b.n	8005100 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80050fc:	2301      	movs	r3, #1
 80050fe:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2200      	movs	r2, #0
 8005104:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005108:	7bfb      	ldrb	r3, [r7, #15]
}
 800510a:	4618      	mov	r0, r3
 800510c:	3710      	adds	r7, #16
 800510e:	46bd      	mov	sp, r7
 8005110:	bd80      	pop	{r7, pc}
	...

08005114 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8005114:	b580      	push	{r7, lr}
 8005116:	b086      	sub	sp, #24
 8005118:	af00      	add	r7, sp, #0
 800511a:	60f8      	str	r0, [r7, #12]
 800511c:	60b9      	str	r1, [r7, #8]
 800511e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8005120:	2300      	movs	r3, #0
 8005122:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800512a:	2b01      	cmp	r3, #1
 800512c:	d101      	bne.n	8005132 <HAL_ADC_Start_DMA+0x1e>
 800512e:	2302      	movs	r3, #2
 8005130:	e0cc      	b.n	80052cc <HAL_ADC_Start_DMA+0x1b8>
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	2201      	movs	r2, #1
 8005136:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	689b      	ldr	r3, [r3, #8]
 8005140:	f003 0301 	and.w	r3, r3, #1
 8005144:	2b01      	cmp	r3, #1
 8005146:	d018      	beq.n	800517a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	689a      	ldr	r2, [r3, #8]
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f042 0201 	orr.w	r2, r2, #1
 8005156:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005158:	4b5e      	ldr	r3, [pc, #376]	; (80052d4 <HAL_ADC_Start_DMA+0x1c0>)
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	4a5e      	ldr	r2, [pc, #376]	; (80052d8 <HAL_ADC_Start_DMA+0x1c4>)
 800515e:	fba2 2303 	umull	r2, r3, r2, r3
 8005162:	0c9a      	lsrs	r2, r3, #18
 8005164:	4613      	mov	r3, r2
 8005166:	005b      	lsls	r3, r3, #1
 8005168:	4413      	add	r3, r2
 800516a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800516c:	e002      	b.n	8005174 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800516e:	693b      	ldr	r3, [r7, #16]
 8005170:	3b01      	subs	r3, #1
 8005172:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8005174:	693b      	ldr	r3, [r7, #16]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d1f9      	bne.n	800516e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	689b      	ldr	r3, [r3, #8]
 8005180:	f003 0301 	and.w	r3, r3, #1
 8005184:	2b01      	cmp	r3, #1
 8005186:	f040 80a0 	bne.w	80052ca <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800518e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8005192:	f023 0301 	bic.w	r3, r3, #1
 8005196:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	685b      	ldr	r3, [r3, #4]
 80051a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d007      	beq.n	80051bc <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051b0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80051b4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80051c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051c8:	d106      	bne.n	80051d8 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051ce:	f023 0206 	bic.w	r2, r3, #6
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	645a      	str	r2, [r3, #68]	; 0x44
 80051d6:	e002      	b.n	80051de <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	2200      	movs	r2, #0
 80051dc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	2200      	movs	r2, #0
 80051e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80051e6:	4b3d      	ldr	r3, [pc, #244]	; (80052dc <HAL_ADC_Start_DMA+0x1c8>)
 80051e8:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051ee:	4a3c      	ldr	r2, [pc, #240]	; (80052e0 <HAL_ADC_Start_DMA+0x1cc>)
 80051f0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051f6:	4a3b      	ldr	r2, [pc, #236]	; (80052e4 <HAL_ADC_Start_DMA+0x1d0>)
 80051f8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051fe:	4a3a      	ldr	r2, [pc, #232]	; (80052e8 <HAL_ADC_Start_DMA+0x1d4>)
 8005200:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800520a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	685a      	ldr	r2, [r3, #4]
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800521a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	689a      	ldr	r2, [r3, #8]
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800522a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	334c      	adds	r3, #76	; 0x4c
 8005236:	4619      	mov	r1, r3
 8005238:	68ba      	ldr	r2, [r7, #8]
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	f000 fcda 	bl	8005bf4 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8005240:	697b      	ldr	r3, [r7, #20]
 8005242:	685b      	ldr	r3, [r3, #4]
 8005244:	f003 031f 	and.w	r3, r3, #31
 8005248:	2b00      	cmp	r3, #0
 800524a:	d12a      	bne.n	80052a2 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	4a26      	ldr	r2, [pc, #152]	; (80052ec <HAL_ADC_Start_DMA+0x1d8>)
 8005252:	4293      	cmp	r3, r2
 8005254:	d015      	beq.n	8005282 <HAL_ADC_Start_DMA+0x16e>
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	4a25      	ldr	r2, [pc, #148]	; (80052f0 <HAL_ADC_Start_DMA+0x1dc>)
 800525c:	4293      	cmp	r3, r2
 800525e:	d105      	bne.n	800526c <HAL_ADC_Start_DMA+0x158>
 8005260:	4b1e      	ldr	r3, [pc, #120]	; (80052dc <HAL_ADC_Start_DMA+0x1c8>)
 8005262:	685b      	ldr	r3, [r3, #4]
 8005264:	f003 031f 	and.w	r3, r3, #31
 8005268:	2b00      	cmp	r3, #0
 800526a:	d00a      	beq.n	8005282 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	4a20      	ldr	r2, [pc, #128]	; (80052f4 <HAL_ADC_Start_DMA+0x1e0>)
 8005272:	4293      	cmp	r3, r2
 8005274:	d129      	bne.n	80052ca <HAL_ADC_Start_DMA+0x1b6>
 8005276:	4b19      	ldr	r3, [pc, #100]	; (80052dc <HAL_ADC_Start_DMA+0x1c8>)
 8005278:	685b      	ldr	r3, [r3, #4]
 800527a:	f003 031f 	and.w	r3, r3, #31
 800527e:	2b0f      	cmp	r3, #15
 8005280:	d823      	bhi.n	80052ca <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	689b      	ldr	r3, [r3, #8]
 8005288:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800528c:	2b00      	cmp	r3, #0
 800528e:	d11c      	bne.n	80052ca <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	689a      	ldr	r2, [r3, #8]
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800529e:	609a      	str	r2, [r3, #8]
 80052a0:	e013      	b.n	80052ca <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	4a11      	ldr	r2, [pc, #68]	; (80052ec <HAL_ADC_Start_DMA+0x1d8>)
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d10e      	bne.n	80052ca <HAL_ADC_Start_DMA+0x1b6>
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	689b      	ldr	r3, [r3, #8]
 80052b2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d107      	bne.n	80052ca <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	689a      	ldr	r2, [r3, #8]
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80052c8:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80052ca:	2300      	movs	r3, #0
}
 80052cc:	4618      	mov	r0, r3
 80052ce:	3718      	adds	r7, #24
 80052d0:	46bd      	mov	sp, r7
 80052d2:	bd80      	pop	{r7, pc}
 80052d4:	20000004 	.word	0x20000004
 80052d8:	431bde83 	.word	0x431bde83
 80052dc:	40012300 	.word	0x40012300
 80052e0:	08005771 	.word	0x08005771
 80052e4:	0800582b 	.word	0x0800582b
 80052e8:	08005847 	.word	0x08005847
 80052ec:	40012000 	.word	0x40012000
 80052f0:	40012100 	.word	0x40012100
 80052f4:	40012200 	.word	0x40012200

080052f8 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80052f8:	b480      	push	{r7}
 80052fa:	b083      	sub	sp, #12
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8005300:	bf00      	nop
 8005302:	370c      	adds	r7, #12
 8005304:	46bd      	mov	sp, r7
 8005306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530a:	4770      	bx	lr

0800530c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800530c:	b480      	push	{r7}
 800530e:	b083      	sub	sp, #12
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8005314:	bf00      	nop
 8005316:	370c      	adds	r7, #12
 8005318:	46bd      	mov	sp, r7
 800531a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531e:	4770      	bx	lr

08005320 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005320:	b480      	push	{r7}
 8005322:	b083      	sub	sp, #12
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8005328:	bf00      	nop
 800532a:	370c      	adds	r7, #12
 800532c:	46bd      	mov	sp, r7
 800532e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005332:	4770      	bx	lr

08005334 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005334:	b480      	push	{r7}
 8005336:	b085      	sub	sp, #20
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
 800533c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800533e:	2300      	movs	r3, #0
 8005340:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005348:	2b01      	cmp	r3, #1
 800534a:	d101      	bne.n	8005350 <HAL_ADC_ConfigChannel+0x1c>
 800534c:	2302      	movs	r3, #2
 800534e:	e105      	b.n	800555c <HAL_ADC_ConfigChannel+0x228>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2201      	movs	r2, #1
 8005354:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	2b09      	cmp	r3, #9
 800535e:	d925      	bls.n	80053ac <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	68d9      	ldr	r1, [r3, #12]
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	b29b      	uxth	r3, r3
 800536c:	461a      	mov	r2, r3
 800536e:	4613      	mov	r3, r2
 8005370:	005b      	lsls	r3, r3, #1
 8005372:	4413      	add	r3, r2
 8005374:	3b1e      	subs	r3, #30
 8005376:	2207      	movs	r2, #7
 8005378:	fa02 f303 	lsl.w	r3, r2, r3
 800537c:	43da      	mvns	r2, r3
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	400a      	ands	r2, r1
 8005384:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	68d9      	ldr	r1, [r3, #12]
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	689a      	ldr	r2, [r3, #8]
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	b29b      	uxth	r3, r3
 8005396:	4618      	mov	r0, r3
 8005398:	4603      	mov	r3, r0
 800539a:	005b      	lsls	r3, r3, #1
 800539c:	4403      	add	r3, r0
 800539e:	3b1e      	subs	r3, #30
 80053a0:	409a      	lsls	r2, r3
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	430a      	orrs	r2, r1
 80053a8:	60da      	str	r2, [r3, #12]
 80053aa:	e022      	b.n	80053f2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	6919      	ldr	r1, [r3, #16]
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	b29b      	uxth	r3, r3
 80053b8:	461a      	mov	r2, r3
 80053ba:	4613      	mov	r3, r2
 80053bc:	005b      	lsls	r3, r3, #1
 80053be:	4413      	add	r3, r2
 80053c0:	2207      	movs	r2, #7
 80053c2:	fa02 f303 	lsl.w	r3, r2, r3
 80053c6:	43da      	mvns	r2, r3
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	400a      	ands	r2, r1
 80053ce:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	6919      	ldr	r1, [r3, #16]
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	689a      	ldr	r2, [r3, #8]
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	b29b      	uxth	r3, r3
 80053e0:	4618      	mov	r0, r3
 80053e2:	4603      	mov	r3, r0
 80053e4:	005b      	lsls	r3, r3, #1
 80053e6:	4403      	add	r3, r0
 80053e8:	409a      	lsls	r2, r3
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	430a      	orrs	r2, r1
 80053f0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	685b      	ldr	r3, [r3, #4]
 80053f6:	2b06      	cmp	r3, #6
 80053f8:	d824      	bhi.n	8005444 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	685a      	ldr	r2, [r3, #4]
 8005404:	4613      	mov	r3, r2
 8005406:	009b      	lsls	r3, r3, #2
 8005408:	4413      	add	r3, r2
 800540a:	3b05      	subs	r3, #5
 800540c:	221f      	movs	r2, #31
 800540e:	fa02 f303 	lsl.w	r3, r2, r3
 8005412:	43da      	mvns	r2, r3
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	400a      	ands	r2, r1
 800541a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	b29b      	uxth	r3, r3
 8005428:	4618      	mov	r0, r3
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	685a      	ldr	r2, [r3, #4]
 800542e:	4613      	mov	r3, r2
 8005430:	009b      	lsls	r3, r3, #2
 8005432:	4413      	add	r3, r2
 8005434:	3b05      	subs	r3, #5
 8005436:	fa00 f203 	lsl.w	r2, r0, r3
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	430a      	orrs	r2, r1
 8005440:	635a      	str	r2, [r3, #52]	; 0x34
 8005442:	e04c      	b.n	80054de <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	685b      	ldr	r3, [r3, #4]
 8005448:	2b0c      	cmp	r3, #12
 800544a:	d824      	bhi.n	8005496 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	685a      	ldr	r2, [r3, #4]
 8005456:	4613      	mov	r3, r2
 8005458:	009b      	lsls	r3, r3, #2
 800545a:	4413      	add	r3, r2
 800545c:	3b23      	subs	r3, #35	; 0x23
 800545e:	221f      	movs	r2, #31
 8005460:	fa02 f303 	lsl.w	r3, r2, r3
 8005464:	43da      	mvns	r2, r3
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	400a      	ands	r2, r1
 800546c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005474:	683b      	ldr	r3, [r7, #0]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	b29b      	uxth	r3, r3
 800547a:	4618      	mov	r0, r3
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	685a      	ldr	r2, [r3, #4]
 8005480:	4613      	mov	r3, r2
 8005482:	009b      	lsls	r3, r3, #2
 8005484:	4413      	add	r3, r2
 8005486:	3b23      	subs	r3, #35	; 0x23
 8005488:	fa00 f203 	lsl.w	r2, r0, r3
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	430a      	orrs	r2, r1
 8005492:	631a      	str	r2, [r3, #48]	; 0x30
 8005494:	e023      	b.n	80054de <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	685a      	ldr	r2, [r3, #4]
 80054a0:	4613      	mov	r3, r2
 80054a2:	009b      	lsls	r3, r3, #2
 80054a4:	4413      	add	r3, r2
 80054a6:	3b41      	subs	r3, #65	; 0x41
 80054a8:	221f      	movs	r2, #31
 80054aa:	fa02 f303 	lsl.w	r3, r2, r3
 80054ae:	43da      	mvns	r2, r3
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	400a      	ands	r2, r1
 80054b6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	b29b      	uxth	r3, r3
 80054c4:	4618      	mov	r0, r3
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	685a      	ldr	r2, [r3, #4]
 80054ca:	4613      	mov	r3, r2
 80054cc:	009b      	lsls	r3, r3, #2
 80054ce:	4413      	add	r3, r2
 80054d0:	3b41      	subs	r3, #65	; 0x41
 80054d2:	fa00 f203 	lsl.w	r2, r0, r3
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	430a      	orrs	r2, r1
 80054dc:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80054de:	4b22      	ldr	r3, [pc, #136]	; (8005568 <HAL_ADC_ConfigChannel+0x234>)
 80054e0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4a21      	ldr	r2, [pc, #132]	; (800556c <HAL_ADC_ConfigChannel+0x238>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d109      	bne.n	8005500 <HAL_ADC_ConfigChannel+0x1cc>
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	2b12      	cmp	r3, #18
 80054f2:	d105      	bne.n	8005500 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	685b      	ldr	r3, [r3, #4]
 80054f8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	4a19      	ldr	r2, [pc, #100]	; (800556c <HAL_ADC_ConfigChannel+0x238>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d123      	bne.n	8005552 <HAL_ADC_ConfigChannel+0x21e>
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	2b10      	cmp	r3, #16
 8005510:	d003      	beq.n	800551a <HAL_ADC_ConfigChannel+0x1e6>
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	2b11      	cmp	r3, #17
 8005518:	d11b      	bne.n	8005552 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	685b      	ldr	r3, [r3, #4]
 800551e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	2b10      	cmp	r3, #16
 800552c:	d111      	bne.n	8005552 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800552e:	4b10      	ldr	r3, [pc, #64]	; (8005570 <HAL_ADC_ConfigChannel+0x23c>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	4a10      	ldr	r2, [pc, #64]	; (8005574 <HAL_ADC_ConfigChannel+0x240>)
 8005534:	fba2 2303 	umull	r2, r3, r2, r3
 8005538:	0c9a      	lsrs	r2, r3, #18
 800553a:	4613      	mov	r3, r2
 800553c:	009b      	lsls	r3, r3, #2
 800553e:	4413      	add	r3, r2
 8005540:	005b      	lsls	r3, r3, #1
 8005542:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005544:	e002      	b.n	800554c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8005546:	68bb      	ldr	r3, [r7, #8]
 8005548:	3b01      	subs	r3, #1
 800554a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800554c:	68bb      	ldr	r3, [r7, #8]
 800554e:	2b00      	cmp	r3, #0
 8005550:	d1f9      	bne.n	8005546 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2200      	movs	r2, #0
 8005556:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800555a:	2300      	movs	r3, #0
}
 800555c:	4618      	mov	r0, r3
 800555e:	3714      	adds	r7, #20
 8005560:	46bd      	mov	sp, r7
 8005562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005566:	4770      	bx	lr
 8005568:	40012300 	.word	0x40012300
 800556c:	40012000 	.word	0x40012000
 8005570:	20000004 	.word	0x20000004
 8005574:	431bde83 	.word	0x431bde83

08005578 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005578:	b480      	push	{r7}
 800557a:	b085      	sub	sp, #20
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005580:	4b79      	ldr	r3, [pc, #484]	; (8005768 <ADC_Init+0x1f0>)
 8005582:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	685b      	ldr	r3, [r3, #4]
 8005588:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	685a      	ldr	r2, [r3, #4]
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	685b      	ldr	r3, [r3, #4]
 8005598:	431a      	orrs	r2, r3
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	685a      	ldr	r2, [r3, #4]
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80055ac:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	6859      	ldr	r1, [r3, #4]
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	691b      	ldr	r3, [r3, #16]
 80055b8:	021a      	lsls	r2, r3, #8
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	430a      	orrs	r2, r1
 80055c0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	685a      	ldr	r2, [r3, #4]
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80055d0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	6859      	ldr	r1, [r3, #4]
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	689a      	ldr	r2, [r3, #8]
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	430a      	orrs	r2, r1
 80055e2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	689a      	ldr	r2, [r3, #8]
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80055f2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	6899      	ldr	r1, [r3, #8]
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	68da      	ldr	r2, [r3, #12]
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	430a      	orrs	r2, r1
 8005604:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800560a:	4a58      	ldr	r2, [pc, #352]	; (800576c <ADC_Init+0x1f4>)
 800560c:	4293      	cmp	r3, r2
 800560e:	d022      	beq.n	8005656 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	689a      	ldr	r2, [r3, #8]
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800561e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	6899      	ldr	r1, [r3, #8]
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	430a      	orrs	r2, r1
 8005630:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	689a      	ldr	r2, [r3, #8]
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005640:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	6899      	ldr	r1, [r3, #8]
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	430a      	orrs	r2, r1
 8005652:	609a      	str	r2, [r3, #8]
 8005654:	e00f      	b.n	8005676 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	689a      	ldr	r2, [r3, #8]
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005664:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	689a      	ldr	r2, [r3, #8]
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005674:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	689a      	ldr	r2, [r3, #8]
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f022 0202 	bic.w	r2, r2, #2
 8005684:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	6899      	ldr	r1, [r3, #8]
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	7e1b      	ldrb	r3, [r3, #24]
 8005690:	005a      	lsls	r2, r3, #1
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	430a      	orrs	r2, r1
 8005698:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	f893 3020 	ldrb.w	r3, [r3, #32]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d01b      	beq.n	80056dc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	685a      	ldr	r2, [r3, #4]
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80056b2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	685a      	ldr	r2, [r3, #4]
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80056c2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	6859      	ldr	r1, [r3, #4]
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ce:	3b01      	subs	r3, #1
 80056d0:	035a      	lsls	r2, r3, #13
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	430a      	orrs	r2, r1
 80056d8:	605a      	str	r2, [r3, #4]
 80056da:	e007      	b.n	80056ec <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	685a      	ldr	r2, [r3, #4]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80056ea:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80056fa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	69db      	ldr	r3, [r3, #28]
 8005706:	3b01      	subs	r3, #1
 8005708:	051a      	lsls	r2, r3, #20
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	430a      	orrs	r2, r1
 8005710:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	689a      	ldr	r2, [r3, #8]
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005720:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	6899      	ldr	r1, [r3, #8]
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800572e:	025a      	lsls	r2, r3, #9
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	430a      	orrs	r2, r1
 8005736:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	689a      	ldr	r2, [r3, #8]
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005746:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	6899      	ldr	r1, [r3, #8]
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	695b      	ldr	r3, [r3, #20]
 8005752:	029a      	lsls	r2, r3, #10
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	430a      	orrs	r2, r1
 800575a:	609a      	str	r2, [r3, #8]
}
 800575c:	bf00      	nop
 800575e:	3714      	adds	r7, #20
 8005760:	46bd      	mov	sp, r7
 8005762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005766:	4770      	bx	lr
 8005768:	40012300 	.word	0x40012300
 800576c:	0f000001 	.word	0x0f000001

08005770 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8005770:	b580      	push	{r7, lr}
 8005772:	b084      	sub	sp, #16
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800577c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005782:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005786:	2b00      	cmp	r3, #0
 8005788:	d13c      	bne.n	8005804 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800578e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	689b      	ldr	r3, [r3, #8]
 800579c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d12b      	bne.n	80057fc <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d127      	bne.n	80057fc <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057b2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d006      	beq.n	80057c8 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	689b      	ldr	r3, [r3, #8]
 80057c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d119      	bne.n	80057fc <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	685a      	ldr	r2, [r3, #4]
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f022 0220 	bic.w	r2, r2, #32
 80057d6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057dc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d105      	bne.n	80057fc <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057f4:	f043 0201 	orr.w	r2, r3, #1
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80057fc:	68f8      	ldr	r0, [r7, #12]
 80057fe:	f7ff fd7b 	bl	80052f8 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005802:	e00e      	b.n	8005822 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005808:	f003 0310 	and.w	r3, r3, #16
 800580c:	2b00      	cmp	r3, #0
 800580e:	d003      	beq.n	8005818 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8005810:	68f8      	ldr	r0, [r7, #12]
 8005812:	f7ff fd85 	bl	8005320 <HAL_ADC_ErrorCallback>
}
 8005816:	e004      	b.n	8005822 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800581c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800581e:	6878      	ldr	r0, [r7, #4]
 8005820:	4798      	blx	r3
}
 8005822:	bf00      	nop
 8005824:	3710      	adds	r7, #16
 8005826:	46bd      	mov	sp, r7
 8005828:	bd80      	pop	{r7, pc}

0800582a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800582a:	b580      	push	{r7, lr}
 800582c:	b084      	sub	sp, #16
 800582e:	af00      	add	r7, sp, #0
 8005830:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005836:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005838:	68f8      	ldr	r0, [r7, #12]
 800583a:	f7ff fd67 	bl	800530c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800583e:	bf00      	nop
 8005840:	3710      	adds	r7, #16
 8005842:	46bd      	mov	sp, r7
 8005844:	bd80      	pop	{r7, pc}

08005846 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8005846:	b580      	push	{r7, lr}
 8005848:	b084      	sub	sp, #16
 800584a:	af00      	add	r7, sp, #0
 800584c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005852:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	2240      	movs	r2, #64	; 0x40
 8005858:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800585e:	f043 0204 	orr.w	r2, r3, #4
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005866:	68f8      	ldr	r0, [r7, #12]
 8005868:	f7ff fd5a 	bl	8005320 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800586c:	bf00      	nop
 800586e:	3710      	adds	r7, #16
 8005870:	46bd      	mov	sp, r7
 8005872:	bd80      	pop	{r7, pc}

08005874 <__NVIC_SetPriorityGrouping>:
{
 8005874:	b480      	push	{r7}
 8005876:	b085      	sub	sp, #20
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	f003 0307 	and.w	r3, r3, #7
 8005882:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005884:	4b0c      	ldr	r3, [pc, #48]	; (80058b8 <__NVIC_SetPriorityGrouping+0x44>)
 8005886:	68db      	ldr	r3, [r3, #12]
 8005888:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800588a:	68ba      	ldr	r2, [r7, #8]
 800588c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005890:	4013      	ands	r3, r2
 8005892:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005898:	68bb      	ldr	r3, [r7, #8]
 800589a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800589c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80058a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80058a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80058a6:	4a04      	ldr	r2, [pc, #16]	; (80058b8 <__NVIC_SetPriorityGrouping+0x44>)
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	60d3      	str	r3, [r2, #12]
}
 80058ac:	bf00      	nop
 80058ae:	3714      	adds	r7, #20
 80058b0:	46bd      	mov	sp, r7
 80058b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b6:	4770      	bx	lr
 80058b8:	e000ed00 	.word	0xe000ed00

080058bc <__NVIC_GetPriorityGrouping>:
{
 80058bc:	b480      	push	{r7}
 80058be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80058c0:	4b04      	ldr	r3, [pc, #16]	; (80058d4 <__NVIC_GetPriorityGrouping+0x18>)
 80058c2:	68db      	ldr	r3, [r3, #12]
 80058c4:	0a1b      	lsrs	r3, r3, #8
 80058c6:	f003 0307 	and.w	r3, r3, #7
}
 80058ca:	4618      	mov	r0, r3
 80058cc:	46bd      	mov	sp, r7
 80058ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d2:	4770      	bx	lr
 80058d4:	e000ed00 	.word	0xe000ed00

080058d8 <__NVIC_EnableIRQ>:
{
 80058d8:	b480      	push	{r7}
 80058da:	b083      	sub	sp, #12
 80058dc:	af00      	add	r7, sp, #0
 80058de:	4603      	mov	r3, r0
 80058e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80058e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	db0b      	blt.n	8005902 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80058ea:	79fb      	ldrb	r3, [r7, #7]
 80058ec:	f003 021f 	and.w	r2, r3, #31
 80058f0:	4907      	ldr	r1, [pc, #28]	; (8005910 <__NVIC_EnableIRQ+0x38>)
 80058f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058f6:	095b      	lsrs	r3, r3, #5
 80058f8:	2001      	movs	r0, #1
 80058fa:	fa00 f202 	lsl.w	r2, r0, r2
 80058fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005902:	bf00      	nop
 8005904:	370c      	adds	r7, #12
 8005906:	46bd      	mov	sp, r7
 8005908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590c:	4770      	bx	lr
 800590e:	bf00      	nop
 8005910:	e000e100 	.word	0xe000e100

08005914 <__NVIC_SetPriority>:
{
 8005914:	b480      	push	{r7}
 8005916:	b083      	sub	sp, #12
 8005918:	af00      	add	r7, sp, #0
 800591a:	4603      	mov	r3, r0
 800591c:	6039      	str	r1, [r7, #0]
 800591e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005920:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005924:	2b00      	cmp	r3, #0
 8005926:	db0a      	blt.n	800593e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	b2da      	uxtb	r2, r3
 800592c:	490c      	ldr	r1, [pc, #48]	; (8005960 <__NVIC_SetPriority+0x4c>)
 800592e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005932:	0112      	lsls	r2, r2, #4
 8005934:	b2d2      	uxtb	r2, r2
 8005936:	440b      	add	r3, r1
 8005938:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800593c:	e00a      	b.n	8005954 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	b2da      	uxtb	r2, r3
 8005942:	4908      	ldr	r1, [pc, #32]	; (8005964 <__NVIC_SetPriority+0x50>)
 8005944:	79fb      	ldrb	r3, [r7, #7]
 8005946:	f003 030f 	and.w	r3, r3, #15
 800594a:	3b04      	subs	r3, #4
 800594c:	0112      	lsls	r2, r2, #4
 800594e:	b2d2      	uxtb	r2, r2
 8005950:	440b      	add	r3, r1
 8005952:	761a      	strb	r2, [r3, #24]
}
 8005954:	bf00      	nop
 8005956:	370c      	adds	r7, #12
 8005958:	46bd      	mov	sp, r7
 800595a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595e:	4770      	bx	lr
 8005960:	e000e100 	.word	0xe000e100
 8005964:	e000ed00 	.word	0xe000ed00

08005968 <NVIC_EncodePriority>:
{
 8005968:	b480      	push	{r7}
 800596a:	b089      	sub	sp, #36	; 0x24
 800596c:	af00      	add	r7, sp, #0
 800596e:	60f8      	str	r0, [r7, #12]
 8005970:	60b9      	str	r1, [r7, #8]
 8005972:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	f003 0307 	and.w	r3, r3, #7
 800597a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800597c:	69fb      	ldr	r3, [r7, #28]
 800597e:	f1c3 0307 	rsb	r3, r3, #7
 8005982:	2b04      	cmp	r3, #4
 8005984:	bf28      	it	cs
 8005986:	2304      	movcs	r3, #4
 8005988:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800598a:	69fb      	ldr	r3, [r7, #28]
 800598c:	3304      	adds	r3, #4
 800598e:	2b06      	cmp	r3, #6
 8005990:	d902      	bls.n	8005998 <NVIC_EncodePriority+0x30>
 8005992:	69fb      	ldr	r3, [r7, #28]
 8005994:	3b03      	subs	r3, #3
 8005996:	e000      	b.n	800599a <NVIC_EncodePriority+0x32>
 8005998:	2300      	movs	r3, #0
 800599a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800599c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80059a0:	69bb      	ldr	r3, [r7, #24]
 80059a2:	fa02 f303 	lsl.w	r3, r2, r3
 80059a6:	43da      	mvns	r2, r3
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	401a      	ands	r2, r3
 80059ac:	697b      	ldr	r3, [r7, #20]
 80059ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80059b0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80059b4:	697b      	ldr	r3, [r7, #20]
 80059b6:	fa01 f303 	lsl.w	r3, r1, r3
 80059ba:	43d9      	mvns	r1, r3
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80059c0:	4313      	orrs	r3, r2
}
 80059c2:	4618      	mov	r0, r3
 80059c4:	3724      	adds	r7, #36	; 0x24
 80059c6:	46bd      	mov	sp, r7
 80059c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059cc:	4770      	bx	lr
	...

080059d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b082      	sub	sp, #8
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	3b01      	subs	r3, #1
 80059dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80059e0:	d301      	bcc.n	80059e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80059e2:	2301      	movs	r3, #1
 80059e4:	e00f      	b.n	8005a06 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80059e6:	4a0a      	ldr	r2, [pc, #40]	; (8005a10 <SysTick_Config+0x40>)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	3b01      	subs	r3, #1
 80059ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80059ee:	210f      	movs	r1, #15
 80059f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80059f4:	f7ff ff8e 	bl	8005914 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80059f8:	4b05      	ldr	r3, [pc, #20]	; (8005a10 <SysTick_Config+0x40>)
 80059fa:	2200      	movs	r2, #0
 80059fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80059fe:	4b04      	ldr	r3, [pc, #16]	; (8005a10 <SysTick_Config+0x40>)
 8005a00:	2207      	movs	r2, #7
 8005a02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005a04:	2300      	movs	r3, #0
}
 8005a06:	4618      	mov	r0, r3
 8005a08:	3708      	adds	r7, #8
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	bd80      	pop	{r7, pc}
 8005a0e:	bf00      	nop
 8005a10:	e000e010 	.word	0xe000e010

08005a14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b082      	sub	sp, #8
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005a1c:	6878      	ldr	r0, [r7, #4]
 8005a1e:	f7ff ff29 	bl	8005874 <__NVIC_SetPriorityGrouping>
}
 8005a22:	bf00      	nop
 8005a24:	3708      	adds	r7, #8
 8005a26:	46bd      	mov	sp, r7
 8005a28:	bd80      	pop	{r7, pc}

08005a2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005a2a:	b580      	push	{r7, lr}
 8005a2c:	b086      	sub	sp, #24
 8005a2e:	af00      	add	r7, sp, #0
 8005a30:	4603      	mov	r3, r0
 8005a32:	60b9      	str	r1, [r7, #8]
 8005a34:	607a      	str	r2, [r7, #4]
 8005a36:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005a38:	2300      	movs	r3, #0
 8005a3a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005a3c:	f7ff ff3e 	bl	80058bc <__NVIC_GetPriorityGrouping>
 8005a40:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005a42:	687a      	ldr	r2, [r7, #4]
 8005a44:	68b9      	ldr	r1, [r7, #8]
 8005a46:	6978      	ldr	r0, [r7, #20]
 8005a48:	f7ff ff8e 	bl	8005968 <NVIC_EncodePriority>
 8005a4c:	4602      	mov	r2, r0
 8005a4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005a52:	4611      	mov	r1, r2
 8005a54:	4618      	mov	r0, r3
 8005a56:	f7ff ff5d 	bl	8005914 <__NVIC_SetPriority>
}
 8005a5a:	bf00      	nop
 8005a5c:	3718      	adds	r7, #24
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	bd80      	pop	{r7, pc}

08005a62 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005a62:	b580      	push	{r7, lr}
 8005a64:	b082      	sub	sp, #8
 8005a66:	af00      	add	r7, sp, #0
 8005a68:	4603      	mov	r3, r0
 8005a6a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005a6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a70:	4618      	mov	r0, r3
 8005a72:	f7ff ff31 	bl	80058d8 <__NVIC_EnableIRQ>
}
 8005a76:	bf00      	nop
 8005a78:	3708      	adds	r7, #8
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	bd80      	pop	{r7, pc}

08005a7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005a7e:	b580      	push	{r7, lr}
 8005a80:	b082      	sub	sp, #8
 8005a82:	af00      	add	r7, sp, #0
 8005a84:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005a86:	6878      	ldr	r0, [r7, #4]
 8005a88:	f7ff ffa2 	bl	80059d0 <SysTick_Config>
 8005a8c:	4603      	mov	r3, r0
}
 8005a8e:	4618      	mov	r0, r3
 8005a90:	3708      	adds	r7, #8
 8005a92:	46bd      	mov	sp, r7
 8005a94:	bd80      	pop	{r7, pc}
	...

08005a98 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b086      	sub	sp, #24
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005aa4:	f7ff fac4 	bl	8005030 <HAL_GetTick>
 8005aa8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d101      	bne.n	8005ab4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	e099      	b.n	8005be8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2202      	movs	r2, #2
 8005ac0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	681a      	ldr	r2, [r3, #0]
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f022 0201 	bic.w	r2, r2, #1
 8005ad2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005ad4:	e00f      	b.n	8005af6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005ad6:	f7ff faab 	bl	8005030 <HAL_GetTick>
 8005ada:	4602      	mov	r2, r0
 8005adc:	693b      	ldr	r3, [r7, #16]
 8005ade:	1ad3      	subs	r3, r2, r3
 8005ae0:	2b05      	cmp	r3, #5
 8005ae2:	d908      	bls.n	8005af6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2220      	movs	r2, #32
 8005ae8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2203      	movs	r2, #3
 8005aee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005af2:	2303      	movs	r3, #3
 8005af4:	e078      	b.n	8005be8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f003 0301 	and.w	r3, r3, #1
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d1e8      	bne.n	8005ad6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005b0c:	697a      	ldr	r2, [r7, #20]
 8005b0e:	4b38      	ldr	r3, [pc, #224]	; (8005bf0 <HAL_DMA_Init+0x158>)
 8005b10:	4013      	ands	r3, r2
 8005b12:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	685a      	ldr	r2, [r3, #4]
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	689b      	ldr	r3, [r3, #8]
 8005b1c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005b22:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	691b      	ldr	r3, [r3, #16]
 8005b28:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005b2e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	699b      	ldr	r3, [r3, #24]
 8005b34:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005b3a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6a1b      	ldr	r3, [r3, #32]
 8005b40:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005b42:	697a      	ldr	r2, [r7, #20]
 8005b44:	4313      	orrs	r3, r2
 8005b46:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b4c:	2b04      	cmp	r3, #4
 8005b4e:	d107      	bne.n	8005b60 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b58:	4313      	orrs	r3, r2
 8005b5a:	697a      	ldr	r2, [r7, #20]
 8005b5c:	4313      	orrs	r3, r2
 8005b5e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	697a      	ldr	r2, [r7, #20]
 8005b66:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	695b      	ldr	r3, [r3, #20]
 8005b6e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005b70:	697b      	ldr	r3, [r7, #20]
 8005b72:	f023 0307 	bic.w	r3, r3, #7
 8005b76:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b7c:	697a      	ldr	r2, [r7, #20]
 8005b7e:	4313      	orrs	r3, r2
 8005b80:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b86:	2b04      	cmp	r3, #4
 8005b88:	d117      	bne.n	8005bba <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b8e:	697a      	ldr	r2, [r7, #20]
 8005b90:	4313      	orrs	r3, r2
 8005b92:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d00e      	beq.n	8005bba <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005b9c:	6878      	ldr	r0, [r7, #4]
 8005b9e:	f000 fa91 	bl	80060c4 <DMA_CheckFifoParam>
 8005ba2:	4603      	mov	r3, r0
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d008      	beq.n	8005bba <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2240      	movs	r2, #64	; 0x40
 8005bac:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2201      	movs	r2, #1
 8005bb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	e016      	b.n	8005be8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	697a      	ldr	r2, [r7, #20]
 8005bc0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005bc2:	6878      	ldr	r0, [r7, #4]
 8005bc4:	f000 fa48 	bl	8006058 <DMA_CalcBaseAndBitshift>
 8005bc8:	4603      	mov	r3, r0
 8005bca:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005bd0:	223f      	movs	r2, #63	; 0x3f
 8005bd2:	409a      	lsls	r2, r3
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2200      	movs	r2, #0
 8005bdc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2201      	movs	r2, #1
 8005be2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005be6:	2300      	movs	r3, #0
}
 8005be8:	4618      	mov	r0, r3
 8005bea:	3718      	adds	r7, #24
 8005bec:	46bd      	mov	sp, r7
 8005bee:	bd80      	pop	{r7, pc}
 8005bf0:	f010803f 	.word	0xf010803f

08005bf4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b086      	sub	sp, #24
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	60f8      	str	r0, [r7, #12]
 8005bfc:	60b9      	str	r1, [r7, #8]
 8005bfe:	607a      	str	r2, [r7, #4]
 8005c00:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005c02:	2300      	movs	r3, #0
 8005c04:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c0a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005c12:	2b01      	cmp	r3, #1
 8005c14:	d101      	bne.n	8005c1a <HAL_DMA_Start_IT+0x26>
 8005c16:	2302      	movs	r3, #2
 8005c18:	e040      	b.n	8005c9c <HAL_DMA_Start_IT+0xa8>
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	2201      	movs	r2, #1
 8005c1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005c28:	b2db      	uxtb	r3, r3
 8005c2a:	2b01      	cmp	r3, #1
 8005c2c:	d12f      	bne.n	8005c8e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	2202      	movs	r2, #2
 8005c32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	2200      	movs	r2, #0
 8005c3a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	687a      	ldr	r2, [r7, #4]
 8005c40:	68b9      	ldr	r1, [r7, #8]
 8005c42:	68f8      	ldr	r0, [r7, #12]
 8005c44:	f000 f9da 	bl	8005ffc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c4c:	223f      	movs	r2, #63	; 0x3f
 8005c4e:	409a      	lsls	r2, r3
 8005c50:	693b      	ldr	r3, [r7, #16]
 8005c52:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	681a      	ldr	r2, [r3, #0]
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f042 0216 	orr.w	r2, r2, #22
 8005c62:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d007      	beq.n	8005c7c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	681a      	ldr	r2, [r3, #0]
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f042 0208 	orr.w	r2, r2, #8
 8005c7a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	681a      	ldr	r2, [r3, #0]
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f042 0201 	orr.w	r2, r2, #1
 8005c8a:	601a      	str	r2, [r3, #0]
 8005c8c:	e005      	b.n	8005c9a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	2200      	movs	r2, #0
 8005c92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005c96:	2302      	movs	r3, #2
 8005c98:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005c9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c9c:	4618      	mov	r0, r3
 8005c9e:	3718      	adds	r7, #24
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	bd80      	pop	{r7, pc}

08005ca4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005ca4:	b480      	push	{r7}
 8005ca6:	b083      	sub	sp, #12
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005cb2:	b2db      	uxtb	r3, r3
 8005cb4:	2b02      	cmp	r3, #2
 8005cb6:	d004      	beq.n	8005cc2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2280      	movs	r2, #128	; 0x80
 8005cbc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	e00c      	b.n	8005cdc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2205      	movs	r2, #5
 8005cc6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	681a      	ldr	r2, [r3, #0]
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f022 0201 	bic.w	r2, r2, #1
 8005cd8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005cda:	2300      	movs	r3, #0
}
 8005cdc:	4618      	mov	r0, r3
 8005cde:	370c      	adds	r7, #12
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce6:	4770      	bx	lr

08005ce8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b086      	sub	sp, #24
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005cf4:	4b92      	ldr	r3, [pc, #584]	; (8005f40 <HAL_DMA_IRQHandler+0x258>)
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4a92      	ldr	r2, [pc, #584]	; (8005f44 <HAL_DMA_IRQHandler+0x25c>)
 8005cfa:	fba2 2303 	umull	r2, r3, r2, r3
 8005cfe:	0a9b      	lsrs	r3, r3, #10
 8005d00:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d06:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005d08:	693b      	ldr	r3, [r7, #16]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d12:	2208      	movs	r2, #8
 8005d14:	409a      	lsls	r2, r3
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	4013      	ands	r3, r2
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d01a      	beq.n	8005d54 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f003 0304 	and.w	r3, r3, #4
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d013      	beq.n	8005d54 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	681a      	ldr	r2, [r3, #0]
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f022 0204 	bic.w	r2, r2, #4
 8005d3a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d40:	2208      	movs	r2, #8
 8005d42:	409a      	lsls	r2, r3
 8005d44:	693b      	ldr	r3, [r7, #16]
 8005d46:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d4c:	f043 0201 	orr.w	r2, r3, #1
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d58:	2201      	movs	r2, #1
 8005d5a:	409a      	lsls	r2, r3
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	4013      	ands	r3, r2
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d012      	beq.n	8005d8a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	695b      	ldr	r3, [r3, #20]
 8005d6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d00b      	beq.n	8005d8a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d76:	2201      	movs	r2, #1
 8005d78:	409a      	lsls	r2, r3
 8005d7a:	693b      	ldr	r3, [r7, #16]
 8005d7c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d82:	f043 0202 	orr.w	r2, r3, #2
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d8e:	2204      	movs	r2, #4
 8005d90:	409a      	lsls	r2, r3
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	4013      	ands	r3, r2
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d012      	beq.n	8005dc0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f003 0302 	and.w	r3, r3, #2
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d00b      	beq.n	8005dc0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005dac:	2204      	movs	r2, #4
 8005dae:	409a      	lsls	r2, r3
 8005db0:	693b      	ldr	r3, [r7, #16]
 8005db2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005db8:	f043 0204 	orr.w	r2, r3, #4
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005dc4:	2210      	movs	r2, #16
 8005dc6:	409a      	lsls	r2, r3
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	4013      	ands	r3, r2
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d043      	beq.n	8005e58 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f003 0308 	and.w	r3, r3, #8
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d03c      	beq.n	8005e58 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005de2:	2210      	movs	r2, #16
 8005de4:	409a      	lsls	r2, r3
 8005de6:	693b      	ldr	r3, [r7, #16]
 8005de8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d018      	beq.n	8005e2a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d108      	bne.n	8005e18 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d024      	beq.n	8005e58 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e12:	6878      	ldr	r0, [r7, #4]
 8005e14:	4798      	blx	r3
 8005e16:	e01f      	b.n	8005e58 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d01b      	beq.n	8005e58 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005e24:	6878      	ldr	r0, [r7, #4]
 8005e26:	4798      	blx	r3
 8005e28:	e016      	b.n	8005e58 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d107      	bne.n	8005e48 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	681a      	ldr	r2, [r3, #0]
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f022 0208 	bic.w	r2, r2, #8
 8005e46:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d003      	beq.n	8005e58 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e54:	6878      	ldr	r0, [r7, #4]
 8005e56:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e5c:	2220      	movs	r2, #32
 8005e5e:	409a      	lsls	r2, r3
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	4013      	ands	r3, r2
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	f000 808e 	beq.w	8005f86 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f003 0310 	and.w	r3, r3, #16
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	f000 8086 	beq.w	8005f86 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e7e:	2220      	movs	r2, #32
 8005e80:	409a      	lsls	r2, r3
 8005e82:	693b      	ldr	r3, [r7, #16]
 8005e84:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005e8c:	b2db      	uxtb	r3, r3
 8005e8e:	2b05      	cmp	r3, #5
 8005e90:	d136      	bne.n	8005f00 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	681a      	ldr	r2, [r3, #0]
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f022 0216 	bic.w	r2, r2, #22
 8005ea0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	695a      	ldr	r2, [r3, #20]
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005eb0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d103      	bne.n	8005ec2 <HAL_DMA_IRQHandler+0x1da>
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d007      	beq.n	8005ed2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	681a      	ldr	r2, [r3, #0]
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f022 0208 	bic.w	r2, r2, #8
 8005ed0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ed6:	223f      	movs	r2, #63	; 0x3f
 8005ed8:	409a      	lsls	r2, r3
 8005eda:	693b      	ldr	r3, [r7, #16]
 8005edc:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2201      	movs	r2, #1
 8005eea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d07d      	beq.n	8005ff2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005efa:	6878      	ldr	r0, [r7, #4]
 8005efc:	4798      	blx	r3
        }
        return;
 8005efe:	e078      	b.n	8005ff2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d01c      	beq.n	8005f48 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d108      	bne.n	8005f2e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d030      	beq.n	8005f86 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f28:	6878      	ldr	r0, [r7, #4]
 8005f2a:	4798      	blx	r3
 8005f2c:	e02b      	b.n	8005f86 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d027      	beq.n	8005f86 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f3a:	6878      	ldr	r0, [r7, #4]
 8005f3c:	4798      	blx	r3
 8005f3e:	e022      	b.n	8005f86 <HAL_DMA_IRQHandler+0x29e>
 8005f40:	20000004 	.word	0x20000004
 8005f44:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d10f      	bne.n	8005f76 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	681a      	ldr	r2, [r3, #0]
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f022 0210 	bic.w	r2, r2, #16
 8005f64:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	2200      	movs	r2, #0
 8005f6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2201      	movs	r2, #1
 8005f72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d003      	beq.n	8005f86 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f82:	6878      	ldr	r0, [r7, #4]
 8005f84:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d032      	beq.n	8005ff4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f92:	f003 0301 	and.w	r3, r3, #1
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d022      	beq.n	8005fe0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2205      	movs	r2, #5
 8005f9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	681a      	ldr	r2, [r3, #0]
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f022 0201 	bic.w	r2, r2, #1
 8005fb0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005fb2:	68bb      	ldr	r3, [r7, #8]
 8005fb4:	3301      	adds	r3, #1
 8005fb6:	60bb      	str	r3, [r7, #8]
 8005fb8:	697a      	ldr	r2, [r7, #20]
 8005fba:	429a      	cmp	r2, r3
 8005fbc:	d307      	bcc.n	8005fce <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f003 0301 	and.w	r3, r3, #1
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d1f2      	bne.n	8005fb2 <HAL_DMA_IRQHandler+0x2ca>
 8005fcc:	e000      	b.n	8005fd0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8005fce:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2201      	movs	r2, #1
 8005fdc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d005      	beq.n	8005ff4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005fec:	6878      	ldr	r0, [r7, #4]
 8005fee:	4798      	blx	r3
 8005ff0:	e000      	b.n	8005ff4 <HAL_DMA_IRQHandler+0x30c>
        return;
 8005ff2:	bf00      	nop
    }
  }
}
 8005ff4:	3718      	adds	r7, #24
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	bd80      	pop	{r7, pc}
 8005ffa:	bf00      	nop

08005ffc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005ffc:	b480      	push	{r7}
 8005ffe:	b085      	sub	sp, #20
 8006000:	af00      	add	r7, sp, #0
 8006002:	60f8      	str	r0, [r7, #12]
 8006004:	60b9      	str	r1, [r7, #8]
 8006006:	607a      	str	r2, [r7, #4]
 8006008:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	681a      	ldr	r2, [r3, #0]
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006018:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	683a      	ldr	r2, [r7, #0]
 8006020:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	689b      	ldr	r3, [r3, #8]
 8006026:	2b40      	cmp	r3, #64	; 0x40
 8006028:	d108      	bne.n	800603c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	687a      	ldr	r2, [r7, #4]
 8006030:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	68ba      	ldr	r2, [r7, #8]
 8006038:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800603a:	e007      	b.n	800604c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	68ba      	ldr	r2, [r7, #8]
 8006042:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	687a      	ldr	r2, [r7, #4]
 800604a:	60da      	str	r2, [r3, #12]
}
 800604c:	bf00      	nop
 800604e:	3714      	adds	r7, #20
 8006050:	46bd      	mov	sp, r7
 8006052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006056:	4770      	bx	lr

08006058 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006058:	b480      	push	{r7}
 800605a:	b085      	sub	sp, #20
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	b2db      	uxtb	r3, r3
 8006066:	3b10      	subs	r3, #16
 8006068:	4a14      	ldr	r2, [pc, #80]	; (80060bc <DMA_CalcBaseAndBitshift+0x64>)
 800606a:	fba2 2303 	umull	r2, r3, r2, r3
 800606e:	091b      	lsrs	r3, r3, #4
 8006070:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006072:	4a13      	ldr	r2, [pc, #76]	; (80060c0 <DMA_CalcBaseAndBitshift+0x68>)
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	4413      	add	r3, r2
 8006078:	781b      	ldrb	r3, [r3, #0]
 800607a:	461a      	mov	r2, r3
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	2b03      	cmp	r3, #3
 8006084:	d909      	bls.n	800609a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800608e:	f023 0303 	bic.w	r3, r3, #3
 8006092:	1d1a      	adds	r2, r3, #4
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	659a      	str	r2, [r3, #88]	; 0x58
 8006098:	e007      	b.n	80060aa <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80060a2:	f023 0303 	bic.w	r3, r3, #3
 80060a6:	687a      	ldr	r2, [r7, #4]
 80060a8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80060ae:	4618      	mov	r0, r3
 80060b0:	3714      	adds	r7, #20
 80060b2:	46bd      	mov	sp, r7
 80060b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b8:	4770      	bx	lr
 80060ba:	bf00      	nop
 80060bc:	aaaaaaab 	.word	0xaaaaaaab
 80060c0:	0800c8ac 	.word	0x0800c8ac

080060c4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80060c4:	b480      	push	{r7}
 80060c6:	b085      	sub	sp, #20
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80060cc:	2300      	movs	r3, #0
 80060ce:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060d4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	699b      	ldr	r3, [r3, #24]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d11f      	bne.n	800611e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80060de:	68bb      	ldr	r3, [r7, #8]
 80060e0:	2b03      	cmp	r3, #3
 80060e2:	d855      	bhi.n	8006190 <DMA_CheckFifoParam+0xcc>
 80060e4:	a201      	add	r2, pc, #4	; (adr r2, 80060ec <DMA_CheckFifoParam+0x28>)
 80060e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060ea:	bf00      	nop
 80060ec:	080060fd 	.word	0x080060fd
 80060f0:	0800610f 	.word	0x0800610f
 80060f4:	080060fd 	.word	0x080060fd
 80060f8:	08006191 	.word	0x08006191
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006100:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006104:	2b00      	cmp	r3, #0
 8006106:	d045      	beq.n	8006194 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8006108:	2301      	movs	r3, #1
 800610a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800610c:	e042      	b.n	8006194 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006112:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006116:	d13f      	bne.n	8006198 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8006118:	2301      	movs	r3, #1
 800611a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800611c:	e03c      	b.n	8006198 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	699b      	ldr	r3, [r3, #24]
 8006122:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006126:	d121      	bne.n	800616c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006128:	68bb      	ldr	r3, [r7, #8]
 800612a:	2b03      	cmp	r3, #3
 800612c:	d836      	bhi.n	800619c <DMA_CheckFifoParam+0xd8>
 800612e:	a201      	add	r2, pc, #4	; (adr r2, 8006134 <DMA_CheckFifoParam+0x70>)
 8006130:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006134:	08006145 	.word	0x08006145
 8006138:	0800614b 	.word	0x0800614b
 800613c:	08006145 	.word	0x08006145
 8006140:	0800615d 	.word	0x0800615d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006144:	2301      	movs	r3, #1
 8006146:	73fb      	strb	r3, [r7, #15]
      break;
 8006148:	e02f      	b.n	80061aa <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800614e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006152:	2b00      	cmp	r3, #0
 8006154:	d024      	beq.n	80061a0 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8006156:	2301      	movs	r3, #1
 8006158:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800615a:	e021      	b.n	80061a0 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006160:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006164:	d11e      	bne.n	80061a4 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8006166:	2301      	movs	r3, #1
 8006168:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800616a:	e01b      	b.n	80061a4 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	2b02      	cmp	r3, #2
 8006170:	d902      	bls.n	8006178 <DMA_CheckFifoParam+0xb4>
 8006172:	2b03      	cmp	r3, #3
 8006174:	d003      	beq.n	800617e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006176:	e018      	b.n	80061aa <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8006178:	2301      	movs	r3, #1
 800617a:	73fb      	strb	r3, [r7, #15]
      break;
 800617c:	e015      	b.n	80061aa <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006182:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006186:	2b00      	cmp	r3, #0
 8006188:	d00e      	beq.n	80061a8 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800618a:	2301      	movs	r3, #1
 800618c:	73fb      	strb	r3, [r7, #15]
      break;
 800618e:	e00b      	b.n	80061a8 <DMA_CheckFifoParam+0xe4>
      break;
 8006190:	bf00      	nop
 8006192:	e00a      	b.n	80061aa <DMA_CheckFifoParam+0xe6>
      break;
 8006194:	bf00      	nop
 8006196:	e008      	b.n	80061aa <DMA_CheckFifoParam+0xe6>
      break;
 8006198:	bf00      	nop
 800619a:	e006      	b.n	80061aa <DMA_CheckFifoParam+0xe6>
      break;
 800619c:	bf00      	nop
 800619e:	e004      	b.n	80061aa <DMA_CheckFifoParam+0xe6>
      break;
 80061a0:	bf00      	nop
 80061a2:	e002      	b.n	80061aa <DMA_CheckFifoParam+0xe6>
      break;   
 80061a4:	bf00      	nop
 80061a6:	e000      	b.n	80061aa <DMA_CheckFifoParam+0xe6>
      break;
 80061a8:	bf00      	nop
    }
  } 
  
  return status; 
 80061aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80061ac:	4618      	mov	r0, r3
 80061ae:	3714      	adds	r7, #20
 80061b0:	46bd      	mov	sp, r7
 80061b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b6:	4770      	bx	lr

080061b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80061b8:	b480      	push	{r7}
 80061ba:	b089      	sub	sp, #36	; 0x24
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
 80061c0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80061c2:	2300      	movs	r3, #0
 80061c4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80061c6:	2300      	movs	r3, #0
 80061c8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80061ca:	2300      	movs	r3, #0
 80061cc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80061ce:	2300      	movs	r3, #0
 80061d0:	61fb      	str	r3, [r7, #28]
 80061d2:	e16b      	b.n	80064ac <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80061d4:	2201      	movs	r2, #1
 80061d6:	69fb      	ldr	r3, [r7, #28]
 80061d8:	fa02 f303 	lsl.w	r3, r2, r3
 80061dc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	697a      	ldr	r2, [r7, #20]
 80061e4:	4013      	ands	r3, r2
 80061e6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80061e8:	693a      	ldr	r2, [r7, #16]
 80061ea:	697b      	ldr	r3, [r7, #20]
 80061ec:	429a      	cmp	r2, r3
 80061ee:	f040 815a 	bne.w	80064a6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	685b      	ldr	r3, [r3, #4]
 80061f6:	2b01      	cmp	r3, #1
 80061f8:	d00b      	beq.n	8006212 <HAL_GPIO_Init+0x5a>
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	685b      	ldr	r3, [r3, #4]
 80061fe:	2b02      	cmp	r3, #2
 8006200:	d007      	beq.n	8006212 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006206:	2b11      	cmp	r3, #17
 8006208:	d003      	beq.n	8006212 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	685b      	ldr	r3, [r3, #4]
 800620e:	2b12      	cmp	r3, #18
 8006210:	d130      	bne.n	8006274 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	689b      	ldr	r3, [r3, #8]
 8006216:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006218:	69fb      	ldr	r3, [r7, #28]
 800621a:	005b      	lsls	r3, r3, #1
 800621c:	2203      	movs	r2, #3
 800621e:	fa02 f303 	lsl.w	r3, r2, r3
 8006222:	43db      	mvns	r3, r3
 8006224:	69ba      	ldr	r2, [r7, #24]
 8006226:	4013      	ands	r3, r2
 8006228:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	68da      	ldr	r2, [r3, #12]
 800622e:	69fb      	ldr	r3, [r7, #28]
 8006230:	005b      	lsls	r3, r3, #1
 8006232:	fa02 f303 	lsl.w	r3, r2, r3
 8006236:	69ba      	ldr	r2, [r7, #24]
 8006238:	4313      	orrs	r3, r2
 800623a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	69ba      	ldr	r2, [r7, #24]
 8006240:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	685b      	ldr	r3, [r3, #4]
 8006246:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006248:	2201      	movs	r2, #1
 800624a:	69fb      	ldr	r3, [r7, #28]
 800624c:	fa02 f303 	lsl.w	r3, r2, r3
 8006250:	43db      	mvns	r3, r3
 8006252:	69ba      	ldr	r2, [r7, #24]
 8006254:	4013      	ands	r3, r2
 8006256:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	685b      	ldr	r3, [r3, #4]
 800625c:	091b      	lsrs	r3, r3, #4
 800625e:	f003 0201 	and.w	r2, r3, #1
 8006262:	69fb      	ldr	r3, [r7, #28]
 8006264:	fa02 f303 	lsl.w	r3, r2, r3
 8006268:	69ba      	ldr	r2, [r7, #24]
 800626a:	4313      	orrs	r3, r2
 800626c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	69ba      	ldr	r2, [r7, #24]
 8006272:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	68db      	ldr	r3, [r3, #12]
 8006278:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800627a:	69fb      	ldr	r3, [r7, #28]
 800627c:	005b      	lsls	r3, r3, #1
 800627e:	2203      	movs	r2, #3
 8006280:	fa02 f303 	lsl.w	r3, r2, r3
 8006284:	43db      	mvns	r3, r3
 8006286:	69ba      	ldr	r2, [r7, #24]
 8006288:	4013      	ands	r3, r2
 800628a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	689a      	ldr	r2, [r3, #8]
 8006290:	69fb      	ldr	r3, [r7, #28]
 8006292:	005b      	lsls	r3, r3, #1
 8006294:	fa02 f303 	lsl.w	r3, r2, r3
 8006298:	69ba      	ldr	r2, [r7, #24]
 800629a:	4313      	orrs	r3, r2
 800629c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	69ba      	ldr	r2, [r7, #24]
 80062a2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	685b      	ldr	r3, [r3, #4]
 80062a8:	2b02      	cmp	r3, #2
 80062aa:	d003      	beq.n	80062b4 <HAL_GPIO_Init+0xfc>
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	685b      	ldr	r3, [r3, #4]
 80062b0:	2b12      	cmp	r3, #18
 80062b2:	d123      	bne.n	80062fc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80062b4:	69fb      	ldr	r3, [r7, #28]
 80062b6:	08da      	lsrs	r2, r3, #3
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	3208      	adds	r2, #8
 80062bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80062c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80062c2:	69fb      	ldr	r3, [r7, #28]
 80062c4:	f003 0307 	and.w	r3, r3, #7
 80062c8:	009b      	lsls	r3, r3, #2
 80062ca:	220f      	movs	r2, #15
 80062cc:	fa02 f303 	lsl.w	r3, r2, r3
 80062d0:	43db      	mvns	r3, r3
 80062d2:	69ba      	ldr	r2, [r7, #24]
 80062d4:	4013      	ands	r3, r2
 80062d6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	691a      	ldr	r2, [r3, #16]
 80062dc:	69fb      	ldr	r3, [r7, #28]
 80062de:	f003 0307 	and.w	r3, r3, #7
 80062e2:	009b      	lsls	r3, r3, #2
 80062e4:	fa02 f303 	lsl.w	r3, r2, r3
 80062e8:	69ba      	ldr	r2, [r7, #24]
 80062ea:	4313      	orrs	r3, r2
 80062ec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80062ee:	69fb      	ldr	r3, [r7, #28]
 80062f0:	08da      	lsrs	r2, r3, #3
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	3208      	adds	r2, #8
 80062f6:	69b9      	ldr	r1, [r7, #24]
 80062f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006302:	69fb      	ldr	r3, [r7, #28]
 8006304:	005b      	lsls	r3, r3, #1
 8006306:	2203      	movs	r2, #3
 8006308:	fa02 f303 	lsl.w	r3, r2, r3
 800630c:	43db      	mvns	r3, r3
 800630e:	69ba      	ldr	r2, [r7, #24]
 8006310:	4013      	ands	r3, r2
 8006312:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006314:	683b      	ldr	r3, [r7, #0]
 8006316:	685b      	ldr	r3, [r3, #4]
 8006318:	f003 0203 	and.w	r2, r3, #3
 800631c:	69fb      	ldr	r3, [r7, #28]
 800631e:	005b      	lsls	r3, r3, #1
 8006320:	fa02 f303 	lsl.w	r3, r2, r3
 8006324:	69ba      	ldr	r2, [r7, #24]
 8006326:	4313      	orrs	r3, r2
 8006328:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	69ba      	ldr	r2, [r7, #24]
 800632e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	685b      	ldr	r3, [r3, #4]
 8006334:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006338:	2b00      	cmp	r3, #0
 800633a:	f000 80b4 	beq.w	80064a6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800633e:	2300      	movs	r3, #0
 8006340:	60fb      	str	r3, [r7, #12]
 8006342:	4b5f      	ldr	r3, [pc, #380]	; (80064c0 <HAL_GPIO_Init+0x308>)
 8006344:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006346:	4a5e      	ldr	r2, [pc, #376]	; (80064c0 <HAL_GPIO_Init+0x308>)
 8006348:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800634c:	6453      	str	r3, [r2, #68]	; 0x44
 800634e:	4b5c      	ldr	r3, [pc, #368]	; (80064c0 <HAL_GPIO_Init+0x308>)
 8006350:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006352:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006356:	60fb      	str	r3, [r7, #12]
 8006358:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800635a:	4a5a      	ldr	r2, [pc, #360]	; (80064c4 <HAL_GPIO_Init+0x30c>)
 800635c:	69fb      	ldr	r3, [r7, #28]
 800635e:	089b      	lsrs	r3, r3, #2
 8006360:	3302      	adds	r3, #2
 8006362:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006366:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006368:	69fb      	ldr	r3, [r7, #28]
 800636a:	f003 0303 	and.w	r3, r3, #3
 800636e:	009b      	lsls	r3, r3, #2
 8006370:	220f      	movs	r2, #15
 8006372:	fa02 f303 	lsl.w	r3, r2, r3
 8006376:	43db      	mvns	r3, r3
 8006378:	69ba      	ldr	r2, [r7, #24]
 800637a:	4013      	ands	r3, r2
 800637c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	4a51      	ldr	r2, [pc, #324]	; (80064c8 <HAL_GPIO_Init+0x310>)
 8006382:	4293      	cmp	r3, r2
 8006384:	d02b      	beq.n	80063de <HAL_GPIO_Init+0x226>
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	4a50      	ldr	r2, [pc, #320]	; (80064cc <HAL_GPIO_Init+0x314>)
 800638a:	4293      	cmp	r3, r2
 800638c:	d025      	beq.n	80063da <HAL_GPIO_Init+0x222>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	4a4f      	ldr	r2, [pc, #316]	; (80064d0 <HAL_GPIO_Init+0x318>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d01f      	beq.n	80063d6 <HAL_GPIO_Init+0x21e>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	4a4e      	ldr	r2, [pc, #312]	; (80064d4 <HAL_GPIO_Init+0x31c>)
 800639a:	4293      	cmp	r3, r2
 800639c:	d019      	beq.n	80063d2 <HAL_GPIO_Init+0x21a>
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	4a4d      	ldr	r2, [pc, #308]	; (80064d8 <HAL_GPIO_Init+0x320>)
 80063a2:	4293      	cmp	r3, r2
 80063a4:	d013      	beq.n	80063ce <HAL_GPIO_Init+0x216>
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	4a4c      	ldr	r2, [pc, #304]	; (80064dc <HAL_GPIO_Init+0x324>)
 80063aa:	4293      	cmp	r3, r2
 80063ac:	d00d      	beq.n	80063ca <HAL_GPIO_Init+0x212>
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	4a4b      	ldr	r2, [pc, #300]	; (80064e0 <HAL_GPIO_Init+0x328>)
 80063b2:	4293      	cmp	r3, r2
 80063b4:	d007      	beq.n	80063c6 <HAL_GPIO_Init+0x20e>
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	4a4a      	ldr	r2, [pc, #296]	; (80064e4 <HAL_GPIO_Init+0x32c>)
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d101      	bne.n	80063c2 <HAL_GPIO_Init+0x20a>
 80063be:	2307      	movs	r3, #7
 80063c0:	e00e      	b.n	80063e0 <HAL_GPIO_Init+0x228>
 80063c2:	2308      	movs	r3, #8
 80063c4:	e00c      	b.n	80063e0 <HAL_GPIO_Init+0x228>
 80063c6:	2306      	movs	r3, #6
 80063c8:	e00a      	b.n	80063e0 <HAL_GPIO_Init+0x228>
 80063ca:	2305      	movs	r3, #5
 80063cc:	e008      	b.n	80063e0 <HAL_GPIO_Init+0x228>
 80063ce:	2304      	movs	r3, #4
 80063d0:	e006      	b.n	80063e0 <HAL_GPIO_Init+0x228>
 80063d2:	2303      	movs	r3, #3
 80063d4:	e004      	b.n	80063e0 <HAL_GPIO_Init+0x228>
 80063d6:	2302      	movs	r3, #2
 80063d8:	e002      	b.n	80063e0 <HAL_GPIO_Init+0x228>
 80063da:	2301      	movs	r3, #1
 80063dc:	e000      	b.n	80063e0 <HAL_GPIO_Init+0x228>
 80063de:	2300      	movs	r3, #0
 80063e0:	69fa      	ldr	r2, [r7, #28]
 80063e2:	f002 0203 	and.w	r2, r2, #3
 80063e6:	0092      	lsls	r2, r2, #2
 80063e8:	4093      	lsls	r3, r2
 80063ea:	69ba      	ldr	r2, [r7, #24]
 80063ec:	4313      	orrs	r3, r2
 80063ee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80063f0:	4934      	ldr	r1, [pc, #208]	; (80064c4 <HAL_GPIO_Init+0x30c>)
 80063f2:	69fb      	ldr	r3, [r7, #28]
 80063f4:	089b      	lsrs	r3, r3, #2
 80063f6:	3302      	adds	r3, #2
 80063f8:	69ba      	ldr	r2, [r7, #24]
 80063fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80063fe:	4b3a      	ldr	r3, [pc, #232]	; (80064e8 <HAL_GPIO_Init+0x330>)
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006404:	693b      	ldr	r3, [r7, #16]
 8006406:	43db      	mvns	r3, r3
 8006408:	69ba      	ldr	r2, [r7, #24]
 800640a:	4013      	ands	r3, r2
 800640c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	685b      	ldr	r3, [r3, #4]
 8006412:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006416:	2b00      	cmp	r3, #0
 8006418:	d003      	beq.n	8006422 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800641a:	69ba      	ldr	r2, [r7, #24]
 800641c:	693b      	ldr	r3, [r7, #16]
 800641e:	4313      	orrs	r3, r2
 8006420:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006422:	4a31      	ldr	r2, [pc, #196]	; (80064e8 <HAL_GPIO_Init+0x330>)
 8006424:	69bb      	ldr	r3, [r7, #24]
 8006426:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8006428:	4b2f      	ldr	r3, [pc, #188]	; (80064e8 <HAL_GPIO_Init+0x330>)
 800642a:	685b      	ldr	r3, [r3, #4]
 800642c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800642e:	693b      	ldr	r3, [r7, #16]
 8006430:	43db      	mvns	r3, r3
 8006432:	69ba      	ldr	r2, [r7, #24]
 8006434:	4013      	ands	r3, r2
 8006436:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	685b      	ldr	r3, [r3, #4]
 800643c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006440:	2b00      	cmp	r3, #0
 8006442:	d003      	beq.n	800644c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006444:	69ba      	ldr	r2, [r7, #24]
 8006446:	693b      	ldr	r3, [r7, #16]
 8006448:	4313      	orrs	r3, r2
 800644a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800644c:	4a26      	ldr	r2, [pc, #152]	; (80064e8 <HAL_GPIO_Init+0x330>)
 800644e:	69bb      	ldr	r3, [r7, #24]
 8006450:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006452:	4b25      	ldr	r3, [pc, #148]	; (80064e8 <HAL_GPIO_Init+0x330>)
 8006454:	689b      	ldr	r3, [r3, #8]
 8006456:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006458:	693b      	ldr	r3, [r7, #16]
 800645a:	43db      	mvns	r3, r3
 800645c:	69ba      	ldr	r2, [r7, #24]
 800645e:	4013      	ands	r3, r2
 8006460:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	685b      	ldr	r3, [r3, #4]
 8006466:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800646a:	2b00      	cmp	r3, #0
 800646c:	d003      	beq.n	8006476 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800646e:	69ba      	ldr	r2, [r7, #24]
 8006470:	693b      	ldr	r3, [r7, #16]
 8006472:	4313      	orrs	r3, r2
 8006474:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006476:	4a1c      	ldr	r2, [pc, #112]	; (80064e8 <HAL_GPIO_Init+0x330>)
 8006478:	69bb      	ldr	r3, [r7, #24]
 800647a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800647c:	4b1a      	ldr	r3, [pc, #104]	; (80064e8 <HAL_GPIO_Init+0x330>)
 800647e:	68db      	ldr	r3, [r3, #12]
 8006480:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006482:	693b      	ldr	r3, [r7, #16]
 8006484:	43db      	mvns	r3, r3
 8006486:	69ba      	ldr	r2, [r7, #24]
 8006488:	4013      	ands	r3, r2
 800648a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800648c:	683b      	ldr	r3, [r7, #0]
 800648e:	685b      	ldr	r3, [r3, #4]
 8006490:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006494:	2b00      	cmp	r3, #0
 8006496:	d003      	beq.n	80064a0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006498:	69ba      	ldr	r2, [r7, #24]
 800649a:	693b      	ldr	r3, [r7, #16]
 800649c:	4313      	orrs	r3, r2
 800649e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80064a0:	4a11      	ldr	r2, [pc, #68]	; (80064e8 <HAL_GPIO_Init+0x330>)
 80064a2:	69bb      	ldr	r3, [r7, #24]
 80064a4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80064a6:	69fb      	ldr	r3, [r7, #28]
 80064a8:	3301      	adds	r3, #1
 80064aa:	61fb      	str	r3, [r7, #28]
 80064ac:	69fb      	ldr	r3, [r7, #28]
 80064ae:	2b0f      	cmp	r3, #15
 80064b0:	f67f ae90 	bls.w	80061d4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80064b4:	bf00      	nop
 80064b6:	3724      	adds	r7, #36	; 0x24
 80064b8:	46bd      	mov	sp, r7
 80064ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064be:	4770      	bx	lr
 80064c0:	40023800 	.word	0x40023800
 80064c4:	40013800 	.word	0x40013800
 80064c8:	40020000 	.word	0x40020000
 80064cc:	40020400 	.word	0x40020400
 80064d0:	40020800 	.word	0x40020800
 80064d4:	40020c00 	.word	0x40020c00
 80064d8:	40021000 	.word	0x40021000
 80064dc:	40021400 	.word	0x40021400
 80064e0:	40021800 	.word	0x40021800
 80064e4:	40021c00 	.word	0x40021c00
 80064e8:	40013c00 	.word	0x40013c00

080064ec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b084      	sub	sp, #16
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d101      	bne.n	80064fe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80064fa:	2301      	movs	r3, #1
 80064fc:	e11f      	b.n	800673e <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006504:	b2db      	uxtb	r3, r3
 8006506:	2b00      	cmp	r3, #0
 8006508:	d106      	bne.n	8006518 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	2200      	movs	r2, #0
 800650e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006512:	6878      	ldr	r0, [r7, #4]
 8006514:	f7fc fea2 	bl	800325c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2224      	movs	r2, #36	; 0x24
 800651c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	681a      	ldr	r2, [r3, #0]
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f022 0201 	bic.w	r2, r2, #1
 800652e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	681a      	ldr	r2, [r3, #0]
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800653e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	681a      	ldr	r2, [r3, #0]
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800654e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006550:	f000 fd3e 	bl	8006fd0 <HAL_RCC_GetPCLK1Freq>
 8006554:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	685b      	ldr	r3, [r3, #4]
 800655a:	4a7b      	ldr	r2, [pc, #492]	; (8006748 <HAL_I2C_Init+0x25c>)
 800655c:	4293      	cmp	r3, r2
 800655e:	d807      	bhi.n	8006570 <HAL_I2C_Init+0x84>
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	4a7a      	ldr	r2, [pc, #488]	; (800674c <HAL_I2C_Init+0x260>)
 8006564:	4293      	cmp	r3, r2
 8006566:	bf94      	ite	ls
 8006568:	2301      	movls	r3, #1
 800656a:	2300      	movhi	r3, #0
 800656c:	b2db      	uxtb	r3, r3
 800656e:	e006      	b.n	800657e <HAL_I2C_Init+0x92>
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	4a77      	ldr	r2, [pc, #476]	; (8006750 <HAL_I2C_Init+0x264>)
 8006574:	4293      	cmp	r3, r2
 8006576:	bf94      	ite	ls
 8006578:	2301      	movls	r3, #1
 800657a:	2300      	movhi	r3, #0
 800657c:	b2db      	uxtb	r3, r3
 800657e:	2b00      	cmp	r3, #0
 8006580:	d001      	beq.n	8006586 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006582:	2301      	movs	r3, #1
 8006584:	e0db      	b.n	800673e <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	4a72      	ldr	r2, [pc, #456]	; (8006754 <HAL_I2C_Init+0x268>)
 800658a:	fba2 2303 	umull	r2, r3, r2, r3
 800658e:	0c9b      	lsrs	r3, r3, #18
 8006590:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	685b      	ldr	r3, [r3, #4]
 8006598:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	68ba      	ldr	r2, [r7, #8]
 80065a2:	430a      	orrs	r2, r1
 80065a4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	6a1b      	ldr	r3, [r3, #32]
 80065ac:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	685b      	ldr	r3, [r3, #4]
 80065b4:	4a64      	ldr	r2, [pc, #400]	; (8006748 <HAL_I2C_Init+0x25c>)
 80065b6:	4293      	cmp	r3, r2
 80065b8:	d802      	bhi.n	80065c0 <HAL_I2C_Init+0xd4>
 80065ba:	68bb      	ldr	r3, [r7, #8]
 80065bc:	3301      	adds	r3, #1
 80065be:	e009      	b.n	80065d4 <HAL_I2C_Init+0xe8>
 80065c0:	68bb      	ldr	r3, [r7, #8]
 80065c2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80065c6:	fb02 f303 	mul.w	r3, r2, r3
 80065ca:	4a63      	ldr	r2, [pc, #396]	; (8006758 <HAL_I2C_Init+0x26c>)
 80065cc:	fba2 2303 	umull	r2, r3, r2, r3
 80065d0:	099b      	lsrs	r3, r3, #6
 80065d2:	3301      	adds	r3, #1
 80065d4:	687a      	ldr	r2, [r7, #4]
 80065d6:	6812      	ldr	r2, [r2, #0]
 80065d8:	430b      	orrs	r3, r1
 80065da:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	69db      	ldr	r3, [r3, #28]
 80065e2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80065e6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	685b      	ldr	r3, [r3, #4]
 80065ee:	4956      	ldr	r1, [pc, #344]	; (8006748 <HAL_I2C_Init+0x25c>)
 80065f0:	428b      	cmp	r3, r1
 80065f2:	d80d      	bhi.n	8006610 <HAL_I2C_Init+0x124>
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	1e59      	subs	r1, r3, #1
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	685b      	ldr	r3, [r3, #4]
 80065fc:	005b      	lsls	r3, r3, #1
 80065fe:	fbb1 f3f3 	udiv	r3, r1, r3
 8006602:	3301      	adds	r3, #1
 8006604:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006608:	2b04      	cmp	r3, #4
 800660a:	bf38      	it	cc
 800660c:	2304      	movcc	r3, #4
 800660e:	e04f      	b.n	80066b0 <HAL_I2C_Init+0x1c4>
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	689b      	ldr	r3, [r3, #8]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d111      	bne.n	800663c <HAL_I2C_Init+0x150>
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	1e58      	subs	r0, r3, #1
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6859      	ldr	r1, [r3, #4]
 8006620:	460b      	mov	r3, r1
 8006622:	005b      	lsls	r3, r3, #1
 8006624:	440b      	add	r3, r1
 8006626:	fbb0 f3f3 	udiv	r3, r0, r3
 800662a:	3301      	adds	r3, #1
 800662c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006630:	2b00      	cmp	r3, #0
 8006632:	bf0c      	ite	eq
 8006634:	2301      	moveq	r3, #1
 8006636:	2300      	movne	r3, #0
 8006638:	b2db      	uxtb	r3, r3
 800663a:	e012      	b.n	8006662 <HAL_I2C_Init+0x176>
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	1e58      	subs	r0, r3, #1
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	6859      	ldr	r1, [r3, #4]
 8006644:	460b      	mov	r3, r1
 8006646:	009b      	lsls	r3, r3, #2
 8006648:	440b      	add	r3, r1
 800664a:	0099      	lsls	r1, r3, #2
 800664c:	440b      	add	r3, r1
 800664e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006652:	3301      	adds	r3, #1
 8006654:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006658:	2b00      	cmp	r3, #0
 800665a:	bf0c      	ite	eq
 800665c:	2301      	moveq	r3, #1
 800665e:	2300      	movne	r3, #0
 8006660:	b2db      	uxtb	r3, r3
 8006662:	2b00      	cmp	r3, #0
 8006664:	d001      	beq.n	800666a <HAL_I2C_Init+0x17e>
 8006666:	2301      	movs	r3, #1
 8006668:	e022      	b.n	80066b0 <HAL_I2C_Init+0x1c4>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	689b      	ldr	r3, [r3, #8]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d10e      	bne.n	8006690 <HAL_I2C_Init+0x1a4>
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	1e58      	subs	r0, r3, #1
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	6859      	ldr	r1, [r3, #4]
 800667a:	460b      	mov	r3, r1
 800667c:	005b      	lsls	r3, r3, #1
 800667e:	440b      	add	r3, r1
 8006680:	fbb0 f3f3 	udiv	r3, r0, r3
 8006684:	3301      	adds	r3, #1
 8006686:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800668a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800668e:	e00f      	b.n	80066b0 <HAL_I2C_Init+0x1c4>
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	1e58      	subs	r0, r3, #1
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	6859      	ldr	r1, [r3, #4]
 8006698:	460b      	mov	r3, r1
 800669a:	009b      	lsls	r3, r3, #2
 800669c:	440b      	add	r3, r1
 800669e:	0099      	lsls	r1, r3, #2
 80066a0:	440b      	add	r3, r1
 80066a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80066a6:	3301      	adds	r3, #1
 80066a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80066ac:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80066b0:	6879      	ldr	r1, [r7, #4]
 80066b2:	6809      	ldr	r1, [r1, #0]
 80066b4:	4313      	orrs	r3, r2
 80066b6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	69da      	ldr	r2, [r3, #28]
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6a1b      	ldr	r3, [r3, #32]
 80066ca:	431a      	orrs	r2, r3
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	430a      	orrs	r2, r1
 80066d2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	689b      	ldr	r3, [r3, #8]
 80066da:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80066de:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80066e2:	687a      	ldr	r2, [r7, #4]
 80066e4:	6911      	ldr	r1, [r2, #16]
 80066e6:	687a      	ldr	r2, [r7, #4]
 80066e8:	68d2      	ldr	r2, [r2, #12]
 80066ea:	4311      	orrs	r1, r2
 80066ec:	687a      	ldr	r2, [r7, #4]
 80066ee:	6812      	ldr	r2, [r2, #0]
 80066f0:	430b      	orrs	r3, r1
 80066f2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	68db      	ldr	r3, [r3, #12]
 80066fa:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	695a      	ldr	r2, [r3, #20]
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	699b      	ldr	r3, [r3, #24]
 8006706:	431a      	orrs	r2, r3
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	430a      	orrs	r2, r1
 800670e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	681a      	ldr	r2, [r3, #0]
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f042 0201 	orr.w	r2, r2, #1
 800671e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2200      	movs	r2, #0
 8006724:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	2220      	movs	r2, #32
 800672a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	2200      	movs	r2, #0
 8006732:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2200      	movs	r2, #0
 8006738:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800673c:	2300      	movs	r3, #0
}
 800673e:	4618      	mov	r0, r3
 8006740:	3710      	adds	r7, #16
 8006742:	46bd      	mov	sp, r7
 8006744:	bd80      	pop	{r7, pc}
 8006746:	bf00      	nop
 8006748:	000186a0 	.word	0x000186a0
 800674c:	001e847f 	.word	0x001e847f
 8006750:	003d08ff 	.word	0x003d08ff
 8006754:	431bde83 	.word	0x431bde83
 8006758:	10624dd3 	.word	0x10624dd3

0800675c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800675c:	b580      	push	{r7, lr}
 800675e:	b086      	sub	sp, #24
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d101      	bne.n	800676e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800676a:	2301      	movs	r3, #1
 800676c:	e25b      	b.n	8006c26 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	f003 0301 	and.w	r3, r3, #1
 8006776:	2b00      	cmp	r3, #0
 8006778:	d075      	beq.n	8006866 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800677a:	4ba3      	ldr	r3, [pc, #652]	; (8006a08 <HAL_RCC_OscConfig+0x2ac>)
 800677c:	689b      	ldr	r3, [r3, #8]
 800677e:	f003 030c 	and.w	r3, r3, #12
 8006782:	2b04      	cmp	r3, #4
 8006784:	d00c      	beq.n	80067a0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006786:	4ba0      	ldr	r3, [pc, #640]	; (8006a08 <HAL_RCC_OscConfig+0x2ac>)
 8006788:	689b      	ldr	r3, [r3, #8]
 800678a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800678e:	2b08      	cmp	r3, #8
 8006790:	d112      	bne.n	80067b8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006792:	4b9d      	ldr	r3, [pc, #628]	; (8006a08 <HAL_RCC_OscConfig+0x2ac>)
 8006794:	685b      	ldr	r3, [r3, #4]
 8006796:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800679a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800679e:	d10b      	bne.n	80067b8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80067a0:	4b99      	ldr	r3, [pc, #612]	; (8006a08 <HAL_RCC_OscConfig+0x2ac>)
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d05b      	beq.n	8006864 <HAL_RCC_OscConfig+0x108>
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	685b      	ldr	r3, [r3, #4]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d157      	bne.n	8006864 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80067b4:	2301      	movs	r3, #1
 80067b6:	e236      	b.n	8006c26 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	685b      	ldr	r3, [r3, #4]
 80067bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80067c0:	d106      	bne.n	80067d0 <HAL_RCC_OscConfig+0x74>
 80067c2:	4b91      	ldr	r3, [pc, #580]	; (8006a08 <HAL_RCC_OscConfig+0x2ac>)
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4a90      	ldr	r2, [pc, #576]	; (8006a08 <HAL_RCC_OscConfig+0x2ac>)
 80067c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80067cc:	6013      	str	r3, [r2, #0]
 80067ce:	e01d      	b.n	800680c <HAL_RCC_OscConfig+0xb0>
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	685b      	ldr	r3, [r3, #4]
 80067d4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80067d8:	d10c      	bne.n	80067f4 <HAL_RCC_OscConfig+0x98>
 80067da:	4b8b      	ldr	r3, [pc, #556]	; (8006a08 <HAL_RCC_OscConfig+0x2ac>)
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	4a8a      	ldr	r2, [pc, #552]	; (8006a08 <HAL_RCC_OscConfig+0x2ac>)
 80067e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80067e4:	6013      	str	r3, [r2, #0]
 80067e6:	4b88      	ldr	r3, [pc, #544]	; (8006a08 <HAL_RCC_OscConfig+0x2ac>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	4a87      	ldr	r2, [pc, #540]	; (8006a08 <HAL_RCC_OscConfig+0x2ac>)
 80067ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80067f0:	6013      	str	r3, [r2, #0]
 80067f2:	e00b      	b.n	800680c <HAL_RCC_OscConfig+0xb0>
 80067f4:	4b84      	ldr	r3, [pc, #528]	; (8006a08 <HAL_RCC_OscConfig+0x2ac>)
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	4a83      	ldr	r2, [pc, #524]	; (8006a08 <HAL_RCC_OscConfig+0x2ac>)
 80067fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80067fe:	6013      	str	r3, [r2, #0]
 8006800:	4b81      	ldr	r3, [pc, #516]	; (8006a08 <HAL_RCC_OscConfig+0x2ac>)
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	4a80      	ldr	r2, [pc, #512]	; (8006a08 <HAL_RCC_OscConfig+0x2ac>)
 8006806:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800680a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	685b      	ldr	r3, [r3, #4]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d013      	beq.n	800683c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006814:	f7fe fc0c 	bl	8005030 <HAL_GetTick>
 8006818:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800681a:	e008      	b.n	800682e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800681c:	f7fe fc08 	bl	8005030 <HAL_GetTick>
 8006820:	4602      	mov	r2, r0
 8006822:	693b      	ldr	r3, [r7, #16]
 8006824:	1ad3      	subs	r3, r2, r3
 8006826:	2b64      	cmp	r3, #100	; 0x64
 8006828:	d901      	bls.n	800682e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800682a:	2303      	movs	r3, #3
 800682c:	e1fb      	b.n	8006c26 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800682e:	4b76      	ldr	r3, [pc, #472]	; (8006a08 <HAL_RCC_OscConfig+0x2ac>)
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006836:	2b00      	cmp	r3, #0
 8006838:	d0f0      	beq.n	800681c <HAL_RCC_OscConfig+0xc0>
 800683a:	e014      	b.n	8006866 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800683c:	f7fe fbf8 	bl	8005030 <HAL_GetTick>
 8006840:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006842:	e008      	b.n	8006856 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006844:	f7fe fbf4 	bl	8005030 <HAL_GetTick>
 8006848:	4602      	mov	r2, r0
 800684a:	693b      	ldr	r3, [r7, #16]
 800684c:	1ad3      	subs	r3, r2, r3
 800684e:	2b64      	cmp	r3, #100	; 0x64
 8006850:	d901      	bls.n	8006856 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006852:	2303      	movs	r3, #3
 8006854:	e1e7      	b.n	8006c26 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006856:	4b6c      	ldr	r3, [pc, #432]	; (8006a08 <HAL_RCC_OscConfig+0x2ac>)
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800685e:	2b00      	cmp	r3, #0
 8006860:	d1f0      	bne.n	8006844 <HAL_RCC_OscConfig+0xe8>
 8006862:	e000      	b.n	8006866 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006864:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	f003 0302 	and.w	r3, r3, #2
 800686e:	2b00      	cmp	r3, #0
 8006870:	d063      	beq.n	800693a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006872:	4b65      	ldr	r3, [pc, #404]	; (8006a08 <HAL_RCC_OscConfig+0x2ac>)
 8006874:	689b      	ldr	r3, [r3, #8]
 8006876:	f003 030c 	and.w	r3, r3, #12
 800687a:	2b00      	cmp	r3, #0
 800687c:	d00b      	beq.n	8006896 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800687e:	4b62      	ldr	r3, [pc, #392]	; (8006a08 <HAL_RCC_OscConfig+0x2ac>)
 8006880:	689b      	ldr	r3, [r3, #8]
 8006882:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006886:	2b08      	cmp	r3, #8
 8006888:	d11c      	bne.n	80068c4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800688a:	4b5f      	ldr	r3, [pc, #380]	; (8006a08 <HAL_RCC_OscConfig+0x2ac>)
 800688c:	685b      	ldr	r3, [r3, #4]
 800688e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006892:	2b00      	cmp	r3, #0
 8006894:	d116      	bne.n	80068c4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006896:	4b5c      	ldr	r3, [pc, #368]	; (8006a08 <HAL_RCC_OscConfig+0x2ac>)
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f003 0302 	and.w	r3, r3, #2
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d005      	beq.n	80068ae <HAL_RCC_OscConfig+0x152>
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	68db      	ldr	r3, [r3, #12]
 80068a6:	2b01      	cmp	r3, #1
 80068a8:	d001      	beq.n	80068ae <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80068aa:	2301      	movs	r3, #1
 80068ac:	e1bb      	b.n	8006c26 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80068ae:	4b56      	ldr	r3, [pc, #344]	; (8006a08 <HAL_RCC_OscConfig+0x2ac>)
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	691b      	ldr	r3, [r3, #16]
 80068ba:	00db      	lsls	r3, r3, #3
 80068bc:	4952      	ldr	r1, [pc, #328]	; (8006a08 <HAL_RCC_OscConfig+0x2ac>)
 80068be:	4313      	orrs	r3, r2
 80068c0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80068c2:	e03a      	b.n	800693a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	68db      	ldr	r3, [r3, #12]
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d020      	beq.n	800690e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80068cc:	4b4f      	ldr	r3, [pc, #316]	; (8006a0c <HAL_RCC_OscConfig+0x2b0>)
 80068ce:	2201      	movs	r2, #1
 80068d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068d2:	f7fe fbad 	bl	8005030 <HAL_GetTick>
 80068d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80068d8:	e008      	b.n	80068ec <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80068da:	f7fe fba9 	bl	8005030 <HAL_GetTick>
 80068de:	4602      	mov	r2, r0
 80068e0:	693b      	ldr	r3, [r7, #16]
 80068e2:	1ad3      	subs	r3, r2, r3
 80068e4:	2b02      	cmp	r3, #2
 80068e6:	d901      	bls.n	80068ec <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80068e8:	2303      	movs	r3, #3
 80068ea:	e19c      	b.n	8006c26 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80068ec:	4b46      	ldr	r3, [pc, #280]	; (8006a08 <HAL_RCC_OscConfig+0x2ac>)
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f003 0302 	and.w	r3, r3, #2
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d0f0      	beq.n	80068da <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80068f8:	4b43      	ldr	r3, [pc, #268]	; (8006a08 <HAL_RCC_OscConfig+0x2ac>)
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	691b      	ldr	r3, [r3, #16]
 8006904:	00db      	lsls	r3, r3, #3
 8006906:	4940      	ldr	r1, [pc, #256]	; (8006a08 <HAL_RCC_OscConfig+0x2ac>)
 8006908:	4313      	orrs	r3, r2
 800690a:	600b      	str	r3, [r1, #0]
 800690c:	e015      	b.n	800693a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800690e:	4b3f      	ldr	r3, [pc, #252]	; (8006a0c <HAL_RCC_OscConfig+0x2b0>)
 8006910:	2200      	movs	r2, #0
 8006912:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006914:	f7fe fb8c 	bl	8005030 <HAL_GetTick>
 8006918:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800691a:	e008      	b.n	800692e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800691c:	f7fe fb88 	bl	8005030 <HAL_GetTick>
 8006920:	4602      	mov	r2, r0
 8006922:	693b      	ldr	r3, [r7, #16]
 8006924:	1ad3      	subs	r3, r2, r3
 8006926:	2b02      	cmp	r3, #2
 8006928:	d901      	bls.n	800692e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800692a:	2303      	movs	r3, #3
 800692c:	e17b      	b.n	8006c26 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800692e:	4b36      	ldr	r3, [pc, #216]	; (8006a08 <HAL_RCC_OscConfig+0x2ac>)
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f003 0302 	and.w	r3, r3, #2
 8006936:	2b00      	cmp	r3, #0
 8006938:	d1f0      	bne.n	800691c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	f003 0308 	and.w	r3, r3, #8
 8006942:	2b00      	cmp	r3, #0
 8006944:	d030      	beq.n	80069a8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	695b      	ldr	r3, [r3, #20]
 800694a:	2b00      	cmp	r3, #0
 800694c:	d016      	beq.n	800697c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800694e:	4b30      	ldr	r3, [pc, #192]	; (8006a10 <HAL_RCC_OscConfig+0x2b4>)
 8006950:	2201      	movs	r2, #1
 8006952:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006954:	f7fe fb6c 	bl	8005030 <HAL_GetTick>
 8006958:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800695a:	e008      	b.n	800696e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800695c:	f7fe fb68 	bl	8005030 <HAL_GetTick>
 8006960:	4602      	mov	r2, r0
 8006962:	693b      	ldr	r3, [r7, #16]
 8006964:	1ad3      	subs	r3, r2, r3
 8006966:	2b02      	cmp	r3, #2
 8006968:	d901      	bls.n	800696e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800696a:	2303      	movs	r3, #3
 800696c:	e15b      	b.n	8006c26 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800696e:	4b26      	ldr	r3, [pc, #152]	; (8006a08 <HAL_RCC_OscConfig+0x2ac>)
 8006970:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006972:	f003 0302 	and.w	r3, r3, #2
 8006976:	2b00      	cmp	r3, #0
 8006978:	d0f0      	beq.n	800695c <HAL_RCC_OscConfig+0x200>
 800697a:	e015      	b.n	80069a8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800697c:	4b24      	ldr	r3, [pc, #144]	; (8006a10 <HAL_RCC_OscConfig+0x2b4>)
 800697e:	2200      	movs	r2, #0
 8006980:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006982:	f7fe fb55 	bl	8005030 <HAL_GetTick>
 8006986:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006988:	e008      	b.n	800699c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800698a:	f7fe fb51 	bl	8005030 <HAL_GetTick>
 800698e:	4602      	mov	r2, r0
 8006990:	693b      	ldr	r3, [r7, #16]
 8006992:	1ad3      	subs	r3, r2, r3
 8006994:	2b02      	cmp	r3, #2
 8006996:	d901      	bls.n	800699c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006998:	2303      	movs	r3, #3
 800699a:	e144      	b.n	8006c26 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800699c:	4b1a      	ldr	r3, [pc, #104]	; (8006a08 <HAL_RCC_OscConfig+0x2ac>)
 800699e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069a0:	f003 0302 	and.w	r3, r3, #2
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d1f0      	bne.n	800698a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f003 0304 	and.w	r3, r3, #4
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	f000 80a0 	beq.w	8006af6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80069b6:	2300      	movs	r3, #0
 80069b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80069ba:	4b13      	ldr	r3, [pc, #76]	; (8006a08 <HAL_RCC_OscConfig+0x2ac>)
 80069bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d10f      	bne.n	80069e6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80069c6:	2300      	movs	r3, #0
 80069c8:	60bb      	str	r3, [r7, #8]
 80069ca:	4b0f      	ldr	r3, [pc, #60]	; (8006a08 <HAL_RCC_OscConfig+0x2ac>)
 80069cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069ce:	4a0e      	ldr	r2, [pc, #56]	; (8006a08 <HAL_RCC_OscConfig+0x2ac>)
 80069d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80069d4:	6413      	str	r3, [r2, #64]	; 0x40
 80069d6:	4b0c      	ldr	r3, [pc, #48]	; (8006a08 <HAL_RCC_OscConfig+0x2ac>)
 80069d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80069de:	60bb      	str	r3, [r7, #8]
 80069e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80069e2:	2301      	movs	r3, #1
 80069e4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80069e6:	4b0b      	ldr	r3, [pc, #44]	; (8006a14 <HAL_RCC_OscConfig+0x2b8>)
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d121      	bne.n	8006a36 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80069f2:	4b08      	ldr	r3, [pc, #32]	; (8006a14 <HAL_RCC_OscConfig+0x2b8>)
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	4a07      	ldr	r2, [pc, #28]	; (8006a14 <HAL_RCC_OscConfig+0x2b8>)
 80069f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80069fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80069fe:	f7fe fb17 	bl	8005030 <HAL_GetTick>
 8006a02:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a04:	e011      	b.n	8006a2a <HAL_RCC_OscConfig+0x2ce>
 8006a06:	bf00      	nop
 8006a08:	40023800 	.word	0x40023800
 8006a0c:	42470000 	.word	0x42470000
 8006a10:	42470e80 	.word	0x42470e80
 8006a14:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006a18:	f7fe fb0a 	bl	8005030 <HAL_GetTick>
 8006a1c:	4602      	mov	r2, r0
 8006a1e:	693b      	ldr	r3, [r7, #16]
 8006a20:	1ad3      	subs	r3, r2, r3
 8006a22:	2b02      	cmp	r3, #2
 8006a24:	d901      	bls.n	8006a2a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8006a26:	2303      	movs	r3, #3
 8006a28:	e0fd      	b.n	8006c26 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a2a:	4b81      	ldr	r3, [pc, #516]	; (8006c30 <HAL_RCC_OscConfig+0x4d4>)
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d0f0      	beq.n	8006a18 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	689b      	ldr	r3, [r3, #8]
 8006a3a:	2b01      	cmp	r3, #1
 8006a3c:	d106      	bne.n	8006a4c <HAL_RCC_OscConfig+0x2f0>
 8006a3e:	4b7d      	ldr	r3, [pc, #500]	; (8006c34 <HAL_RCC_OscConfig+0x4d8>)
 8006a40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a42:	4a7c      	ldr	r2, [pc, #496]	; (8006c34 <HAL_RCC_OscConfig+0x4d8>)
 8006a44:	f043 0301 	orr.w	r3, r3, #1
 8006a48:	6713      	str	r3, [r2, #112]	; 0x70
 8006a4a:	e01c      	b.n	8006a86 <HAL_RCC_OscConfig+0x32a>
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	689b      	ldr	r3, [r3, #8]
 8006a50:	2b05      	cmp	r3, #5
 8006a52:	d10c      	bne.n	8006a6e <HAL_RCC_OscConfig+0x312>
 8006a54:	4b77      	ldr	r3, [pc, #476]	; (8006c34 <HAL_RCC_OscConfig+0x4d8>)
 8006a56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a58:	4a76      	ldr	r2, [pc, #472]	; (8006c34 <HAL_RCC_OscConfig+0x4d8>)
 8006a5a:	f043 0304 	orr.w	r3, r3, #4
 8006a5e:	6713      	str	r3, [r2, #112]	; 0x70
 8006a60:	4b74      	ldr	r3, [pc, #464]	; (8006c34 <HAL_RCC_OscConfig+0x4d8>)
 8006a62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a64:	4a73      	ldr	r2, [pc, #460]	; (8006c34 <HAL_RCC_OscConfig+0x4d8>)
 8006a66:	f043 0301 	orr.w	r3, r3, #1
 8006a6a:	6713      	str	r3, [r2, #112]	; 0x70
 8006a6c:	e00b      	b.n	8006a86 <HAL_RCC_OscConfig+0x32a>
 8006a6e:	4b71      	ldr	r3, [pc, #452]	; (8006c34 <HAL_RCC_OscConfig+0x4d8>)
 8006a70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a72:	4a70      	ldr	r2, [pc, #448]	; (8006c34 <HAL_RCC_OscConfig+0x4d8>)
 8006a74:	f023 0301 	bic.w	r3, r3, #1
 8006a78:	6713      	str	r3, [r2, #112]	; 0x70
 8006a7a:	4b6e      	ldr	r3, [pc, #440]	; (8006c34 <HAL_RCC_OscConfig+0x4d8>)
 8006a7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a7e:	4a6d      	ldr	r2, [pc, #436]	; (8006c34 <HAL_RCC_OscConfig+0x4d8>)
 8006a80:	f023 0304 	bic.w	r3, r3, #4
 8006a84:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	689b      	ldr	r3, [r3, #8]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d015      	beq.n	8006aba <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a8e:	f7fe facf 	bl	8005030 <HAL_GetTick>
 8006a92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a94:	e00a      	b.n	8006aac <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006a96:	f7fe facb 	bl	8005030 <HAL_GetTick>
 8006a9a:	4602      	mov	r2, r0
 8006a9c:	693b      	ldr	r3, [r7, #16]
 8006a9e:	1ad3      	subs	r3, r2, r3
 8006aa0:	f241 3288 	movw	r2, #5000	; 0x1388
 8006aa4:	4293      	cmp	r3, r2
 8006aa6:	d901      	bls.n	8006aac <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8006aa8:	2303      	movs	r3, #3
 8006aaa:	e0bc      	b.n	8006c26 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006aac:	4b61      	ldr	r3, [pc, #388]	; (8006c34 <HAL_RCC_OscConfig+0x4d8>)
 8006aae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ab0:	f003 0302 	and.w	r3, r3, #2
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d0ee      	beq.n	8006a96 <HAL_RCC_OscConfig+0x33a>
 8006ab8:	e014      	b.n	8006ae4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006aba:	f7fe fab9 	bl	8005030 <HAL_GetTick>
 8006abe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006ac0:	e00a      	b.n	8006ad8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006ac2:	f7fe fab5 	bl	8005030 <HAL_GetTick>
 8006ac6:	4602      	mov	r2, r0
 8006ac8:	693b      	ldr	r3, [r7, #16]
 8006aca:	1ad3      	subs	r3, r2, r3
 8006acc:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ad0:	4293      	cmp	r3, r2
 8006ad2:	d901      	bls.n	8006ad8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8006ad4:	2303      	movs	r3, #3
 8006ad6:	e0a6      	b.n	8006c26 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006ad8:	4b56      	ldr	r3, [pc, #344]	; (8006c34 <HAL_RCC_OscConfig+0x4d8>)
 8006ada:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006adc:	f003 0302 	and.w	r3, r3, #2
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d1ee      	bne.n	8006ac2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006ae4:	7dfb      	ldrb	r3, [r7, #23]
 8006ae6:	2b01      	cmp	r3, #1
 8006ae8:	d105      	bne.n	8006af6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006aea:	4b52      	ldr	r3, [pc, #328]	; (8006c34 <HAL_RCC_OscConfig+0x4d8>)
 8006aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006aee:	4a51      	ldr	r2, [pc, #324]	; (8006c34 <HAL_RCC_OscConfig+0x4d8>)
 8006af0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006af4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	699b      	ldr	r3, [r3, #24]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	f000 8092 	beq.w	8006c24 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006b00:	4b4c      	ldr	r3, [pc, #304]	; (8006c34 <HAL_RCC_OscConfig+0x4d8>)
 8006b02:	689b      	ldr	r3, [r3, #8]
 8006b04:	f003 030c 	and.w	r3, r3, #12
 8006b08:	2b08      	cmp	r3, #8
 8006b0a:	d05c      	beq.n	8006bc6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	699b      	ldr	r3, [r3, #24]
 8006b10:	2b02      	cmp	r3, #2
 8006b12:	d141      	bne.n	8006b98 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b14:	4b48      	ldr	r3, [pc, #288]	; (8006c38 <HAL_RCC_OscConfig+0x4dc>)
 8006b16:	2200      	movs	r2, #0
 8006b18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b1a:	f7fe fa89 	bl	8005030 <HAL_GetTick>
 8006b1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b20:	e008      	b.n	8006b34 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006b22:	f7fe fa85 	bl	8005030 <HAL_GetTick>
 8006b26:	4602      	mov	r2, r0
 8006b28:	693b      	ldr	r3, [r7, #16]
 8006b2a:	1ad3      	subs	r3, r2, r3
 8006b2c:	2b02      	cmp	r3, #2
 8006b2e:	d901      	bls.n	8006b34 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8006b30:	2303      	movs	r3, #3
 8006b32:	e078      	b.n	8006c26 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b34:	4b3f      	ldr	r3, [pc, #252]	; (8006c34 <HAL_RCC_OscConfig+0x4d8>)
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d1f0      	bne.n	8006b22 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	69da      	ldr	r2, [r3, #28]
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	6a1b      	ldr	r3, [r3, #32]
 8006b48:	431a      	orrs	r2, r3
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b4e:	019b      	lsls	r3, r3, #6
 8006b50:	431a      	orrs	r2, r3
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b56:	085b      	lsrs	r3, r3, #1
 8006b58:	3b01      	subs	r3, #1
 8006b5a:	041b      	lsls	r3, r3, #16
 8006b5c:	431a      	orrs	r2, r3
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b62:	061b      	lsls	r3, r3, #24
 8006b64:	4933      	ldr	r1, [pc, #204]	; (8006c34 <HAL_RCC_OscConfig+0x4d8>)
 8006b66:	4313      	orrs	r3, r2
 8006b68:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006b6a:	4b33      	ldr	r3, [pc, #204]	; (8006c38 <HAL_RCC_OscConfig+0x4dc>)
 8006b6c:	2201      	movs	r2, #1
 8006b6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b70:	f7fe fa5e 	bl	8005030 <HAL_GetTick>
 8006b74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b76:	e008      	b.n	8006b8a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006b78:	f7fe fa5a 	bl	8005030 <HAL_GetTick>
 8006b7c:	4602      	mov	r2, r0
 8006b7e:	693b      	ldr	r3, [r7, #16]
 8006b80:	1ad3      	subs	r3, r2, r3
 8006b82:	2b02      	cmp	r3, #2
 8006b84:	d901      	bls.n	8006b8a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8006b86:	2303      	movs	r3, #3
 8006b88:	e04d      	b.n	8006c26 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b8a:	4b2a      	ldr	r3, [pc, #168]	; (8006c34 <HAL_RCC_OscConfig+0x4d8>)
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d0f0      	beq.n	8006b78 <HAL_RCC_OscConfig+0x41c>
 8006b96:	e045      	b.n	8006c24 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b98:	4b27      	ldr	r3, [pc, #156]	; (8006c38 <HAL_RCC_OscConfig+0x4dc>)
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b9e:	f7fe fa47 	bl	8005030 <HAL_GetTick>
 8006ba2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006ba4:	e008      	b.n	8006bb8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006ba6:	f7fe fa43 	bl	8005030 <HAL_GetTick>
 8006baa:	4602      	mov	r2, r0
 8006bac:	693b      	ldr	r3, [r7, #16]
 8006bae:	1ad3      	subs	r3, r2, r3
 8006bb0:	2b02      	cmp	r3, #2
 8006bb2:	d901      	bls.n	8006bb8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8006bb4:	2303      	movs	r3, #3
 8006bb6:	e036      	b.n	8006c26 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006bb8:	4b1e      	ldr	r3, [pc, #120]	; (8006c34 <HAL_RCC_OscConfig+0x4d8>)
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d1f0      	bne.n	8006ba6 <HAL_RCC_OscConfig+0x44a>
 8006bc4:	e02e      	b.n	8006c24 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	699b      	ldr	r3, [r3, #24]
 8006bca:	2b01      	cmp	r3, #1
 8006bcc:	d101      	bne.n	8006bd2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8006bce:	2301      	movs	r3, #1
 8006bd0:	e029      	b.n	8006c26 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006bd2:	4b18      	ldr	r3, [pc, #96]	; (8006c34 <HAL_RCC_OscConfig+0x4d8>)
 8006bd4:	685b      	ldr	r3, [r3, #4]
 8006bd6:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	69db      	ldr	r3, [r3, #28]
 8006be2:	429a      	cmp	r2, r3
 8006be4:	d11c      	bne.n	8006c20 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006bf0:	429a      	cmp	r2, r3
 8006bf2:	d115      	bne.n	8006c20 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006bf4:	68fa      	ldr	r2, [r7, #12]
 8006bf6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006bfa:	4013      	ands	r3, r2
 8006bfc:	687a      	ldr	r2, [r7, #4]
 8006bfe:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006c00:	4293      	cmp	r3, r2
 8006c02:	d10d      	bne.n	8006c20 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006c0e:	429a      	cmp	r2, r3
 8006c10:	d106      	bne.n	8006c20 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006c1c:	429a      	cmp	r2, r3
 8006c1e:	d001      	beq.n	8006c24 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8006c20:	2301      	movs	r3, #1
 8006c22:	e000      	b.n	8006c26 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8006c24:	2300      	movs	r3, #0
}
 8006c26:	4618      	mov	r0, r3
 8006c28:	3718      	adds	r7, #24
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	bd80      	pop	{r7, pc}
 8006c2e:	bf00      	nop
 8006c30:	40007000 	.word	0x40007000
 8006c34:	40023800 	.word	0x40023800
 8006c38:	42470060 	.word	0x42470060

08006c3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b084      	sub	sp, #16
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	6078      	str	r0, [r7, #4]
 8006c44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d101      	bne.n	8006c50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006c4c:	2301      	movs	r3, #1
 8006c4e:	e0cc      	b.n	8006dea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006c50:	4b68      	ldr	r3, [pc, #416]	; (8006df4 <HAL_RCC_ClockConfig+0x1b8>)
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	f003 030f 	and.w	r3, r3, #15
 8006c58:	683a      	ldr	r2, [r7, #0]
 8006c5a:	429a      	cmp	r2, r3
 8006c5c:	d90c      	bls.n	8006c78 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c5e:	4b65      	ldr	r3, [pc, #404]	; (8006df4 <HAL_RCC_ClockConfig+0x1b8>)
 8006c60:	683a      	ldr	r2, [r7, #0]
 8006c62:	b2d2      	uxtb	r2, r2
 8006c64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c66:	4b63      	ldr	r3, [pc, #396]	; (8006df4 <HAL_RCC_ClockConfig+0x1b8>)
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f003 030f 	and.w	r3, r3, #15
 8006c6e:	683a      	ldr	r2, [r7, #0]
 8006c70:	429a      	cmp	r2, r3
 8006c72:	d001      	beq.n	8006c78 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006c74:	2301      	movs	r3, #1
 8006c76:	e0b8      	b.n	8006dea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f003 0302 	and.w	r3, r3, #2
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d020      	beq.n	8006cc6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	f003 0304 	and.w	r3, r3, #4
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d005      	beq.n	8006c9c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006c90:	4b59      	ldr	r3, [pc, #356]	; (8006df8 <HAL_RCC_ClockConfig+0x1bc>)
 8006c92:	689b      	ldr	r3, [r3, #8]
 8006c94:	4a58      	ldr	r2, [pc, #352]	; (8006df8 <HAL_RCC_ClockConfig+0x1bc>)
 8006c96:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006c9a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	f003 0308 	and.w	r3, r3, #8
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d005      	beq.n	8006cb4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006ca8:	4b53      	ldr	r3, [pc, #332]	; (8006df8 <HAL_RCC_ClockConfig+0x1bc>)
 8006caa:	689b      	ldr	r3, [r3, #8]
 8006cac:	4a52      	ldr	r2, [pc, #328]	; (8006df8 <HAL_RCC_ClockConfig+0x1bc>)
 8006cae:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006cb2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006cb4:	4b50      	ldr	r3, [pc, #320]	; (8006df8 <HAL_RCC_ClockConfig+0x1bc>)
 8006cb6:	689b      	ldr	r3, [r3, #8]
 8006cb8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	689b      	ldr	r3, [r3, #8]
 8006cc0:	494d      	ldr	r1, [pc, #308]	; (8006df8 <HAL_RCC_ClockConfig+0x1bc>)
 8006cc2:	4313      	orrs	r3, r2
 8006cc4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	f003 0301 	and.w	r3, r3, #1
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d044      	beq.n	8006d5c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	685b      	ldr	r3, [r3, #4]
 8006cd6:	2b01      	cmp	r3, #1
 8006cd8:	d107      	bne.n	8006cea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006cda:	4b47      	ldr	r3, [pc, #284]	; (8006df8 <HAL_RCC_ClockConfig+0x1bc>)
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d119      	bne.n	8006d1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006ce6:	2301      	movs	r3, #1
 8006ce8:	e07f      	b.n	8006dea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	685b      	ldr	r3, [r3, #4]
 8006cee:	2b02      	cmp	r3, #2
 8006cf0:	d003      	beq.n	8006cfa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006cf6:	2b03      	cmp	r3, #3
 8006cf8:	d107      	bne.n	8006d0a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006cfa:	4b3f      	ldr	r3, [pc, #252]	; (8006df8 <HAL_RCC_ClockConfig+0x1bc>)
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d109      	bne.n	8006d1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d06:	2301      	movs	r3, #1
 8006d08:	e06f      	b.n	8006dea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006d0a:	4b3b      	ldr	r3, [pc, #236]	; (8006df8 <HAL_RCC_ClockConfig+0x1bc>)
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f003 0302 	and.w	r3, r3, #2
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d101      	bne.n	8006d1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d16:	2301      	movs	r3, #1
 8006d18:	e067      	b.n	8006dea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006d1a:	4b37      	ldr	r3, [pc, #220]	; (8006df8 <HAL_RCC_ClockConfig+0x1bc>)
 8006d1c:	689b      	ldr	r3, [r3, #8]
 8006d1e:	f023 0203 	bic.w	r2, r3, #3
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	685b      	ldr	r3, [r3, #4]
 8006d26:	4934      	ldr	r1, [pc, #208]	; (8006df8 <HAL_RCC_ClockConfig+0x1bc>)
 8006d28:	4313      	orrs	r3, r2
 8006d2a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006d2c:	f7fe f980 	bl	8005030 <HAL_GetTick>
 8006d30:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d32:	e00a      	b.n	8006d4a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006d34:	f7fe f97c 	bl	8005030 <HAL_GetTick>
 8006d38:	4602      	mov	r2, r0
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	1ad3      	subs	r3, r2, r3
 8006d3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d901      	bls.n	8006d4a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006d46:	2303      	movs	r3, #3
 8006d48:	e04f      	b.n	8006dea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d4a:	4b2b      	ldr	r3, [pc, #172]	; (8006df8 <HAL_RCC_ClockConfig+0x1bc>)
 8006d4c:	689b      	ldr	r3, [r3, #8]
 8006d4e:	f003 020c 	and.w	r2, r3, #12
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	685b      	ldr	r3, [r3, #4]
 8006d56:	009b      	lsls	r3, r3, #2
 8006d58:	429a      	cmp	r2, r3
 8006d5a:	d1eb      	bne.n	8006d34 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006d5c:	4b25      	ldr	r3, [pc, #148]	; (8006df4 <HAL_RCC_ClockConfig+0x1b8>)
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f003 030f 	and.w	r3, r3, #15
 8006d64:	683a      	ldr	r2, [r7, #0]
 8006d66:	429a      	cmp	r2, r3
 8006d68:	d20c      	bcs.n	8006d84 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d6a:	4b22      	ldr	r3, [pc, #136]	; (8006df4 <HAL_RCC_ClockConfig+0x1b8>)
 8006d6c:	683a      	ldr	r2, [r7, #0]
 8006d6e:	b2d2      	uxtb	r2, r2
 8006d70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d72:	4b20      	ldr	r3, [pc, #128]	; (8006df4 <HAL_RCC_ClockConfig+0x1b8>)
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f003 030f 	and.w	r3, r3, #15
 8006d7a:	683a      	ldr	r2, [r7, #0]
 8006d7c:	429a      	cmp	r2, r3
 8006d7e:	d001      	beq.n	8006d84 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006d80:	2301      	movs	r3, #1
 8006d82:	e032      	b.n	8006dea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f003 0304 	and.w	r3, r3, #4
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d008      	beq.n	8006da2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006d90:	4b19      	ldr	r3, [pc, #100]	; (8006df8 <HAL_RCC_ClockConfig+0x1bc>)
 8006d92:	689b      	ldr	r3, [r3, #8]
 8006d94:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	68db      	ldr	r3, [r3, #12]
 8006d9c:	4916      	ldr	r1, [pc, #88]	; (8006df8 <HAL_RCC_ClockConfig+0x1bc>)
 8006d9e:	4313      	orrs	r3, r2
 8006da0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f003 0308 	and.w	r3, r3, #8
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d009      	beq.n	8006dc2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006dae:	4b12      	ldr	r3, [pc, #72]	; (8006df8 <HAL_RCC_ClockConfig+0x1bc>)
 8006db0:	689b      	ldr	r3, [r3, #8]
 8006db2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	691b      	ldr	r3, [r3, #16]
 8006dba:	00db      	lsls	r3, r3, #3
 8006dbc:	490e      	ldr	r1, [pc, #56]	; (8006df8 <HAL_RCC_ClockConfig+0x1bc>)
 8006dbe:	4313      	orrs	r3, r2
 8006dc0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006dc2:	f000 f821 	bl	8006e08 <HAL_RCC_GetSysClockFreq>
 8006dc6:	4601      	mov	r1, r0
 8006dc8:	4b0b      	ldr	r3, [pc, #44]	; (8006df8 <HAL_RCC_ClockConfig+0x1bc>)
 8006dca:	689b      	ldr	r3, [r3, #8]
 8006dcc:	091b      	lsrs	r3, r3, #4
 8006dce:	f003 030f 	and.w	r3, r3, #15
 8006dd2:	4a0a      	ldr	r2, [pc, #40]	; (8006dfc <HAL_RCC_ClockConfig+0x1c0>)
 8006dd4:	5cd3      	ldrb	r3, [r2, r3]
 8006dd6:	fa21 f303 	lsr.w	r3, r1, r3
 8006dda:	4a09      	ldr	r2, [pc, #36]	; (8006e00 <HAL_RCC_ClockConfig+0x1c4>)
 8006ddc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006dde:	4b09      	ldr	r3, [pc, #36]	; (8006e04 <HAL_RCC_ClockConfig+0x1c8>)
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	4618      	mov	r0, r3
 8006de4:	f7fe f8e0 	bl	8004fa8 <HAL_InitTick>

  return HAL_OK;
 8006de8:	2300      	movs	r3, #0
}
 8006dea:	4618      	mov	r0, r3
 8006dec:	3710      	adds	r7, #16
 8006dee:	46bd      	mov	sp, r7
 8006df0:	bd80      	pop	{r7, pc}
 8006df2:	bf00      	nop
 8006df4:	40023c00 	.word	0x40023c00
 8006df8:	40023800 	.word	0x40023800
 8006dfc:	0800c884 	.word	0x0800c884
 8006e00:	20000004 	.word	0x20000004
 8006e04:	20000008 	.word	0x20000008

08006e08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006e08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e0a:	b085      	sub	sp, #20
 8006e0c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006e0e:	2300      	movs	r3, #0
 8006e10:	607b      	str	r3, [r7, #4]
 8006e12:	2300      	movs	r3, #0
 8006e14:	60fb      	str	r3, [r7, #12]
 8006e16:	2300      	movs	r3, #0
 8006e18:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006e1e:	4b63      	ldr	r3, [pc, #396]	; (8006fac <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006e20:	689b      	ldr	r3, [r3, #8]
 8006e22:	f003 030c 	and.w	r3, r3, #12
 8006e26:	2b04      	cmp	r3, #4
 8006e28:	d007      	beq.n	8006e3a <HAL_RCC_GetSysClockFreq+0x32>
 8006e2a:	2b08      	cmp	r3, #8
 8006e2c:	d008      	beq.n	8006e40 <HAL_RCC_GetSysClockFreq+0x38>
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	f040 80b4 	bne.w	8006f9c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006e34:	4b5e      	ldr	r3, [pc, #376]	; (8006fb0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8006e36:	60bb      	str	r3, [r7, #8]
       break;
 8006e38:	e0b3      	b.n	8006fa2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006e3a:	4b5e      	ldr	r3, [pc, #376]	; (8006fb4 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8006e3c:	60bb      	str	r3, [r7, #8]
      break;
 8006e3e:	e0b0      	b.n	8006fa2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006e40:	4b5a      	ldr	r3, [pc, #360]	; (8006fac <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006e42:	685b      	ldr	r3, [r3, #4]
 8006e44:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006e48:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006e4a:	4b58      	ldr	r3, [pc, #352]	; (8006fac <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006e4c:	685b      	ldr	r3, [r3, #4]
 8006e4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d04a      	beq.n	8006eec <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006e56:	4b55      	ldr	r3, [pc, #340]	; (8006fac <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006e58:	685b      	ldr	r3, [r3, #4]
 8006e5a:	099b      	lsrs	r3, r3, #6
 8006e5c:	f04f 0400 	mov.w	r4, #0
 8006e60:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006e64:	f04f 0200 	mov.w	r2, #0
 8006e68:	ea03 0501 	and.w	r5, r3, r1
 8006e6c:	ea04 0602 	and.w	r6, r4, r2
 8006e70:	4629      	mov	r1, r5
 8006e72:	4632      	mov	r2, r6
 8006e74:	f04f 0300 	mov.w	r3, #0
 8006e78:	f04f 0400 	mov.w	r4, #0
 8006e7c:	0154      	lsls	r4, r2, #5
 8006e7e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006e82:	014b      	lsls	r3, r1, #5
 8006e84:	4619      	mov	r1, r3
 8006e86:	4622      	mov	r2, r4
 8006e88:	1b49      	subs	r1, r1, r5
 8006e8a:	eb62 0206 	sbc.w	r2, r2, r6
 8006e8e:	f04f 0300 	mov.w	r3, #0
 8006e92:	f04f 0400 	mov.w	r4, #0
 8006e96:	0194      	lsls	r4, r2, #6
 8006e98:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006e9c:	018b      	lsls	r3, r1, #6
 8006e9e:	1a5b      	subs	r3, r3, r1
 8006ea0:	eb64 0402 	sbc.w	r4, r4, r2
 8006ea4:	f04f 0100 	mov.w	r1, #0
 8006ea8:	f04f 0200 	mov.w	r2, #0
 8006eac:	00e2      	lsls	r2, r4, #3
 8006eae:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006eb2:	00d9      	lsls	r1, r3, #3
 8006eb4:	460b      	mov	r3, r1
 8006eb6:	4614      	mov	r4, r2
 8006eb8:	195b      	adds	r3, r3, r5
 8006eba:	eb44 0406 	adc.w	r4, r4, r6
 8006ebe:	f04f 0100 	mov.w	r1, #0
 8006ec2:	f04f 0200 	mov.w	r2, #0
 8006ec6:	0262      	lsls	r2, r4, #9
 8006ec8:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8006ecc:	0259      	lsls	r1, r3, #9
 8006ece:	460b      	mov	r3, r1
 8006ed0:	4614      	mov	r4, r2
 8006ed2:	4618      	mov	r0, r3
 8006ed4:	4621      	mov	r1, r4
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	f04f 0400 	mov.w	r4, #0
 8006edc:	461a      	mov	r2, r3
 8006ede:	4623      	mov	r3, r4
 8006ee0:	f7f9 feb2 	bl	8000c48 <__aeabi_uldivmod>
 8006ee4:	4603      	mov	r3, r0
 8006ee6:	460c      	mov	r4, r1
 8006ee8:	60fb      	str	r3, [r7, #12]
 8006eea:	e049      	b.n	8006f80 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006eec:	4b2f      	ldr	r3, [pc, #188]	; (8006fac <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006eee:	685b      	ldr	r3, [r3, #4]
 8006ef0:	099b      	lsrs	r3, r3, #6
 8006ef2:	f04f 0400 	mov.w	r4, #0
 8006ef6:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006efa:	f04f 0200 	mov.w	r2, #0
 8006efe:	ea03 0501 	and.w	r5, r3, r1
 8006f02:	ea04 0602 	and.w	r6, r4, r2
 8006f06:	4629      	mov	r1, r5
 8006f08:	4632      	mov	r2, r6
 8006f0a:	f04f 0300 	mov.w	r3, #0
 8006f0e:	f04f 0400 	mov.w	r4, #0
 8006f12:	0154      	lsls	r4, r2, #5
 8006f14:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006f18:	014b      	lsls	r3, r1, #5
 8006f1a:	4619      	mov	r1, r3
 8006f1c:	4622      	mov	r2, r4
 8006f1e:	1b49      	subs	r1, r1, r5
 8006f20:	eb62 0206 	sbc.w	r2, r2, r6
 8006f24:	f04f 0300 	mov.w	r3, #0
 8006f28:	f04f 0400 	mov.w	r4, #0
 8006f2c:	0194      	lsls	r4, r2, #6
 8006f2e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006f32:	018b      	lsls	r3, r1, #6
 8006f34:	1a5b      	subs	r3, r3, r1
 8006f36:	eb64 0402 	sbc.w	r4, r4, r2
 8006f3a:	f04f 0100 	mov.w	r1, #0
 8006f3e:	f04f 0200 	mov.w	r2, #0
 8006f42:	00e2      	lsls	r2, r4, #3
 8006f44:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006f48:	00d9      	lsls	r1, r3, #3
 8006f4a:	460b      	mov	r3, r1
 8006f4c:	4614      	mov	r4, r2
 8006f4e:	195b      	adds	r3, r3, r5
 8006f50:	eb44 0406 	adc.w	r4, r4, r6
 8006f54:	f04f 0100 	mov.w	r1, #0
 8006f58:	f04f 0200 	mov.w	r2, #0
 8006f5c:	02a2      	lsls	r2, r4, #10
 8006f5e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8006f62:	0299      	lsls	r1, r3, #10
 8006f64:	460b      	mov	r3, r1
 8006f66:	4614      	mov	r4, r2
 8006f68:	4618      	mov	r0, r3
 8006f6a:	4621      	mov	r1, r4
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	f04f 0400 	mov.w	r4, #0
 8006f72:	461a      	mov	r2, r3
 8006f74:	4623      	mov	r3, r4
 8006f76:	f7f9 fe67 	bl	8000c48 <__aeabi_uldivmod>
 8006f7a:	4603      	mov	r3, r0
 8006f7c:	460c      	mov	r4, r1
 8006f7e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006f80:	4b0a      	ldr	r3, [pc, #40]	; (8006fac <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006f82:	685b      	ldr	r3, [r3, #4]
 8006f84:	0c1b      	lsrs	r3, r3, #16
 8006f86:	f003 0303 	and.w	r3, r3, #3
 8006f8a:	3301      	adds	r3, #1
 8006f8c:	005b      	lsls	r3, r3, #1
 8006f8e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006f90:	68fa      	ldr	r2, [r7, #12]
 8006f92:	683b      	ldr	r3, [r7, #0]
 8006f94:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f98:	60bb      	str	r3, [r7, #8]
      break;
 8006f9a:	e002      	b.n	8006fa2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006f9c:	4b04      	ldr	r3, [pc, #16]	; (8006fb0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8006f9e:	60bb      	str	r3, [r7, #8]
      break;
 8006fa0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006fa2:	68bb      	ldr	r3, [r7, #8]
}
 8006fa4:	4618      	mov	r0, r3
 8006fa6:	3714      	adds	r7, #20
 8006fa8:	46bd      	mov	sp, r7
 8006faa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006fac:	40023800 	.word	0x40023800
 8006fb0:	00f42400 	.word	0x00f42400
 8006fb4:	007a1200 	.word	0x007a1200

08006fb8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006fb8:	b480      	push	{r7}
 8006fba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006fbc:	4b03      	ldr	r3, [pc, #12]	; (8006fcc <HAL_RCC_GetHCLKFreq+0x14>)
 8006fbe:	681b      	ldr	r3, [r3, #0]
}
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc8:	4770      	bx	lr
 8006fca:	bf00      	nop
 8006fcc:	20000004 	.word	0x20000004

08006fd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006fd4:	f7ff fff0 	bl	8006fb8 <HAL_RCC_GetHCLKFreq>
 8006fd8:	4601      	mov	r1, r0
 8006fda:	4b05      	ldr	r3, [pc, #20]	; (8006ff0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006fdc:	689b      	ldr	r3, [r3, #8]
 8006fde:	0a9b      	lsrs	r3, r3, #10
 8006fe0:	f003 0307 	and.w	r3, r3, #7
 8006fe4:	4a03      	ldr	r2, [pc, #12]	; (8006ff4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006fe6:	5cd3      	ldrb	r3, [r2, r3]
 8006fe8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006fec:	4618      	mov	r0, r3
 8006fee:	bd80      	pop	{r7, pc}
 8006ff0:	40023800 	.word	0x40023800
 8006ff4:	0800c894 	.word	0x0800c894

08006ff8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006ffc:	f7ff ffdc 	bl	8006fb8 <HAL_RCC_GetHCLKFreq>
 8007000:	4601      	mov	r1, r0
 8007002:	4b05      	ldr	r3, [pc, #20]	; (8007018 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007004:	689b      	ldr	r3, [r3, #8]
 8007006:	0b5b      	lsrs	r3, r3, #13
 8007008:	f003 0307 	and.w	r3, r3, #7
 800700c:	4a03      	ldr	r2, [pc, #12]	; (800701c <HAL_RCC_GetPCLK2Freq+0x24>)
 800700e:	5cd3      	ldrb	r3, [r2, r3]
 8007010:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007014:	4618      	mov	r0, r3
 8007016:	bd80      	pop	{r7, pc}
 8007018:	40023800 	.word	0x40023800
 800701c:	0800c894 	.word	0x0800c894

08007020 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007020:	b580      	push	{r7, lr}
 8007022:	b082      	sub	sp, #8
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2b00      	cmp	r3, #0
 800702c:	d101      	bne.n	8007032 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800702e:	2301      	movs	r3, #1
 8007030:	e03f      	b.n	80070b2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007038:	b2db      	uxtb	r3, r3
 800703a:	2b00      	cmp	r3, #0
 800703c:	d106      	bne.n	800704c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	2200      	movs	r2, #0
 8007042:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007046:	6878      	ldr	r0, [r7, #4]
 8007048:	f7fd ff12 	bl	8004e70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2224      	movs	r2, #36	; 0x24
 8007050:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	68da      	ldr	r2, [r3, #12]
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007062:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007064:	6878      	ldr	r0, [r7, #4]
 8007066:	f000 faf9 	bl	800765c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	691a      	ldr	r2, [r3, #16]
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007078:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	695a      	ldr	r2, [r3, #20]
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007088:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	68da      	ldr	r2, [r3, #12]
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007098:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2200      	movs	r2, #0
 800709e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2220      	movs	r2, #32
 80070a4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2220      	movs	r2, #32
 80070ac:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80070b0:	2300      	movs	r3, #0
}
 80070b2:	4618      	mov	r0, r3
 80070b4:	3708      	adds	r7, #8
 80070b6:	46bd      	mov	sp, r7
 80070b8:	bd80      	pop	{r7, pc}

080070ba <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80070ba:	b480      	push	{r7}
 80070bc:	b085      	sub	sp, #20
 80070be:	af00      	add	r7, sp, #0
 80070c0:	60f8      	str	r0, [r7, #12]
 80070c2:	60b9      	str	r1, [r7, #8]
 80070c4:	4613      	mov	r3, r2
 80070c6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80070ce:	b2db      	uxtb	r3, r3
 80070d0:	2b20      	cmp	r3, #32
 80070d2:	d130      	bne.n	8007136 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 80070d4:	68bb      	ldr	r3, [r7, #8]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d002      	beq.n	80070e0 <HAL_UART_Transmit_IT+0x26>
 80070da:	88fb      	ldrh	r3, [r7, #6]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d101      	bne.n	80070e4 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80070e0:	2301      	movs	r3, #1
 80070e2:	e029      	b.n	8007138 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80070ea:	2b01      	cmp	r3, #1
 80070ec:	d101      	bne.n	80070f2 <HAL_UART_Transmit_IT+0x38>
 80070ee:	2302      	movs	r3, #2
 80070f0:	e022      	b.n	8007138 <HAL_UART_Transmit_IT+0x7e>
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	2201      	movs	r2, #1
 80070f6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	68ba      	ldr	r2, [r7, #8]
 80070fe:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	88fa      	ldrh	r2, [r7, #6]
 8007104:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	88fa      	ldrh	r2, [r7, #6]
 800710a:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	2200      	movs	r2, #0
 8007110:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	2221      	movs	r2, #33	; 0x21
 8007116:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	2200      	movs	r2, #0
 800711e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	68da      	ldr	r2, [r3, #12]
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007130:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8007132:	2300      	movs	r3, #0
 8007134:	e000      	b.n	8007138 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8007136:	2302      	movs	r3, #2
  }
}
 8007138:	4618      	mov	r0, r3
 800713a:	3714      	adds	r7, #20
 800713c:	46bd      	mov	sp, r7
 800713e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007142:	4770      	bx	lr

08007144 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007144:	b480      	push	{r7}
 8007146:	b085      	sub	sp, #20
 8007148:	af00      	add	r7, sp, #0
 800714a:	60f8      	str	r0, [r7, #12]
 800714c:	60b9      	str	r1, [r7, #8]
 800714e:	4613      	mov	r3, r2
 8007150:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007158:	b2db      	uxtb	r3, r3
 800715a:	2b20      	cmp	r3, #32
 800715c:	d140      	bne.n	80071e0 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800715e:	68bb      	ldr	r3, [r7, #8]
 8007160:	2b00      	cmp	r3, #0
 8007162:	d002      	beq.n	800716a <HAL_UART_Receive_IT+0x26>
 8007164:	88fb      	ldrh	r3, [r7, #6]
 8007166:	2b00      	cmp	r3, #0
 8007168:	d101      	bne.n	800716e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800716a:	2301      	movs	r3, #1
 800716c:	e039      	b.n	80071e2 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007174:	2b01      	cmp	r3, #1
 8007176:	d101      	bne.n	800717c <HAL_UART_Receive_IT+0x38>
 8007178:	2302      	movs	r3, #2
 800717a:	e032      	b.n	80071e2 <HAL_UART_Receive_IT+0x9e>
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	2201      	movs	r2, #1
 8007180:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	68ba      	ldr	r2, [r7, #8]
 8007188:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	88fa      	ldrh	r2, [r7, #6]
 800718e:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	88fa      	ldrh	r2, [r7, #6]
 8007194:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	2200      	movs	r2, #0
 800719a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	2222      	movs	r2, #34	; 0x22
 80071a0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	2200      	movs	r2, #0
 80071a8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	68da      	ldr	r2, [r3, #12]
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80071ba:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	695a      	ldr	r2, [r3, #20]
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	f042 0201 	orr.w	r2, r2, #1
 80071ca:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	68da      	ldr	r2, [r3, #12]
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	f042 0220 	orr.w	r2, r2, #32
 80071da:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80071dc:	2300      	movs	r3, #0
 80071de:	e000      	b.n	80071e2 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80071e0:	2302      	movs	r3, #2
  }
}
 80071e2:	4618      	mov	r0, r3
 80071e4:	3714      	adds	r7, #20
 80071e6:	46bd      	mov	sp, r7
 80071e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ec:	4770      	bx	lr
	...

080071f0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80071f0:	b580      	push	{r7, lr}
 80071f2:	b088      	sub	sp, #32
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	68db      	ldr	r3, [r3, #12]
 8007206:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	695b      	ldr	r3, [r3, #20]
 800720e:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8007210:	2300      	movs	r3, #0
 8007212:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8007214:	2300      	movs	r3, #0
 8007216:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007218:	69fb      	ldr	r3, [r7, #28]
 800721a:	f003 030f 	and.w	r3, r3, #15
 800721e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8007220:	693b      	ldr	r3, [r7, #16]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d10d      	bne.n	8007242 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007226:	69fb      	ldr	r3, [r7, #28]
 8007228:	f003 0320 	and.w	r3, r3, #32
 800722c:	2b00      	cmp	r3, #0
 800722e:	d008      	beq.n	8007242 <HAL_UART_IRQHandler+0x52>
 8007230:	69bb      	ldr	r3, [r7, #24]
 8007232:	f003 0320 	and.w	r3, r3, #32
 8007236:	2b00      	cmp	r3, #0
 8007238:	d003      	beq.n	8007242 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800723a:	6878      	ldr	r0, [r7, #4]
 800723c:	f000 f98c 	bl	8007558 <UART_Receive_IT>
      return;
 8007240:	e0d1      	b.n	80073e6 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007242:	693b      	ldr	r3, [r7, #16]
 8007244:	2b00      	cmp	r3, #0
 8007246:	f000 80b0 	beq.w	80073aa <HAL_UART_IRQHandler+0x1ba>
 800724a:	697b      	ldr	r3, [r7, #20]
 800724c:	f003 0301 	and.w	r3, r3, #1
 8007250:	2b00      	cmp	r3, #0
 8007252:	d105      	bne.n	8007260 <HAL_UART_IRQHandler+0x70>
 8007254:	69bb      	ldr	r3, [r7, #24]
 8007256:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800725a:	2b00      	cmp	r3, #0
 800725c:	f000 80a5 	beq.w	80073aa <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007260:	69fb      	ldr	r3, [r7, #28]
 8007262:	f003 0301 	and.w	r3, r3, #1
 8007266:	2b00      	cmp	r3, #0
 8007268:	d00a      	beq.n	8007280 <HAL_UART_IRQHandler+0x90>
 800726a:	69bb      	ldr	r3, [r7, #24]
 800726c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007270:	2b00      	cmp	r3, #0
 8007272:	d005      	beq.n	8007280 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007278:	f043 0201 	orr.w	r2, r3, #1
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007280:	69fb      	ldr	r3, [r7, #28]
 8007282:	f003 0304 	and.w	r3, r3, #4
 8007286:	2b00      	cmp	r3, #0
 8007288:	d00a      	beq.n	80072a0 <HAL_UART_IRQHandler+0xb0>
 800728a:	697b      	ldr	r3, [r7, #20]
 800728c:	f003 0301 	and.w	r3, r3, #1
 8007290:	2b00      	cmp	r3, #0
 8007292:	d005      	beq.n	80072a0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007298:	f043 0202 	orr.w	r2, r3, #2
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80072a0:	69fb      	ldr	r3, [r7, #28]
 80072a2:	f003 0302 	and.w	r3, r3, #2
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d00a      	beq.n	80072c0 <HAL_UART_IRQHandler+0xd0>
 80072aa:	697b      	ldr	r3, [r7, #20]
 80072ac:	f003 0301 	and.w	r3, r3, #1
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d005      	beq.n	80072c0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072b8:	f043 0204 	orr.w	r2, r3, #4
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80072c0:	69fb      	ldr	r3, [r7, #28]
 80072c2:	f003 0308 	and.w	r3, r3, #8
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d00f      	beq.n	80072ea <HAL_UART_IRQHandler+0xfa>
 80072ca:	69bb      	ldr	r3, [r7, #24]
 80072cc:	f003 0320 	and.w	r3, r3, #32
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d104      	bne.n	80072de <HAL_UART_IRQHandler+0xee>
 80072d4:	697b      	ldr	r3, [r7, #20]
 80072d6:	f003 0301 	and.w	r3, r3, #1
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d005      	beq.n	80072ea <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072e2:	f043 0208 	orr.w	r2, r3, #8
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d078      	beq.n	80073e4 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80072f2:	69fb      	ldr	r3, [r7, #28]
 80072f4:	f003 0320 	and.w	r3, r3, #32
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d007      	beq.n	800730c <HAL_UART_IRQHandler+0x11c>
 80072fc:	69bb      	ldr	r3, [r7, #24]
 80072fe:	f003 0320 	and.w	r3, r3, #32
 8007302:	2b00      	cmp	r3, #0
 8007304:	d002      	beq.n	800730c <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8007306:	6878      	ldr	r0, [r7, #4]
 8007308:	f000 f926 	bl	8007558 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	695b      	ldr	r3, [r3, #20]
 8007312:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007316:	2b40      	cmp	r3, #64	; 0x40
 8007318:	bf0c      	ite	eq
 800731a:	2301      	moveq	r3, #1
 800731c:	2300      	movne	r3, #0
 800731e:	b2db      	uxtb	r3, r3
 8007320:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007326:	f003 0308 	and.w	r3, r3, #8
 800732a:	2b00      	cmp	r3, #0
 800732c:	d102      	bne.n	8007334 <HAL_UART_IRQHandler+0x144>
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	2b00      	cmp	r3, #0
 8007332:	d031      	beq.n	8007398 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007334:	6878      	ldr	r0, [r7, #4]
 8007336:	f000 f86f 	bl	8007418 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	695b      	ldr	r3, [r3, #20]
 8007340:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007344:	2b40      	cmp	r3, #64	; 0x40
 8007346:	d123      	bne.n	8007390 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	695a      	ldr	r2, [r3, #20]
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007356:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800735c:	2b00      	cmp	r3, #0
 800735e:	d013      	beq.n	8007388 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007364:	4a21      	ldr	r2, [pc, #132]	; (80073ec <HAL_UART_IRQHandler+0x1fc>)
 8007366:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800736c:	4618      	mov	r0, r3
 800736e:	f7fe fc99 	bl	8005ca4 <HAL_DMA_Abort_IT>
 8007372:	4603      	mov	r3, r0
 8007374:	2b00      	cmp	r3, #0
 8007376:	d016      	beq.n	80073a6 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800737c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800737e:	687a      	ldr	r2, [r7, #4]
 8007380:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007382:	4610      	mov	r0, r2
 8007384:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007386:	e00e      	b.n	80073a6 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007388:	6878      	ldr	r0, [r7, #4]
 800738a:	f000 f83b 	bl	8007404 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800738e:	e00a      	b.n	80073a6 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007390:	6878      	ldr	r0, [r7, #4]
 8007392:	f000 f837 	bl	8007404 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007396:	e006      	b.n	80073a6 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007398:	6878      	ldr	r0, [r7, #4]
 800739a:	f000 f833 	bl	8007404 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	2200      	movs	r2, #0
 80073a2:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80073a4:	e01e      	b.n	80073e4 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073a6:	bf00      	nop
    return;
 80073a8:	e01c      	b.n	80073e4 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80073aa:	69fb      	ldr	r3, [r7, #28]
 80073ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d008      	beq.n	80073c6 <HAL_UART_IRQHandler+0x1d6>
 80073b4:	69bb      	ldr	r3, [r7, #24]
 80073b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d003      	beq.n	80073c6 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80073be:	6878      	ldr	r0, [r7, #4]
 80073c0:	f000 f85c 	bl	800747c <UART_Transmit_IT>
    return;
 80073c4:	e00f      	b.n	80073e6 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80073c6:	69fb      	ldr	r3, [r7, #28]
 80073c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d00a      	beq.n	80073e6 <HAL_UART_IRQHandler+0x1f6>
 80073d0:	69bb      	ldr	r3, [r7, #24]
 80073d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d005      	beq.n	80073e6 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 80073da:	6878      	ldr	r0, [r7, #4]
 80073dc:	f000 f8a4 	bl	8007528 <UART_EndTransmit_IT>
    return;
 80073e0:	bf00      	nop
 80073e2:	e000      	b.n	80073e6 <HAL_UART_IRQHandler+0x1f6>
    return;
 80073e4:	bf00      	nop
  }
}
 80073e6:	3720      	adds	r7, #32
 80073e8:	46bd      	mov	sp, r7
 80073ea:	bd80      	pop	{r7, pc}
 80073ec:	08007455 	.word	0x08007455

080073f0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80073f0:	b480      	push	{r7}
 80073f2:	b083      	sub	sp, #12
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80073f8:	bf00      	nop
 80073fa:	370c      	adds	r7, #12
 80073fc:	46bd      	mov	sp, r7
 80073fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007402:	4770      	bx	lr

08007404 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007404:	b480      	push	{r7}
 8007406:	b083      	sub	sp, #12
 8007408:	af00      	add	r7, sp, #0
 800740a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800740c:	bf00      	nop
 800740e:	370c      	adds	r7, #12
 8007410:	46bd      	mov	sp, r7
 8007412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007416:	4770      	bx	lr

08007418 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007418:	b480      	push	{r7}
 800741a:	b083      	sub	sp, #12
 800741c:	af00      	add	r7, sp, #0
 800741e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	68da      	ldr	r2, [r3, #12]
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800742e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	695a      	ldr	r2, [r3, #20]
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f022 0201 	bic.w	r2, r2, #1
 800743e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	2220      	movs	r2, #32
 8007444:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8007448:	bf00      	nop
 800744a:	370c      	adds	r7, #12
 800744c:	46bd      	mov	sp, r7
 800744e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007452:	4770      	bx	lr

08007454 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007454:	b580      	push	{r7, lr}
 8007456:	b084      	sub	sp, #16
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007460:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	2200      	movs	r2, #0
 8007466:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	2200      	movs	r2, #0
 800746c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800746e:	68f8      	ldr	r0, [r7, #12]
 8007470:	f7ff ffc8 	bl	8007404 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007474:	bf00      	nop
 8007476:	3710      	adds	r7, #16
 8007478:	46bd      	mov	sp, r7
 800747a:	bd80      	pop	{r7, pc}

0800747c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800747c:	b480      	push	{r7}
 800747e:	b085      	sub	sp, #20
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800748a:	b2db      	uxtb	r3, r3
 800748c:	2b21      	cmp	r3, #33	; 0x21
 800748e:	d144      	bne.n	800751a <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	689b      	ldr	r3, [r3, #8]
 8007494:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007498:	d11a      	bne.n	80074d0 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	6a1b      	ldr	r3, [r3, #32]
 800749e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	881b      	ldrh	r3, [r3, #0]
 80074a4:	461a      	mov	r2, r3
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80074ae:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	691b      	ldr	r3, [r3, #16]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d105      	bne.n	80074c4 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	6a1b      	ldr	r3, [r3, #32]
 80074bc:	1c9a      	adds	r2, r3, #2
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	621a      	str	r2, [r3, #32]
 80074c2:	e00e      	b.n	80074e2 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	6a1b      	ldr	r3, [r3, #32]
 80074c8:	1c5a      	adds	r2, r3, #1
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	621a      	str	r2, [r3, #32]
 80074ce:	e008      	b.n	80074e2 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	6a1b      	ldr	r3, [r3, #32]
 80074d4:	1c59      	adds	r1, r3, #1
 80074d6:	687a      	ldr	r2, [r7, #4]
 80074d8:	6211      	str	r1, [r2, #32]
 80074da:	781a      	ldrb	r2, [r3, #0]
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80074e6:	b29b      	uxth	r3, r3
 80074e8:	3b01      	subs	r3, #1
 80074ea:	b29b      	uxth	r3, r3
 80074ec:	687a      	ldr	r2, [r7, #4]
 80074ee:	4619      	mov	r1, r3
 80074f0:	84d1      	strh	r1, [r2, #38]	; 0x26
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d10f      	bne.n	8007516 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	68da      	ldr	r2, [r3, #12]
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007504:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	68da      	ldr	r2, [r3, #12]
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007514:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007516:	2300      	movs	r3, #0
 8007518:	e000      	b.n	800751c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800751a:	2302      	movs	r3, #2
  }
}
 800751c:	4618      	mov	r0, r3
 800751e:	3714      	adds	r7, #20
 8007520:	46bd      	mov	sp, r7
 8007522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007526:	4770      	bx	lr

08007528 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007528:	b580      	push	{r7, lr}
 800752a:	b082      	sub	sp, #8
 800752c:	af00      	add	r7, sp, #0
 800752e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	68da      	ldr	r2, [r3, #12]
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800753e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2220      	movs	r2, #32
 8007544:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007548:	6878      	ldr	r0, [r7, #4]
 800754a:	f7ff ff51 	bl	80073f0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800754e:	2300      	movs	r3, #0
}
 8007550:	4618      	mov	r0, r3
 8007552:	3708      	adds	r7, #8
 8007554:	46bd      	mov	sp, r7
 8007556:	bd80      	pop	{r7, pc}

08007558 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007558:	b580      	push	{r7, lr}
 800755a:	b084      	sub	sp, #16
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007566:	b2db      	uxtb	r3, r3
 8007568:	2b22      	cmp	r3, #34	; 0x22
 800756a:	d171      	bne.n	8007650 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	689b      	ldr	r3, [r3, #8]
 8007570:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007574:	d123      	bne.n	80075be <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800757a:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	691b      	ldr	r3, [r3, #16]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d10e      	bne.n	80075a2 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	685b      	ldr	r3, [r3, #4]
 800758a:	b29b      	uxth	r3, r3
 800758c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007590:	b29a      	uxth	r2, r3
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800759a:	1c9a      	adds	r2, r3, #2
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	629a      	str	r2, [r3, #40]	; 0x28
 80075a0:	e029      	b.n	80075f6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	685b      	ldr	r3, [r3, #4]
 80075a8:	b29b      	uxth	r3, r3
 80075aa:	b2db      	uxtb	r3, r3
 80075ac:	b29a      	uxth	r2, r3
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075b6:	1c5a      	adds	r2, r3, #1
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	629a      	str	r2, [r3, #40]	; 0x28
 80075bc:	e01b      	b.n	80075f6 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	691b      	ldr	r3, [r3, #16]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d10a      	bne.n	80075dc <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	6858      	ldr	r0, [r3, #4]
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075d0:	1c59      	adds	r1, r3, #1
 80075d2:	687a      	ldr	r2, [r7, #4]
 80075d4:	6291      	str	r1, [r2, #40]	; 0x28
 80075d6:	b2c2      	uxtb	r2, r0
 80075d8:	701a      	strb	r2, [r3, #0]
 80075da:	e00c      	b.n	80075f6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	685b      	ldr	r3, [r3, #4]
 80075e2:	b2da      	uxtb	r2, r3
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075e8:	1c58      	adds	r0, r3, #1
 80075ea:	6879      	ldr	r1, [r7, #4]
 80075ec:	6288      	str	r0, [r1, #40]	; 0x28
 80075ee:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80075f2:	b2d2      	uxtb	r2, r2
 80075f4:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80075fa:	b29b      	uxth	r3, r3
 80075fc:	3b01      	subs	r3, #1
 80075fe:	b29b      	uxth	r3, r3
 8007600:	687a      	ldr	r2, [r7, #4]
 8007602:	4619      	mov	r1, r3
 8007604:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007606:	2b00      	cmp	r3, #0
 8007608:	d120      	bne.n	800764c <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	68da      	ldr	r2, [r3, #12]
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f022 0220 	bic.w	r2, r2, #32
 8007618:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	68da      	ldr	r2, [r3, #12]
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007628:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	695a      	ldr	r2, [r3, #20]
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f022 0201 	bic.w	r2, r2, #1
 8007638:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	2220      	movs	r2, #32
 800763e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8007642:	6878      	ldr	r0, [r7, #4]
 8007644:	f7fc faf6 	bl	8003c34 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8007648:	2300      	movs	r3, #0
 800764a:	e002      	b.n	8007652 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800764c:	2300      	movs	r3, #0
 800764e:	e000      	b.n	8007652 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8007650:	2302      	movs	r3, #2
  }
}
 8007652:	4618      	mov	r0, r3
 8007654:	3710      	adds	r7, #16
 8007656:	46bd      	mov	sp, r7
 8007658:	bd80      	pop	{r7, pc}
	...

0800765c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800765c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007660:	b085      	sub	sp, #20
 8007662:	af00      	add	r7, sp, #0
 8007664:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	691b      	ldr	r3, [r3, #16]
 800766c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	68da      	ldr	r2, [r3, #12]
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	430a      	orrs	r2, r1
 800767a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	689a      	ldr	r2, [r3, #8]
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	691b      	ldr	r3, [r3, #16]
 8007684:	431a      	orrs	r2, r3
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	695b      	ldr	r3, [r3, #20]
 800768a:	431a      	orrs	r2, r3
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	69db      	ldr	r3, [r3, #28]
 8007690:	4313      	orrs	r3, r2
 8007692:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	68db      	ldr	r3, [r3, #12]
 800769a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800769e:	f023 030c 	bic.w	r3, r3, #12
 80076a2:	687a      	ldr	r2, [r7, #4]
 80076a4:	6812      	ldr	r2, [r2, #0]
 80076a6:	68f9      	ldr	r1, [r7, #12]
 80076a8:	430b      	orrs	r3, r1
 80076aa:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	695b      	ldr	r3, [r3, #20]
 80076b2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	699a      	ldr	r2, [r3, #24]
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	430a      	orrs	r2, r1
 80076c0:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	69db      	ldr	r3, [r3, #28]
 80076c6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80076ca:	f040 818b 	bne.w	80079e4 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	4ac1      	ldr	r2, [pc, #772]	; (80079d8 <UART_SetConfig+0x37c>)
 80076d4:	4293      	cmp	r3, r2
 80076d6:	d005      	beq.n	80076e4 <UART_SetConfig+0x88>
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	4abf      	ldr	r2, [pc, #764]	; (80079dc <UART_SetConfig+0x380>)
 80076de:	4293      	cmp	r3, r2
 80076e0:	f040 80bd 	bne.w	800785e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80076e4:	f7ff fc88 	bl	8006ff8 <HAL_RCC_GetPCLK2Freq>
 80076e8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80076ea:	68bb      	ldr	r3, [r7, #8]
 80076ec:	461d      	mov	r5, r3
 80076ee:	f04f 0600 	mov.w	r6, #0
 80076f2:	46a8      	mov	r8, r5
 80076f4:	46b1      	mov	r9, r6
 80076f6:	eb18 0308 	adds.w	r3, r8, r8
 80076fa:	eb49 0409 	adc.w	r4, r9, r9
 80076fe:	4698      	mov	r8, r3
 8007700:	46a1      	mov	r9, r4
 8007702:	eb18 0805 	adds.w	r8, r8, r5
 8007706:	eb49 0906 	adc.w	r9, r9, r6
 800770a:	f04f 0100 	mov.w	r1, #0
 800770e:	f04f 0200 	mov.w	r2, #0
 8007712:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007716:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800771a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800771e:	4688      	mov	r8, r1
 8007720:	4691      	mov	r9, r2
 8007722:	eb18 0005 	adds.w	r0, r8, r5
 8007726:	eb49 0106 	adc.w	r1, r9, r6
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	685b      	ldr	r3, [r3, #4]
 800772e:	461d      	mov	r5, r3
 8007730:	f04f 0600 	mov.w	r6, #0
 8007734:	196b      	adds	r3, r5, r5
 8007736:	eb46 0406 	adc.w	r4, r6, r6
 800773a:	461a      	mov	r2, r3
 800773c:	4623      	mov	r3, r4
 800773e:	f7f9 fa83 	bl	8000c48 <__aeabi_uldivmod>
 8007742:	4603      	mov	r3, r0
 8007744:	460c      	mov	r4, r1
 8007746:	461a      	mov	r2, r3
 8007748:	4ba5      	ldr	r3, [pc, #660]	; (80079e0 <UART_SetConfig+0x384>)
 800774a:	fba3 2302 	umull	r2, r3, r3, r2
 800774e:	095b      	lsrs	r3, r3, #5
 8007750:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007754:	68bb      	ldr	r3, [r7, #8]
 8007756:	461d      	mov	r5, r3
 8007758:	f04f 0600 	mov.w	r6, #0
 800775c:	46a9      	mov	r9, r5
 800775e:	46b2      	mov	sl, r6
 8007760:	eb19 0309 	adds.w	r3, r9, r9
 8007764:	eb4a 040a 	adc.w	r4, sl, sl
 8007768:	4699      	mov	r9, r3
 800776a:	46a2      	mov	sl, r4
 800776c:	eb19 0905 	adds.w	r9, r9, r5
 8007770:	eb4a 0a06 	adc.w	sl, sl, r6
 8007774:	f04f 0100 	mov.w	r1, #0
 8007778:	f04f 0200 	mov.w	r2, #0
 800777c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007780:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007784:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007788:	4689      	mov	r9, r1
 800778a:	4692      	mov	sl, r2
 800778c:	eb19 0005 	adds.w	r0, r9, r5
 8007790:	eb4a 0106 	adc.w	r1, sl, r6
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	685b      	ldr	r3, [r3, #4]
 8007798:	461d      	mov	r5, r3
 800779a:	f04f 0600 	mov.w	r6, #0
 800779e:	196b      	adds	r3, r5, r5
 80077a0:	eb46 0406 	adc.w	r4, r6, r6
 80077a4:	461a      	mov	r2, r3
 80077a6:	4623      	mov	r3, r4
 80077a8:	f7f9 fa4e 	bl	8000c48 <__aeabi_uldivmod>
 80077ac:	4603      	mov	r3, r0
 80077ae:	460c      	mov	r4, r1
 80077b0:	461a      	mov	r2, r3
 80077b2:	4b8b      	ldr	r3, [pc, #556]	; (80079e0 <UART_SetConfig+0x384>)
 80077b4:	fba3 1302 	umull	r1, r3, r3, r2
 80077b8:	095b      	lsrs	r3, r3, #5
 80077ba:	2164      	movs	r1, #100	; 0x64
 80077bc:	fb01 f303 	mul.w	r3, r1, r3
 80077c0:	1ad3      	subs	r3, r2, r3
 80077c2:	00db      	lsls	r3, r3, #3
 80077c4:	3332      	adds	r3, #50	; 0x32
 80077c6:	4a86      	ldr	r2, [pc, #536]	; (80079e0 <UART_SetConfig+0x384>)
 80077c8:	fba2 2303 	umull	r2, r3, r2, r3
 80077cc:	095b      	lsrs	r3, r3, #5
 80077ce:	005b      	lsls	r3, r3, #1
 80077d0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80077d4:	4498      	add	r8, r3
 80077d6:	68bb      	ldr	r3, [r7, #8]
 80077d8:	461d      	mov	r5, r3
 80077da:	f04f 0600 	mov.w	r6, #0
 80077de:	46a9      	mov	r9, r5
 80077e0:	46b2      	mov	sl, r6
 80077e2:	eb19 0309 	adds.w	r3, r9, r9
 80077e6:	eb4a 040a 	adc.w	r4, sl, sl
 80077ea:	4699      	mov	r9, r3
 80077ec:	46a2      	mov	sl, r4
 80077ee:	eb19 0905 	adds.w	r9, r9, r5
 80077f2:	eb4a 0a06 	adc.w	sl, sl, r6
 80077f6:	f04f 0100 	mov.w	r1, #0
 80077fa:	f04f 0200 	mov.w	r2, #0
 80077fe:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007802:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007806:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800780a:	4689      	mov	r9, r1
 800780c:	4692      	mov	sl, r2
 800780e:	eb19 0005 	adds.w	r0, r9, r5
 8007812:	eb4a 0106 	adc.w	r1, sl, r6
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	685b      	ldr	r3, [r3, #4]
 800781a:	461d      	mov	r5, r3
 800781c:	f04f 0600 	mov.w	r6, #0
 8007820:	196b      	adds	r3, r5, r5
 8007822:	eb46 0406 	adc.w	r4, r6, r6
 8007826:	461a      	mov	r2, r3
 8007828:	4623      	mov	r3, r4
 800782a:	f7f9 fa0d 	bl	8000c48 <__aeabi_uldivmod>
 800782e:	4603      	mov	r3, r0
 8007830:	460c      	mov	r4, r1
 8007832:	461a      	mov	r2, r3
 8007834:	4b6a      	ldr	r3, [pc, #424]	; (80079e0 <UART_SetConfig+0x384>)
 8007836:	fba3 1302 	umull	r1, r3, r3, r2
 800783a:	095b      	lsrs	r3, r3, #5
 800783c:	2164      	movs	r1, #100	; 0x64
 800783e:	fb01 f303 	mul.w	r3, r1, r3
 8007842:	1ad3      	subs	r3, r2, r3
 8007844:	00db      	lsls	r3, r3, #3
 8007846:	3332      	adds	r3, #50	; 0x32
 8007848:	4a65      	ldr	r2, [pc, #404]	; (80079e0 <UART_SetConfig+0x384>)
 800784a:	fba2 2303 	umull	r2, r3, r2, r3
 800784e:	095b      	lsrs	r3, r3, #5
 8007850:	f003 0207 	and.w	r2, r3, #7
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	4442      	add	r2, r8
 800785a:	609a      	str	r2, [r3, #8]
 800785c:	e26f      	b.n	8007d3e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800785e:	f7ff fbb7 	bl	8006fd0 <HAL_RCC_GetPCLK1Freq>
 8007862:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007864:	68bb      	ldr	r3, [r7, #8]
 8007866:	461d      	mov	r5, r3
 8007868:	f04f 0600 	mov.w	r6, #0
 800786c:	46a8      	mov	r8, r5
 800786e:	46b1      	mov	r9, r6
 8007870:	eb18 0308 	adds.w	r3, r8, r8
 8007874:	eb49 0409 	adc.w	r4, r9, r9
 8007878:	4698      	mov	r8, r3
 800787a:	46a1      	mov	r9, r4
 800787c:	eb18 0805 	adds.w	r8, r8, r5
 8007880:	eb49 0906 	adc.w	r9, r9, r6
 8007884:	f04f 0100 	mov.w	r1, #0
 8007888:	f04f 0200 	mov.w	r2, #0
 800788c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007890:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007894:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007898:	4688      	mov	r8, r1
 800789a:	4691      	mov	r9, r2
 800789c:	eb18 0005 	adds.w	r0, r8, r5
 80078a0:	eb49 0106 	adc.w	r1, r9, r6
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	685b      	ldr	r3, [r3, #4]
 80078a8:	461d      	mov	r5, r3
 80078aa:	f04f 0600 	mov.w	r6, #0
 80078ae:	196b      	adds	r3, r5, r5
 80078b0:	eb46 0406 	adc.w	r4, r6, r6
 80078b4:	461a      	mov	r2, r3
 80078b6:	4623      	mov	r3, r4
 80078b8:	f7f9 f9c6 	bl	8000c48 <__aeabi_uldivmod>
 80078bc:	4603      	mov	r3, r0
 80078be:	460c      	mov	r4, r1
 80078c0:	461a      	mov	r2, r3
 80078c2:	4b47      	ldr	r3, [pc, #284]	; (80079e0 <UART_SetConfig+0x384>)
 80078c4:	fba3 2302 	umull	r2, r3, r3, r2
 80078c8:	095b      	lsrs	r3, r3, #5
 80078ca:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80078ce:	68bb      	ldr	r3, [r7, #8]
 80078d0:	461d      	mov	r5, r3
 80078d2:	f04f 0600 	mov.w	r6, #0
 80078d6:	46a9      	mov	r9, r5
 80078d8:	46b2      	mov	sl, r6
 80078da:	eb19 0309 	adds.w	r3, r9, r9
 80078de:	eb4a 040a 	adc.w	r4, sl, sl
 80078e2:	4699      	mov	r9, r3
 80078e4:	46a2      	mov	sl, r4
 80078e6:	eb19 0905 	adds.w	r9, r9, r5
 80078ea:	eb4a 0a06 	adc.w	sl, sl, r6
 80078ee:	f04f 0100 	mov.w	r1, #0
 80078f2:	f04f 0200 	mov.w	r2, #0
 80078f6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80078fa:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80078fe:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007902:	4689      	mov	r9, r1
 8007904:	4692      	mov	sl, r2
 8007906:	eb19 0005 	adds.w	r0, r9, r5
 800790a:	eb4a 0106 	adc.w	r1, sl, r6
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	685b      	ldr	r3, [r3, #4]
 8007912:	461d      	mov	r5, r3
 8007914:	f04f 0600 	mov.w	r6, #0
 8007918:	196b      	adds	r3, r5, r5
 800791a:	eb46 0406 	adc.w	r4, r6, r6
 800791e:	461a      	mov	r2, r3
 8007920:	4623      	mov	r3, r4
 8007922:	f7f9 f991 	bl	8000c48 <__aeabi_uldivmod>
 8007926:	4603      	mov	r3, r0
 8007928:	460c      	mov	r4, r1
 800792a:	461a      	mov	r2, r3
 800792c:	4b2c      	ldr	r3, [pc, #176]	; (80079e0 <UART_SetConfig+0x384>)
 800792e:	fba3 1302 	umull	r1, r3, r3, r2
 8007932:	095b      	lsrs	r3, r3, #5
 8007934:	2164      	movs	r1, #100	; 0x64
 8007936:	fb01 f303 	mul.w	r3, r1, r3
 800793a:	1ad3      	subs	r3, r2, r3
 800793c:	00db      	lsls	r3, r3, #3
 800793e:	3332      	adds	r3, #50	; 0x32
 8007940:	4a27      	ldr	r2, [pc, #156]	; (80079e0 <UART_SetConfig+0x384>)
 8007942:	fba2 2303 	umull	r2, r3, r2, r3
 8007946:	095b      	lsrs	r3, r3, #5
 8007948:	005b      	lsls	r3, r3, #1
 800794a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800794e:	4498      	add	r8, r3
 8007950:	68bb      	ldr	r3, [r7, #8]
 8007952:	461d      	mov	r5, r3
 8007954:	f04f 0600 	mov.w	r6, #0
 8007958:	46a9      	mov	r9, r5
 800795a:	46b2      	mov	sl, r6
 800795c:	eb19 0309 	adds.w	r3, r9, r9
 8007960:	eb4a 040a 	adc.w	r4, sl, sl
 8007964:	4699      	mov	r9, r3
 8007966:	46a2      	mov	sl, r4
 8007968:	eb19 0905 	adds.w	r9, r9, r5
 800796c:	eb4a 0a06 	adc.w	sl, sl, r6
 8007970:	f04f 0100 	mov.w	r1, #0
 8007974:	f04f 0200 	mov.w	r2, #0
 8007978:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800797c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007980:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007984:	4689      	mov	r9, r1
 8007986:	4692      	mov	sl, r2
 8007988:	eb19 0005 	adds.w	r0, r9, r5
 800798c:	eb4a 0106 	adc.w	r1, sl, r6
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	685b      	ldr	r3, [r3, #4]
 8007994:	461d      	mov	r5, r3
 8007996:	f04f 0600 	mov.w	r6, #0
 800799a:	196b      	adds	r3, r5, r5
 800799c:	eb46 0406 	adc.w	r4, r6, r6
 80079a0:	461a      	mov	r2, r3
 80079a2:	4623      	mov	r3, r4
 80079a4:	f7f9 f950 	bl	8000c48 <__aeabi_uldivmod>
 80079a8:	4603      	mov	r3, r0
 80079aa:	460c      	mov	r4, r1
 80079ac:	461a      	mov	r2, r3
 80079ae:	4b0c      	ldr	r3, [pc, #48]	; (80079e0 <UART_SetConfig+0x384>)
 80079b0:	fba3 1302 	umull	r1, r3, r3, r2
 80079b4:	095b      	lsrs	r3, r3, #5
 80079b6:	2164      	movs	r1, #100	; 0x64
 80079b8:	fb01 f303 	mul.w	r3, r1, r3
 80079bc:	1ad3      	subs	r3, r2, r3
 80079be:	00db      	lsls	r3, r3, #3
 80079c0:	3332      	adds	r3, #50	; 0x32
 80079c2:	4a07      	ldr	r2, [pc, #28]	; (80079e0 <UART_SetConfig+0x384>)
 80079c4:	fba2 2303 	umull	r2, r3, r2, r3
 80079c8:	095b      	lsrs	r3, r3, #5
 80079ca:	f003 0207 	and.w	r2, r3, #7
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	4442      	add	r2, r8
 80079d4:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80079d6:	e1b2      	b.n	8007d3e <UART_SetConfig+0x6e2>
 80079d8:	40011000 	.word	0x40011000
 80079dc:	40011400 	.word	0x40011400
 80079e0:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	4ad7      	ldr	r2, [pc, #860]	; (8007d48 <UART_SetConfig+0x6ec>)
 80079ea:	4293      	cmp	r3, r2
 80079ec:	d005      	beq.n	80079fa <UART_SetConfig+0x39e>
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	4ad6      	ldr	r2, [pc, #856]	; (8007d4c <UART_SetConfig+0x6f0>)
 80079f4:	4293      	cmp	r3, r2
 80079f6:	f040 80d1 	bne.w	8007b9c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80079fa:	f7ff fafd 	bl	8006ff8 <HAL_RCC_GetPCLK2Freq>
 80079fe:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007a00:	68bb      	ldr	r3, [r7, #8]
 8007a02:	469a      	mov	sl, r3
 8007a04:	f04f 0b00 	mov.w	fp, #0
 8007a08:	46d0      	mov	r8, sl
 8007a0a:	46d9      	mov	r9, fp
 8007a0c:	eb18 0308 	adds.w	r3, r8, r8
 8007a10:	eb49 0409 	adc.w	r4, r9, r9
 8007a14:	4698      	mov	r8, r3
 8007a16:	46a1      	mov	r9, r4
 8007a18:	eb18 080a 	adds.w	r8, r8, sl
 8007a1c:	eb49 090b 	adc.w	r9, r9, fp
 8007a20:	f04f 0100 	mov.w	r1, #0
 8007a24:	f04f 0200 	mov.w	r2, #0
 8007a28:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007a2c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007a30:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007a34:	4688      	mov	r8, r1
 8007a36:	4691      	mov	r9, r2
 8007a38:	eb1a 0508 	adds.w	r5, sl, r8
 8007a3c:	eb4b 0609 	adc.w	r6, fp, r9
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	685b      	ldr	r3, [r3, #4]
 8007a44:	4619      	mov	r1, r3
 8007a46:	f04f 0200 	mov.w	r2, #0
 8007a4a:	f04f 0300 	mov.w	r3, #0
 8007a4e:	f04f 0400 	mov.w	r4, #0
 8007a52:	0094      	lsls	r4, r2, #2
 8007a54:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007a58:	008b      	lsls	r3, r1, #2
 8007a5a:	461a      	mov	r2, r3
 8007a5c:	4623      	mov	r3, r4
 8007a5e:	4628      	mov	r0, r5
 8007a60:	4631      	mov	r1, r6
 8007a62:	f7f9 f8f1 	bl	8000c48 <__aeabi_uldivmod>
 8007a66:	4603      	mov	r3, r0
 8007a68:	460c      	mov	r4, r1
 8007a6a:	461a      	mov	r2, r3
 8007a6c:	4bb8      	ldr	r3, [pc, #736]	; (8007d50 <UART_SetConfig+0x6f4>)
 8007a6e:	fba3 2302 	umull	r2, r3, r3, r2
 8007a72:	095b      	lsrs	r3, r3, #5
 8007a74:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007a78:	68bb      	ldr	r3, [r7, #8]
 8007a7a:	469b      	mov	fp, r3
 8007a7c:	f04f 0c00 	mov.w	ip, #0
 8007a80:	46d9      	mov	r9, fp
 8007a82:	46e2      	mov	sl, ip
 8007a84:	eb19 0309 	adds.w	r3, r9, r9
 8007a88:	eb4a 040a 	adc.w	r4, sl, sl
 8007a8c:	4699      	mov	r9, r3
 8007a8e:	46a2      	mov	sl, r4
 8007a90:	eb19 090b 	adds.w	r9, r9, fp
 8007a94:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007a98:	f04f 0100 	mov.w	r1, #0
 8007a9c:	f04f 0200 	mov.w	r2, #0
 8007aa0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007aa4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007aa8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007aac:	4689      	mov	r9, r1
 8007aae:	4692      	mov	sl, r2
 8007ab0:	eb1b 0509 	adds.w	r5, fp, r9
 8007ab4:	eb4c 060a 	adc.w	r6, ip, sl
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	685b      	ldr	r3, [r3, #4]
 8007abc:	4619      	mov	r1, r3
 8007abe:	f04f 0200 	mov.w	r2, #0
 8007ac2:	f04f 0300 	mov.w	r3, #0
 8007ac6:	f04f 0400 	mov.w	r4, #0
 8007aca:	0094      	lsls	r4, r2, #2
 8007acc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007ad0:	008b      	lsls	r3, r1, #2
 8007ad2:	461a      	mov	r2, r3
 8007ad4:	4623      	mov	r3, r4
 8007ad6:	4628      	mov	r0, r5
 8007ad8:	4631      	mov	r1, r6
 8007ada:	f7f9 f8b5 	bl	8000c48 <__aeabi_uldivmod>
 8007ade:	4603      	mov	r3, r0
 8007ae0:	460c      	mov	r4, r1
 8007ae2:	461a      	mov	r2, r3
 8007ae4:	4b9a      	ldr	r3, [pc, #616]	; (8007d50 <UART_SetConfig+0x6f4>)
 8007ae6:	fba3 1302 	umull	r1, r3, r3, r2
 8007aea:	095b      	lsrs	r3, r3, #5
 8007aec:	2164      	movs	r1, #100	; 0x64
 8007aee:	fb01 f303 	mul.w	r3, r1, r3
 8007af2:	1ad3      	subs	r3, r2, r3
 8007af4:	011b      	lsls	r3, r3, #4
 8007af6:	3332      	adds	r3, #50	; 0x32
 8007af8:	4a95      	ldr	r2, [pc, #596]	; (8007d50 <UART_SetConfig+0x6f4>)
 8007afa:	fba2 2303 	umull	r2, r3, r2, r3
 8007afe:	095b      	lsrs	r3, r3, #5
 8007b00:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007b04:	4498      	add	r8, r3
 8007b06:	68bb      	ldr	r3, [r7, #8]
 8007b08:	469b      	mov	fp, r3
 8007b0a:	f04f 0c00 	mov.w	ip, #0
 8007b0e:	46d9      	mov	r9, fp
 8007b10:	46e2      	mov	sl, ip
 8007b12:	eb19 0309 	adds.w	r3, r9, r9
 8007b16:	eb4a 040a 	adc.w	r4, sl, sl
 8007b1a:	4699      	mov	r9, r3
 8007b1c:	46a2      	mov	sl, r4
 8007b1e:	eb19 090b 	adds.w	r9, r9, fp
 8007b22:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007b26:	f04f 0100 	mov.w	r1, #0
 8007b2a:	f04f 0200 	mov.w	r2, #0
 8007b2e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007b32:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007b36:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007b3a:	4689      	mov	r9, r1
 8007b3c:	4692      	mov	sl, r2
 8007b3e:	eb1b 0509 	adds.w	r5, fp, r9
 8007b42:	eb4c 060a 	adc.w	r6, ip, sl
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	685b      	ldr	r3, [r3, #4]
 8007b4a:	4619      	mov	r1, r3
 8007b4c:	f04f 0200 	mov.w	r2, #0
 8007b50:	f04f 0300 	mov.w	r3, #0
 8007b54:	f04f 0400 	mov.w	r4, #0
 8007b58:	0094      	lsls	r4, r2, #2
 8007b5a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007b5e:	008b      	lsls	r3, r1, #2
 8007b60:	461a      	mov	r2, r3
 8007b62:	4623      	mov	r3, r4
 8007b64:	4628      	mov	r0, r5
 8007b66:	4631      	mov	r1, r6
 8007b68:	f7f9 f86e 	bl	8000c48 <__aeabi_uldivmod>
 8007b6c:	4603      	mov	r3, r0
 8007b6e:	460c      	mov	r4, r1
 8007b70:	461a      	mov	r2, r3
 8007b72:	4b77      	ldr	r3, [pc, #476]	; (8007d50 <UART_SetConfig+0x6f4>)
 8007b74:	fba3 1302 	umull	r1, r3, r3, r2
 8007b78:	095b      	lsrs	r3, r3, #5
 8007b7a:	2164      	movs	r1, #100	; 0x64
 8007b7c:	fb01 f303 	mul.w	r3, r1, r3
 8007b80:	1ad3      	subs	r3, r2, r3
 8007b82:	011b      	lsls	r3, r3, #4
 8007b84:	3332      	adds	r3, #50	; 0x32
 8007b86:	4a72      	ldr	r2, [pc, #456]	; (8007d50 <UART_SetConfig+0x6f4>)
 8007b88:	fba2 2303 	umull	r2, r3, r2, r3
 8007b8c:	095b      	lsrs	r3, r3, #5
 8007b8e:	f003 020f 	and.w	r2, r3, #15
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	4442      	add	r2, r8
 8007b98:	609a      	str	r2, [r3, #8]
 8007b9a:	e0d0      	b.n	8007d3e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8007b9c:	f7ff fa18 	bl	8006fd0 <HAL_RCC_GetPCLK1Freq>
 8007ba0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007ba2:	68bb      	ldr	r3, [r7, #8]
 8007ba4:	469a      	mov	sl, r3
 8007ba6:	f04f 0b00 	mov.w	fp, #0
 8007baa:	46d0      	mov	r8, sl
 8007bac:	46d9      	mov	r9, fp
 8007bae:	eb18 0308 	adds.w	r3, r8, r8
 8007bb2:	eb49 0409 	adc.w	r4, r9, r9
 8007bb6:	4698      	mov	r8, r3
 8007bb8:	46a1      	mov	r9, r4
 8007bba:	eb18 080a 	adds.w	r8, r8, sl
 8007bbe:	eb49 090b 	adc.w	r9, r9, fp
 8007bc2:	f04f 0100 	mov.w	r1, #0
 8007bc6:	f04f 0200 	mov.w	r2, #0
 8007bca:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007bce:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007bd2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007bd6:	4688      	mov	r8, r1
 8007bd8:	4691      	mov	r9, r2
 8007bda:	eb1a 0508 	adds.w	r5, sl, r8
 8007bde:	eb4b 0609 	adc.w	r6, fp, r9
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	685b      	ldr	r3, [r3, #4]
 8007be6:	4619      	mov	r1, r3
 8007be8:	f04f 0200 	mov.w	r2, #0
 8007bec:	f04f 0300 	mov.w	r3, #0
 8007bf0:	f04f 0400 	mov.w	r4, #0
 8007bf4:	0094      	lsls	r4, r2, #2
 8007bf6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007bfa:	008b      	lsls	r3, r1, #2
 8007bfc:	461a      	mov	r2, r3
 8007bfe:	4623      	mov	r3, r4
 8007c00:	4628      	mov	r0, r5
 8007c02:	4631      	mov	r1, r6
 8007c04:	f7f9 f820 	bl	8000c48 <__aeabi_uldivmod>
 8007c08:	4603      	mov	r3, r0
 8007c0a:	460c      	mov	r4, r1
 8007c0c:	461a      	mov	r2, r3
 8007c0e:	4b50      	ldr	r3, [pc, #320]	; (8007d50 <UART_SetConfig+0x6f4>)
 8007c10:	fba3 2302 	umull	r2, r3, r3, r2
 8007c14:	095b      	lsrs	r3, r3, #5
 8007c16:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007c1a:	68bb      	ldr	r3, [r7, #8]
 8007c1c:	469b      	mov	fp, r3
 8007c1e:	f04f 0c00 	mov.w	ip, #0
 8007c22:	46d9      	mov	r9, fp
 8007c24:	46e2      	mov	sl, ip
 8007c26:	eb19 0309 	adds.w	r3, r9, r9
 8007c2a:	eb4a 040a 	adc.w	r4, sl, sl
 8007c2e:	4699      	mov	r9, r3
 8007c30:	46a2      	mov	sl, r4
 8007c32:	eb19 090b 	adds.w	r9, r9, fp
 8007c36:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007c3a:	f04f 0100 	mov.w	r1, #0
 8007c3e:	f04f 0200 	mov.w	r2, #0
 8007c42:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007c46:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007c4a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007c4e:	4689      	mov	r9, r1
 8007c50:	4692      	mov	sl, r2
 8007c52:	eb1b 0509 	adds.w	r5, fp, r9
 8007c56:	eb4c 060a 	adc.w	r6, ip, sl
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	685b      	ldr	r3, [r3, #4]
 8007c5e:	4619      	mov	r1, r3
 8007c60:	f04f 0200 	mov.w	r2, #0
 8007c64:	f04f 0300 	mov.w	r3, #0
 8007c68:	f04f 0400 	mov.w	r4, #0
 8007c6c:	0094      	lsls	r4, r2, #2
 8007c6e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007c72:	008b      	lsls	r3, r1, #2
 8007c74:	461a      	mov	r2, r3
 8007c76:	4623      	mov	r3, r4
 8007c78:	4628      	mov	r0, r5
 8007c7a:	4631      	mov	r1, r6
 8007c7c:	f7f8 ffe4 	bl	8000c48 <__aeabi_uldivmod>
 8007c80:	4603      	mov	r3, r0
 8007c82:	460c      	mov	r4, r1
 8007c84:	461a      	mov	r2, r3
 8007c86:	4b32      	ldr	r3, [pc, #200]	; (8007d50 <UART_SetConfig+0x6f4>)
 8007c88:	fba3 1302 	umull	r1, r3, r3, r2
 8007c8c:	095b      	lsrs	r3, r3, #5
 8007c8e:	2164      	movs	r1, #100	; 0x64
 8007c90:	fb01 f303 	mul.w	r3, r1, r3
 8007c94:	1ad3      	subs	r3, r2, r3
 8007c96:	011b      	lsls	r3, r3, #4
 8007c98:	3332      	adds	r3, #50	; 0x32
 8007c9a:	4a2d      	ldr	r2, [pc, #180]	; (8007d50 <UART_SetConfig+0x6f4>)
 8007c9c:	fba2 2303 	umull	r2, r3, r2, r3
 8007ca0:	095b      	lsrs	r3, r3, #5
 8007ca2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007ca6:	4498      	add	r8, r3
 8007ca8:	68bb      	ldr	r3, [r7, #8]
 8007caa:	469b      	mov	fp, r3
 8007cac:	f04f 0c00 	mov.w	ip, #0
 8007cb0:	46d9      	mov	r9, fp
 8007cb2:	46e2      	mov	sl, ip
 8007cb4:	eb19 0309 	adds.w	r3, r9, r9
 8007cb8:	eb4a 040a 	adc.w	r4, sl, sl
 8007cbc:	4699      	mov	r9, r3
 8007cbe:	46a2      	mov	sl, r4
 8007cc0:	eb19 090b 	adds.w	r9, r9, fp
 8007cc4:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007cc8:	f04f 0100 	mov.w	r1, #0
 8007ccc:	f04f 0200 	mov.w	r2, #0
 8007cd0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007cd4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007cd8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007cdc:	4689      	mov	r9, r1
 8007cde:	4692      	mov	sl, r2
 8007ce0:	eb1b 0509 	adds.w	r5, fp, r9
 8007ce4:	eb4c 060a 	adc.w	r6, ip, sl
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	685b      	ldr	r3, [r3, #4]
 8007cec:	4619      	mov	r1, r3
 8007cee:	f04f 0200 	mov.w	r2, #0
 8007cf2:	f04f 0300 	mov.w	r3, #0
 8007cf6:	f04f 0400 	mov.w	r4, #0
 8007cfa:	0094      	lsls	r4, r2, #2
 8007cfc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007d00:	008b      	lsls	r3, r1, #2
 8007d02:	461a      	mov	r2, r3
 8007d04:	4623      	mov	r3, r4
 8007d06:	4628      	mov	r0, r5
 8007d08:	4631      	mov	r1, r6
 8007d0a:	f7f8 ff9d 	bl	8000c48 <__aeabi_uldivmod>
 8007d0e:	4603      	mov	r3, r0
 8007d10:	460c      	mov	r4, r1
 8007d12:	461a      	mov	r2, r3
 8007d14:	4b0e      	ldr	r3, [pc, #56]	; (8007d50 <UART_SetConfig+0x6f4>)
 8007d16:	fba3 1302 	umull	r1, r3, r3, r2
 8007d1a:	095b      	lsrs	r3, r3, #5
 8007d1c:	2164      	movs	r1, #100	; 0x64
 8007d1e:	fb01 f303 	mul.w	r3, r1, r3
 8007d22:	1ad3      	subs	r3, r2, r3
 8007d24:	011b      	lsls	r3, r3, #4
 8007d26:	3332      	adds	r3, #50	; 0x32
 8007d28:	4a09      	ldr	r2, [pc, #36]	; (8007d50 <UART_SetConfig+0x6f4>)
 8007d2a:	fba2 2303 	umull	r2, r3, r2, r3
 8007d2e:	095b      	lsrs	r3, r3, #5
 8007d30:	f003 020f 	and.w	r2, r3, #15
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	4442      	add	r2, r8
 8007d3a:	609a      	str	r2, [r3, #8]
}
 8007d3c:	e7ff      	b.n	8007d3e <UART_SetConfig+0x6e2>
 8007d3e:	bf00      	nop
 8007d40:	3714      	adds	r7, #20
 8007d42:	46bd      	mov	sp, r7
 8007d44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d48:	40011000 	.word	0x40011000
 8007d4c:	40011400 	.word	0x40011400
 8007d50:	51eb851f 	.word	0x51eb851f

08007d54 <LL_GPIO_SetPinMode>:
{
 8007d54:	b480      	push	{r7}
 8007d56:	b089      	sub	sp, #36	; 0x24
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	60f8      	str	r0, [r7, #12]
 8007d5c:	60b9      	str	r1, [r7, #8]
 8007d5e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	681a      	ldr	r2, [r3, #0]
 8007d64:	68bb      	ldr	r3, [r7, #8]
 8007d66:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007d68:	697b      	ldr	r3, [r7, #20]
 8007d6a:	fa93 f3a3 	rbit	r3, r3
 8007d6e:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8007d70:	693b      	ldr	r3, [r7, #16]
 8007d72:	fab3 f383 	clz	r3, r3
 8007d76:	b2db      	uxtb	r3, r3
 8007d78:	005b      	lsls	r3, r3, #1
 8007d7a:	2103      	movs	r1, #3
 8007d7c:	fa01 f303 	lsl.w	r3, r1, r3
 8007d80:	43db      	mvns	r3, r3
 8007d82:	401a      	ands	r2, r3
 8007d84:	68bb      	ldr	r3, [r7, #8]
 8007d86:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007d88:	69fb      	ldr	r3, [r7, #28]
 8007d8a:	fa93 f3a3 	rbit	r3, r3
 8007d8e:	61bb      	str	r3, [r7, #24]
  return result;
 8007d90:	69bb      	ldr	r3, [r7, #24]
 8007d92:	fab3 f383 	clz	r3, r3
 8007d96:	b2db      	uxtb	r3, r3
 8007d98:	005b      	lsls	r3, r3, #1
 8007d9a:	6879      	ldr	r1, [r7, #4]
 8007d9c:	fa01 f303 	lsl.w	r3, r1, r3
 8007da0:	431a      	orrs	r2, r3
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	601a      	str	r2, [r3, #0]
}
 8007da6:	bf00      	nop
 8007da8:	3724      	adds	r7, #36	; 0x24
 8007daa:	46bd      	mov	sp, r7
 8007dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db0:	4770      	bx	lr

08007db2 <LL_GPIO_SetPinOutputType>:
{
 8007db2:	b480      	push	{r7}
 8007db4:	b085      	sub	sp, #20
 8007db6:	af00      	add	r7, sp, #0
 8007db8:	60f8      	str	r0, [r7, #12]
 8007dba:	60b9      	str	r1, [r7, #8]
 8007dbc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	685a      	ldr	r2, [r3, #4]
 8007dc2:	68bb      	ldr	r3, [r7, #8]
 8007dc4:	43db      	mvns	r3, r3
 8007dc6:	401a      	ands	r2, r3
 8007dc8:	68bb      	ldr	r3, [r7, #8]
 8007dca:	6879      	ldr	r1, [r7, #4]
 8007dcc:	fb01 f303 	mul.w	r3, r1, r3
 8007dd0:	431a      	orrs	r2, r3
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	605a      	str	r2, [r3, #4]
}
 8007dd6:	bf00      	nop
 8007dd8:	3714      	adds	r7, #20
 8007dda:	46bd      	mov	sp, r7
 8007ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de0:	4770      	bx	lr

08007de2 <LL_GPIO_SetPinSpeed>:
{
 8007de2:	b480      	push	{r7}
 8007de4:	b089      	sub	sp, #36	; 0x24
 8007de6:	af00      	add	r7, sp, #0
 8007de8:	60f8      	str	r0, [r7, #12]
 8007dea:	60b9      	str	r1, [r7, #8]
 8007dec:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	689a      	ldr	r2, [r3, #8]
 8007df2:	68bb      	ldr	r3, [r7, #8]
 8007df4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007df6:	697b      	ldr	r3, [r7, #20]
 8007df8:	fa93 f3a3 	rbit	r3, r3
 8007dfc:	613b      	str	r3, [r7, #16]
  return result;
 8007dfe:	693b      	ldr	r3, [r7, #16]
 8007e00:	fab3 f383 	clz	r3, r3
 8007e04:	b2db      	uxtb	r3, r3
 8007e06:	005b      	lsls	r3, r3, #1
 8007e08:	2103      	movs	r1, #3
 8007e0a:	fa01 f303 	lsl.w	r3, r1, r3
 8007e0e:	43db      	mvns	r3, r3
 8007e10:	401a      	ands	r2, r3
 8007e12:	68bb      	ldr	r3, [r7, #8]
 8007e14:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007e16:	69fb      	ldr	r3, [r7, #28]
 8007e18:	fa93 f3a3 	rbit	r3, r3
 8007e1c:	61bb      	str	r3, [r7, #24]
  return result;
 8007e1e:	69bb      	ldr	r3, [r7, #24]
 8007e20:	fab3 f383 	clz	r3, r3
 8007e24:	b2db      	uxtb	r3, r3
 8007e26:	005b      	lsls	r3, r3, #1
 8007e28:	6879      	ldr	r1, [r7, #4]
 8007e2a:	fa01 f303 	lsl.w	r3, r1, r3
 8007e2e:	431a      	orrs	r2, r3
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	609a      	str	r2, [r3, #8]
}
 8007e34:	bf00      	nop
 8007e36:	3724      	adds	r7, #36	; 0x24
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e3e:	4770      	bx	lr

08007e40 <LL_GPIO_SetPinPull>:
{
 8007e40:	b480      	push	{r7}
 8007e42:	b089      	sub	sp, #36	; 0x24
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	60f8      	str	r0, [r7, #12]
 8007e48:	60b9      	str	r1, [r7, #8]
 8007e4a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	68da      	ldr	r2, [r3, #12]
 8007e50:	68bb      	ldr	r3, [r7, #8]
 8007e52:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007e54:	697b      	ldr	r3, [r7, #20]
 8007e56:	fa93 f3a3 	rbit	r3, r3
 8007e5a:	613b      	str	r3, [r7, #16]
  return result;
 8007e5c:	693b      	ldr	r3, [r7, #16]
 8007e5e:	fab3 f383 	clz	r3, r3
 8007e62:	b2db      	uxtb	r3, r3
 8007e64:	005b      	lsls	r3, r3, #1
 8007e66:	2103      	movs	r1, #3
 8007e68:	fa01 f303 	lsl.w	r3, r1, r3
 8007e6c:	43db      	mvns	r3, r3
 8007e6e:	401a      	ands	r2, r3
 8007e70:	68bb      	ldr	r3, [r7, #8]
 8007e72:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007e74:	69fb      	ldr	r3, [r7, #28]
 8007e76:	fa93 f3a3 	rbit	r3, r3
 8007e7a:	61bb      	str	r3, [r7, #24]
  return result;
 8007e7c:	69bb      	ldr	r3, [r7, #24]
 8007e7e:	fab3 f383 	clz	r3, r3
 8007e82:	b2db      	uxtb	r3, r3
 8007e84:	005b      	lsls	r3, r3, #1
 8007e86:	6879      	ldr	r1, [r7, #4]
 8007e88:	fa01 f303 	lsl.w	r3, r1, r3
 8007e8c:	431a      	orrs	r2, r3
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	60da      	str	r2, [r3, #12]
}
 8007e92:	bf00      	nop
 8007e94:	3724      	adds	r7, #36	; 0x24
 8007e96:	46bd      	mov	sp, r7
 8007e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e9c:	4770      	bx	lr

08007e9e <LL_GPIO_SetAFPin_0_7>:
{
 8007e9e:	b480      	push	{r7}
 8007ea0:	b089      	sub	sp, #36	; 0x24
 8007ea2:	af00      	add	r7, sp, #0
 8007ea4:	60f8      	str	r0, [r7, #12]
 8007ea6:	60b9      	str	r1, [r7, #8]
 8007ea8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	6a1a      	ldr	r2, [r3, #32]
 8007eae:	68bb      	ldr	r3, [r7, #8]
 8007eb0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007eb2:	697b      	ldr	r3, [r7, #20]
 8007eb4:	fa93 f3a3 	rbit	r3, r3
 8007eb8:	613b      	str	r3, [r7, #16]
  return result;
 8007eba:	693b      	ldr	r3, [r7, #16]
 8007ebc:	fab3 f383 	clz	r3, r3
 8007ec0:	b2db      	uxtb	r3, r3
 8007ec2:	009b      	lsls	r3, r3, #2
 8007ec4:	210f      	movs	r1, #15
 8007ec6:	fa01 f303 	lsl.w	r3, r1, r3
 8007eca:	43db      	mvns	r3, r3
 8007ecc:	401a      	ands	r2, r3
 8007ece:	68bb      	ldr	r3, [r7, #8]
 8007ed0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007ed2:	69fb      	ldr	r3, [r7, #28]
 8007ed4:	fa93 f3a3 	rbit	r3, r3
 8007ed8:	61bb      	str	r3, [r7, #24]
  return result;
 8007eda:	69bb      	ldr	r3, [r7, #24]
 8007edc:	fab3 f383 	clz	r3, r3
 8007ee0:	b2db      	uxtb	r3, r3
 8007ee2:	009b      	lsls	r3, r3, #2
 8007ee4:	6879      	ldr	r1, [r7, #4]
 8007ee6:	fa01 f303 	lsl.w	r3, r1, r3
 8007eea:	431a      	orrs	r2, r3
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	621a      	str	r2, [r3, #32]
}
 8007ef0:	bf00      	nop
 8007ef2:	3724      	adds	r7, #36	; 0x24
 8007ef4:	46bd      	mov	sp, r7
 8007ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efa:	4770      	bx	lr

08007efc <LL_GPIO_SetAFPin_8_15>:
{
 8007efc:	b480      	push	{r7}
 8007efe:	b089      	sub	sp, #36	; 0x24
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	60f8      	str	r0, [r7, #12]
 8007f04:	60b9      	str	r1, [r7, #8]
 8007f06:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007f0c:	68bb      	ldr	r3, [r7, #8]
 8007f0e:	0a1b      	lsrs	r3, r3, #8
 8007f10:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f12:	697b      	ldr	r3, [r7, #20]
 8007f14:	fa93 f3a3 	rbit	r3, r3
 8007f18:	613b      	str	r3, [r7, #16]
  return result;
 8007f1a:	693b      	ldr	r3, [r7, #16]
 8007f1c:	fab3 f383 	clz	r3, r3
 8007f20:	b2db      	uxtb	r3, r3
 8007f22:	009b      	lsls	r3, r3, #2
 8007f24:	210f      	movs	r1, #15
 8007f26:	fa01 f303 	lsl.w	r3, r1, r3
 8007f2a:	43db      	mvns	r3, r3
 8007f2c:	401a      	ands	r2, r3
 8007f2e:	68bb      	ldr	r3, [r7, #8]
 8007f30:	0a1b      	lsrs	r3, r3, #8
 8007f32:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f34:	69fb      	ldr	r3, [r7, #28]
 8007f36:	fa93 f3a3 	rbit	r3, r3
 8007f3a:	61bb      	str	r3, [r7, #24]
  return result;
 8007f3c:	69bb      	ldr	r3, [r7, #24]
 8007f3e:	fab3 f383 	clz	r3, r3
 8007f42:	b2db      	uxtb	r3, r3
 8007f44:	009b      	lsls	r3, r3, #2
 8007f46:	6879      	ldr	r1, [r7, #4]
 8007f48:	fa01 f303 	lsl.w	r3, r1, r3
 8007f4c:	431a      	orrs	r2, r3
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	625a      	str	r2, [r3, #36]	; 0x24
}
 8007f52:	bf00      	nop
 8007f54:	3724      	adds	r7, #36	; 0x24
 8007f56:	46bd      	mov	sp, r7
 8007f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5c:	4770      	bx	lr

08007f5e <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8007f5e:	b580      	push	{r7, lr}
 8007f60:	b088      	sub	sp, #32
 8007f62:	af00      	add	r7, sp, #0
 8007f64:	6078      	str	r0, [r7, #4]
 8007f66:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8007f68:	2300      	movs	r3, #0
 8007f6a:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8007f70:	683b      	ldr	r3, [r7, #0]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f76:	697b      	ldr	r3, [r7, #20]
 8007f78:	fa93 f3a3 	rbit	r3, r3
 8007f7c:	613b      	str	r3, [r7, #16]
  return result;
 8007f7e:	693b      	ldr	r3, [r7, #16]
 8007f80:	fab3 f383 	clz	r3, r3
 8007f84:	b2db      	uxtb	r3, r3
 8007f86:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8007f88:	e050      	b.n	800802c <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8007f8a:	683b      	ldr	r3, [r7, #0]
 8007f8c:	681a      	ldr	r2, [r3, #0]
 8007f8e:	2101      	movs	r1, #1
 8007f90:	69fb      	ldr	r3, [r7, #28]
 8007f92:	fa01 f303 	lsl.w	r3, r1, r3
 8007f96:	4013      	ands	r3, r2
 8007f98:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 8007f9a:	69bb      	ldr	r3, [r7, #24]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d042      	beq.n	8008026 <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8007fa0:	683b      	ldr	r3, [r7, #0]
 8007fa2:	685b      	ldr	r3, [r3, #4]
 8007fa4:	2b01      	cmp	r3, #1
 8007fa6:	d003      	beq.n	8007fb0 <LL_GPIO_Init+0x52>
 8007fa8:	683b      	ldr	r3, [r7, #0]
 8007faa:	685b      	ldr	r3, [r3, #4]
 8007fac:	2b02      	cmp	r3, #2
 8007fae:	d10d      	bne.n	8007fcc <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8007fb0:	683b      	ldr	r3, [r7, #0]
 8007fb2:	689b      	ldr	r3, [r3, #8]
 8007fb4:	461a      	mov	r2, r3
 8007fb6:	69b9      	ldr	r1, [r7, #24]
 8007fb8:	6878      	ldr	r0, [r7, #4]
 8007fba:	f7ff ff12 	bl	8007de2 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8007fbe:	683b      	ldr	r3, [r7, #0]
 8007fc0:	68db      	ldr	r3, [r3, #12]
 8007fc2:	461a      	mov	r2, r3
 8007fc4:	69b9      	ldr	r1, [r7, #24]
 8007fc6:	6878      	ldr	r0, [r7, #4]
 8007fc8:	f7ff fef3 	bl	8007db2 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8007fcc:	683b      	ldr	r3, [r7, #0]
 8007fce:	691b      	ldr	r3, [r3, #16]
 8007fd0:	461a      	mov	r2, r3
 8007fd2:	69b9      	ldr	r1, [r7, #24]
 8007fd4:	6878      	ldr	r0, [r7, #4]
 8007fd6:	f7ff ff33 	bl	8007e40 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8007fda:	683b      	ldr	r3, [r7, #0]
 8007fdc:	685b      	ldr	r3, [r3, #4]
 8007fde:	2b02      	cmp	r3, #2
 8007fe0:	d11a      	bne.n	8008018 <LL_GPIO_Init+0xba>
 8007fe2:	69bb      	ldr	r3, [r7, #24]
 8007fe4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	fa93 f3a3 	rbit	r3, r3
 8007fec:	60bb      	str	r3, [r7, #8]
  return result;
 8007fee:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8007ff0:	fab3 f383 	clz	r3, r3
 8007ff4:	b2db      	uxtb	r3, r3
 8007ff6:	2b07      	cmp	r3, #7
 8007ff8:	d807      	bhi.n	800800a <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8007ffa:	683b      	ldr	r3, [r7, #0]
 8007ffc:	695b      	ldr	r3, [r3, #20]
 8007ffe:	461a      	mov	r2, r3
 8008000:	69b9      	ldr	r1, [r7, #24]
 8008002:	6878      	ldr	r0, [r7, #4]
 8008004:	f7ff ff4b 	bl	8007e9e <LL_GPIO_SetAFPin_0_7>
 8008008:	e006      	b.n	8008018 <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800800a:	683b      	ldr	r3, [r7, #0]
 800800c:	695b      	ldr	r3, [r3, #20]
 800800e:	461a      	mov	r2, r3
 8008010:	69b9      	ldr	r1, [r7, #24]
 8008012:	6878      	ldr	r0, [r7, #4]
 8008014:	f7ff ff72 	bl	8007efc <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8008018:	683b      	ldr	r3, [r7, #0]
 800801a:	685b      	ldr	r3, [r3, #4]
 800801c:	461a      	mov	r2, r3
 800801e:	69b9      	ldr	r1, [r7, #24]
 8008020:	6878      	ldr	r0, [r7, #4]
 8008022:	f7ff fe97 	bl	8007d54 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8008026:	69fb      	ldr	r3, [r7, #28]
 8008028:	3301      	adds	r3, #1
 800802a:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	681a      	ldr	r2, [r3, #0]
 8008030:	69fb      	ldr	r3, [r7, #28]
 8008032:	fa22 f303 	lsr.w	r3, r2, r3
 8008036:	2b00      	cmp	r3, #0
 8008038:	d1a7      	bne.n	8007f8a <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 800803a:	2300      	movs	r3, #0
}
 800803c:	4618      	mov	r0, r3
 800803e:	3720      	adds	r7, #32
 8008040:	46bd      	mov	sp, r7
 8008042:	bd80      	pop	{r7, pc}

08008044 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8008044:	b480      	push	{r7}
 8008046:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8008048:	4b04      	ldr	r3, [pc, #16]	; (800805c <LL_RCC_GetSysClkSource+0x18>)
 800804a:	689b      	ldr	r3, [r3, #8]
 800804c:	f003 030c 	and.w	r3, r3, #12
}
 8008050:	4618      	mov	r0, r3
 8008052:	46bd      	mov	sp, r7
 8008054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008058:	4770      	bx	lr
 800805a:	bf00      	nop
 800805c:	40023800 	.word	0x40023800

08008060 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8008060:	b480      	push	{r7}
 8008062:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8008064:	4b04      	ldr	r3, [pc, #16]	; (8008078 <LL_RCC_GetAHBPrescaler+0x18>)
 8008066:	689b      	ldr	r3, [r3, #8]
 8008068:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800806c:	4618      	mov	r0, r3
 800806e:	46bd      	mov	sp, r7
 8008070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008074:	4770      	bx	lr
 8008076:	bf00      	nop
 8008078:	40023800 	.word	0x40023800

0800807c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800807c:	b480      	push	{r7}
 800807e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8008080:	4b04      	ldr	r3, [pc, #16]	; (8008094 <LL_RCC_GetAPB1Prescaler+0x18>)
 8008082:	689b      	ldr	r3, [r3, #8]
 8008084:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 8008088:	4618      	mov	r0, r3
 800808a:	46bd      	mov	sp, r7
 800808c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008090:	4770      	bx	lr
 8008092:	bf00      	nop
 8008094:	40023800 	.word	0x40023800

08008098 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8008098:	b480      	push	{r7}
 800809a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800809c:	4b04      	ldr	r3, [pc, #16]	; (80080b0 <LL_RCC_GetAPB2Prescaler+0x18>)
 800809e:	689b      	ldr	r3, [r3, #8]
 80080a0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 80080a4:	4618      	mov	r0, r3
 80080a6:	46bd      	mov	sp, r7
 80080a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ac:	4770      	bx	lr
 80080ae:	bf00      	nop
 80080b0:	40023800 	.word	0x40023800

080080b4 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80080b4:	b480      	push	{r7}
 80080b6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80080b8:	4b04      	ldr	r3, [pc, #16]	; (80080cc <LL_RCC_PLL_GetMainSource+0x18>)
 80080ba:	685b      	ldr	r3, [r3, #4]
 80080bc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 80080c0:	4618      	mov	r0, r3
 80080c2:	46bd      	mov	sp, r7
 80080c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c8:	4770      	bx	lr
 80080ca:	bf00      	nop
 80080cc:	40023800 	.word	0x40023800

080080d0 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80080d0:	b480      	push	{r7}
 80080d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80080d4:	4b04      	ldr	r3, [pc, #16]	; (80080e8 <LL_RCC_PLL_GetN+0x18>)
 80080d6:	685b      	ldr	r3, [r3, #4]
 80080d8:	099b      	lsrs	r3, r3, #6
 80080da:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 80080de:	4618      	mov	r0, r3
 80080e0:	46bd      	mov	sp, r7
 80080e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e6:	4770      	bx	lr
 80080e8:	40023800 	.word	0x40023800

080080ec <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 80080ec:	b480      	push	{r7}
 80080ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 80080f0:	4b04      	ldr	r3, [pc, #16]	; (8008104 <LL_RCC_PLL_GetP+0x18>)
 80080f2:	685b      	ldr	r3, [r3, #4]
 80080f4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 80080f8:	4618      	mov	r0, r3
 80080fa:	46bd      	mov	sp, r7
 80080fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008100:	4770      	bx	lr
 8008102:	bf00      	nop
 8008104:	40023800 	.word	0x40023800

08008108 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8008108:	b480      	push	{r7}
 800810a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800810c:	4b04      	ldr	r3, [pc, #16]	; (8008120 <LL_RCC_PLL_GetDivider+0x18>)
 800810e:	685b      	ldr	r3, [r3, #4]
 8008110:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8008114:	4618      	mov	r0, r3
 8008116:	46bd      	mov	sp, r7
 8008118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800811c:	4770      	bx	lr
 800811e:	bf00      	nop
 8008120:	40023800 	.word	0x40023800

08008124 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8008124:	b580      	push	{r7, lr}
 8008126:	b082      	sub	sp, #8
 8008128:	af00      	add	r7, sp, #0
 800812a:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 800812c:	f000 f820 	bl	8008170 <RCC_GetSystemClockFreq>
 8008130:	4602      	mov	r2, r0
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	4618      	mov	r0, r3
 800813c:	f000 f83e 	bl	80081bc <RCC_GetHCLKClockFreq>
 8008140:	4602      	mov	r2, r0
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	685b      	ldr	r3, [r3, #4]
 800814a:	4618      	mov	r0, r3
 800814c:	f000 f84c 	bl	80081e8 <RCC_GetPCLK1ClockFreq>
 8008150:	4602      	mov	r2, r0
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	685b      	ldr	r3, [r3, #4]
 800815a:	4618      	mov	r0, r3
 800815c:	f000 f858 	bl	8008210 <RCC_GetPCLK2ClockFreq>
 8008160:	4602      	mov	r2, r0
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	60da      	str	r2, [r3, #12]
}
 8008166:	bf00      	nop
 8008168:	3708      	adds	r7, #8
 800816a:	46bd      	mov	sp, r7
 800816c:	bd80      	pop	{r7, pc}
	...

08008170 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8008170:	b580      	push	{r7, lr}
 8008172:	b082      	sub	sp, #8
 8008174:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8008176:	2300      	movs	r3, #0
 8008178:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800817a:	f7ff ff63 	bl	8008044 <LL_RCC_GetSysClkSource>
 800817e:	4603      	mov	r3, r0
 8008180:	2b04      	cmp	r3, #4
 8008182:	d006      	beq.n	8008192 <RCC_GetSystemClockFreq+0x22>
 8008184:	2b08      	cmp	r3, #8
 8008186:	d007      	beq.n	8008198 <RCC_GetSystemClockFreq+0x28>
 8008188:	2b00      	cmp	r3, #0
 800818a:	d10a      	bne.n	80081a2 <RCC_GetSystemClockFreq+0x32>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 800818c:	4b09      	ldr	r3, [pc, #36]	; (80081b4 <RCC_GetSystemClockFreq+0x44>)
 800818e:	607b      	str	r3, [r7, #4]
      break;
 8008190:	e00a      	b.n	80081a8 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8008192:	4b09      	ldr	r3, [pc, #36]	; (80081b8 <RCC_GetSystemClockFreq+0x48>)
 8008194:	607b      	str	r3, [r7, #4]
      break;
 8008196:	e007      	b.n	80081a8 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8008198:	2008      	movs	r0, #8
 800819a:	f000 f84d 	bl	8008238 <RCC_PLL_GetFreqDomain_SYS>
 800819e:	6078      	str	r0, [r7, #4]
      break;
 80081a0:	e002      	b.n	80081a8 <RCC_GetSystemClockFreq+0x38>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 80081a2:	4b04      	ldr	r3, [pc, #16]	; (80081b4 <RCC_GetSystemClockFreq+0x44>)
 80081a4:	607b      	str	r3, [r7, #4]
      break;
 80081a6:	bf00      	nop
  }

  return frequency;
 80081a8:	687b      	ldr	r3, [r7, #4]
}
 80081aa:	4618      	mov	r0, r3
 80081ac:	3708      	adds	r7, #8
 80081ae:	46bd      	mov	sp, r7
 80081b0:	bd80      	pop	{r7, pc}
 80081b2:	bf00      	nop
 80081b4:	00f42400 	.word	0x00f42400
 80081b8:	007a1200 	.word	0x007a1200

080081bc <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80081bc:	b580      	push	{r7, lr}
 80081be:	b082      	sub	sp, #8
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80081c4:	f7ff ff4c 	bl	8008060 <LL_RCC_GetAHBPrescaler>
 80081c8:	4603      	mov	r3, r0
 80081ca:	091b      	lsrs	r3, r3, #4
 80081cc:	f003 030f 	and.w	r3, r3, #15
 80081d0:	4a04      	ldr	r2, [pc, #16]	; (80081e4 <RCC_GetHCLKClockFreq+0x28>)
 80081d2:	5cd3      	ldrb	r3, [r2, r3]
 80081d4:	461a      	mov	r2, r3
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	40d3      	lsrs	r3, r2
}
 80081da:	4618      	mov	r0, r3
 80081dc:	3708      	adds	r7, #8
 80081de:	46bd      	mov	sp, r7
 80081e0:	bd80      	pop	{r7, pc}
 80081e2:	bf00      	nop
 80081e4:	0800c884 	.word	0x0800c884

080081e8 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80081e8:	b580      	push	{r7, lr}
 80081ea:	b082      	sub	sp, #8
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80081f0:	f7ff ff44 	bl	800807c <LL_RCC_GetAPB1Prescaler>
 80081f4:	4603      	mov	r3, r0
 80081f6:	0a9b      	lsrs	r3, r3, #10
 80081f8:	4a04      	ldr	r2, [pc, #16]	; (800820c <RCC_GetPCLK1ClockFreq+0x24>)
 80081fa:	5cd3      	ldrb	r3, [r2, r3]
 80081fc:	461a      	mov	r2, r3
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	40d3      	lsrs	r3, r2
}
 8008202:	4618      	mov	r0, r3
 8008204:	3708      	adds	r7, #8
 8008206:	46bd      	mov	sp, r7
 8008208:	bd80      	pop	{r7, pc}
 800820a:	bf00      	nop
 800820c:	0800c894 	.word	0x0800c894

08008210 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8008210:	b580      	push	{r7, lr}
 8008212:	b082      	sub	sp, #8
 8008214:	af00      	add	r7, sp, #0
 8008216:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8008218:	f7ff ff3e 	bl	8008098 <LL_RCC_GetAPB2Prescaler>
 800821c:	4603      	mov	r3, r0
 800821e:	0b5b      	lsrs	r3, r3, #13
 8008220:	4a04      	ldr	r2, [pc, #16]	; (8008234 <RCC_GetPCLK2ClockFreq+0x24>)
 8008222:	5cd3      	ldrb	r3, [r2, r3]
 8008224:	461a      	mov	r2, r3
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	40d3      	lsrs	r3, r2
}
 800822a:	4618      	mov	r0, r3
 800822c:	3708      	adds	r7, #8
 800822e:	46bd      	mov	sp, r7
 8008230:	bd80      	pop	{r7, pc}
 8008232:	bf00      	nop
 8008234:	0800c894 	.word	0x0800c894

08008238 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8008238:	b590      	push	{r4, r7, lr}
 800823a:	b087      	sub	sp, #28
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 8008240:	2300      	movs	r3, #0
 8008242:	617b      	str	r3, [r7, #20]
 8008244:	2300      	movs	r3, #0
 8008246:	60fb      	str	r3, [r7, #12]
 8008248:	2300      	movs	r3, #0
 800824a:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 800824c:	f7ff ff32 	bl	80080b4 <LL_RCC_PLL_GetMainSource>
 8008250:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	2b00      	cmp	r3, #0
 8008256:	d003      	beq.n	8008260 <RCC_PLL_GetFreqDomain_SYS+0x28>
 8008258:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800825c:	d003      	beq.n	8008266 <RCC_PLL_GetFreqDomain_SYS+0x2e>
 800825e:	e005      	b.n	800826c <RCC_PLL_GetFreqDomain_SYS+0x34>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8008260:	4b12      	ldr	r3, [pc, #72]	; (80082ac <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8008262:	617b      	str	r3, [r7, #20]
      break;
 8008264:	e005      	b.n	8008272 <RCC_PLL_GetFreqDomain_SYS+0x3a>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8008266:	4b12      	ldr	r3, [pc, #72]	; (80082b0 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 8008268:	617b      	str	r3, [r7, #20]
      break;
 800826a:	e002      	b.n	8008272 <RCC_PLL_GetFreqDomain_SYS+0x3a>

    default:
      pllinputfreq = HSI_VALUE;
 800826c:	4b0f      	ldr	r3, [pc, #60]	; (80082ac <RCC_PLL_GetFreqDomain_SYS+0x74>)
 800826e:	617b      	str	r3, [r7, #20]
      break;
 8008270:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	2b08      	cmp	r3, #8
 8008276:	d113      	bne.n	80082a0 <RCC_PLL_GetFreqDomain_SYS+0x68>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8008278:	f7ff ff46 	bl	8008108 <LL_RCC_PLL_GetDivider>
 800827c:	4602      	mov	r2, r0
 800827e:	697b      	ldr	r3, [r7, #20]
 8008280:	fbb3 f4f2 	udiv	r4, r3, r2
 8008284:	f7ff ff24 	bl	80080d0 <LL_RCC_PLL_GetN>
 8008288:	4603      	mov	r3, r0
 800828a:	fb03 f404 	mul.w	r4, r3, r4
 800828e:	f7ff ff2d 	bl	80080ec <LL_RCC_PLL_GetP>
 8008292:	4603      	mov	r3, r0
 8008294:	0c1b      	lsrs	r3, r3, #16
 8008296:	3301      	adds	r3, #1
 8008298:	005b      	lsls	r3, r3, #1
 800829a:	fbb4 f3f3 	udiv	r3, r4, r3
 800829e:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 80082a0:	693b      	ldr	r3, [r7, #16]
}
 80082a2:	4618      	mov	r0, r3
 80082a4:	371c      	adds	r7, #28
 80082a6:	46bd      	mov	sp, r7
 80082a8:	bd90      	pop	{r4, r7, pc}
 80082aa:	bf00      	nop
 80082ac:	00f42400 	.word	0x00f42400
 80082b0:	007a1200 	.word	0x007a1200

080082b4 <LL_SPI_IsEnabled>:
{
 80082b4:	b480      	push	{r7}
 80082b6:	b083      	sub	sp, #12
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082c4:	2b40      	cmp	r3, #64	; 0x40
 80082c6:	d101      	bne.n	80082cc <LL_SPI_IsEnabled+0x18>
 80082c8:	2301      	movs	r3, #1
 80082ca:	e000      	b.n	80082ce <LL_SPI_IsEnabled+0x1a>
 80082cc:	2300      	movs	r3, #0
}
 80082ce:	4618      	mov	r0, r3
 80082d0:	370c      	adds	r7, #12
 80082d2:	46bd      	mov	sp, r7
 80082d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d8:	4770      	bx	lr

080082da <LL_SPI_SetCRCPolynomial>:
{
 80082da:	b480      	push	{r7}
 80082dc:	b083      	sub	sp, #12
 80082de:	af00      	add	r7, sp, #0
 80082e0:	6078      	str	r0, [r7, #4]
 80082e2:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 80082e4:	683b      	ldr	r3, [r7, #0]
 80082e6:	b29b      	uxth	r3, r3
 80082e8:	461a      	mov	r2, r3
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	611a      	str	r2, [r3, #16]
}
 80082ee:	bf00      	nop
 80082f0:	370c      	adds	r7, #12
 80082f2:	46bd      	mov	sp, r7
 80082f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f8:	4770      	bx	lr

080082fa <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 80082fa:	b580      	push	{r7, lr}
 80082fc:	b084      	sub	sp, #16
 80082fe:	af00      	add	r7, sp, #0
 8008300:	6078      	str	r0, [r7, #4]
 8008302:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8008304:	2301      	movs	r3, #1
 8008306:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8008308:	6878      	ldr	r0, [r7, #4]
 800830a:	f7ff ffd3 	bl	80082b4 <LL_SPI_IsEnabled>
 800830e:	4603      	mov	r3, r0
 8008310:	2b00      	cmp	r3, #0
 8008312:	d139      	bne.n	8008388 <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800831c:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 8008320:	683a      	ldr	r2, [r7, #0]
 8008322:	6811      	ldr	r1, [r2, #0]
 8008324:	683a      	ldr	r2, [r7, #0]
 8008326:	6852      	ldr	r2, [r2, #4]
 8008328:	4311      	orrs	r1, r2
 800832a:	683a      	ldr	r2, [r7, #0]
 800832c:	6892      	ldr	r2, [r2, #8]
 800832e:	4311      	orrs	r1, r2
 8008330:	683a      	ldr	r2, [r7, #0]
 8008332:	68d2      	ldr	r2, [r2, #12]
 8008334:	4311      	orrs	r1, r2
 8008336:	683a      	ldr	r2, [r7, #0]
 8008338:	6912      	ldr	r2, [r2, #16]
 800833a:	4311      	orrs	r1, r2
 800833c:	683a      	ldr	r2, [r7, #0]
 800833e:	6952      	ldr	r2, [r2, #20]
 8008340:	4311      	orrs	r1, r2
 8008342:	683a      	ldr	r2, [r7, #0]
 8008344:	6992      	ldr	r2, [r2, #24]
 8008346:	4311      	orrs	r1, r2
 8008348:	683a      	ldr	r2, [r7, #0]
 800834a:	69d2      	ldr	r2, [r2, #28]
 800834c:	4311      	orrs	r1, r2
 800834e:	683a      	ldr	r2, [r7, #0]
 8008350:	6a12      	ldr	r2, [r2, #32]
 8008352:	430a      	orrs	r2, r1
 8008354:	431a      	orrs	r2, r3
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	685b      	ldr	r3, [r3, #4]
 800835e:	f023 0204 	bic.w	r2, r3, #4
 8008362:	683b      	ldr	r3, [r7, #0]
 8008364:	695b      	ldr	r3, [r3, #20]
 8008366:	0c1b      	lsrs	r3, r3, #16
 8008368:	431a      	orrs	r2, r3
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 800836e:	683b      	ldr	r3, [r7, #0]
 8008370:	6a1b      	ldr	r3, [r3, #32]
 8008372:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008376:	d105      	bne.n	8008384 <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8008378:	683b      	ldr	r3, [r7, #0]
 800837a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800837c:	4619      	mov	r1, r3
 800837e:	6878      	ldr	r0, [r7, #4]
 8008380:	f7ff ffab 	bl	80082da <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8008384:	2300      	movs	r3, #0
 8008386:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	69db      	ldr	r3, [r3, #28]
 800838c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	61da      	str	r2, [r3, #28]
  return status;
 8008394:	7bfb      	ldrb	r3, [r7, #15]
}
 8008396:	4618      	mov	r0, r3
 8008398:	3710      	adds	r7, #16
 800839a:	46bd      	mov	sp, r7
 800839c:	bd80      	pop	{r7, pc}

0800839e <LL_TIM_SetPrescaler>:
{
 800839e:	b480      	push	{r7}
 80083a0:	b083      	sub	sp, #12
 80083a2:	af00      	add	r7, sp, #0
 80083a4:	6078      	str	r0, [r7, #4]
 80083a6:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	683a      	ldr	r2, [r7, #0]
 80083ac:	629a      	str	r2, [r3, #40]	; 0x28
}
 80083ae:	bf00      	nop
 80083b0:	370c      	adds	r7, #12
 80083b2:	46bd      	mov	sp, r7
 80083b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b8:	4770      	bx	lr

080083ba <LL_TIM_SetAutoReload>:
{
 80083ba:	b480      	push	{r7}
 80083bc:	b083      	sub	sp, #12
 80083be:	af00      	add	r7, sp, #0
 80083c0:	6078      	str	r0, [r7, #4]
 80083c2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	683a      	ldr	r2, [r7, #0]
 80083c8:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80083ca:	bf00      	nop
 80083cc:	370c      	adds	r7, #12
 80083ce:	46bd      	mov	sp, r7
 80083d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d4:	4770      	bx	lr

080083d6 <LL_TIM_SetRepetitionCounter>:
{
 80083d6:	b480      	push	{r7}
 80083d8:	b083      	sub	sp, #12
 80083da:	af00      	add	r7, sp, #0
 80083dc:	6078      	str	r0, [r7, #4]
 80083de:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	683a      	ldr	r2, [r7, #0]
 80083e4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80083e6:	bf00      	nop
 80083e8:	370c      	adds	r7, #12
 80083ea:	46bd      	mov	sp, r7
 80083ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f0:	4770      	bx	lr

080083f2 <LL_TIM_OC_SetCompareCH1>:
{
 80083f2:	b480      	push	{r7}
 80083f4:	b083      	sub	sp, #12
 80083f6:	af00      	add	r7, sp, #0
 80083f8:	6078      	str	r0, [r7, #4]
 80083fa:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	683a      	ldr	r2, [r7, #0]
 8008400:	635a      	str	r2, [r3, #52]	; 0x34
}
 8008402:	bf00      	nop
 8008404:	370c      	adds	r7, #12
 8008406:	46bd      	mov	sp, r7
 8008408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800840c:	4770      	bx	lr

0800840e <LL_TIM_OC_SetCompareCH2>:
{
 800840e:	b480      	push	{r7}
 8008410:	b083      	sub	sp, #12
 8008412:	af00      	add	r7, sp, #0
 8008414:	6078      	str	r0, [r7, #4]
 8008416:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	683a      	ldr	r2, [r7, #0]
 800841c:	639a      	str	r2, [r3, #56]	; 0x38
}
 800841e:	bf00      	nop
 8008420:	370c      	adds	r7, #12
 8008422:	46bd      	mov	sp, r7
 8008424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008428:	4770      	bx	lr

0800842a <LL_TIM_OC_SetCompareCH3>:
{
 800842a:	b480      	push	{r7}
 800842c:	b083      	sub	sp, #12
 800842e:	af00      	add	r7, sp, #0
 8008430:	6078      	str	r0, [r7, #4]
 8008432:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	683a      	ldr	r2, [r7, #0]
 8008438:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800843a:	bf00      	nop
 800843c:	370c      	adds	r7, #12
 800843e:	46bd      	mov	sp, r7
 8008440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008444:	4770      	bx	lr

08008446 <LL_TIM_OC_SetCompareCH4>:
{
 8008446:	b480      	push	{r7}
 8008448:	b083      	sub	sp, #12
 800844a:	af00      	add	r7, sp, #0
 800844c:	6078      	str	r0, [r7, #4]
 800844e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	683a      	ldr	r2, [r7, #0]
 8008454:	641a      	str	r2, [r3, #64]	; 0x40
}
 8008456:	bf00      	nop
 8008458:	370c      	adds	r7, #12
 800845a:	46bd      	mov	sp, r7
 800845c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008460:	4770      	bx	lr

08008462 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8008462:	b480      	push	{r7}
 8008464:	b083      	sub	sp, #12
 8008466:	af00      	add	r7, sp, #0
 8008468:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	695b      	ldr	r3, [r3, #20]
 800846e:	f043 0201 	orr.w	r2, r3, #1
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	615a      	str	r2, [r3, #20]
}
 8008476:	bf00      	nop
 8008478:	370c      	adds	r7, #12
 800847a:	46bd      	mov	sp, r7
 800847c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008480:	4770      	bx	lr
	...

08008484 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8008484:	b580      	push	{r7, lr}
 8008486:	b084      	sub	sp, #16
 8008488:	af00      	add	r7, sp, #0
 800848a:	6078      	str	r0, [r7, #4]
 800848c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	4a3d      	ldr	r2, [pc, #244]	; (800858c <LL_TIM_Init+0x108>)
 8008498:	4293      	cmp	r3, r2
 800849a:	d013      	beq.n	80084c4 <LL_TIM_Init+0x40>
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80084a2:	d00f      	beq.n	80084c4 <LL_TIM_Init+0x40>
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	4a3a      	ldr	r2, [pc, #232]	; (8008590 <LL_TIM_Init+0x10c>)
 80084a8:	4293      	cmp	r3, r2
 80084aa:	d00b      	beq.n	80084c4 <LL_TIM_Init+0x40>
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	4a39      	ldr	r2, [pc, #228]	; (8008594 <LL_TIM_Init+0x110>)
 80084b0:	4293      	cmp	r3, r2
 80084b2:	d007      	beq.n	80084c4 <LL_TIM_Init+0x40>
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	4a38      	ldr	r2, [pc, #224]	; (8008598 <LL_TIM_Init+0x114>)
 80084b8:	4293      	cmp	r3, r2
 80084ba:	d003      	beq.n	80084c4 <LL_TIM_Init+0x40>
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	4a37      	ldr	r2, [pc, #220]	; (800859c <LL_TIM_Init+0x118>)
 80084c0:	4293      	cmp	r3, r2
 80084c2:	d106      	bne.n	80084d2 <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80084ca:	683b      	ldr	r3, [r7, #0]
 80084cc:	685b      	ldr	r3, [r3, #4]
 80084ce:	4313      	orrs	r3, r2
 80084d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	4a2d      	ldr	r2, [pc, #180]	; (800858c <LL_TIM_Init+0x108>)
 80084d6:	4293      	cmp	r3, r2
 80084d8:	d02b      	beq.n	8008532 <LL_TIM_Init+0xae>
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80084e0:	d027      	beq.n	8008532 <LL_TIM_Init+0xae>
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	4a2a      	ldr	r2, [pc, #168]	; (8008590 <LL_TIM_Init+0x10c>)
 80084e6:	4293      	cmp	r3, r2
 80084e8:	d023      	beq.n	8008532 <LL_TIM_Init+0xae>
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	4a29      	ldr	r2, [pc, #164]	; (8008594 <LL_TIM_Init+0x110>)
 80084ee:	4293      	cmp	r3, r2
 80084f0:	d01f      	beq.n	8008532 <LL_TIM_Init+0xae>
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	4a28      	ldr	r2, [pc, #160]	; (8008598 <LL_TIM_Init+0x114>)
 80084f6:	4293      	cmp	r3, r2
 80084f8:	d01b      	beq.n	8008532 <LL_TIM_Init+0xae>
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	4a27      	ldr	r2, [pc, #156]	; (800859c <LL_TIM_Init+0x118>)
 80084fe:	4293      	cmp	r3, r2
 8008500:	d017      	beq.n	8008532 <LL_TIM_Init+0xae>
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	4a26      	ldr	r2, [pc, #152]	; (80085a0 <LL_TIM_Init+0x11c>)
 8008506:	4293      	cmp	r3, r2
 8008508:	d013      	beq.n	8008532 <LL_TIM_Init+0xae>
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	4a25      	ldr	r2, [pc, #148]	; (80085a4 <LL_TIM_Init+0x120>)
 800850e:	4293      	cmp	r3, r2
 8008510:	d00f      	beq.n	8008532 <LL_TIM_Init+0xae>
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	4a24      	ldr	r2, [pc, #144]	; (80085a8 <LL_TIM_Init+0x124>)
 8008516:	4293      	cmp	r3, r2
 8008518:	d00b      	beq.n	8008532 <LL_TIM_Init+0xae>
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	4a23      	ldr	r2, [pc, #140]	; (80085ac <LL_TIM_Init+0x128>)
 800851e:	4293      	cmp	r3, r2
 8008520:	d007      	beq.n	8008532 <LL_TIM_Init+0xae>
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	4a22      	ldr	r2, [pc, #136]	; (80085b0 <LL_TIM_Init+0x12c>)
 8008526:	4293      	cmp	r3, r2
 8008528:	d003      	beq.n	8008532 <LL_TIM_Init+0xae>
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	4a21      	ldr	r2, [pc, #132]	; (80085b4 <LL_TIM_Init+0x130>)
 800852e:	4293      	cmp	r3, r2
 8008530:	d106      	bne.n	8008540 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	68db      	ldr	r3, [r3, #12]
 800853c:	4313      	orrs	r3, r2
 800853e:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	68fa      	ldr	r2, [r7, #12]
 8008544:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8008546:	683b      	ldr	r3, [r7, #0]
 8008548:	689b      	ldr	r3, [r3, #8]
 800854a:	4619      	mov	r1, r3
 800854c:	6878      	ldr	r0, [r7, #4]
 800854e:	f7ff ff34 	bl	80083ba <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8008552:	683b      	ldr	r3, [r7, #0]
 8008554:	881b      	ldrh	r3, [r3, #0]
 8008556:	4619      	mov	r1, r3
 8008558:	6878      	ldr	r0, [r7, #4]
 800855a:	f7ff ff20 	bl	800839e <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	4a0a      	ldr	r2, [pc, #40]	; (800858c <LL_TIM_Init+0x108>)
 8008562:	4293      	cmp	r3, r2
 8008564:	d003      	beq.n	800856e <LL_TIM_Init+0xea>
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	4a0c      	ldr	r2, [pc, #48]	; (800859c <LL_TIM_Init+0x118>)
 800856a:	4293      	cmp	r3, r2
 800856c:	d105      	bne.n	800857a <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800856e:	683b      	ldr	r3, [r7, #0]
 8008570:	7c1b      	ldrb	r3, [r3, #16]
 8008572:	4619      	mov	r1, r3
 8008574:	6878      	ldr	r0, [r7, #4]
 8008576:	f7ff ff2e 	bl	80083d6 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800857a:	6878      	ldr	r0, [r7, #4]
 800857c:	f7ff ff71 	bl	8008462 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8008580:	2300      	movs	r3, #0
}
 8008582:	4618      	mov	r0, r3
 8008584:	3710      	adds	r7, #16
 8008586:	46bd      	mov	sp, r7
 8008588:	bd80      	pop	{r7, pc}
 800858a:	bf00      	nop
 800858c:	40010000 	.word	0x40010000
 8008590:	40000400 	.word	0x40000400
 8008594:	40000800 	.word	0x40000800
 8008598:	40000c00 	.word	0x40000c00
 800859c:	40010400 	.word	0x40010400
 80085a0:	40014000 	.word	0x40014000
 80085a4:	40014400 	.word	0x40014400
 80085a8:	40014800 	.word	0x40014800
 80085ac:	40001800 	.word	0x40001800
 80085b0:	40001c00 	.word	0x40001c00
 80085b4:	40002000 	.word	0x40002000

080085b8 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 80085b8:	b580      	push	{r7, lr}
 80085ba:	b086      	sub	sp, #24
 80085bc:	af00      	add	r7, sp, #0
 80085be:	60f8      	str	r0, [r7, #12]
 80085c0:	60b9      	str	r1, [r7, #8]
 80085c2:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 80085c4:	2301      	movs	r3, #1
 80085c6:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 80085c8:	68bb      	ldr	r3, [r7, #8]
 80085ca:	2b10      	cmp	r3, #16
 80085cc:	d012      	beq.n	80085f4 <LL_TIM_OC_Init+0x3c>
 80085ce:	2b10      	cmp	r3, #16
 80085d0:	d802      	bhi.n	80085d8 <LL_TIM_OC_Init+0x20>
 80085d2:	2b01      	cmp	r3, #1
 80085d4:	d007      	beq.n	80085e6 <LL_TIM_OC_Init+0x2e>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 80085d6:	e022      	b.n	800861e <LL_TIM_OC_Init+0x66>
  switch (Channel)
 80085d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80085dc:	d011      	beq.n	8008602 <LL_TIM_OC_Init+0x4a>
 80085de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80085e2:	d015      	beq.n	8008610 <LL_TIM_OC_Init+0x58>
      break;
 80085e4:	e01b      	b.n	800861e <LL_TIM_OC_Init+0x66>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 80085e6:	6879      	ldr	r1, [r7, #4]
 80085e8:	68f8      	ldr	r0, [r7, #12]
 80085ea:	f000 f81d 	bl	8008628 <OC1Config>
 80085ee:	4603      	mov	r3, r0
 80085f0:	75fb      	strb	r3, [r7, #23]
      break;
 80085f2:	e014      	b.n	800861e <LL_TIM_OC_Init+0x66>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 80085f4:	6879      	ldr	r1, [r7, #4]
 80085f6:	68f8      	ldr	r0, [r7, #12]
 80085f8:	f000 f882 	bl	8008700 <OC2Config>
 80085fc:	4603      	mov	r3, r0
 80085fe:	75fb      	strb	r3, [r7, #23]
      break;
 8008600:	e00d      	b.n	800861e <LL_TIM_OC_Init+0x66>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8008602:	6879      	ldr	r1, [r7, #4]
 8008604:	68f8      	ldr	r0, [r7, #12]
 8008606:	f000 f8eb 	bl	80087e0 <OC3Config>
 800860a:	4603      	mov	r3, r0
 800860c:	75fb      	strb	r3, [r7, #23]
      break;
 800860e:	e006      	b.n	800861e <LL_TIM_OC_Init+0x66>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8008610:	6879      	ldr	r1, [r7, #4]
 8008612:	68f8      	ldr	r0, [r7, #12]
 8008614:	f000 f954 	bl	80088c0 <OC4Config>
 8008618:	4603      	mov	r3, r0
 800861a:	75fb      	strb	r3, [r7, #23]
      break;
 800861c:	bf00      	nop
  }

  return result;
 800861e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008620:	4618      	mov	r0, r3
 8008622:	3718      	adds	r7, #24
 8008624:	46bd      	mov	sp, r7
 8008626:	bd80      	pop	{r7, pc}

08008628 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8008628:	b580      	push	{r7, lr}
 800862a:	b086      	sub	sp, #24
 800862c:	af00      	add	r7, sp, #0
 800862e:	6078      	str	r0, [r7, #4]
 8008630:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	6a1b      	ldr	r3, [r3, #32]
 8008636:	f023 0201 	bic.w	r2, r3, #1
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	6a1b      	ldr	r3, [r3, #32]
 8008642:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	685b      	ldr	r3, [r3, #4]
 8008648:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	699b      	ldr	r3, [r3, #24]
 800864e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	f023 0303 	bic.w	r3, r3, #3
 8008656:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800865e:	683b      	ldr	r3, [r7, #0]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	4313      	orrs	r3, r2
 8008664:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8008666:	697b      	ldr	r3, [r7, #20]
 8008668:	f023 0202 	bic.w	r2, r3, #2
 800866c:	683b      	ldr	r3, [r7, #0]
 800866e:	691b      	ldr	r3, [r3, #16]
 8008670:	4313      	orrs	r3, r2
 8008672:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8008674:	697b      	ldr	r3, [r7, #20]
 8008676:	f023 0201 	bic.w	r2, r3, #1
 800867a:	683b      	ldr	r3, [r7, #0]
 800867c:	685b      	ldr	r3, [r3, #4]
 800867e:	4313      	orrs	r3, r2
 8008680:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	4a1c      	ldr	r2, [pc, #112]	; (80086f8 <OC1Config+0xd0>)
 8008686:	4293      	cmp	r3, r2
 8008688:	d003      	beq.n	8008692 <OC1Config+0x6a>
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	4a1b      	ldr	r2, [pc, #108]	; (80086fc <OC1Config+0xd4>)
 800868e:	4293      	cmp	r3, r2
 8008690:	d11e      	bne.n	80086d0 <OC1Config+0xa8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8008692:	697b      	ldr	r3, [r7, #20]
 8008694:	f023 0208 	bic.w	r2, r3, #8
 8008698:	683b      	ldr	r3, [r7, #0]
 800869a:	695b      	ldr	r3, [r3, #20]
 800869c:	009b      	lsls	r3, r3, #2
 800869e:	4313      	orrs	r3, r2
 80086a0:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 80086a2:	697b      	ldr	r3, [r7, #20]
 80086a4:	f023 0204 	bic.w	r2, r3, #4
 80086a8:	683b      	ldr	r3, [r7, #0]
 80086aa:	689b      	ldr	r3, [r3, #8]
 80086ac:	009b      	lsls	r3, r3, #2
 80086ae:	4313      	orrs	r3, r2
 80086b0:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 80086b2:	693b      	ldr	r3, [r7, #16]
 80086b4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80086b8:	683b      	ldr	r3, [r7, #0]
 80086ba:	699b      	ldr	r3, [r3, #24]
 80086bc:	4313      	orrs	r3, r2
 80086be:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 80086c0:	693b      	ldr	r3, [r7, #16]
 80086c2:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80086c6:	683b      	ldr	r3, [r7, #0]
 80086c8:	69db      	ldr	r3, [r3, #28]
 80086ca:	005b      	lsls	r3, r3, #1
 80086cc:	4313      	orrs	r3, r2
 80086ce:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	693a      	ldr	r2, [r7, #16]
 80086d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	68fa      	ldr	r2, [r7, #12]
 80086da:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 80086dc:	683b      	ldr	r3, [r7, #0]
 80086de:	68db      	ldr	r3, [r3, #12]
 80086e0:	4619      	mov	r1, r3
 80086e2:	6878      	ldr	r0, [r7, #4]
 80086e4:	f7ff fe85 	bl	80083f2 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	697a      	ldr	r2, [r7, #20]
 80086ec:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80086ee:	2300      	movs	r3, #0
}
 80086f0:	4618      	mov	r0, r3
 80086f2:	3718      	adds	r7, #24
 80086f4:	46bd      	mov	sp, r7
 80086f6:	bd80      	pop	{r7, pc}
 80086f8:	40010000 	.word	0x40010000
 80086fc:	40010400 	.word	0x40010400

08008700 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8008700:	b580      	push	{r7, lr}
 8008702:	b086      	sub	sp, #24
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
 8008708:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	6a1b      	ldr	r3, [r3, #32]
 800870e:	f023 0210 	bic.w	r2, r3, #16
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	6a1b      	ldr	r3, [r3, #32]
 800871a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	685b      	ldr	r3, [r3, #4]
 8008720:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	699b      	ldr	r3, [r3, #24]
 8008726:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800872e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8008736:	683b      	ldr	r3, [r7, #0]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	021b      	lsls	r3, r3, #8
 800873c:	4313      	orrs	r3, r2
 800873e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8008740:	697b      	ldr	r3, [r7, #20]
 8008742:	f023 0220 	bic.w	r2, r3, #32
 8008746:	683b      	ldr	r3, [r7, #0]
 8008748:	691b      	ldr	r3, [r3, #16]
 800874a:	011b      	lsls	r3, r3, #4
 800874c:	4313      	orrs	r3, r2
 800874e:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8008750:	697b      	ldr	r3, [r7, #20]
 8008752:	f023 0210 	bic.w	r2, r3, #16
 8008756:	683b      	ldr	r3, [r7, #0]
 8008758:	685b      	ldr	r3, [r3, #4]
 800875a:	011b      	lsls	r3, r3, #4
 800875c:	4313      	orrs	r3, r2
 800875e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	4a1d      	ldr	r2, [pc, #116]	; (80087d8 <OC2Config+0xd8>)
 8008764:	4293      	cmp	r3, r2
 8008766:	d003      	beq.n	8008770 <OC2Config+0x70>
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	4a1c      	ldr	r2, [pc, #112]	; (80087dc <OC2Config+0xdc>)
 800876c:	4293      	cmp	r3, r2
 800876e:	d11f      	bne.n	80087b0 <OC2Config+0xb0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8008770:	697b      	ldr	r3, [r7, #20]
 8008772:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008776:	683b      	ldr	r3, [r7, #0]
 8008778:	695b      	ldr	r3, [r3, #20]
 800877a:	019b      	lsls	r3, r3, #6
 800877c:	4313      	orrs	r3, r2
 800877e:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8008780:	697b      	ldr	r3, [r7, #20]
 8008782:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8008786:	683b      	ldr	r3, [r7, #0]
 8008788:	689b      	ldr	r3, [r3, #8]
 800878a:	019b      	lsls	r3, r3, #6
 800878c:	4313      	orrs	r3, r2
 800878e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8008790:	693b      	ldr	r3, [r7, #16]
 8008792:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008796:	683b      	ldr	r3, [r7, #0]
 8008798:	699b      	ldr	r3, [r3, #24]
 800879a:	009b      	lsls	r3, r3, #2
 800879c:	4313      	orrs	r3, r2
 800879e:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 80087a0:	693b      	ldr	r3, [r7, #16]
 80087a2:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80087a6:	683b      	ldr	r3, [r7, #0]
 80087a8:	69db      	ldr	r3, [r3, #28]
 80087aa:	00db      	lsls	r3, r3, #3
 80087ac:	4313      	orrs	r3, r2
 80087ae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	693a      	ldr	r2, [r7, #16]
 80087b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	68fa      	ldr	r2, [r7, #12]
 80087ba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 80087bc:	683b      	ldr	r3, [r7, #0]
 80087be:	68db      	ldr	r3, [r3, #12]
 80087c0:	4619      	mov	r1, r3
 80087c2:	6878      	ldr	r0, [r7, #4]
 80087c4:	f7ff fe23 	bl	800840e <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	697a      	ldr	r2, [r7, #20]
 80087cc:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80087ce:	2300      	movs	r3, #0
}
 80087d0:	4618      	mov	r0, r3
 80087d2:	3718      	adds	r7, #24
 80087d4:	46bd      	mov	sp, r7
 80087d6:	bd80      	pop	{r7, pc}
 80087d8:	40010000 	.word	0x40010000
 80087dc:	40010400 	.word	0x40010400

080087e0 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80087e0:	b580      	push	{r7, lr}
 80087e2:	b086      	sub	sp, #24
 80087e4:	af00      	add	r7, sp, #0
 80087e6:	6078      	str	r0, [r7, #4]
 80087e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	6a1b      	ldr	r3, [r3, #32]
 80087ee:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	6a1b      	ldr	r3, [r3, #32]
 80087fa:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	685b      	ldr	r3, [r3, #4]
 8008800:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	69db      	ldr	r3, [r3, #28]
 8008806:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	f023 0303 	bic.w	r3, r3, #3
 800880e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008816:	683b      	ldr	r3, [r7, #0]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	4313      	orrs	r3, r2
 800881c:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 800881e:	697b      	ldr	r3, [r7, #20]
 8008820:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8008824:	683b      	ldr	r3, [r7, #0]
 8008826:	691b      	ldr	r3, [r3, #16]
 8008828:	021b      	lsls	r3, r3, #8
 800882a:	4313      	orrs	r3, r2
 800882c:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 800882e:	697b      	ldr	r3, [r7, #20]
 8008830:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008834:	683b      	ldr	r3, [r7, #0]
 8008836:	685b      	ldr	r3, [r3, #4]
 8008838:	021b      	lsls	r3, r3, #8
 800883a:	4313      	orrs	r3, r2
 800883c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	4a1d      	ldr	r2, [pc, #116]	; (80088b8 <OC3Config+0xd8>)
 8008842:	4293      	cmp	r3, r2
 8008844:	d003      	beq.n	800884e <OC3Config+0x6e>
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	4a1c      	ldr	r2, [pc, #112]	; (80088bc <OC3Config+0xdc>)
 800884a:	4293      	cmp	r3, r2
 800884c:	d11f      	bne.n	800888e <OC3Config+0xae>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 800884e:	697b      	ldr	r3, [r7, #20]
 8008850:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008854:	683b      	ldr	r3, [r7, #0]
 8008856:	695b      	ldr	r3, [r3, #20]
 8008858:	029b      	lsls	r3, r3, #10
 800885a:	4313      	orrs	r3, r2
 800885c:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 800885e:	697b      	ldr	r3, [r7, #20]
 8008860:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008864:	683b      	ldr	r3, [r7, #0]
 8008866:	689b      	ldr	r3, [r3, #8]
 8008868:	029b      	lsls	r3, r3, #10
 800886a:	4313      	orrs	r3, r2
 800886c:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 800886e:	693b      	ldr	r3, [r7, #16]
 8008870:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008874:	683b      	ldr	r3, [r7, #0]
 8008876:	699b      	ldr	r3, [r3, #24]
 8008878:	011b      	lsls	r3, r3, #4
 800887a:	4313      	orrs	r3, r2
 800887c:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 800887e:	693b      	ldr	r3, [r7, #16]
 8008880:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008884:	683b      	ldr	r3, [r7, #0]
 8008886:	69db      	ldr	r3, [r3, #28]
 8008888:	015b      	lsls	r3, r3, #5
 800888a:	4313      	orrs	r3, r2
 800888c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	693a      	ldr	r2, [r7, #16]
 8008892:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	68fa      	ldr	r2, [r7, #12]
 8008898:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 800889a:	683b      	ldr	r3, [r7, #0]
 800889c:	68db      	ldr	r3, [r3, #12]
 800889e:	4619      	mov	r1, r3
 80088a0:	6878      	ldr	r0, [r7, #4]
 80088a2:	f7ff fdc2 	bl	800842a <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	697a      	ldr	r2, [r7, #20]
 80088aa:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80088ac:	2300      	movs	r3, #0
}
 80088ae:	4618      	mov	r0, r3
 80088b0:	3718      	adds	r7, #24
 80088b2:	46bd      	mov	sp, r7
 80088b4:	bd80      	pop	{r7, pc}
 80088b6:	bf00      	nop
 80088b8:	40010000 	.word	0x40010000
 80088bc:	40010400 	.word	0x40010400

080088c0 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80088c0:	b580      	push	{r7, lr}
 80088c2:	b086      	sub	sp, #24
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	6078      	str	r0, [r7, #4]
 80088c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	6a1b      	ldr	r3, [r3, #32]
 80088ce:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	6a1b      	ldr	r3, [r3, #32]
 80088da:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	685b      	ldr	r3, [r3, #4]
 80088e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	69db      	ldr	r3, [r3, #28]
 80088e6:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80088ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80088f6:	683b      	ldr	r3, [r7, #0]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	021b      	lsls	r3, r3, #8
 80088fc:	4313      	orrs	r3, r2
 80088fe:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8008900:	693b      	ldr	r3, [r7, #16]
 8008902:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008906:	683b      	ldr	r3, [r7, #0]
 8008908:	691b      	ldr	r3, [r3, #16]
 800890a:	031b      	lsls	r3, r3, #12
 800890c:	4313      	orrs	r3, r2
 800890e:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8008910:	693b      	ldr	r3, [r7, #16]
 8008912:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008916:	683b      	ldr	r3, [r7, #0]
 8008918:	685b      	ldr	r3, [r3, #4]
 800891a:	031b      	lsls	r3, r3, #12
 800891c:	4313      	orrs	r3, r2
 800891e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	4a11      	ldr	r2, [pc, #68]	; (8008968 <OC4Config+0xa8>)
 8008924:	4293      	cmp	r3, r2
 8008926:	d003      	beq.n	8008930 <OC4Config+0x70>
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	4a10      	ldr	r2, [pc, #64]	; (800896c <OC4Config+0xac>)
 800892c:	4293      	cmp	r3, r2
 800892e:	d107      	bne.n	8008940 <OC4Config+0x80>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8008930:	697b      	ldr	r3, [r7, #20]
 8008932:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008936:	683b      	ldr	r3, [r7, #0]
 8008938:	699b      	ldr	r3, [r3, #24]
 800893a:	019b      	lsls	r3, r3, #6
 800893c:	4313      	orrs	r3, r2
 800893e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	697a      	ldr	r2, [r7, #20]
 8008944:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	68fa      	ldr	r2, [r7, #12]
 800894a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 800894c:	683b      	ldr	r3, [r7, #0]
 800894e:	68db      	ldr	r3, [r3, #12]
 8008950:	4619      	mov	r1, r3
 8008952:	6878      	ldr	r0, [r7, #4]
 8008954:	f7ff fd77 	bl	8008446 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	693a      	ldr	r2, [r7, #16]
 800895c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800895e:	2300      	movs	r3, #0
}
 8008960:	4618      	mov	r0, r3
 8008962:	3718      	adds	r7, #24
 8008964:	46bd      	mov	sp, r7
 8008966:	bd80      	pop	{r7, pc}
 8008968:	40010000 	.word	0x40010000
 800896c:	40010400 	.word	0x40010400

08008970 <LL_USART_IsEnabled>:
{
 8008970:	b480      	push	{r7}
 8008972:	b083      	sub	sp, #12
 8008974:	af00      	add	r7, sp, #0
 8008976:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	68db      	ldr	r3, [r3, #12]
 800897c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008980:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008984:	bf0c      	ite	eq
 8008986:	2301      	moveq	r3, #1
 8008988:	2300      	movne	r3, #0
 800898a:	b2db      	uxtb	r3, r3
}
 800898c:	4618      	mov	r0, r3
 800898e:	370c      	adds	r7, #12
 8008990:	46bd      	mov	sp, r7
 8008992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008996:	4770      	bx	lr

08008998 <LL_USART_SetStopBitsLength>:
{
 8008998:	b480      	push	{r7}
 800899a:	b083      	sub	sp, #12
 800899c:	af00      	add	r7, sp, #0
 800899e:	6078      	str	r0, [r7, #4]
 80089a0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	691b      	ldr	r3, [r3, #16]
 80089a6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80089aa:	683b      	ldr	r3, [r7, #0]
 80089ac:	431a      	orrs	r2, r3
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	611a      	str	r2, [r3, #16]
}
 80089b2:	bf00      	nop
 80089b4:	370c      	adds	r7, #12
 80089b6:	46bd      	mov	sp, r7
 80089b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089bc:	4770      	bx	lr

080089be <LL_USART_SetHWFlowCtrl>:
{
 80089be:	b480      	push	{r7}
 80089c0:	b083      	sub	sp, #12
 80089c2:	af00      	add	r7, sp, #0
 80089c4:	6078      	str	r0, [r7, #4]
 80089c6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	695b      	ldr	r3, [r3, #20]
 80089cc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80089d0:	683b      	ldr	r3, [r7, #0]
 80089d2:	431a      	orrs	r2, r3
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	615a      	str	r2, [r3, #20]
}
 80089d8:	bf00      	nop
 80089da:	370c      	adds	r7, #12
 80089dc:	46bd      	mov	sp, r7
 80089de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e2:	4770      	bx	lr

080089e4 <LL_USART_SetBaudRate>:
{
 80089e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089e8:	b085      	sub	sp, #20
 80089ea:	af00      	add	r7, sp, #0
 80089ec:	60f8      	str	r0, [r7, #12]
 80089ee:	60b9      	str	r1, [r7, #8]
 80089f0:	607a      	str	r2, [r7, #4]
 80089f2:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80089fa:	f040 80c1 	bne.w	8008b80 <LL_USART_SetBaudRate+0x19c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 80089fe:	68bb      	ldr	r3, [r7, #8]
 8008a00:	461d      	mov	r5, r3
 8008a02:	f04f 0600 	mov.w	r6, #0
 8008a06:	46a8      	mov	r8, r5
 8008a08:	46b1      	mov	r9, r6
 8008a0a:	eb18 0308 	adds.w	r3, r8, r8
 8008a0e:	eb49 0409 	adc.w	r4, r9, r9
 8008a12:	4698      	mov	r8, r3
 8008a14:	46a1      	mov	r9, r4
 8008a16:	eb18 0805 	adds.w	r8, r8, r5
 8008a1a:	eb49 0906 	adc.w	r9, r9, r6
 8008a1e:	f04f 0100 	mov.w	r1, #0
 8008a22:	f04f 0200 	mov.w	r2, #0
 8008a26:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008a2a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008a2e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008a32:	4688      	mov	r8, r1
 8008a34:	4691      	mov	r9, r2
 8008a36:	eb18 0005 	adds.w	r0, r8, r5
 8008a3a:	eb49 0106 	adc.w	r1, r9, r6
 8008a3e:	683b      	ldr	r3, [r7, #0]
 8008a40:	461d      	mov	r5, r3
 8008a42:	f04f 0600 	mov.w	r6, #0
 8008a46:	196b      	adds	r3, r5, r5
 8008a48:	eb46 0406 	adc.w	r4, r6, r6
 8008a4c:	461a      	mov	r2, r3
 8008a4e:	4623      	mov	r3, r4
 8008a50:	f7f8 f8fa 	bl	8000c48 <__aeabi_uldivmod>
 8008a54:	4603      	mov	r3, r0
 8008a56:	460c      	mov	r4, r1
 8008a58:	461a      	mov	r2, r3
 8008a5a:	4bb5      	ldr	r3, [pc, #724]	; (8008d30 <LL_USART_SetBaudRate+0x34c>)
 8008a5c:	fba3 2302 	umull	r2, r3, r3, r2
 8008a60:	095b      	lsrs	r3, r3, #5
 8008a62:	b29b      	uxth	r3, r3
 8008a64:	011b      	lsls	r3, r3, #4
 8008a66:	fa1f f883 	uxth.w	r8, r3
 8008a6a:	68bb      	ldr	r3, [r7, #8]
 8008a6c:	461d      	mov	r5, r3
 8008a6e:	f04f 0600 	mov.w	r6, #0
 8008a72:	46a9      	mov	r9, r5
 8008a74:	46b2      	mov	sl, r6
 8008a76:	eb19 0309 	adds.w	r3, r9, r9
 8008a7a:	eb4a 040a 	adc.w	r4, sl, sl
 8008a7e:	4699      	mov	r9, r3
 8008a80:	46a2      	mov	sl, r4
 8008a82:	eb19 0905 	adds.w	r9, r9, r5
 8008a86:	eb4a 0a06 	adc.w	sl, sl, r6
 8008a8a:	f04f 0100 	mov.w	r1, #0
 8008a8e:	f04f 0200 	mov.w	r2, #0
 8008a92:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008a96:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008a9a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008a9e:	4689      	mov	r9, r1
 8008aa0:	4692      	mov	sl, r2
 8008aa2:	eb19 0005 	adds.w	r0, r9, r5
 8008aa6:	eb4a 0106 	adc.w	r1, sl, r6
 8008aaa:	683b      	ldr	r3, [r7, #0]
 8008aac:	461d      	mov	r5, r3
 8008aae:	f04f 0600 	mov.w	r6, #0
 8008ab2:	196b      	adds	r3, r5, r5
 8008ab4:	eb46 0406 	adc.w	r4, r6, r6
 8008ab8:	461a      	mov	r2, r3
 8008aba:	4623      	mov	r3, r4
 8008abc:	f7f8 f8c4 	bl	8000c48 <__aeabi_uldivmod>
 8008ac0:	4603      	mov	r3, r0
 8008ac2:	460c      	mov	r4, r1
 8008ac4:	461a      	mov	r2, r3
 8008ac6:	4b9a      	ldr	r3, [pc, #616]	; (8008d30 <LL_USART_SetBaudRate+0x34c>)
 8008ac8:	fba3 1302 	umull	r1, r3, r3, r2
 8008acc:	095b      	lsrs	r3, r3, #5
 8008ace:	2164      	movs	r1, #100	; 0x64
 8008ad0:	fb01 f303 	mul.w	r3, r1, r3
 8008ad4:	1ad3      	subs	r3, r2, r3
 8008ad6:	00db      	lsls	r3, r3, #3
 8008ad8:	3332      	adds	r3, #50	; 0x32
 8008ada:	4a95      	ldr	r2, [pc, #596]	; (8008d30 <LL_USART_SetBaudRate+0x34c>)
 8008adc:	fba2 2303 	umull	r2, r3, r2, r3
 8008ae0:	095b      	lsrs	r3, r3, #5
 8008ae2:	b29b      	uxth	r3, r3
 8008ae4:	005b      	lsls	r3, r3, #1
 8008ae6:	b29b      	uxth	r3, r3
 8008ae8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008aec:	b29b      	uxth	r3, r3
 8008aee:	4443      	add	r3, r8
 8008af0:	fa1f f883 	uxth.w	r8, r3
 8008af4:	68bb      	ldr	r3, [r7, #8]
 8008af6:	461d      	mov	r5, r3
 8008af8:	f04f 0600 	mov.w	r6, #0
 8008afc:	46a9      	mov	r9, r5
 8008afe:	46b2      	mov	sl, r6
 8008b00:	eb19 0309 	adds.w	r3, r9, r9
 8008b04:	eb4a 040a 	adc.w	r4, sl, sl
 8008b08:	4699      	mov	r9, r3
 8008b0a:	46a2      	mov	sl, r4
 8008b0c:	eb19 0905 	adds.w	r9, r9, r5
 8008b10:	eb4a 0a06 	adc.w	sl, sl, r6
 8008b14:	f04f 0100 	mov.w	r1, #0
 8008b18:	f04f 0200 	mov.w	r2, #0
 8008b1c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008b20:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008b24:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008b28:	4689      	mov	r9, r1
 8008b2a:	4692      	mov	sl, r2
 8008b2c:	eb19 0005 	adds.w	r0, r9, r5
 8008b30:	eb4a 0106 	adc.w	r1, sl, r6
 8008b34:	683b      	ldr	r3, [r7, #0]
 8008b36:	461d      	mov	r5, r3
 8008b38:	f04f 0600 	mov.w	r6, #0
 8008b3c:	196b      	adds	r3, r5, r5
 8008b3e:	eb46 0406 	adc.w	r4, r6, r6
 8008b42:	461a      	mov	r2, r3
 8008b44:	4623      	mov	r3, r4
 8008b46:	f7f8 f87f 	bl	8000c48 <__aeabi_uldivmod>
 8008b4a:	4603      	mov	r3, r0
 8008b4c:	460c      	mov	r4, r1
 8008b4e:	461a      	mov	r2, r3
 8008b50:	4b77      	ldr	r3, [pc, #476]	; (8008d30 <LL_USART_SetBaudRate+0x34c>)
 8008b52:	fba3 1302 	umull	r1, r3, r3, r2
 8008b56:	095b      	lsrs	r3, r3, #5
 8008b58:	2164      	movs	r1, #100	; 0x64
 8008b5a:	fb01 f303 	mul.w	r3, r1, r3
 8008b5e:	1ad3      	subs	r3, r2, r3
 8008b60:	00db      	lsls	r3, r3, #3
 8008b62:	3332      	adds	r3, #50	; 0x32
 8008b64:	4a72      	ldr	r2, [pc, #456]	; (8008d30 <LL_USART_SetBaudRate+0x34c>)
 8008b66:	fba2 2303 	umull	r2, r3, r2, r3
 8008b6a:	095b      	lsrs	r3, r3, #5
 8008b6c:	b29b      	uxth	r3, r3
 8008b6e:	f003 0307 	and.w	r3, r3, #7
 8008b72:	b29b      	uxth	r3, r3
 8008b74:	4443      	add	r3, r8
 8008b76:	b29b      	uxth	r3, r3
 8008b78:	461a      	mov	r2, r3
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	609a      	str	r2, [r3, #8]
}
 8008b7e:	e0d2      	b.n	8008d26 <LL_USART_SetBaudRate+0x342>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8008b80:	68bb      	ldr	r3, [r7, #8]
 8008b82:	469a      	mov	sl, r3
 8008b84:	f04f 0b00 	mov.w	fp, #0
 8008b88:	46d0      	mov	r8, sl
 8008b8a:	46d9      	mov	r9, fp
 8008b8c:	eb18 0308 	adds.w	r3, r8, r8
 8008b90:	eb49 0409 	adc.w	r4, r9, r9
 8008b94:	4698      	mov	r8, r3
 8008b96:	46a1      	mov	r9, r4
 8008b98:	eb18 080a 	adds.w	r8, r8, sl
 8008b9c:	eb49 090b 	adc.w	r9, r9, fp
 8008ba0:	f04f 0100 	mov.w	r1, #0
 8008ba4:	f04f 0200 	mov.w	r2, #0
 8008ba8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008bac:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008bb0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008bb4:	4688      	mov	r8, r1
 8008bb6:	4691      	mov	r9, r2
 8008bb8:	eb1a 0508 	adds.w	r5, sl, r8
 8008bbc:	eb4b 0609 	adc.w	r6, fp, r9
 8008bc0:	683b      	ldr	r3, [r7, #0]
 8008bc2:	4619      	mov	r1, r3
 8008bc4:	f04f 0200 	mov.w	r2, #0
 8008bc8:	f04f 0300 	mov.w	r3, #0
 8008bcc:	f04f 0400 	mov.w	r4, #0
 8008bd0:	0094      	lsls	r4, r2, #2
 8008bd2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008bd6:	008b      	lsls	r3, r1, #2
 8008bd8:	461a      	mov	r2, r3
 8008bda:	4623      	mov	r3, r4
 8008bdc:	4628      	mov	r0, r5
 8008bde:	4631      	mov	r1, r6
 8008be0:	f7f8 f832 	bl	8000c48 <__aeabi_uldivmod>
 8008be4:	4603      	mov	r3, r0
 8008be6:	460c      	mov	r4, r1
 8008be8:	461a      	mov	r2, r3
 8008bea:	4b51      	ldr	r3, [pc, #324]	; (8008d30 <LL_USART_SetBaudRate+0x34c>)
 8008bec:	fba3 2302 	umull	r2, r3, r3, r2
 8008bf0:	095b      	lsrs	r3, r3, #5
 8008bf2:	b29b      	uxth	r3, r3
 8008bf4:	011b      	lsls	r3, r3, #4
 8008bf6:	fa1f f883 	uxth.w	r8, r3
 8008bfa:	68bb      	ldr	r3, [r7, #8]
 8008bfc:	469b      	mov	fp, r3
 8008bfe:	f04f 0c00 	mov.w	ip, #0
 8008c02:	46d9      	mov	r9, fp
 8008c04:	46e2      	mov	sl, ip
 8008c06:	eb19 0309 	adds.w	r3, r9, r9
 8008c0a:	eb4a 040a 	adc.w	r4, sl, sl
 8008c0e:	4699      	mov	r9, r3
 8008c10:	46a2      	mov	sl, r4
 8008c12:	eb19 090b 	adds.w	r9, r9, fp
 8008c16:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008c1a:	f04f 0100 	mov.w	r1, #0
 8008c1e:	f04f 0200 	mov.w	r2, #0
 8008c22:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008c26:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008c2a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008c2e:	4689      	mov	r9, r1
 8008c30:	4692      	mov	sl, r2
 8008c32:	eb1b 0509 	adds.w	r5, fp, r9
 8008c36:	eb4c 060a 	adc.w	r6, ip, sl
 8008c3a:	683b      	ldr	r3, [r7, #0]
 8008c3c:	4619      	mov	r1, r3
 8008c3e:	f04f 0200 	mov.w	r2, #0
 8008c42:	f04f 0300 	mov.w	r3, #0
 8008c46:	f04f 0400 	mov.w	r4, #0
 8008c4a:	0094      	lsls	r4, r2, #2
 8008c4c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008c50:	008b      	lsls	r3, r1, #2
 8008c52:	461a      	mov	r2, r3
 8008c54:	4623      	mov	r3, r4
 8008c56:	4628      	mov	r0, r5
 8008c58:	4631      	mov	r1, r6
 8008c5a:	f7f7 fff5 	bl	8000c48 <__aeabi_uldivmod>
 8008c5e:	4603      	mov	r3, r0
 8008c60:	460c      	mov	r4, r1
 8008c62:	461a      	mov	r2, r3
 8008c64:	4b32      	ldr	r3, [pc, #200]	; (8008d30 <LL_USART_SetBaudRate+0x34c>)
 8008c66:	fba3 1302 	umull	r1, r3, r3, r2
 8008c6a:	095b      	lsrs	r3, r3, #5
 8008c6c:	2164      	movs	r1, #100	; 0x64
 8008c6e:	fb01 f303 	mul.w	r3, r1, r3
 8008c72:	1ad3      	subs	r3, r2, r3
 8008c74:	011b      	lsls	r3, r3, #4
 8008c76:	3332      	adds	r3, #50	; 0x32
 8008c78:	4a2d      	ldr	r2, [pc, #180]	; (8008d30 <LL_USART_SetBaudRate+0x34c>)
 8008c7a:	fba2 2303 	umull	r2, r3, r2, r3
 8008c7e:	095b      	lsrs	r3, r3, #5
 8008c80:	b29b      	uxth	r3, r3
 8008c82:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008c86:	b29b      	uxth	r3, r3
 8008c88:	4443      	add	r3, r8
 8008c8a:	fa1f f883 	uxth.w	r8, r3
 8008c8e:	68bb      	ldr	r3, [r7, #8]
 8008c90:	469b      	mov	fp, r3
 8008c92:	f04f 0c00 	mov.w	ip, #0
 8008c96:	46d9      	mov	r9, fp
 8008c98:	46e2      	mov	sl, ip
 8008c9a:	eb19 0309 	adds.w	r3, r9, r9
 8008c9e:	eb4a 040a 	adc.w	r4, sl, sl
 8008ca2:	4699      	mov	r9, r3
 8008ca4:	46a2      	mov	sl, r4
 8008ca6:	eb19 090b 	adds.w	r9, r9, fp
 8008caa:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008cae:	f04f 0100 	mov.w	r1, #0
 8008cb2:	f04f 0200 	mov.w	r2, #0
 8008cb6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008cba:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008cbe:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008cc2:	4689      	mov	r9, r1
 8008cc4:	4692      	mov	sl, r2
 8008cc6:	eb1b 0509 	adds.w	r5, fp, r9
 8008cca:	eb4c 060a 	adc.w	r6, ip, sl
 8008cce:	683b      	ldr	r3, [r7, #0]
 8008cd0:	4619      	mov	r1, r3
 8008cd2:	f04f 0200 	mov.w	r2, #0
 8008cd6:	f04f 0300 	mov.w	r3, #0
 8008cda:	f04f 0400 	mov.w	r4, #0
 8008cde:	0094      	lsls	r4, r2, #2
 8008ce0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008ce4:	008b      	lsls	r3, r1, #2
 8008ce6:	461a      	mov	r2, r3
 8008ce8:	4623      	mov	r3, r4
 8008cea:	4628      	mov	r0, r5
 8008cec:	4631      	mov	r1, r6
 8008cee:	f7f7 ffab 	bl	8000c48 <__aeabi_uldivmod>
 8008cf2:	4603      	mov	r3, r0
 8008cf4:	460c      	mov	r4, r1
 8008cf6:	461a      	mov	r2, r3
 8008cf8:	4b0d      	ldr	r3, [pc, #52]	; (8008d30 <LL_USART_SetBaudRate+0x34c>)
 8008cfa:	fba3 1302 	umull	r1, r3, r3, r2
 8008cfe:	095b      	lsrs	r3, r3, #5
 8008d00:	2164      	movs	r1, #100	; 0x64
 8008d02:	fb01 f303 	mul.w	r3, r1, r3
 8008d06:	1ad3      	subs	r3, r2, r3
 8008d08:	011b      	lsls	r3, r3, #4
 8008d0a:	3332      	adds	r3, #50	; 0x32
 8008d0c:	4a08      	ldr	r2, [pc, #32]	; (8008d30 <LL_USART_SetBaudRate+0x34c>)
 8008d0e:	fba2 2303 	umull	r2, r3, r2, r3
 8008d12:	095b      	lsrs	r3, r3, #5
 8008d14:	b29b      	uxth	r3, r3
 8008d16:	f003 030f 	and.w	r3, r3, #15
 8008d1a:	b29b      	uxth	r3, r3
 8008d1c:	4443      	add	r3, r8
 8008d1e:	b29b      	uxth	r3, r3
 8008d20:	461a      	mov	r2, r3
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	609a      	str	r2, [r3, #8]
}
 8008d26:	bf00      	nop
 8008d28:	3714      	adds	r7, #20
 8008d2a:	46bd      	mov	sp, r7
 8008d2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d30:	51eb851f 	.word	0x51eb851f

08008d34 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8008d34:	b580      	push	{r7, lr}
 8008d36:	b088      	sub	sp, #32
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	6078      	str	r0, [r7, #4]
 8008d3c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8008d3e:	2301      	movs	r3, #1
 8008d40:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8008d42:	2300      	movs	r3, #0
 8008d44:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8008d46:	6878      	ldr	r0, [r7, #4]
 8008d48:	f7ff fe12 	bl	8008970 <LL_USART_IsEnabled>
 8008d4c:	4603      	mov	r3, r0
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d15e      	bne.n	8008e10 <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	68db      	ldr	r3, [r3, #12]
 8008d56:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8008d5a:	f023 030c 	bic.w	r3, r3, #12
 8008d5e:	683a      	ldr	r2, [r7, #0]
 8008d60:	6851      	ldr	r1, [r2, #4]
 8008d62:	683a      	ldr	r2, [r7, #0]
 8008d64:	68d2      	ldr	r2, [r2, #12]
 8008d66:	4311      	orrs	r1, r2
 8008d68:	683a      	ldr	r2, [r7, #0]
 8008d6a:	6912      	ldr	r2, [r2, #16]
 8008d6c:	4311      	orrs	r1, r2
 8008d6e:	683a      	ldr	r2, [r7, #0]
 8008d70:	6992      	ldr	r2, [r2, #24]
 8008d72:	430a      	orrs	r2, r1
 8008d74:	431a      	orrs	r2, r3
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	689b      	ldr	r3, [r3, #8]
 8008d7e:	4619      	mov	r1, r3
 8008d80:	6878      	ldr	r0, [r7, #4]
 8008d82:	f7ff fe09 	bl	8008998 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8008d86:	683b      	ldr	r3, [r7, #0]
 8008d88:	695b      	ldr	r3, [r3, #20]
 8008d8a:	4619      	mov	r1, r3
 8008d8c:	6878      	ldr	r0, [r7, #4]
 8008d8e:	f7ff fe16 	bl	80089be <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8008d92:	f107 0308 	add.w	r3, r7, #8
 8008d96:	4618      	mov	r0, r3
 8008d98:	f7ff f9c4 	bl	8008124 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	4a1f      	ldr	r2, [pc, #124]	; (8008e1c <LL_USART_Init+0xe8>)
 8008da0:	4293      	cmp	r3, r2
 8008da2:	d102      	bne.n	8008daa <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8008da4:	697b      	ldr	r3, [r7, #20]
 8008da6:	61bb      	str	r3, [r7, #24]
 8008da8:	e021      	b.n	8008dee <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	4a1c      	ldr	r2, [pc, #112]	; (8008e20 <LL_USART_Init+0xec>)
 8008dae:	4293      	cmp	r3, r2
 8008db0:	d102      	bne.n	8008db8 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8008db2:	693b      	ldr	r3, [r7, #16]
 8008db4:	61bb      	str	r3, [r7, #24]
 8008db6:	e01a      	b.n	8008dee <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	4a1a      	ldr	r2, [pc, #104]	; (8008e24 <LL_USART_Init+0xf0>)
 8008dbc:	4293      	cmp	r3, r2
 8008dbe:	d102      	bne.n	8008dc6 <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8008dc0:	693b      	ldr	r3, [r7, #16]
 8008dc2:	61bb      	str	r3, [r7, #24]
 8008dc4:	e013      	b.n	8008dee <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	4a17      	ldr	r2, [pc, #92]	; (8008e28 <LL_USART_Init+0xf4>)
 8008dca:	4293      	cmp	r3, r2
 8008dcc:	d102      	bne.n	8008dd4 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8008dce:	697b      	ldr	r3, [r7, #20]
 8008dd0:	61bb      	str	r3, [r7, #24]
 8008dd2:	e00c      	b.n	8008dee <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	4a15      	ldr	r2, [pc, #84]	; (8008e2c <LL_USART_Init+0xf8>)
 8008dd8:	4293      	cmp	r3, r2
 8008dda:	d102      	bne.n	8008de2 <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8008ddc:	693b      	ldr	r3, [r7, #16]
 8008dde:	61bb      	str	r3, [r7, #24]
 8008de0:	e005      	b.n	8008dee <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	4a12      	ldr	r2, [pc, #72]	; (8008e30 <LL_USART_Init+0xfc>)
 8008de6:	4293      	cmp	r3, r2
 8008de8:	d101      	bne.n	8008dee <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8008dea:	693b      	ldr	r3, [r7, #16]
 8008dec:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8008dee:	69bb      	ldr	r3, [r7, #24]
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d00d      	beq.n	8008e10 <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 8008df4:	683b      	ldr	r3, [r7, #0]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d009      	beq.n	8008e10 <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 8008e00:	683b      	ldr	r3, [r7, #0]
 8008e02:	699a      	ldr	r2, [r3, #24]
 8008e04:	683b      	ldr	r3, [r7, #0]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	69b9      	ldr	r1, [r7, #24]
 8008e0a:	6878      	ldr	r0, [r7, #4]
 8008e0c:	f7ff fdea 	bl	80089e4 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8008e10:	7ffb      	ldrb	r3, [r7, #31]
}
 8008e12:	4618      	mov	r0, r3
 8008e14:	3720      	adds	r7, #32
 8008e16:	46bd      	mov	sp, r7
 8008e18:	bd80      	pop	{r7, pc}
 8008e1a:	bf00      	nop
 8008e1c:	40011000 	.word	0x40011000
 8008e20:	40004400 	.word	0x40004400
 8008e24:	40004800 	.word	0x40004800
 8008e28:	40011400 	.word	0x40011400
 8008e2c:	40004c00 	.word	0x40004c00
 8008e30:	40005000 	.word	0x40005000

08008e34 <__errno>:
 8008e34:	4b01      	ldr	r3, [pc, #4]	; (8008e3c <__errno+0x8>)
 8008e36:	6818      	ldr	r0, [r3, #0]
 8008e38:	4770      	bx	lr
 8008e3a:	bf00      	nop
 8008e3c:	20000010 	.word	0x20000010

08008e40 <__libc_init_array>:
 8008e40:	b570      	push	{r4, r5, r6, lr}
 8008e42:	4e0d      	ldr	r6, [pc, #52]	; (8008e78 <__libc_init_array+0x38>)
 8008e44:	4c0d      	ldr	r4, [pc, #52]	; (8008e7c <__libc_init_array+0x3c>)
 8008e46:	1ba4      	subs	r4, r4, r6
 8008e48:	10a4      	asrs	r4, r4, #2
 8008e4a:	2500      	movs	r5, #0
 8008e4c:	42a5      	cmp	r5, r4
 8008e4e:	d109      	bne.n	8008e64 <__libc_init_array+0x24>
 8008e50:	4e0b      	ldr	r6, [pc, #44]	; (8008e80 <__libc_init_array+0x40>)
 8008e52:	4c0c      	ldr	r4, [pc, #48]	; (8008e84 <__libc_init_array+0x44>)
 8008e54:	f003 fb7e 	bl	800c554 <_init>
 8008e58:	1ba4      	subs	r4, r4, r6
 8008e5a:	10a4      	asrs	r4, r4, #2
 8008e5c:	2500      	movs	r5, #0
 8008e5e:	42a5      	cmp	r5, r4
 8008e60:	d105      	bne.n	8008e6e <__libc_init_array+0x2e>
 8008e62:	bd70      	pop	{r4, r5, r6, pc}
 8008e64:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008e68:	4798      	blx	r3
 8008e6a:	3501      	adds	r5, #1
 8008e6c:	e7ee      	b.n	8008e4c <__libc_init_array+0xc>
 8008e6e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008e72:	4798      	blx	r3
 8008e74:	3501      	adds	r5, #1
 8008e76:	e7f2      	b.n	8008e5e <__libc_init_array+0x1e>
 8008e78:	0800cbc4 	.word	0x0800cbc4
 8008e7c:	0800cbc4 	.word	0x0800cbc4
 8008e80:	0800cbc4 	.word	0x0800cbc4
 8008e84:	0800cbc8 	.word	0x0800cbc8

08008e88 <memset>:
 8008e88:	4402      	add	r2, r0
 8008e8a:	4603      	mov	r3, r0
 8008e8c:	4293      	cmp	r3, r2
 8008e8e:	d100      	bne.n	8008e92 <memset+0xa>
 8008e90:	4770      	bx	lr
 8008e92:	f803 1b01 	strb.w	r1, [r3], #1
 8008e96:	e7f9      	b.n	8008e8c <memset+0x4>

08008e98 <__cvt>:
 8008e98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008e9c:	ec55 4b10 	vmov	r4, r5, d0
 8008ea0:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8008ea2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008ea6:	2d00      	cmp	r5, #0
 8008ea8:	460e      	mov	r6, r1
 8008eaa:	4691      	mov	r9, r2
 8008eac:	4619      	mov	r1, r3
 8008eae:	bfb8      	it	lt
 8008eb0:	4622      	movlt	r2, r4
 8008eb2:	462b      	mov	r3, r5
 8008eb4:	f027 0720 	bic.w	r7, r7, #32
 8008eb8:	bfbb      	ittet	lt
 8008eba:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008ebe:	461d      	movlt	r5, r3
 8008ec0:	2300      	movge	r3, #0
 8008ec2:	232d      	movlt	r3, #45	; 0x2d
 8008ec4:	bfb8      	it	lt
 8008ec6:	4614      	movlt	r4, r2
 8008ec8:	2f46      	cmp	r7, #70	; 0x46
 8008eca:	700b      	strb	r3, [r1, #0]
 8008ecc:	d004      	beq.n	8008ed8 <__cvt+0x40>
 8008ece:	2f45      	cmp	r7, #69	; 0x45
 8008ed0:	d100      	bne.n	8008ed4 <__cvt+0x3c>
 8008ed2:	3601      	adds	r6, #1
 8008ed4:	2102      	movs	r1, #2
 8008ed6:	e000      	b.n	8008eda <__cvt+0x42>
 8008ed8:	2103      	movs	r1, #3
 8008eda:	ab03      	add	r3, sp, #12
 8008edc:	9301      	str	r3, [sp, #4]
 8008ede:	ab02      	add	r3, sp, #8
 8008ee0:	9300      	str	r3, [sp, #0]
 8008ee2:	4632      	mov	r2, r6
 8008ee4:	4653      	mov	r3, sl
 8008ee6:	ec45 4b10 	vmov	d0, r4, r5
 8008eea:	f000 fdf9 	bl	8009ae0 <_dtoa_r>
 8008eee:	2f47      	cmp	r7, #71	; 0x47
 8008ef0:	4680      	mov	r8, r0
 8008ef2:	d102      	bne.n	8008efa <__cvt+0x62>
 8008ef4:	f019 0f01 	tst.w	r9, #1
 8008ef8:	d026      	beq.n	8008f48 <__cvt+0xb0>
 8008efa:	2f46      	cmp	r7, #70	; 0x46
 8008efc:	eb08 0906 	add.w	r9, r8, r6
 8008f00:	d111      	bne.n	8008f26 <__cvt+0x8e>
 8008f02:	f898 3000 	ldrb.w	r3, [r8]
 8008f06:	2b30      	cmp	r3, #48	; 0x30
 8008f08:	d10a      	bne.n	8008f20 <__cvt+0x88>
 8008f0a:	2200      	movs	r2, #0
 8008f0c:	2300      	movs	r3, #0
 8008f0e:	4620      	mov	r0, r4
 8008f10:	4629      	mov	r1, r5
 8008f12:	f7f7 fdd9 	bl	8000ac8 <__aeabi_dcmpeq>
 8008f16:	b918      	cbnz	r0, 8008f20 <__cvt+0x88>
 8008f18:	f1c6 0601 	rsb	r6, r6, #1
 8008f1c:	f8ca 6000 	str.w	r6, [sl]
 8008f20:	f8da 3000 	ldr.w	r3, [sl]
 8008f24:	4499      	add	r9, r3
 8008f26:	2200      	movs	r2, #0
 8008f28:	2300      	movs	r3, #0
 8008f2a:	4620      	mov	r0, r4
 8008f2c:	4629      	mov	r1, r5
 8008f2e:	f7f7 fdcb 	bl	8000ac8 <__aeabi_dcmpeq>
 8008f32:	b938      	cbnz	r0, 8008f44 <__cvt+0xac>
 8008f34:	2230      	movs	r2, #48	; 0x30
 8008f36:	9b03      	ldr	r3, [sp, #12]
 8008f38:	454b      	cmp	r3, r9
 8008f3a:	d205      	bcs.n	8008f48 <__cvt+0xb0>
 8008f3c:	1c59      	adds	r1, r3, #1
 8008f3e:	9103      	str	r1, [sp, #12]
 8008f40:	701a      	strb	r2, [r3, #0]
 8008f42:	e7f8      	b.n	8008f36 <__cvt+0x9e>
 8008f44:	f8cd 900c 	str.w	r9, [sp, #12]
 8008f48:	9b03      	ldr	r3, [sp, #12]
 8008f4a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008f4c:	eba3 0308 	sub.w	r3, r3, r8
 8008f50:	4640      	mov	r0, r8
 8008f52:	6013      	str	r3, [r2, #0]
 8008f54:	b004      	add	sp, #16
 8008f56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08008f5a <__exponent>:
 8008f5a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008f5c:	2900      	cmp	r1, #0
 8008f5e:	4604      	mov	r4, r0
 8008f60:	bfba      	itte	lt
 8008f62:	4249      	neglt	r1, r1
 8008f64:	232d      	movlt	r3, #45	; 0x2d
 8008f66:	232b      	movge	r3, #43	; 0x2b
 8008f68:	2909      	cmp	r1, #9
 8008f6a:	f804 2b02 	strb.w	r2, [r4], #2
 8008f6e:	7043      	strb	r3, [r0, #1]
 8008f70:	dd20      	ble.n	8008fb4 <__exponent+0x5a>
 8008f72:	f10d 0307 	add.w	r3, sp, #7
 8008f76:	461f      	mov	r7, r3
 8008f78:	260a      	movs	r6, #10
 8008f7a:	fb91 f5f6 	sdiv	r5, r1, r6
 8008f7e:	fb06 1115 	mls	r1, r6, r5, r1
 8008f82:	3130      	adds	r1, #48	; 0x30
 8008f84:	2d09      	cmp	r5, #9
 8008f86:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008f8a:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 8008f8e:	4629      	mov	r1, r5
 8008f90:	dc09      	bgt.n	8008fa6 <__exponent+0x4c>
 8008f92:	3130      	adds	r1, #48	; 0x30
 8008f94:	3b02      	subs	r3, #2
 8008f96:	f802 1c01 	strb.w	r1, [r2, #-1]
 8008f9a:	42bb      	cmp	r3, r7
 8008f9c:	4622      	mov	r2, r4
 8008f9e:	d304      	bcc.n	8008faa <__exponent+0x50>
 8008fa0:	1a10      	subs	r0, r2, r0
 8008fa2:	b003      	add	sp, #12
 8008fa4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008fa6:	4613      	mov	r3, r2
 8008fa8:	e7e7      	b.n	8008f7a <__exponent+0x20>
 8008faa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008fae:	f804 2b01 	strb.w	r2, [r4], #1
 8008fb2:	e7f2      	b.n	8008f9a <__exponent+0x40>
 8008fb4:	2330      	movs	r3, #48	; 0x30
 8008fb6:	4419      	add	r1, r3
 8008fb8:	7083      	strb	r3, [r0, #2]
 8008fba:	1d02      	adds	r2, r0, #4
 8008fbc:	70c1      	strb	r1, [r0, #3]
 8008fbe:	e7ef      	b.n	8008fa0 <__exponent+0x46>

08008fc0 <_printf_float>:
 8008fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fc4:	b08d      	sub	sp, #52	; 0x34
 8008fc6:	460c      	mov	r4, r1
 8008fc8:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8008fcc:	4616      	mov	r6, r2
 8008fce:	461f      	mov	r7, r3
 8008fd0:	4605      	mov	r5, r0
 8008fd2:	f001 fcb7 	bl	800a944 <_localeconv_r>
 8008fd6:	6803      	ldr	r3, [r0, #0]
 8008fd8:	9304      	str	r3, [sp, #16]
 8008fda:	4618      	mov	r0, r3
 8008fdc:	f7f7 f8f8 	bl	80001d0 <strlen>
 8008fe0:	2300      	movs	r3, #0
 8008fe2:	930a      	str	r3, [sp, #40]	; 0x28
 8008fe4:	f8d8 3000 	ldr.w	r3, [r8]
 8008fe8:	9005      	str	r0, [sp, #20]
 8008fea:	3307      	adds	r3, #7
 8008fec:	f023 0307 	bic.w	r3, r3, #7
 8008ff0:	f103 0208 	add.w	r2, r3, #8
 8008ff4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008ff8:	f8d4 b000 	ldr.w	fp, [r4]
 8008ffc:	f8c8 2000 	str.w	r2, [r8]
 8009000:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009004:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009008:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800900c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009010:	9307      	str	r3, [sp, #28]
 8009012:	f8cd 8018 	str.w	r8, [sp, #24]
 8009016:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800901a:	4ba7      	ldr	r3, [pc, #668]	; (80092b8 <_printf_float+0x2f8>)
 800901c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009020:	f7f7 fd84 	bl	8000b2c <__aeabi_dcmpun>
 8009024:	bb70      	cbnz	r0, 8009084 <_printf_float+0xc4>
 8009026:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800902a:	4ba3      	ldr	r3, [pc, #652]	; (80092b8 <_printf_float+0x2f8>)
 800902c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009030:	f7f7 fd5e 	bl	8000af0 <__aeabi_dcmple>
 8009034:	bb30      	cbnz	r0, 8009084 <_printf_float+0xc4>
 8009036:	2200      	movs	r2, #0
 8009038:	2300      	movs	r3, #0
 800903a:	4640      	mov	r0, r8
 800903c:	4649      	mov	r1, r9
 800903e:	f7f7 fd4d 	bl	8000adc <__aeabi_dcmplt>
 8009042:	b110      	cbz	r0, 800904a <_printf_float+0x8a>
 8009044:	232d      	movs	r3, #45	; 0x2d
 8009046:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800904a:	4a9c      	ldr	r2, [pc, #624]	; (80092bc <_printf_float+0x2fc>)
 800904c:	4b9c      	ldr	r3, [pc, #624]	; (80092c0 <_printf_float+0x300>)
 800904e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8009052:	bf8c      	ite	hi
 8009054:	4690      	movhi	r8, r2
 8009056:	4698      	movls	r8, r3
 8009058:	2303      	movs	r3, #3
 800905a:	f02b 0204 	bic.w	r2, fp, #4
 800905e:	6123      	str	r3, [r4, #16]
 8009060:	6022      	str	r2, [r4, #0]
 8009062:	f04f 0900 	mov.w	r9, #0
 8009066:	9700      	str	r7, [sp, #0]
 8009068:	4633      	mov	r3, r6
 800906a:	aa0b      	add	r2, sp, #44	; 0x2c
 800906c:	4621      	mov	r1, r4
 800906e:	4628      	mov	r0, r5
 8009070:	f000 f9e6 	bl	8009440 <_printf_common>
 8009074:	3001      	adds	r0, #1
 8009076:	f040 808d 	bne.w	8009194 <_printf_float+0x1d4>
 800907a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800907e:	b00d      	add	sp, #52	; 0x34
 8009080:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009084:	4642      	mov	r2, r8
 8009086:	464b      	mov	r3, r9
 8009088:	4640      	mov	r0, r8
 800908a:	4649      	mov	r1, r9
 800908c:	f7f7 fd4e 	bl	8000b2c <__aeabi_dcmpun>
 8009090:	b110      	cbz	r0, 8009098 <_printf_float+0xd8>
 8009092:	4a8c      	ldr	r2, [pc, #560]	; (80092c4 <_printf_float+0x304>)
 8009094:	4b8c      	ldr	r3, [pc, #560]	; (80092c8 <_printf_float+0x308>)
 8009096:	e7da      	b.n	800904e <_printf_float+0x8e>
 8009098:	6861      	ldr	r1, [r4, #4]
 800909a:	1c4b      	adds	r3, r1, #1
 800909c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80090a0:	a80a      	add	r0, sp, #40	; 0x28
 80090a2:	d13e      	bne.n	8009122 <_printf_float+0x162>
 80090a4:	2306      	movs	r3, #6
 80090a6:	6063      	str	r3, [r4, #4]
 80090a8:	2300      	movs	r3, #0
 80090aa:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80090ae:	ab09      	add	r3, sp, #36	; 0x24
 80090b0:	9300      	str	r3, [sp, #0]
 80090b2:	ec49 8b10 	vmov	d0, r8, r9
 80090b6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80090ba:	6022      	str	r2, [r4, #0]
 80090bc:	f8cd a004 	str.w	sl, [sp, #4]
 80090c0:	6861      	ldr	r1, [r4, #4]
 80090c2:	4628      	mov	r0, r5
 80090c4:	f7ff fee8 	bl	8008e98 <__cvt>
 80090c8:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80090cc:	2b47      	cmp	r3, #71	; 0x47
 80090ce:	4680      	mov	r8, r0
 80090d0:	d109      	bne.n	80090e6 <_printf_float+0x126>
 80090d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090d4:	1cd8      	adds	r0, r3, #3
 80090d6:	db02      	blt.n	80090de <_printf_float+0x11e>
 80090d8:	6862      	ldr	r2, [r4, #4]
 80090da:	4293      	cmp	r3, r2
 80090dc:	dd47      	ble.n	800916e <_printf_float+0x1ae>
 80090de:	f1aa 0a02 	sub.w	sl, sl, #2
 80090e2:	fa5f fa8a 	uxtb.w	sl, sl
 80090e6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80090ea:	9909      	ldr	r1, [sp, #36]	; 0x24
 80090ec:	d824      	bhi.n	8009138 <_printf_float+0x178>
 80090ee:	3901      	subs	r1, #1
 80090f0:	4652      	mov	r2, sl
 80090f2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80090f6:	9109      	str	r1, [sp, #36]	; 0x24
 80090f8:	f7ff ff2f 	bl	8008f5a <__exponent>
 80090fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80090fe:	1813      	adds	r3, r2, r0
 8009100:	2a01      	cmp	r2, #1
 8009102:	4681      	mov	r9, r0
 8009104:	6123      	str	r3, [r4, #16]
 8009106:	dc02      	bgt.n	800910e <_printf_float+0x14e>
 8009108:	6822      	ldr	r2, [r4, #0]
 800910a:	07d1      	lsls	r1, r2, #31
 800910c:	d501      	bpl.n	8009112 <_printf_float+0x152>
 800910e:	3301      	adds	r3, #1
 8009110:	6123      	str	r3, [r4, #16]
 8009112:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009116:	2b00      	cmp	r3, #0
 8009118:	d0a5      	beq.n	8009066 <_printf_float+0xa6>
 800911a:	232d      	movs	r3, #45	; 0x2d
 800911c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009120:	e7a1      	b.n	8009066 <_printf_float+0xa6>
 8009122:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8009126:	f000 8177 	beq.w	8009418 <_printf_float+0x458>
 800912a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800912e:	d1bb      	bne.n	80090a8 <_printf_float+0xe8>
 8009130:	2900      	cmp	r1, #0
 8009132:	d1b9      	bne.n	80090a8 <_printf_float+0xe8>
 8009134:	2301      	movs	r3, #1
 8009136:	e7b6      	b.n	80090a6 <_printf_float+0xe6>
 8009138:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800913c:	d119      	bne.n	8009172 <_printf_float+0x1b2>
 800913e:	2900      	cmp	r1, #0
 8009140:	6863      	ldr	r3, [r4, #4]
 8009142:	dd0c      	ble.n	800915e <_printf_float+0x19e>
 8009144:	6121      	str	r1, [r4, #16]
 8009146:	b913      	cbnz	r3, 800914e <_printf_float+0x18e>
 8009148:	6822      	ldr	r2, [r4, #0]
 800914a:	07d2      	lsls	r2, r2, #31
 800914c:	d502      	bpl.n	8009154 <_printf_float+0x194>
 800914e:	3301      	adds	r3, #1
 8009150:	440b      	add	r3, r1
 8009152:	6123      	str	r3, [r4, #16]
 8009154:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009156:	65a3      	str	r3, [r4, #88]	; 0x58
 8009158:	f04f 0900 	mov.w	r9, #0
 800915c:	e7d9      	b.n	8009112 <_printf_float+0x152>
 800915e:	b913      	cbnz	r3, 8009166 <_printf_float+0x1a6>
 8009160:	6822      	ldr	r2, [r4, #0]
 8009162:	07d0      	lsls	r0, r2, #31
 8009164:	d501      	bpl.n	800916a <_printf_float+0x1aa>
 8009166:	3302      	adds	r3, #2
 8009168:	e7f3      	b.n	8009152 <_printf_float+0x192>
 800916a:	2301      	movs	r3, #1
 800916c:	e7f1      	b.n	8009152 <_printf_float+0x192>
 800916e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8009172:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009176:	4293      	cmp	r3, r2
 8009178:	db05      	blt.n	8009186 <_printf_float+0x1c6>
 800917a:	6822      	ldr	r2, [r4, #0]
 800917c:	6123      	str	r3, [r4, #16]
 800917e:	07d1      	lsls	r1, r2, #31
 8009180:	d5e8      	bpl.n	8009154 <_printf_float+0x194>
 8009182:	3301      	adds	r3, #1
 8009184:	e7e5      	b.n	8009152 <_printf_float+0x192>
 8009186:	2b00      	cmp	r3, #0
 8009188:	bfd4      	ite	le
 800918a:	f1c3 0302 	rsble	r3, r3, #2
 800918e:	2301      	movgt	r3, #1
 8009190:	4413      	add	r3, r2
 8009192:	e7de      	b.n	8009152 <_printf_float+0x192>
 8009194:	6823      	ldr	r3, [r4, #0]
 8009196:	055a      	lsls	r2, r3, #21
 8009198:	d407      	bmi.n	80091aa <_printf_float+0x1ea>
 800919a:	6923      	ldr	r3, [r4, #16]
 800919c:	4642      	mov	r2, r8
 800919e:	4631      	mov	r1, r6
 80091a0:	4628      	mov	r0, r5
 80091a2:	47b8      	blx	r7
 80091a4:	3001      	adds	r0, #1
 80091a6:	d12b      	bne.n	8009200 <_printf_float+0x240>
 80091a8:	e767      	b.n	800907a <_printf_float+0xba>
 80091aa:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80091ae:	f240 80dc 	bls.w	800936a <_printf_float+0x3aa>
 80091b2:	2200      	movs	r2, #0
 80091b4:	2300      	movs	r3, #0
 80091b6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80091ba:	f7f7 fc85 	bl	8000ac8 <__aeabi_dcmpeq>
 80091be:	2800      	cmp	r0, #0
 80091c0:	d033      	beq.n	800922a <_printf_float+0x26a>
 80091c2:	2301      	movs	r3, #1
 80091c4:	4a41      	ldr	r2, [pc, #260]	; (80092cc <_printf_float+0x30c>)
 80091c6:	4631      	mov	r1, r6
 80091c8:	4628      	mov	r0, r5
 80091ca:	47b8      	blx	r7
 80091cc:	3001      	adds	r0, #1
 80091ce:	f43f af54 	beq.w	800907a <_printf_float+0xba>
 80091d2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80091d6:	429a      	cmp	r2, r3
 80091d8:	db02      	blt.n	80091e0 <_printf_float+0x220>
 80091da:	6823      	ldr	r3, [r4, #0]
 80091dc:	07d8      	lsls	r0, r3, #31
 80091de:	d50f      	bpl.n	8009200 <_printf_float+0x240>
 80091e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80091e4:	4631      	mov	r1, r6
 80091e6:	4628      	mov	r0, r5
 80091e8:	47b8      	blx	r7
 80091ea:	3001      	adds	r0, #1
 80091ec:	f43f af45 	beq.w	800907a <_printf_float+0xba>
 80091f0:	f04f 0800 	mov.w	r8, #0
 80091f4:	f104 091a 	add.w	r9, r4, #26
 80091f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80091fa:	3b01      	subs	r3, #1
 80091fc:	4543      	cmp	r3, r8
 80091fe:	dc09      	bgt.n	8009214 <_printf_float+0x254>
 8009200:	6823      	ldr	r3, [r4, #0]
 8009202:	079b      	lsls	r3, r3, #30
 8009204:	f100 8103 	bmi.w	800940e <_printf_float+0x44e>
 8009208:	68e0      	ldr	r0, [r4, #12]
 800920a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800920c:	4298      	cmp	r0, r3
 800920e:	bfb8      	it	lt
 8009210:	4618      	movlt	r0, r3
 8009212:	e734      	b.n	800907e <_printf_float+0xbe>
 8009214:	2301      	movs	r3, #1
 8009216:	464a      	mov	r2, r9
 8009218:	4631      	mov	r1, r6
 800921a:	4628      	mov	r0, r5
 800921c:	47b8      	blx	r7
 800921e:	3001      	adds	r0, #1
 8009220:	f43f af2b 	beq.w	800907a <_printf_float+0xba>
 8009224:	f108 0801 	add.w	r8, r8, #1
 8009228:	e7e6      	b.n	80091f8 <_printf_float+0x238>
 800922a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800922c:	2b00      	cmp	r3, #0
 800922e:	dc2b      	bgt.n	8009288 <_printf_float+0x2c8>
 8009230:	2301      	movs	r3, #1
 8009232:	4a26      	ldr	r2, [pc, #152]	; (80092cc <_printf_float+0x30c>)
 8009234:	4631      	mov	r1, r6
 8009236:	4628      	mov	r0, r5
 8009238:	47b8      	blx	r7
 800923a:	3001      	adds	r0, #1
 800923c:	f43f af1d 	beq.w	800907a <_printf_float+0xba>
 8009240:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009242:	b923      	cbnz	r3, 800924e <_printf_float+0x28e>
 8009244:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009246:	b913      	cbnz	r3, 800924e <_printf_float+0x28e>
 8009248:	6823      	ldr	r3, [r4, #0]
 800924a:	07d9      	lsls	r1, r3, #31
 800924c:	d5d8      	bpl.n	8009200 <_printf_float+0x240>
 800924e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009252:	4631      	mov	r1, r6
 8009254:	4628      	mov	r0, r5
 8009256:	47b8      	blx	r7
 8009258:	3001      	adds	r0, #1
 800925a:	f43f af0e 	beq.w	800907a <_printf_float+0xba>
 800925e:	f04f 0900 	mov.w	r9, #0
 8009262:	f104 0a1a 	add.w	sl, r4, #26
 8009266:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009268:	425b      	negs	r3, r3
 800926a:	454b      	cmp	r3, r9
 800926c:	dc01      	bgt.n	8009272 <_printf_float+0x2b2>
 800926e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009270:	e794      	b.n	800919c <_printf_float+0x1dc>
 8009272:	2301      	movs	r3, #1
 8009274:	4652      	mov	r2, sl
 8009276:	4631      	mov	r1, r6
 8009278:	4628      	mov	r0, r5
 800927a:	47b8      	blx	r7
 800927c:	3001      	adds	r0, #1
 800927e:	f43f aefc 	beq.w	800907a <_printf_float+0xba>
 8009282:	f109 0901 	add.w	r9, r9, #1
 8009286:	e7ee      	b.n	8009266 <_printf_float+0x2a6>
 8009288:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800928a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800928c:	429a      	cmp	r2, r3
 800928e:	bfa8      	it	ge
 8009290:	461a      	movge	r2, r3
 8009292:	2a00      	cmp	r2, #0
 8009294:	4691      	mov	r9, r2
 8009296:	dd07      	ble.n	80092a8 <_printf_float+0x2e8>
 8009298:	4613      	mov	r3, r2
 800929a:	4631      	mov	r1, r6
 800929c:	4642      	mov	r2, r8
 800929e:	4628      	mov	r0, r5
 80092a0:	47b8      	blx	r7
 80092a2:	3001      	adds	r0, #1
 80092a4:	f43f aee9 	beq.w	800907a <_printf_float+0xba>
 80092a8:	f104 031a 	add.w	r3, r4, #26
 80092ac:	f04f 0b00 	mov.w	fp, #0
 80092b0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80092b4:	9306      	str	r3, [sp, #24]
 80092b6:	e015      	b.n	80092e4 <_printf_float+0x324>
 80092b8:	7fefffff 	.word	0x7fefffff
 80092bc:	0800cb72 	.word	0x0800cb72
 80092c0:	0800c8b8 	.word	0x0800c8b8
 80092c4:	0800c8c0 	.word	0x0800c8c0
 80092c8:	0800c8bc 	.word	0x0800c8bc
 80092cc:	0800c8c4 	.word	0x0800c8c4
 80092d0:	2301      	movs	r3, #1
 80092d2:	9a06      	ldr	r2, [sp, #24]
 80092d4:	4631      	mov	r1, r6
 80092d6:	4628      	mov	r0, r5
 80092d8:	47b8      	blx	r7
 80092da:	3001      	adds	r0, #1
 80092dc:	f43f aecd 	beq.w	800907a <_printf_float+0xba>
 80092e0:	f10b 0b01 	add.w	fp, fp, #1
 80092e4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80092e8:	ebaa 0309 	sub.w	r3, sl, r9
 80092ec:	455b      	cmp	r3, fp
 80092ee:	dcef      	bgt.n	80092d0 <_printf_float+0x310>
 80092f0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80092f4:	429a      	cmp	r2, r3
 80092f6:	44d0      	add	r8, sl
 80092f8:	db15      	blt.n	8009326 <_printf_float+0x366>
 80092fa:	6823      	ldr	r3, [r4, #0]
 80092fc:	07da      	lsls	r2, r3, #31
 80092fe:	d412      	bmi.n	8009326 <_printf_float+0x366>
 8009300:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009302:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009304:	eba3 020a 	sub.w	r2, r3, sl
 8009308:	eba3 0a01 	sub.w	sl, r3, r1
 800930c:	4592      	cmp	sl, r2
 800930e:	bfa8      	it	ge
 8009310:	4692      	movge	sl, r2
 8009312:	f1ba 0f00 	cmp.w	sl, #0
 8009316:	dc0e      	bgt.n	8009336 <_printf_float+0x376>
 8009318:	f04f 0800 	mov.w	r8, #0
 800931c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009320:	f104 091a 	add.w	r9, r4, #26
 8009324:	e019      	b.n	800935a <_printf_float+0x39a>
 8009326:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800932a:	4631      	mov	r1, r6
 800932c:	4628      	mov	r0, r5
 800932e:	47b8      	blx	r7
 8009330:	3001      	adds	r0, #1
 8009332:	d1e5      	bne.n	8009300 <_printf_float+0x340>
 8009334:	e6a1      	b.n	800907a <_printf_float+0xba>
 8009336:	4653      	mov	r3, sl
 8009338:	4642      	mov	r2, r8
 800933a:	4631      	mov	r1, r6
 800933c:	4628      	mov	r0, r5
 800933e:	47b8      	blx	r7
 8009340:	3001      	adds	r0, #1
 8009342:	d1e9      	bne.n	8009318 <_printf_float+0x358>
 8009344:	e699      	b.n	800907a <_printf_float+0xba>
 8009346:	2301      	movs	r3, #1
 8009348:	464a      	mov	r2, r9
 800934a:	4631      	mov	r1, r6
 800934c:	4628      	mov	r0, r5
 800934e:	47b8      	blx	r7
 8009350:	3001      	adds	r0, #1
 8009352:	f43f ae92 	beq.w	800907a <_printf_float+0xba>
 8009356:	f108 0801 	add.w	r8, r8, #1
 800935a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800935e:	1a9b      	subs	r3, r3, r2
 8009360:	eba3 030a 	sub.w	r3, r3, sl
 8009364:	4543      	cmp	r3, r8
 8009366:	dcee      	bgt.n	8009346 <_printf_float+0x386>
 8009368:	e74a      	b.n	8009200 <_printf_float+0x240>
 800936a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800936c:	2a01      	cmp	r2, #1
 800936e:	dc01      	bgt.n	8009374 <_printf_float+0x3b4>
 8009370:	07db      	lsls	r3, r3, #31
 8009372:	d53a      	bpl.n	80093ea <_printf_float+0x42a>
 8009374:	2301      	movs	r3, #1
 8009376:	4642      	mov	r2, r8
 8009378:	4631      	mov	r1, r6
 800937a:	4628      	mov	r0, r5
 800937c:	47b8      	blx	r7
 800937e:	3001      	adds	r0, #1
 8009380:	f43f ae7b 	beq.w	800907a <_printf_float+0xba>
 8009384:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009388:	4631      	mov	r1, r6
 800938a:	4628      	mov	r0, r5
 800938c:	47b8      	blx	r7
 800938e:	3001      	adds	r0, #1
 8009390:	f108 0801 	add.w	r8, r8, #1
 8009394:	f43f ae71 	beq.w	800907a <_printf_float+0xba>
 8009398:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800939a:	2200      	movs	r2, #0
 800939c:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 80093a0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80093a4:	2300      	movs	r3, #0
 80093a6:	f7f7 fb8f 	bl	8000ac8 <__aeabi_dcmpeq>
 80093aa:	b9c8      	cbnz	r0, 80093e0 <_printf_float+0x420>
 80093ac:	4653      	mov	r3, sl
 80093ae:	4642      	mov	r2, r8
 80093b0:	4631      	mov	r1, r6
 80093b2:	4628      	mov	r0, r5
 80093b4:	47b8      	blx	r7
 80093b6:	3001      	adds	r0, #1
 80093b8:	d10e      	bne.n	80093d8 <_printf_float+0x418>
 80093ba:	e65e      	b.n	800907a <_printf_float+0xba>
 80093bc:	2301      	movs	r3, #1
 80093be:	4652      	mov	r2, sl
 80093c0:	4631      	mov	r1, r6
 80093c2:	4628      	mov	r0, r5
 80093c4:	47b8      	blx	r7
 80093c6:	3001      	adds	r0, #1
 80093c8:	f43f ae57 	beq.w	800907a <_printf_float+0xba>
 80093cc:	f108 0801 	add.w	r8, r8, #1
 80093d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80093d2:	3b01      	subs	r3, #1
 80093d4:	4543      	cmp	r3, r8
 80093d6:	dcf1      	bgt.n	80093bc <_printf_float+0x3fc>
 80093d8:	464b      	mov	r3, r9
 80093da:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80093de:	e6de      	b.n	800919e <_printf_float+0x1de>
 80093e0:	f04f 0800 	mov.w	r8, #0
 80093e4:	f104 0a1a 	add.w	sl, r4, #26
 80093e8:	e7f2      	b.n	80093d0 <_printf_float+0x410>
 80093ea:	2301      	movs	r3, #1
 80093ec:	e7df      	b.n	80093ae <_printf_float+0x3ee>
 80093ee:	2301      	movs	r3, #1
 80093f0:	464a      	mov	r2, r9
 80093f2:	4631      	mov	r1, r6
 80093f4:	4628      	mov	r0, r5
 80093f6:	47b8      	blx	r7
 80093f8:	3001      	adds	r0, #1
 80093fa:	f43f ae3e 	beq.w	800907a <_printf_float+0xba>
 80093fe:	f108 0801 	add.w	r8, r8, #1
 8009402:	68e3      	ldr	r3, [r4, #12]
 8009404:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009406:	1a9b      	subs	r3, r3, r2
 8009408:	4543      	cmp	r3, r8
 800940a:	dcf0      	bgt.n	80093ee <_printf_float+0x42e>
 800940c:	e6fc      	b.n	8009208 <_printf_float+0x248>
 800940e:	f04f 0800 	mov.w	r8, #0
 8009412:	f104 0919 	add.w	r9, r4, #25
 8009416:	e7f4      	b.n	8009402 <_printf_float+0x442>
 8009418:	2900      	cmp	r1, #0
 800941a:	f43f ae8b 	beq.w	8009134 <_printf_float+0x174>
 800941e:	2300      	movs	r3, #0
 8009420:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8009424:	ab09      	add	r3, sp, #36	; 0x24
 8009426:	9300      	str	r3, [sp, #0]
 8009428:	ec49 8b10 	vmov	d0, r8, r9
 800942c:	6022      	str	r2, [r4, #0]
 800942e:	f8cd a004 	str.w	sl, [sp, #4]
 8009432:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009436:	4628      	mov	r0, r5
 8009438:	f7ff fd2e 	bl	8008e98 <__cvt>
 800943c:	4680      	mov	r8, r0
 800943e:	e648      	b.n	80090d2 <_printf_float+0x112>

08009440 <_printf_common>:
 8009440:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009444:	4691      	mov	r9, r2
 8009446:	461f      	mov	r7, r3
 8009448:	688a      	ldr	r2, [r1, #8]
 800944a:	690b      	ldr	r3, [r1, #16]
 800944c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009450:	4293      	cmp	r3, r2
 8009452:	bfb8      	it	lt
 8009454:	4613      	movlt	r3, r2
 8009456:	f8c9 3000 	str.w	r3, [r9]
 800945a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800945e:	4606      	mov	r6, r0
 8009460:	460c      	mov	r4, r1
 8009462:	b112      	cbz	r2, 800946a <_printf_common+0x2a>
 8009464:	3301      	adds	r3, #1
 8009466:	f8c9 3000 	str.w	r3, [r9]
 800946a:	6823      	ldr	r3, [r4, #0]
 800946c:	0699      	lsls	r1, r3, #26
 800946e:	bf42      	ittt	mi
 8009470:	f8d9 3000 	ldrmi.w	r3, [r9]
 8009474:	3302      	addmi	r3, #2
 8009476:	f8c9 3000 	strmi.w	r3, [r9]
 800947a:	6825      	ldr	r5, [r4, #0]
 800947c:	f015 0506 	ands.w	r5, r5, #6
 8009480:	d107      	bne.n	8009492 <_printf_common+0x52>
 8009482:	f104 0a19 	add.w	sl, r4, #25
 8009486:	68e3      	ldr	r3, [r4, #12]
 8009488:	f8d9 2000 	ldr.w	r2, [r9]
 800948c:	1a9b      	subs	r3, r3, r2
 800948e:	42ab      	cmp	r3, r5
 8009490:	dc28      	bgt.n	80094e4 <_printf_common+0xa4>
 8009492:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8009496:	6822      	ldr	r2, [r4, #0]
 8009498:	3300      	adds	r3, #0
 800949a:	bf18      	it	ne
 800949c:	2301      	movne	r3, #1
 800949e:	0692      	lsls	r2, r2, #26
 80094a0:	d42d      	bmi.n	80094fe <_printf_common+0xbe>
 80094a2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80094a6:	4639      	mov	r1, r7
 80094a8:	4630      	mov	r0, r6
 80094aa:	47c0      	blx	r8
 80094ac:	3001      	adds	r0, #1
 80094ae:	d020      	beq.n	80094f2 <_printf_common+0xb2>
 80094b0:	6823      	ldr	r3, [r4, #0]
 80094b2:	68e5      	ldr	r5, [r4, #12]
 80094b4:	f8d9 2000 	ldr.w	r2, [r9]
 80094b8:	f003 0306 	and.w	r3, r3, #6
 80094bc:	2b04      	cmp	r3, #4
 80094be:	bf08      	it	eq
 80094c0:	1aad      	subeq	r5, r5, r2
 80094c2:	68a3      	ldr	r3, [r4, #8]
 80094c4:	6922      	ldr	r2, [r4, #16]
 80094c6:	bf0c      	ite	eq
 80094c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80094cc:	2500      	movne	r5, #0
 80094ce:	4293      	cmp	r3, r2
 80094d0:	bfc4      	itt	gt
 80094d2:	1a9b      	subgt	r3, r3, r2
 80094d4:	18ed      	addgt	r5, r5, r3
 80094d6:	f04f 0900 	mov.w	r9, #0
 80094da:	341a      	adds	r4, #26
 80094dc:	454d      	cmp	r5, r9
 80094de:	d11a      	bne.n	8009516 <_printf_common+0xd6>
 80094e0:	2000      	movs	r0, #0
 80094e2:	e008      	b.n	80094f6 <_printf_common+0xb6>
 80094e4:	2301      	movs	r3, #1
 80094e6:	4652      	mov	r2, sl
 80094e8:	4639      	mov	r1, r7
 80094ea:	4630      	mov	r0, r6
 80094ec:	47c0      	blx	r8
 80094ee:	3001      	adds	r0, #1
 80094f0:	d103      	bne.n	80094fa <_printf_common+0xba>
 80094f2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80094f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094fa:	3501      	adds	r5, #1
 80094fc:	e7c3      	b.n	8009486 <_printf_common+0x46>
 80094fe:	18e1      	adds	r1, r4, r3
 8009500:	1c5a      	adds	r2, r3, #1
 8009502:	2030      	movs	r0, #48	; 0x30
 8009504:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009508:	4422      	add	r2, r4
 800950a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800950e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009512:	3302      	adds	r3, #2
 8009514:	e7c5      	b.n	80094a2 <_printf_common+0x62>
 8009516:	2301      	movs	r3, #1
 8009518:	4622      	mov	r2, r4
 800951a:	4639      	mov	r1, r7
 800951c:	4630      	mov	r0, r6
 800951e:	47c0      	blx	r8
 8009520:	3001      	adds	r0, #1
 8009522:	d0e6      	beq.n	80094f2 <_printf_common+0xb2>
 8009524:	f109 0901 	add.w	r9, r9, #1
 8009528:	e7d8      	b.n	80094dc <_printf_common+0x9c>
	...

0800952c <_printf_i>:
 800952c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009530:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8009534:	460c      	mov	r4, r1
 8009536:	7e09      	ldrb	r1, [r1, #24]
 8009538:	b085      	sub	sp, #20
 800953a:	296e      	cmp	r1, #110	; 0x6e
 800953c:	4617      	mov	r7, r2
 800953e:	4606      	mov	r6, r0
 8009540:	4698      	mov	r8, r3
 8009542:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009544:	f000 80b3 	beq.w	80096ae <_printf_i+0x182>
 8009548:	d822      	bhi.n	8009590 <_printf_i+0x64>
 800954a:	2963      	cmp	r1, #99	; 0x63
 800954c:	d036      	beq.n	80095bc <_printf_i+0x90>
 800954e:	d80a      	bhi.n	8009566 <_printf_i+0x3a>
 8009550:	2900      	cmp	r1, #0
 8009552:	f000 80b9 	beq.w	80096c8 <_printf_i+0x19c>
 8009556:	2958      	cmp	r1, #88	; 0x58
 8009558:	f000 8083 	beq.w	8009662 <_printf_i+0x136>
 800955c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009560:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8009564:	e032      	b.n	80095cc <_printf_i+0xa0>
 8009566:	2964      	cmp	r1, #100	; 0x64
 8009568:	d001      	beq.n	800956e <_printf_i+0x42>
 800956a:	2969      	cmp	r1, #105	; 0x69
 800956c:	d1f6      	bne.n	800955c <_printf_i+0x30>
 800956e:	6820      	ldr	r0, [r4, #0]
 8009570:	6813      	ldr	r3, [r2, #0]
 8009572:	0605      	lsls	r5, r0, #24
 8009574:	f103 0104 	add.w	r1, r3, #4
 8009578:	d52a      	bpl.n	80095d0 <_printf_i+0xa4>
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	6011      	str	r1, [r2, #0]
 800957e:	2b00      	cmp	r3, #0
 8009580:	da03      	bge.n	800958a <_printf_i+0x5e>
 8009582:	222d      	movs	r2, #45	; 0x2d
 8009584:	425b      	negs	r3, r3
 8009586:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800958a:	486f      	ldr	r0, [pc, #444]	; (8009748 <_printf_i+0x21c>)
 800958c:	220a      	movs	r2, #10
 800958e:	e039      	b.n	8009604 <_printf_i+0xd8>
 8009590:	2973      	cmp	r1, #115	; 0x73
 8009592:	f000 809d 	beq.w	80096d0 <_printf_i+0x1a4>
 8009596:	d808      	bhi.n	80095aa <_printf_i+0x7e>
 8009598:	296f      	cmp	r1, #111	; 0x6f
 800959a:	d020      	beq.n	80095de <_printf_i+0xb2>
 800959c:	2970      	cmp	r1, #112	; 0x70
 800959e:	d1dd      	bne.n	800955c <_printf_i+0x30>
 80095a0:	6823      	ldr	r3, [r4, #0]
 80095a2:	f043 0320 	orr.w	r3, r3, #32
 80095a6:	6023      	str	r3, [r4, #0]
 80095a8:	e003      	b.n	80095b2 <_printf_i+0x86>
 80095aa:	2975      	cmp	r1, #117	; 0x75
 80095ac:	d017      	beq.n	80095de <_printf_i+0xb2>
 80095ae:	2978      	cmp	r1, #120	; 0x78
 80095b0:	d1d4      	bne.n	800955c <_printf_i+0x30>
 80095b2:	2378      	movs	r3, #120	; 0x78
 80095b4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80095b8:	4864      	ldr	r0, [pc, #400]	; (800974c <_printf_i+0x220>)
 80095ba:	e055      	b.n	8009668 <_printf_i+0x13c>
 80095bc:	6813      	ldr	r3, [r2, #0]
 80095be:	1d19      	adds	r1, r3, #4
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	6011      	str	r1, [r2, #0]
 80095c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80095c8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80095cc:	2301      	movs	r3, #1
 80095ce:	e08c      	b.n	80096ea <_printf_i+0x1be>
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	6011      	str	r1, [r2, #0]
 80095d4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80095d8:	bf18      	it	ne
 80095da:	b21b      	sxthne	r3, r3
 80095dc:	e7cf      	b.n	800957e <_printf_i+0x52>
 80095de:	6813      	ldr	r3, [r2, #0]
 80095e0:	6825      	ldr	r5, [r4, #0]
 80095e2:	1d18      	adds	r0, r3, #4
 80095e4:	6010      	str	r0, [r2, #0]
 80095e6:	0628      	lsls	r0, r5, #24
 80095e8:	d501      	bpl.n	80095ee <_printf_i+0xc2>
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	e002      	b.n	80095f4 <_printf_i+0xc8>
 80095ee:	0668      	lsls	r0, r5, #25
 80095f0:	d5fb      	bpl.n	80095ea <_printf_i+0xbe>
 80095f2:	881b      	ldrh	r3, [r3, #0]
 80095f4:	4854      	ldr	r0, [pc, #336]	; (8009748 <_printf_i+0x21c>)
 80095f6:	296f      	cmp	r1, #111	; 0x6f
 80095f8:	bf14      	ite	ne
 80095fa:	220a      	movne	r2, #10
 80095fc:	2208      	moveq	r2, #8
 80095fe:	2100      	movs	r1, #0
 8009600:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009604:	6865      	ldr	r5, [r4, #4]
 8009606:	60a5      	str	r5, [r4, #8]
 8009608:	2d00      	cmp	r5, #0
 800960a:	f2c0 8095 	blt.w	8009738 <_printf_i+0x20c>
 800960e:	6821      	ldr	r1, [r4, #0]
 8009610:	f021 0104 	bic.w	r1, r1, #4
 8009614:	6021      	str	r1, [r4, #0]
 8009616:	2b00      	cmp	r3, #0
 8009618:	d13d      	bne.n	8009696 <_printf_i+0x16a>
 800961a:	2d00      	cmp	r5, #0
 800961c:	f040 808e 	bne.w	800973c <_printf_i+0x210>
 8009620:	4665      	mov	r5, ip
 8009622:	2a08      	cmp	r2, #8
 8009624:	d10b      	bne.n	800963e <_printf_i+0x112>
 8009626:	6823      	ldr	r3, [r4, #0]
 8009628:	07db      	lsls	r3, r3, #31
 800962a:	d508      	bpl.n	800963e <_printf_i+0x112>
 800962c:	6923      	ldr	r3, [r4, #16]
 800962e:	6862      	ldr	r2, [r4, #4]
 8009630:	429a      	cmp	r2, r3
 8009632:	bfde      	ittt	le
 8009634:	2330      	movle	r3, #48	; 0x30
 8009636:	f805 3c01 	strble.w	r3, [r5, #-1]
 800963a:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800963e:	ebac 0305 	sub.w	r3, ip, r5
 8009642:	6123      	str	r3, [r4, #16]
 8009644:	f8cd 8000 	str.w	r8, [sp]
 8009648:	463b      	mov	r3, r7
 800964a:	aa03      	add	r2, sp, #12
 800964c:	4621      	mov	r1, r4
 800964e:	4630      	mov	r0, r6
 8009650:	f7ff fef6 	bl	8009440 <_printf_common>
 8009654:	3001      	adds	r0, #1
 8009656:	d14d      	bne.n	80096f4 <_printf_i+0x1c8>
 8009658:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800965c:	b005      	add	sp, #20
 800965e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009662:	4839      	ldr	r0, [pc, #228]	; (8009748 <_printf_i+0x21c>)
 8009664:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8009668:	6813      	ldr	r3, [r2, #0]
 800966a:	6821      	ldr	r1, [r4, #0]
 800966c:	1d1d      	adds	r5, r3, #4
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	6015      	str	r5, [r2, #0]
 8009672:	060a      	lsls	r2, r1, #24
 8009674:	d50b      	bpl.n	800968e <_printf_i+0x162>
 8009676:	07ca      	lsls	r2, r1, #31
 8009678:	bf44      	itt	mi
 800967a:	f041 0120 	orrmi.w	r1, r1, #32
 800967e:	6021      	strmi	r1, [r4, #0]
 8009680:	b91b      	cbnz	r3, 800968a <_printf_i+0x15e>
 8009682:	6822      	ldr	r2, [r4, #0]
 8009684:	f022 0220 	bic.w	r2, r2, #32
 8009688:	6022      	str	r2, [r4, #0]
 800968a:	2210      	movs	r2, #16
 800968c:	e7b7      	b.n	80095fe <_printf_i+0xd2>
 800968e:	064d      	lsls	r5, r1, #25
 8009690:	bf48      	it	mi
 8009692:	b29b      	uxthmi	r3, r3
 8009694:	e7ef      	b.n	8009676 <_printf_i+0x14a>
 8009696:	4665      	mov	r5, ip
 8009698:	fbb3 f1f2 	udiv	r1, r3, r2
 800969c:	fb02 3311 	mls	r3, r2, r1, r3
 80096a0:	5cc3      	ldrb	r3, [r0, r3]
 80096a2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80096a6:	460b      	mov	r3, r1
 80096a8:	2900      	cmp	r1, #0
 80096aa:	d1f5      	bne.n	8009698 <_printf_i+0x16c>
 80096ac:	e7b9      	b.n	8009622 <_printf_i+0xf6>
 80096ae:	6813      	ldr	r3, [r2, #0]
 80096b0:	6825      	ldr	r5, [r4, #0]
 80096b2:	6961      	ldr	r1, [r4, #20]
 80096b4:	1d18      	adds	r0, r3, #4
 80096b6:	6010      	str	r0, [r2, #0]
 80096b8:	0628      	lsls	r0, r5, #24
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	d501      	bpl.n	80096c2 <_printf_i+0x196>
 80096be:	6019      	str	r1, [r3, #0]
 80096c0:	e002      	b.n	80096c8 <_printf_i+0x19c>
 80096c2:	066a      	lsls	r2, r5, #25
 80096c4:	d5fb      	bpl.n	80096be <_printf_i+0x192>
 80096c6:	8019      	strh	r1, [r3, #0]
 80096c8:	2300      	movs	r3, #0
 80096ca:	6123      	str	r3, [r4, #16]
 80096cc:	4665      	mov	r5, ip
 80096ce:	e7b9      	b.n	8009644 <_printf_i+0x118>
 80096d0:	6813      	ldr	r3, [r2, #0]
 80096d2:	1d19      	adds	r1, r3, #4
 80096d4:	6011      	str	r1, [r2, #0]
 80096d6:	681d      	ldr	r5, [r3, #0]
 80096d8:	6862      	ldr	r2, [r4, #4]
 80096da:	2100      	movs	r1, #0
 80096dc:	4628      	mov	r0, r5
 80096de:	f7f6 fd7f 	bl	80001e0 <memchr>
 80096e2:	b108      	cbz	r0, 80096e8 <_printf_i+0x1bc>
 80096e4:	1b40      	subs	r0, r0, r5
 80096e6:	6060      	str	r0, [r4, #4]
 80096e8:	6863      	ldr	r3, [r4, #4]
 80096ea:	6123      	str	r3, [r4, #16]
 80096ec:	2300      	movs	r3, #0
 80096ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80096f2:	e7a7      	b.n	8009644 <_printf_i+0x118>
 80096f4:	6923      	ldr	r3, [r4, #16]
 80096f6:	462a      	mov	r2, r5
 80096f8:	4639      	mov	r1, r7
 80096fa:	4630      	mov	r0, r6
 80096fc:	47c0      	blx	r8
 80096fe:	3001      	adds	r0, #1
 8009700:	d0aa      	beq.n	8009658 <_printf_i+0x12c>
 8009702:	6823      	ldr	r3, [r4, #0]
 8009704:	079b      	lsls	r3, r3, #30
 8009706:	d413      	bmi.n	8009730 <_printf_i+0x204>
 8009708:	68e0      	ldr	r0, [r4, #12]
 800970a:	9b03      	ldr	r3, [sp, #12]
 800970c:	4298      	cmp	r0, r3
 800970e:	bfb8      	it	lt
 8009710:	4618      	movlt	r0, r3
 8009712:	e7a3      	b.n	800965c <_printf_i+0x130>
 8009714:	2301      	movs	r3, #1
 8009716:	464a      	mov	r2, r9
 8009718:	4639      	mov	r1, r7
 800971a:	4630      	mov	r0, r6
 800971c:	47c0      	blx	r8
 800971e:	3001      	adds	r0, #1
 8009720:	d09a      	beq.n	8009658 <_printf_i+0x12c>
 8009722:	3501      	adds	r5, #1
 8009724:	68e3      	ldr	r3, [r4, #12]
 8009726:	9a03      	ldr	r2, [sp, #12]
 8009728:	1a9b      	subs	r3, r3, r2
 800972a:	42ab      	cmp	r3, r5
 800972c:	dcf2      	bgt.n	8009714 <_printf_i+0x1e8>
 800972e:	e7eb      	b.n	8009708 <_printf_i+0x1dc>
 8009730:	2500      	movs	r5, #0
 8009732:	f104 0919 	add.w	r9, r4, #25
 8009736:	e7f5      	b.n	8009724 <_printf_i+0x1f8>
 8009738:	2b00      	cmp	r3, #0
 800973a:	d1ac      	bne.n	8009696 <_printf_i+0x16a>
 800973c:	7803      	ldrb	r3, [r0, #0]
 800973e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009742:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009746:	e76c      	b.n	8009622 <_printf_i+0xf6>
 8009748:	0800c8c6 	.word	0x0800c8c6
 800974c:	0800c8d7 	.word	0x0800c8d7

08009750 <iprintf>:
 8009750:	b40f      	push	{r0, r1, r2, r3}
 8009752:	4b0a      	ldr	r3, [pc, #40]	; (800977c <iprintf+0x2c>)
 8009754:	b513      	push	{r0, r1, r4, lr}
 8009756:	681c      	ldr	r4, [r3, #0]
 8009758:	b124      	cbz	r4, 8009764 <iprintf+0x14>
 800975a:	69a3      	ldr	r3, [r4, #24]
 800975c:	b913      	cbnz	r3, 8009764 <iprintf+0x14>
 800975e:	4620      	mov	r0, r4
 8009760:	f001 f866 	bl	800a830 <__sinit>
 8009764:	ab05      	add	r3, sp, #20
 8009766:	9a04      	ldr	r2, [sp, #16]
 8009768:	68a1      	ldr	r1, [r4, #8]
 800976a:	9301      	str	r3, [sp, #4]
 800976c:	4620      	mov	r0, r4
 800976e:	f001 fd29 	bl	800b1c4 <_vfiprintf_r>
 8009772:	b002      	add	sp, #8
 8009774:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009778:	b004      	add	sp, #16
 800977a:	4770      	bx	lr
 800977c:	20000010 	.word	0x20000010

08009780 <_puts_r>:
 8009780:	b570      	push	{r4, r5, r6, lr}
 8009782:	460e      	mov	r6, r1
 8009784:	4605      	mov	r5, r0
 8009786:	b118      	cbz	r0, 8009790 <_puts_r+0x10>
 8009788:	6983      	ldr	r3, [r0, #24]
 800978a:	b90b      	cbnz	r3, 8009790 <_puts_r+0x10>
 800978c:	f001 f850 	bl	800a830 <__sinit>
 8009790:	69ab      	ldr	r3, [r5, #24]
 8009792:	68ac      	ldr	r4, [r5, #8]
 8009794:	b913      	cbnz	r3, 800979c <_puts_r+0x1c>
 8009796:	4628      	mov	r0, r5
 8009798:	f001 f84a 	bl	800a830 <__sinit>
 800979c:	4b23      	ldr	r3, [pc, #140]	; (800982c <_puts_r+0xac>)
 800979e:	429c      	cmp	r4, r3
 80097a0:	d117      	bne.n	80097d2 <_puts_r+0x52>
 80097a2:	686c      	ldr	r4, [r5, #4]
 80097a4:	89a3      	ldrh	r3, [r4, #12]
 80097a6:	071b      	lsls	r3, r3, #28
 80097a8:	d51d      	bpl.n	80097e6 <_puts_r+0x66>
 80097aa:	6923      	ldr	r3, [r4, #16]
 80097ac:	b1db      	cbz	r3, 80097e6 <_puts_r+0x66>
 80097ae:	3e01      	subs	r6, #1
 80097b0:	68a3      	ldr	r3, [r4, #8]
 80097b2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80097b6:	3b01      	subs	r3, #1
 80097b8:	60a3      	str	r3, [r4, #8]
 80097ba:	b9e9      	cbnz	r1, 80097f8 <_puts_r+0x78>
 80097bc:	2b00      	cmp	r3, #0
 80097be:	da2e      	bge.n	800981e <_puts_r+0x9e>
 80097c0:	4622      	mov	r2, r4
 80097c2:	210a      	movs	r1, #10
 80097c4:	4628      	mov	r0, r5
 80097c6:	f000 f83f 	bl	8009848 <__swbuf_r>
 80097ca:	3001      	adds	r0, #1
 80097cc:	d011      	beq.n	80097f2 <_puts_r+0x72>
 80097ce:	200a      	movs	r0, #10
 80097d0:	e011      	b.n	80097f6 <_puts_r+0x76>
 80097d2:	4b17      	ldr	r3, [pc, #92]	; (8009830 <_puts_r+0xb0>)
 80097d4:	429c      	cmp	r4, r3
 80097d6:	d101      	bne.n	80097dc <_puts_r+0x5c>
 80097d8:	68ac      	ldr	r4, [r5, #8]
 80097da:	e7e3      	b.n	80097a4 <_puts_r+0x24>
 80097dc:	4b15      	ldr	r3, [pc, #84]	; (8009834 <_puts_r+0xb4>)
 80097de:	429c      	cmp	r4, r3
 80097e0:	bf08      	it	eq
 80097e2:	68ec      	ldreq	r4, [r5, #12]
 80097e4:	e7de      	b.n	80097a4 <_puts_r+0x24>
 80097e6:	4621      	mov	r1, r4
 80097e8:	4628      	mov	r0, r5
 80097ea:	f000 f87f 	bl	80098ec <__swsetup_r>
 80097ee:	2800      	cmp	r0, #0
 80097f0:	d0dd      	beq.n	80097ae <_puts_r+0x2e>
 80097f2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80097f6:	bd70      	pop	{r4, r5, r6, pc}
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	da04      	bge.n	8009806 <_puts_r+0x86>
 80097fc:	69a2      	ldr	r2, [r4, #24]
 80097fe:	429a      	cmp	r2, r3
 8009800:	dc06      	bgt.n	8009810 <_puts_r+0x90>
 8009802:	290a      	cmp	r1, #10
 8009804:	d004      	beq.n	8009810 <_puts_r+0x90>
 8009806:	6823      	ldr	r3, [r4, #0]
 8009808:	1c5a      	adds	r2, r3, #1
 800980a:	6022      	str	r2, [r4, #0]
 800980c:	7019      	strb	r1, [r3, #0]
 800980e:	e7cf      	b.n	80097b0 <_puts_r+0x30>
 8009810:	4622      	mov	r2, r4
 8009812:	4628      	mov	r0, r5
 8009814:	f000 f818 	bl	8009848 <__swbuf_r>
 8009818:	3001      	adds	r0, #1
 800981a:	d1c9      	bne.n	80097b0 <_puts_r+0x30>
 800981c:	e7e9      	b.n	80097f2 <_puts_r+0x72>
 800981e:	6823      	ldr	r3, [r4, #0]
 8009820:	200a      	movs	r0, #10
 8009822:	1c5a      	adds	r2, r3, #1
 8009824:	6022      	str	r2, [r4, #0]
 8009826:	7018      	strb	r0, [r3, #0]
 8009828:	e7e5      	b.n	80097f6 <_puts_r+0x76>
 800982a:	bf00      	nop
 800982c:	0800c918 	.word	0x0800c918
 8009830:	0800c938 	.word	0x0800c938
 8009834:	0800c8f8 	.word	0x0800c8f8

08009838 <puts>:
 8009838:	4b02      	ldr	r3, [pc, #8]	; (8009844 <puts+0xc>)
 800983a:	4601      	mov	r1, r0
 800983c:	6818      	ldr	r0, [r3, #0]
 800983e:	f7ff bf9f 	b.w	8009780 <_puts_r>
 8009842:	bf00      	nop
 8009844:	20000010 	.word	0x20000010

08009848 <__swbuf_r>:
 8009848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800984a:	460e      	mov	r6, r1
 800984c:	4614      	mov	r4, r2
 800984e:	4605      	mov	r5, r0
 8009850:	b118      	cbz	r0, 800985a <__swbuf_r+0x12>
 8009852:	6983      	ldr	r3, [r0, #24]
 8009854:	b90b      	cbnz	r3, 800985a <__swbuf_r+0x12>
 8009856:	f000 ffeb 	bl	800a830 <__sinit>
 800985a:	4b21      	ldr	r3, [pc, #132]	; (80098e0 <__swbuf_r+0x98>)
 800985c:	429c      	cmp	r4, r3
 800985e:	d12a      	bne.n	80098b6 <__swbuf_r+0x6e>
 8009860:	686c      	ldr	r4, [r5, #4]
 8009862:	69a3      	ldr	r3, [r4, #24]
 8009864:	60a3      	str	r3, [r4, #8]
 8009866:	89a3      	ldrh	r3, [r4, #12]
 8009868:	071a      	lsls	r2, r3, #28
 800986a:	d52e      	bpl.n	80098ca <__swbuf_r+0x82>
 800986c:	6923      	ldr	r3, [r4, #16]
 800986e:	b363      	cbz	r3, 80098ca <__swbuf_r+0x82>
 8009870:	6923      	ldr	r3, [r4, #16]
 8009872:	6820      	ldr	r0, [r4, #0]
 8009874:	1ac0      	subs	r0, r0, r3
 8009876:	6963      	ldr	r3, [r4, #20]
 8009878:	b2f6      	uxtb	r6, r6
 800987a:	4283      	cmp	r3, r0
 800987c:	4637      	mov	r7, r6
 800987e:	dc04      	bgt.n	800988a <__swbuf_r+0x42>
 8009880:	4621      	mov	r1, r4
 8009882:	4628      	mov	r0, r5
 8009884:	f000 ff6a 	bl	800a75c <_fflush_r>
 8009888:	bb28      	cbnz	r0, 80098d6 <__swbuf_r+0x8e>
 800988a:	68a3      	ldr	r3, [r4, #8]
 800988c:	3b01      	subs	r3, #1
 800988e:	60a3      	str	r3, [r4, #8]
 8009890:	6823      	ldr	r3, [r4, #0]
 8009892:	1c5a      	adds	r2, r3, #1
 8009894:	6022      	str	r2, [r4, #0]
 8009896:	701e      	strb	r6, [r3, #0]
 8009898:	6963      	ldr	r3, [r4, #20]
 800989a:	3001      	adds	r0, #1
 800989c:	4283      	cmp	r3, r0
 800989e:	d004      	beq.n	80098aa <__swbuf_r+0x62>
 80098a0:	89a3      	ldrh	r3, [r4, #12]
 80098a2:	07db      	lsls	r3, r3, #31
 80098a4:	d519      	bpl.n	80098da <__swbuf_r+0x92>
 80098a6:	2e0a      	cmp	r6, #10
 80098a8:	d117      	bne.n	80098da <__swbuf_r+0x92>
 80098aa:	4621      	mov	r1, r4
 80098ac:	4628      	mov	r0, r5
 80098ae:	f000 ff55 	bl	800a75c <_fflush_r>
 80098b2:	b190      	cbz	r0, 80098da <__swbuf_r+0x92>
 80098b4:	e00f      	b.n	80098d6 <__swbuf_r+0x8e>
 80098b6:	4b0b      	ldr	r3, [pc, #44]	; (80098e4 <__swbuf_r+0x9c>)
 80098b8:	429c      	cmp	r4, r3
 80098ba:	d101      	bne.n	80098c0 <__swbuf_r+0x78>
 80098bc:	68ac      	ldr	r4, [r5, #8]
 80098be:	e7d0      	b.n	8009862 <__swbuf_r+0x1a>
 80098c0:	4b09      	ldr	r3, [pc, #36]	; (80098e8 <__swbuf_r+0xa0>)
 80098c2:	429c      	cmp	r4, r3
 80098c4:	bf08      	it	eq
 80098c6:	68ec      	ldreq	r4, [r5, #12]
 80098c8:	e7cb      	b.n	8009862 <__swbuf_r+0x1a>
 80098ca:	4621      	mov	r1, r4
 80098cc:	4628      	mov	r0, r5
 80098ce:	f000 f80d 	bl	80098ec <__swsetup_r>
 80098d2:	2800      	cmp	r0, #0
 80098d4:	d0cc      	beq.n	8009870 <__swbuf_r+0x28>
 80098d6:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80098da:	4638      	mov	r0, r7
 80098dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80098de:	bf00      	nop
 80098e0:	0800c918 	.word	0x0800c918
 80098e4:	0800c938 	.word	0x0800c938
 80098e8:	0800c8f8 	.word	0x0800c8f8

080098ec <__swsetup_r>:
 80098ec:	4b32      	ldr	r3, [pc, #200]	; (80099b8 <__swsetup_r+0xcc>)
 80098ee:	b570      	push	{r4, r5, r6, lr}
 80098f0:	681d      	ldr	r5, [r3, #0]
 80098f2:	4606      	mov	r6, r0
 80098f4:	460c      	mov	r4, r1
 80098f6:	b125      	cbz	r5, 8009902 <__swsetup_r+0x16>
 80098f8:	69ab      	ldr	r3, [r5, #24]
 80098fa:	b913      	cbnz	r3, 8009902 <__swsetup_r+0x16>
 80098fc:	4628      	mov	r0, r5
 80098fe:	f000 ff97 	bl	800a830 <__sinit>
 8009902:	4b2e      	ldr	r3, [pc, #184]	; (80099bc <__swsetup_r+0xd0>)
 8009904:	429c      	cmp	r4, r3
 8009906:	d10f      	bne.n	8009928 <__swsetup_r+0x3c>
 8009908:	686c      	ldr	r4, [r5, #4]
 800990a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800990e:	b29a      	uxth	r2, r3
 8009910:	0715      	lsls	r5, r2, #28
 8009912:	d42c      	bmi.n	800996e <__swsetup_r+0x82>
 8009914:	06d0      	lsls	r0, r2, #27
 8009916:	d411      	bmi.n	800993c <__swsetup_r+0x50>
 8009918:	2209      	movs	r2, #9
 800991a:	6032      	str	r2, [r6, #0]
 800991c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009920:	81a3      	strh	r3, [r4, #12]
 8009922:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009926:	e03e      	b.n	80099a6 <__swsetup_r+0xba>
 8009928:	4b25      	ldr	r3, [pc, #148]	; (80099c0 <__swsetup_r+0xd4>)
 800992a:	429c      	cmp	r4, r3
 800992c:	d101      	bne.n	8009932 <__swsetup_r+0x46>
 800992e:	68ac      	ldr	r4, [r5, #8]
 8009930:	e7eb      	b.n	800990a <__swsetup_r+0x1e>
 8009932:	4b24      	ldr	r3, [pc, #144]	; (80099c4 <__swsetup_r+0xd8>)
 8009934:	429c      	cmp	r4, r3
 8009936:	bf08      	it	eq
 8009938:	68ec      	ldreq	r4, [r5, #12]
 800993a:	e7e6      	b.n	800990a <__swsetup_r+0x1e>
 800993c:	0751      	lsls	r1, r2, #29
 800993e:	d512      	bpl.n	8009966 <__swsetup_r+0x7a>
 8009940:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009942:	b141      	cbz	r1, 8009956 <__swsetup_r+0x6a>
 8009944:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009948:	4299      	cmp	r1, r3
 800994a:	d002      	beq.n	8009952 <__swsetup_r+0x66>
 800994c:	4630      	mov	r0, r6
 800994e:	f001 fb67 	bl	800b020 <_free_r>
 8009952:	2300      	movs	r3, #0
 8009954:	6363      	str	r3, [r4, #52]	; 0x34
 8009956:	89a3      	ldrh	r3, [r4, #12]
 8009958:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800995c:	81a3      	strh	r3, [r4, #12]
 800995e:	2300      	movs	r3, #0
 8009960:	6063      	str	r3, [r4, #4]
 8009962:	6923      	ldr	r3, [r4, #16]
 8009964:	6023      	str	r3, [r4, #0]
 8009966:	89a3      	ldrh	r3, [r4, #12]
 8009968:	f043 0308 	orr.w	r3, r3, #8
 800996c:	81a3      	strh	r3, [r4, #12]
 800996e:	6923      	ldr	r3, [r4, #16]
 8009970:	b94b      	cbnz	r3, 8009986 <__swsetup_r+0x9a>
 8009972:	89a3      	ldrh	r3, [r4, #12]
 8009974:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009978:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800997c:	d003      	beq.n	8009986 <__swsetup_r+0x9a>
 800997e:	4621      	mov	r1, r4
 8009980:	4630      	mov	r0, r6
 8009982:	f001 f811 	bl	800a9a8 <__smakebuf_r>
 8009986:	89a2      	ldrh	r2, [r4, #12]
 8009988:	f012 0301 	ands.w	r3, r2, #1
 800998c:	d00c      	beq.n	80099a8 <__swsetup_r+0xbc>
 800998e:	2300      	movs	r3, #0
 8009990:	60a3      	str	r3, [r4, #8]
 8009992:	6963      	ldr	r3, [r4, #20]
 8009994:	425b      	negs	r3, r3
 8009996:	61a3      	str	r3, [r4, #24]
 8009998:	6923      	ldr	r3, [r4, #16]
 800999a:	b953      	cbnz	r3, 80099b2 <__swsetup_r+0xc6>
 800999c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80099a0:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80099a4:	d1ba      	bne.n	800991c <__swsetup_r+0x30>
 80099a6:	bd70      	pop	{r4, r5, r6, pc}
 80099a8:	0792      	lsls	r2, r2, #30
 80099aa:	bf58      	it	pl
 80099ac:	6963      	ldrpl	r3, [r4, #20]
 80099ae:	60a3      	str	r3, [r4, #8]
 80099b0:	e7f2      	b.n	8009998 <__swsetup_r+0xac>
 80099b2:	2000      	movs	r0, #0
 80099b4:	e7f7      	b.n	80099a6 <__swsetup_r+0xba>
 80099b6:	bf00      	nop
 80099b8:	20000010 	.word	0x20000010
 80099bc:	0800c918 	.word	0x0800c918
 80099c0:	0800c938 	.word	0x0800c938
 80099c4:	0800c8f8 	.word	0x0800c8f8

080099c8 <quorem>:
 80099c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099cc:	6903      	ldr	r3, [r0, #16]
 80099ce:	690c      	ldr	r4, [r1, #16]
 80099d0:	42a3      	cmp	r3, r4
 80099d2:	4680      	mov	r8, r0
 80099d4:	f2c0 8082 	blt.w	8009adc <quorem+0x114>
 80099d8:	3c01      	subs	r4, #1
 80099da:	f101 0714 	add.w	r7, r1, #20
 80099de:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80099e2:	f100 0614 	add.w	r6, r0, #20
 80099e6:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80099ea:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80099ee:	eb06 030c 	add.w	r3, r6, ip
 80099f2:	3501      	adds	r5, #1
 80099f4:	eb07 090c 	add.w	r9, r7, ip
 80099f8:	9301      	str	r3, [sp, #4]
 80099fa:	fbb0 f5f5 	udiv	r5, r0, r5
 80099fe:	b395      	cbz	r5, 8009a66 <quorem+0x9e>
 8009a00:	f04f 0a00 	mov.w	sl, #0
 8009a04:	4638      	mov	r0, r7
 8009a06:	46b6      	mov	lr, r6
 8009a08:	46d3      	mov	fp, sl
 8009a0a:	f850 2b04 	ldr.w	r2, [r0], #4
 8009a0e:	b293      	uxth	r3, r2
 8009a10:	fb05 a303 	mla	r3, r5, r3, sl
 8009a14:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009a18:	b29b      	uxth	r3, r3
 8009a1a:	ebab 0303 	sub.w	r3, fp, r3
 8009a1e:	0c12      	lsrs	r2, r2, #16
 8009a20:	f8de b000 	ldr.w	fp, [lr]
 8009a24:	fb05 a202 	mla	r2, r5, r2, sl
 8009a28:	fa13 f38b 	uxtah	r3, r3, fp
 8009a2c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8009a30:	fa1f fb82 	uxth.w	fp, r2
 8009a34:	f8de 2000 	ldr.w	r2, [lr]
 8009a38:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8009a3c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009a40:	b29b      	uxth	r3, r3
 8009a42:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009a46:	4581      	cmp	r9, r0
 8009a48:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8009a4c:	f84e 3b04 	str.w	r3, [lr], #4
 8009a50:	d2db      	bcs.n	8009a0a <quorem+0x42>
 8009a52:	f856 300c 	ldr.w	r3, [r6, ip]
 8009a56:	b933      	cbnz	r3, 8009a66 <quorem+0x9e>
 8009a58:	9b01      	ldr	r3, [sp, #4]
 8009a5a:	3b04      	subs	r3, #4
 8009a5c:	429e      	cmp	r6, r3
 8009a5e:	461a      	mov	r2, r3
 8009a60:	d330      	bcc.n	8009ac4 <quorem+0xfc>
 8009a62:	f8c8 4010 	str.w	r4, [r8, #16]
 8009a66:	4640      	mov	r0, r8
 8009a68:	f001 fa06 	bl	800ae78 <__mcmp>
 8009a6c:	2800      	cmp	r0, #0
 8009a6e:	db25      	blt.n	8009abc <quorem+0xf4>
 8009a70:	3501      	adds	r5, #1
 8009a72:	4630      	mov	r0, r6
 8009a74:	f04f 0c00 	mov.w	ip, #0
 8009a78:	f857 2b04 	ldr.w	r2, [r7], #4
 8009a7c:	f8d0 e000 	ldr.w	lr, [r0]
 8009a80:	b293      	uxth	r3, r2
 8009a82:	ebac 0303 	sub.w	r3, ip, r3
 8009a86:	0c12      	lsrs	r2, r2, #16
 8009a88:	fa13 f38e 	uxtah	r3, r3, lr
 8009a8c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009a90:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009a94:	b29b      	uxth	r3, r3
 8009a96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009a9a:	45b9      	cmp	r9, r7
 8009a9c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009aa0:	f840 3b04 	str.w	r3, [r0], #4
 8009aa4:	d2e8      	bcs.n	8009a78 <quorem+0xb0>
 8009aa6:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8009aaa:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8009aae:	b92a      	cbnz	r2, 8009abc <quorem+0xf4>
 8009ab0:	3b04      	subs	r3, #4
 8009ab2:	429e      	cmp	r6, r3
 8009ab4:	461a      	mov	r2, r3
 8009ab6:	d30b      	bcc.n	8009ad0 <quorem+0x108>
 8009ab8:	f8c8 4010 	str.w	r4, [r8, #16]
 8009abc:	4628      	mov	r0, r5
 8009abe:	b003      	add	sp, #12
 8009ac0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ac4:	6812      	ldr	r2, [r2, #0]
 8009ac6:	3b04      	subs	r3, #4
 8009ac8:	2a00      	cmp	r2, #0
 8009aca:	d1ca      	bne.n	8009a62 <quorem+0x9a>
 8009acc:	3c01      	subs	r4, #1
 8009ace:	e7c5      	b.n	8009a5c <quorem+0x94>
 8009ad0:	6812      	ldr	r2, [r2, #0]
 8009ad2:	3b04      	subs	r3, #4
 8009ad4:	2a00      	cmp	r2, #0
 8009ad6:	d1ef      	bne.n	8009ab8 <quorem+0xf0>
 8009ad8:	3c01      	subs	r4, #1
 8009ada:	e7ea      	b.n	8009ab2 <quorem+0xea>
 8009adc:	2000      	movs	r0, #0
 8009ade:	e7ee      	b.n	8009abe <quorem+0xf6>

08009ae0 <_dtoa_r>:
 8009ae0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ae4:	ec57 6b10 	vmov	r6, r7, d0
 8009ae8:	b097      	sub	sp, #92	; 0x5c
 8009aea:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009aec:	9106      	str	r1, [sp, #24]
 8009aee:	4604      	mov	r4, r0
 8009af0:	920b      	str	r2, [sp, #44]	; 0x2c
 8009af2:	9312      	str	r3, [sp, #72]	; 0x48
 8009af4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009af8:	e9cd 6700 	strd	r6, r7, [sp]
 8009afc:	b93d      	cbnz	r5, 8009b0e <_dtoa_r+0x2e>
 8009afe:	2010      	movs	r0, #16
 8009b00:	f000 ff92 	bl	800aa28 <malloc>
 8009b04:	6260      	str	r0, [r4, #36]	; 0x24
 8009b06:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009b0a:	6005      	str	r5, [r0, #0]
 8009b0c:	60c5      	str	r5, [r0, #12]
 8009b0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009b10:	6819      	ldr	r1, [r3, #0]
 8009b12:	b151      	cbz	r1, 8009b2a <_dtoa_r+0x4a>
 8009b14:	685a      	ldr	r2, [r3, #4]
 8009b16:	604a      	str	r2, [r1, #4]
 8009b18:	2301      	movs	r3, #1
 8009b1a:	4093      	lsls	r3, r2
 8009b1c:	608b      	str	r3, [r1, #8]
 8009b1e:	4620      	mov	r0, r4
 8009b20:	f000 ffc9 	bl	800aab6 <_Bfree>
 8009b24:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009b26:	2200      	movs	r2, #0
 8009b28:	601a      	str	r2, [r3, #0]
 8009b2a:	1e3b      	subs	r3, r7, #0
 8009b2c:	bfbb      	ittet	lt
 8009b2e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009b32:	9301      	strlt	r3, [sp, #4]
 8009b34:	2300      	movge	r3, #0
 8009b36:	2201      	movlt	r2, #1
 8009b38:	bfac      	ite	ge
 8009b3a:	f8c8 3000 	strge.w	r3, [r8]
 8009b3e:	f8c8 2000 	strlt.w	r2, [r8]
 8009b42:	4baf      	ldr	r3, [pc, #700]	; (8009e00 <_dtoa_r+0x320>)
 8009b44:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8009b48:	ea33 0308 	bics.w	r3, r3, r8
 8009b4c:	d114      	bne.n	8009b78 <_dtoa_r+0x98>
 8009b4e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009b50:	f242 730f 	movw	r3, #9999	; 0x270f
 8009b54:	6013      	str	r3, [r2, #0]
 8009b56:	9b00      	ldr	r3, [sp, #0]
 8009b58:	b923      	cbnz	r3, 8009b64 <_dtoa_r+0x84>
 8009b5a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8009b5e:	2800      	cmp	r0, #0
 8009b60:	f000 8542 	beq.w	800a5e8 <_dtoa_r+0xb08>
 8009b64:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009b66:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8009e14 <_dtoa_r+0x334>
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	f000 8544 	beq.w	800a5f8 <_dtoa_r+0xb18>
 8009b70:	f10b 0303 	add.w	r3, fp, #3
 8009b74:	f000 bd3e 	b.w	800a5f4 <_dtoa_r+0xb14>
 8009b78:	e9dd 6700 	ldrd	r6, r7, [sp]
 8009b7c:	2200      	movs	r2, #0
 8009b7e:	2300      	movs	r3, #0
 8009b80:	4630      	mov	r0, r6
 8009b82:	4639      	mov	r1, r7
 8009b84:	f7f6 ffa0 	bl	8000ac8 <__aeabi_dcmpeq>
 8009b88:	4681      	mov	r9, r0
 8009b8a:	b168      	cbz	r0, 8009ba8 <_dtoa_r+0xc8>
 8009b8c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009b8e:	2301      	movs	r3, #1
 8009b90:	6013      	str	r3, [r2, #0]
 8009b92:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	f000 8524 	beq.w	800a5e2 <_dtoa_r+0xb02>
 8009b9a:	4b9a      	ldr	r3, [pc, #616]	; (8009e04 <_dtoa_r+0x324>)
 8009b9c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009b9e:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 8009ba2:	6013      	str	r3, [r2, #0]
 8009ba4:	f000 bd28 	b.w	800a5f8 <_dtoa_r+0xb18>
 8009ba8:	aa14      	add	r2, sp, #80	; 0x50
 8009baa:	a915      	add	r1, sp, #84	; 0x54
 8009bac:	ec47 6b10 	vmov	d0, r6, r7
 8009bb0:	4620      	mov	r0, r4
 8009bb2:	f001 f9d8 	bl	800af66 <__d2b>
 8009bb6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8009bba:	9004      	str	r0, [sp, #16]
 8009bbc:	2d00      	cmp	r5, #0
 8009bbe:	d07c      	beq.n	8009cba <_dtoa_r+0x1da>
 8009bc0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009bc4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8009bc8:	46b2      	mov	sl, r6
 8009bca:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8009bce:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009bd2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8009bd6:	2200      	movs	r2, #0
 8009bd8:	4b8b      	ldr	r3, [pc, #556]	; (8009e08 <_dtoa_r+0x328>)
 8009bda:	4650      	mov	r0, sl
 8009bdc:	4659      	mov	r1, fp
 8009bde:	f7f6 fb53 	bl	8000288 <__aeabi_dsub>
 8009be2:	a381      	add	r3, pc, #516	; (adr r3, 8009de8 <_dtoa_r+0x308>)
 8009be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009be8:	f7f6 fd06 	bl	80005f8 <__aeabi_dmul>
 8009bec:	a380      	add	r3, pc, #512	; (adr r3, 8009df0 <_dtoa_r+0x310>)
 8009bee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bf2:	f7f6 fb4b 	bl	800028c <__adddf3>
 8009bf6:	4606      	mov	r6, r0
 8009bf8:	4628      	mov	r0, r5
 8009bfa:	460f      	mov	r7, r1
 8009bfc:	f7f6 fc92 	bl	8000524 <__aeabi_i2d>
 8009c00:	a37d      	add	r3, pc, #500	; (adr r3, 8009df8 <_dtoa_r+0x318>)
 8009c02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c06:	f7f6 fcf7 	bl	80005f8 <__aeabi_dmul>
 8009c0a:	4602      	mov	r2, r0
 8009c0c:	460b      	mov	r3, r1
 8009c0e:	4630      	mov	r0, r6
 8009c10:	4639      	mov	r1, r7
 8009c12:	f7f6 fb3b 	bl	800028c <__adddf3>
 8009c16:	4606      	mov	r6, r0
 8009c18:	460f      	mov	r7, r1
 8009c1a:	f7f6 ff9d 	bl	8000b58 <__aeabi_d2iz>
 8009c1e:	2200      	movs	r2, #0
 8009c20:	4682      	mov	sl, r0
 8009c22:	2300      	movs	r3, #0
 8009c24:	4630      	mov	r0, r6
 8009c26:	4639      	mov	r1, r7
 8009c28:	f7f6 ff58 	bl	8000adc <__aeabi_dcmplt>
 8009c2c:	b148      	cbz	r0, 8009c42 <_dtoa_r+0x162>
 8009c2e:	4650      	mov	r0, sl
 8009c30:	f7f6 fc78 	bl	8000524 <__aeabi_i2d>
 8009c34:	4632      	mov	r2, r6
 8009c36:	463b      	mov	r3, r7
 8009c38:	f7f6 ff46 	bl	8000ac8 <__aeabi_dcmpeq>
 8009c3c:	b908      	cbnz	r0, 8009c42 <_dtoa_r+0x162>
 8009c3e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8009c42:	f1ba 0f16 	cmp.w	sl, #22
 8009c46:	d859      	bhi.n	8009cfc <_dtoa_r+0x21c>
 8009c48:	4970      	ldr	r1, [pc, #448]	; (8009e0c <_dtoa_r+0x32c>)
 8009c4a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8009c4e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009c52:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c56:	f7f6 ff5f 	bl	8000b18 <__aeabi_dcmpgt>
 8009c5a:	2800      	cmp	r0, #0
 8009c5c:	d050      	beq.n	8009d00 <_dtoa_r+0x220>
 8009c5e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8009c62:	2300      	movs	r3, #0
 8009c64:	930f      	str	r3, [sp, #60]	; 0x3c
 8009c66:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009c68:	1b5d      	subs	r5, r3, r5
 8009c6a:	f1b5 0801 	subs.w	r8, r5, #1
 8009c6e:	bf49      	itett	mi
 8009c70:	f1c5 0301 	rsbmi	r3, r5, #1
 8009c74:	2300      	movpl	r3, #0
 8009c76:	9305      	strmi	r3, [sp, #20]
 8009c78:	f04f 0800 	movmi.w	r8, #0
 8009c7c:	bf58      	it	pl
 8009c7e:	9305      	strpl	r3, [sp, #20]
 8009c80:	f1ba 0f00 	cmp.w	sl, #0
 8009c84:	db3e      	blt.n	8009d04 <_dtoa_r+0x224>
 8009c86:	2300      	movs	r3, #0
 8009c88:	44d0      	add	r8, sl
 8009c8a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8009c8e:	9307      	str	r3, [sp, #28]
 8009c90:	9b06      	ldr	r3, [sp, #24]
 8009c92:	2b09      	cmp	r3, #9
 8009c94:	f200 8090 	bhi.w	8009db8 <_dtoa_r+0x2d8>
 8009c98:	2b05      	cmp	r3, #5
 8009c9a:	bfc4      	itt	gt
 8009c9c:	3b04      	subgt	r3, #4
 8009c9e:	9306      	strgt	r3, [sp, #24]
 8009ca0:	9b06      	ldr	r3, [sp, #24]
 8009ca2:	f1a3 0302 	sub.w	r3, r3, #2
 8009ca6:	bfcc      	ite	gt
 8009ca8:	2500      	movgt	r5, #0
 8009caa:	2501      	movle	r5, #1
 8009cac:	2b03      	cmp	r3, #3
 8009cae:	f200 808f 	bhi.w	8009dd0 <_dtoa_r+0x2f0>
 8009cb2:	e8df f003 	tbb	[pc, r3]
 8009cb6:	7f7d      	.short	0x7f7d
 8009cb8:	7131      	.short	0x7131
 8009cba:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8009cbe:	441d      	add	r5, r3
 8009cc0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8009cc4:	2820      	cmp	r0, #32
 8009cc6:	dd13      	ble.n	8009cf0 <_dtoa_r+0x210>
 8009cc8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8009ccc:	9b00      	ldr	r3, [sp, #0]
 8009cce:	fa08 f800 	lsl.w	r8, r8, r0
 8009cd2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8009cd6:	fa23 f000 	lsr.w	r0, r3, r0
 8009cda:	ea48 0000 	orr.w	r0, r8, r0
 8009cde:	f7f6 fc11 	bl	8000504 <__aeabi_ui2d>
 8009ce2:	2301      	movs	r3, #1
 8009ce4:	4682      	mov	sl, r0
 8009ce6:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8009cea:	3d01      	subs	r5, #1
 8009cec:	9313      	str	r3, [sp, #76]	; 0x4c
 8009cee:	e772      	b.n	8009bd6 <_dtoa_r+0xf6>
 8009cf0:	9b00      	ldr	r3, [sp, #0]
 8009cf2:	f1c0 0020 	rsb	r0, r0, #32
 8009cf6:	fa03 f000 	lsl.w	r0, r3, r0
 8009cfa:	e7f0      	b.n	8009cde <_dtoa_r+0x1fe>
 8009cfc:	2301      	movs	r3, #1
 8009cfe:	e7b1      	b.n	8009c64 <_dtoa_r+0x184>
 8009d00:	900f      	str	r0, [sp, #60]	; 0x3c
 8009d02:	e7b0      	b.n	8009c66 <_dtoa_r+0x186>
 8009d04:	9b05      	ldr	r3, [sp, #20]
 8009d06:	eba3 030a 	sub.w	r3, r3, sl
 8009d0a:	9305      	str	r3, [sp, #20]
 8009d0c:	f1ca 0300 	rsb	r3, sl, #0
 8009d10:	9307      	str	r3, [sp, #28]
 8009d12:	2300      	movs	r3, #0
 8009d14:	930e      	str	r3, [sp, #56]	; 0x38
 8009d16:	e7bb      	b.n	8009c90 <_dtoa_r+0x1b0>
 8009d18:	2301      	movs	r3, #1
 8009d1a:	930a      	str	r3, [sp, #40]	; 0x28
 8009d1c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	dd59      	ble.n	8009dd6 <_dtoa_r+0x2f6>
 8009d22:	9302      	str	r3, [sp, #8]
 8009d24:	4699      	mov	r9, r3
 8009d26:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009d28:	2200      	movs	r2, #0
 8009d2a:	6072      	str	r2, [r6, #4]
 8009d2c:	2204      	movs	r2, #4
 8009d2e:	f102 0014 	add.w	r0, r2, #20
 8009d32:	4298      	cmp	r0, r3
 8009d34:	6871      	ldr	r1, [r6, #4]
 8009d36:	d953      	bls.n	8009de0 <_dtoa_r+0x300>
 8009d38:	4620      	mov	r0, r4
 8009d3a:	f000 fe88 	bl	800aa4e <_Balloc>
 8009d3e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009d40:	6030      	str	r0, [r6, #0]
 8009d42:	f1b9 0f0e 	cmp.w	r9, #14
 8009d46:	f8d3 b000 	ldr.w	fp, [r3]
 8009d4a:	f200 80e6 	bhi.w	8009f1a <_dtoa_r+0x43a>
 8009d4e:	2d00      	cmp	r5, #0
 8009d50:	f000 80e3 	beq.w	8009f1a <_dtoa_r+0x43a>
 8009d54:	ed9d 7b00 	vldr	d7, [sp]
 8009d58:	f1ba 0f00 	cmp.w	sl, #0
 8009d5c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8009d60:	dd74      	ble.n	8009e4c <_dtoa_r+0x36c>
 8009d62:	4a2a      	ldr	r2, [pc, #168]	; (8009e0c <_dtoa_r+0x32c>)
 8009d64:	f00a 030f 	and.w	r3, sl, #15
 8009d68:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009d6c:	ed93 7b00 	vldr	d7, [r3]
 8009d70:	ea4f 162a 	mov.w	r6, sl, asr #4
 8009d74:	06f0      	lsls	r0, r6, #27
 8009d76:	ed8d 7b08 	vstr	d7, [sp, #32]
 8009d7a:	d565      	bpl.n	8009e48 <_dtoa_r+0x368>
 8009d7c:	4b24      	ldr	r3, [pc, #144]	; (8009e10 <_dtoa_r+0x330>)
 8009d7e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009d82:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009d86:	f7f6 fd61 	bl	800084c <__aeabi_ddiv>
 8009d8a:	e9cd 0100 	strd	r0, r1, [sp]
 8009d8e:	f006 060f 	and.w	r6, r6, #15
 8009d92:	2503      	movs	r5, #3
 8009d94:	4f1e      	ldr	r7, [pc, #120]	; (8009e10 <_dtoa_r+0x330>)
 8009d96:	e04c      	b.n	8009e32 <_dtoa_r+0x352>
 8009d98:	2301      	movs	r3, #1
 8009d9a:	930a      	str	r3, [sp, #40]	; 0x28
 8009d9c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009d9e:	4453      	add	r3, sl
 8009da0:	f103 0901 	add.w	r9, r3, #1
 8009da4:	9302      	str	r3, [sp, #8]
 8009da6:	464b      	mov	r3, r9
 8009da8:	2b01      	cmp	r3, #1
 8009daa:	bfb8      	it	lt
 8009dac:	2301      	movlt	r3, #1
 8009dae:	e7ba      	b.n	8009d26 <_dtoa_r+0x246>
 8009db0:	2300      	movs	r3, #0
 8009db2:	e7b2      	b.n	8009d1a <_dtoa_r+0x23a>
 8009db4:	2300      	movs	r3, #0
 8009db6:	e7f0      	b.n	8009d9a <_dtoa_r+0x2ba>
 8009db8:	2501      	movs	r5, #1
 8009dba:	2300      	movs	r3, #0
 8009dbc:	9306      	str	r3, [sp, #24]
 8009dbe:	950a      	str	r5, [sp, #40]	; 0x28
 8009dc0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009dc4:	9302      	str	r3, [sp, #8]
 8009dc6:	4699      	mov	r9, r3
 8009dc8:	2200      	movs	r2, #0
 8009dca:	2312      	movs	r3, #18
 8009dcc:	920b      	str	r2, [sp, #44]	; 0x2c
 8009dce:	e7aa      	b.n	8009d26 <_dtoa_r+0x246>
 8009dd0:	2301      	movs	r3, #1
 8009dd2:	930a      	str	r3, [sp, #40]	; 0x28
 8009dd4:	e7f4      	b.n	8009dc0 <_dtoa_r+0x2e0>
 8009dd6:	2301      	movs	r3, #1
 8009dd8:	9302      	str	r3, [sp, #8]
 8009dda:	4699      	mov	r9, r3
 8009ddc:	461a      	mov	r2, r3
 8009dde:	e7f5      	b.n	8009dcc <_dtoa_r+0x2ec>
 8009de0:	3101      	adds	r1, #1
 8009de2:	6071      	str	r1, [r6, #4]
 8009de4:	0052      	lsls	r2, r2, #1
 8009de6:	e7a2      	b.n	8009d2e <_dtoa_r+0x24e>
 8009de8:	636f4361 	.word	0x636f4361
 8009dec:	3fd287a7 	.word	0x3fd287a7
 8009df0:	8b60c8b3 	.word	0x8b60c8b3
 8009df4:	3fc68a28 	.word	0x3fc68a28
 8009df8:	509f79fb 	.word	0x509f79fb
 8009dfc:	3fd34413 	.word	0x3fd34413
 8009e00:	7ff00000 	.word	0x7ff00000
 8009e04:	0800c8c5 	.word	0x0800c8c5
 8009e08:	3ff80000 	.word	0x3ff80000
 8009e0c:	0800c980 	.word	0x0800c980
 8009e10:	0800c958 	.word	0x0800c958
 8009e14:	0800c8f1 	.word	0x0800c8f1
 8009e18:	07f1      	lsls	r1, r6, #31
 8009e1a:	d508      	bpl.n	8009e2e <_dtoa_r+0x34e>
 8009e1c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009e20:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009e24:	f7f6 fbe8 	bl	80005f8 <__aeabi_dmul>
 8009e28:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009e2c:	3501      	adds	r5, #1
 8009e2e:	1076      	asrs	r6, r6, #1
 8009e30:	3708      	adds	r7, #8
 8009e32:	2e00      	cmp	r6, #0
 8009e34:	d1f0      	bne.n	8009e18 <_dtoa_r+0x338>
 8009e36:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009e3a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009e3e:	f7f6 fd05 	bl	800084c <__aeabi_ddiv>
 8009e42:	e9cd 0100 	strd	r0, r1, [sp]
 8009e46:	e01a      	b.n	8009e7e <_dtoa_r+0x39e>
 8009e48:	2502      	movs	r5, #2
 8009e4a:	e7a3      	b.n	8009d94 <_dtoa_r+0x2b4>
 8009e4c:	f000 80a0 	beq.w	8009f90 <_dtoa_r+0x4b0>
 8009e50:	f1ca 0600 	rsb	r6, sl, #0
 8009e54:	4b9f      	ldr	r3, [pc, #636]	; (800a0d4 <_dtoa_r+0x5f4>)
 8009e56:	4fa0      	ldr	r7, [pc, #640]	; (800a0d8 <_dtoa_r+0x5f8>)
 8009e58:	f006 020f 	and.w	r2, r6, #15
 8009e5c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009e60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e64:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009e68:	f7f6 fbc6 	bl	80005f8 <__aeabi_dmul>
 8009e6c:	e9cd 0100 	strd	r0, r1, [sp]
 8009e70:	1136      	asrs	r6, r6, #4
 8009e72:	2300      	movs	r3, #0
 8009e74:	2502      	movs	r5, #2
 8009e76:	2e00      	cmp	r6, #0
 8009e78:	d17f      	bne.n	8009f7a <_dtoa_r+0x49a>
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d1e1      	bne.n	8009e42 <_dtoa_r+0x362>
 8009e7e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	f000 8087 	beq.w	8009f94 <_dtoa_r+0x4b4>
 8009e86:	e9dd 6700 	ldrd	r6, r7, [sp]
 8009e8a:	2200      	movs	r2, #0
 8009e8c:	4b93      	ldr	r3, [pc, #588]	; (800a0dc <_dtoa_r+0x5fc>)
 8009e8e:	4630      	mov	r0, r6
 8009e90:	4639      	mov	r1, r7
 8009e92:	f7f6 fe23 	bl	8000adc <__aeabi_dcmplt>
 8009e96:	2800      	cmp	r0, #0
 8009e98:	d07c      	beq.n	8009f94 <_dtoa_r+0x4b4>
 8009e9a:	f1b9 0f00 	cmp.w	r9, #0
 8009e9e:	d079      	beq.n	8009f94 <_dtoa_r+0x4b4>
 8009ea0:	9b02      	ldr	r3, [sp, #8]
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	dd35      	ble.n	8009f12 <_dtoa_r+0x432>
 8009ea6:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8009eaa:	9308      	str	r3, [sp, #32]
 8009eac:	4639      	mov	r1, r7
 8009eae:	2200      	movs	r2, #0
 8009eb0:	4b8b      	ldr	r3, [pc, #556]	; (800a0e0 <_dtoa_r+0x600>)
 8009eb2:	4630      	mov	r0, r6
 8009eb4:	f7f6 fba0 	bl	80005f8 <__aeabi_dmul>
 8009eb8:	e9cd 0100 	strd	r0, r1, [sp]
 8009ebc:	9f02      	ldr	r7, [sp, #8]
 8009ebe:	3501      	adds	r5, #1
 8009ec0:	4628      	mov	r0, r5
 8009ec2:	f7f6 fb2f 	bl	8000524 <__aeabi_i2d>
 8009ec6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009eca:	f7f6 fb95 	bl	80005f8 <__aeabi_dmul>
 8009ece:	2200      	movs	r2, #0
 8009ed0:	4b84      	ldr	r3, [pc, #528]	; (800a0e4 <_dtoa_r+0x604>)
 8009ed2:	f7f6 f9db 	bl	800028c <__adddf3>
 8009ed6:	4605      	mov	r5, r0
 8009ed8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8009edc:	2f00      	cmp	r7, #0
 8009ede:	d15d      	bne.n	8009f9c <_dtoa_r+0x4bc>
 8009ee0:	2200      	movs	r2, #0
 8009ee2:	4b81      	ldr	r3, [pc, #516]	; (800a0e8 <_dtoa_r+0x608>)
 8009ee4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009ee8:	f7f6 f9ce 	bl	8000288 <__aeabi_dsub>
 8009eec:	462a      	mov	r2, r5
 8009eee:	4633      	mov	r3, r6
 8009ef0:	e9cd 0100 	strd	r0, r1, [sp]
 8009ef4:	f7f6 fe10 	bl	8000b18 <__aeabi_dcmpgt>
 8009ef8:	2800      	cmp	r0, #0
 8009efa:	f040 8288 	bne.w	800a40e <_dtoa_r+0x92e>
 8009efe:	462a      	mov	r2, r5
 8009f00:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8009f04:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009f08:	f7f6 fde8 	bl	8000adc <__aeabi_dcmplt>
 8009f0c:	2800      	cmp	r0, #0
 8009f0e:	f040 827c 	bne.w	800a40a <_dtoa_r+0x92a>
 8009f12:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009f16:	e9cd 2300 	strd	r2, r3, [sp]
 8009f1a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	f2c0 8150 	blt.w	800a1c2 <_dtoa_r+0x6e2>
 8009f22:	f1ba 0f0e 	cmp.w	sl, #14
 8009f26:	f300 814c 	bgt.w	800a1c2 <_dtoa_r+0x6e2>
 8009f2a:	4b6a      	ldr	r3, [pc, #424]	; (800a0d4 <_dtoa_r+0x5f4>)
 8009f2c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009f30:	ed93 7b00 	vldr	d7, [r3]
 8009f34:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009f3c:	f280 80d8 	bge.w	800a0f0 <_dtoa_r+0x610>
 8009f40:	f1b9 0f00 	cmp.w	r9, #0
 8009f44:	f300 80d4 	bgt.w	800a0f0 <_dtoa_r+0x610>
 8009f48:	f040 825e 	bne.w	800a408 <_dtoa_r+0x928>
 8009f4c:	2200      	movs	r2, #0
 8009f4e:	4b66      	ldr	r3, [pc, #408]	; (800a0e8 <_dtoa_r+0x608>)
 8009f50:	ec51 0b17 	vmov	r0, r1, d7
 8009f54:	f7f6 fb50 	bl	80005f8 <__aeabi_dmul>
 8009f58:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009f5c:	f7f6 fdd2 	bl	8000b04 <__aeabi_dcmpge>
 8009f60:	464f      	mov	r7, r9
 8009f62:	464e      	mov	r6, r9
 8009f64:	2800      	cmp	r0, #0
 8009f66:	f040 8234 	bne.w	800a3d2 <_dtoa_r+0x8f2>
 8009f6a:	2331      	movs	r3, #49	; 0x31
 8009f6c:	f10b 0501 	add.w	r5, fp, #1
 8009f70:	f88b 3000 	strb.w	r3, [fp]
 8009f74:	f10a 0a01 	add.w	sl, sl, #1
 8009f78:	e22f      	b.n	800a3da <_dtoa_r+0x8fa>
 8009f7a:	07f2      	lsls	r2, r6, #31
 8009f7c:	d505      	bpl.n	8009f8a <_dtoa_r+0x4aa>
 8009f7e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009f82:	f7f6 fb39 	bl	80005f8 <__aeabi_dmul>
 8009f86:	3501      	adds	r5, #1
 8009f88:	2301      	movs	r3, #1
 8009f8a:	1076      	asrs	r6, r6, #1
 8009f8c:	3708      	adds	r7, #8
 8009f8e:	e772      	b.n	8009e76 <_dtoa_r+0x396>
 8009f90:	2502      	movs	r5, #2
 8009f92:	e774      	b.n	8009e7e <_dtoa_r+0x39e>
 8009f94:	f8cd a020 	str.w	sl, [sp, #32]
 8009f98:	464f      	mov	r7, r9
 8009f9a:	e791      	b.n	8009ec0 <_dtoa_r+0x3e0>
 8009f9c:	4b4d      	ldr	r3, [pc, #308]	; (800a0d4 <_dtoa_r+0x5f4>)
 8009f9e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009fa2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8009fa6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d047      	beq.n	800a03c <_dtoa_r+0x55c>
 8009fac:	4602      	mov	r2, r0
 8009fae:	460b      	mov	r3, r1
 8009fb0:	2000      	movs	r0, #0
 8009fb2:	494e      	ldr	r1, [pc, #312]	; (800a0ec <_dtoa_r+0x60c>)
 8009fb4:	f7f6 fc4a 	bl	800084c <__aeabi_ddiv>
 8009fb8:	462a      	mov	r2, r5
 8009fba:	4633      	mov	r3, r6
 8009fbc:	f7f6 f964 	bl	8000288 <__aeabi_dsub>
 8009fc0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8009fc4:	465d      	mov	r5, fp
 8009fc6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009fca:	f7f6 fdc5 	bl	8000b58 <__aeabi_d2iz>
 8009fce:	4606      	mov	r6, r0
 8009fd0:	f7f6 faa8 	bl	8000524 <__aeabi_i2d>
 8009fd4:	4602      	mov	r2, r0
 8009fd6:	460b      	mov	r3, r1
 8009fd8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009fdc:	f7f6 f954 	bl	8000288 <__aeabi_dsub>
 8009fe0:	3630      	adds	r6, #48	; 0x30
 8009fe2:	f805 6b01 	strb.w	r6, [r5], #1
 8009fe6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009fea:	e9cd 0100 	strd	r0, r1, [sp]
 8009fee:	f7f6 fd75 	bl	8000adc <__aeabi_dcmplt>
 8009ff2:	2800      	cmp	r0, #0
 8009ff4:	d163      	bne.n	800a0be <_dtoa_r+0x5de>
 8009ff6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009ffa:	2000      	movs	r0, #0
 8009ffc:	4937      	ldr	r1, [pc, #220]	; (800a0dc <_dtoa_r+0x5fc>)
 8009ffe:	f7f6 f943 	bl	8000288 <__aeabi_dsub>
 800a002:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a006:	f7f6 fd69 	bl	8000adc <__aeabi_dcmplt>
 800a00a:	2800      	cmp	r0, #0
 800a00c:	f040 80b7 	bne.w	800a17e <_dtoa_r+0x69e>
 800a010:	eba5 030b 	sub.w	r3, r5, fp
 800a014:	429f      	cmp	r7, r3
 800a016:	f77f af7c 	ble.w	8009f12 <_dtoa_r+0x432>
 800a01a:	2200      	movs	r2, #0
 800a01c:	4b30      	ldr	r3, [pc, #192]	; (800a0e0 <_dtoa_r+0x600>)
 800a01e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a022:	f7f6 fae9 	bl	80005f8 <__aeabi_dmul>
 800a026:	2200      	movs	r2, #0
 800a028:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a02c:	4b2c      	ldr	r3, [pc, #176]	; (800a0e0 <_dtoa_r+0x600>)
 800a02e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a032:	f7f6 fae1 	bl	80005f8 <__aeabi_dmul>
 800a036:	e9cd 0100 	strd	r0, r1, [sp]
 800a03a:	e7c4      	b.n	8009fc6 <_dtoa_r+0x4e6>
 800a03c:	462a      	mov	r2, r5
 800a03e:	4633      	mov	r3, r6
 800a040:	f7f6 fada 	bl	80005f8 <__aeabi_dmul>
 800a044:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a048:	eb0b 0507 	add.w	r5, fp, r7
 800a04c:	465e      	mov	r6, fp
 800a04e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a052:	f7f6 fd81 	bl	8000b58 <__aeabi_d2iz>
 800a056:	4607      	mov	r7, r0
 800a058:	f7f6 fa64 	bl	8000524 <__aeabi_i2d>
 800a05c:	3730      	adds	r7, #48	; 0x30
 800a05e:	4602      	mov	r2, r0
 800a060:	460b      	mov	r3, r1
 800a062:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a066:	f7f6 f90f 	bl	8000288 <__aeabi_dsub>
 800a06a:	f806 7b01 	strb.w	r7, [r6], #1
 800a06e:	42ae      	cmp	r6, r5
 800a070:	e9cd 0100 	strd	r0, r1, [sp]
 800a074:	f04f 0200 	mov.w	r2, #0
 800a078:	d126      	bne.n	800a0c8 <_dtoa_r+0x5e8>
 800a07a:	4b1c      	ldr	r3, [pc, #112]	; (800a0ec <_dtoa_r+0x60c>)
 800a07c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a080:	f7f6 f904 	bl	800028c <__adddf3>
 800a084:	4602      	mov	r2, r0
 800a086:	460b      	mov	r3, r1
 800a088:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a08c:	f7f6 fd44 	bl	8000b18 <__aeabi_dcmpgt>
 800a090:	2800      	cmp	r0, #0
 800a092:	d174      	bne.n	800a17e <_dtoa_r+0x69e>
 800a094:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a098:	2000      	movs	r0, #0
 800a09a:	4914      	ldr	r1, [pc, #80]	; (800a0ec <_dtoa_r+0x60c>)
 800a09c:	f7f6 f8f4 	bl	8000288 <__aeabi_dsub>
 800a0a0:	4602      	mov	r2, r0
 800a0a2:	460b      	mov	r3, r1
 800a0a4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a0a8:	f7f6 fd18 	bl	8000adc <__aeabi_dcmplt>
 800a0ac:	2800      	cmp	r0, #0
 800a0ae:	f43f af30 	beq.w	8009f12 <_dtoa_r+0x432>
 800a0b2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a0b6:	2b30      	cmp	r3, #48	; 0x30
 800a0b8:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800a0bc:	d002      	beq.n	800a0c4 <_dtoa_r+0x5e4>
 800a0be:	f8dd a020 	ldr.w	sl, [sp, #32]
 800a0c2:	e04a      	b.n	800a15a <_dtoa_r+0x67a>
 800a0c4:	4615      	mov	r5, r2
 800a0c6:	e7f4      	b.n	800a0b2 <_dtoa_r+0x5d2>
 800a0c8:	4b05      	ldr	r3, [pc, #20]	; (800a0e0 <_dtoa_r+0x600>)
 800a0ca:	f7f6 fa95 	bl	80005f8 <__aeabi_dmul>
 800a0ce:	e9cd 0100 	strd	r0, r1, [sp]
 800a0d2:	e7bc      	b.n	800a04e <_dtoa_r+0x56e>
 800a0d4:	0800c980 	.word	0x0800c980
 800a0d8:	0800c958 	.word	0x0800c958
 800a0dc:	3ff00000 	.word	0x3ff00000
 800a0e0:	40240000 	.word	0x40240000
 800a0e4:	401c0000 	.word	0x401c0000
 800a0e8:	40140000 	.word	0x40140000
 800a0ec:	3fe00000 	.word	0x3fe00000
 800a0f0:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a0f4:	465d      	mov	r5, fp
 800a0f6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a0fa:	4630      	mov	r0, r6
 800a0fc:	4639      	mov	r1, r7
 800a0fe:	f7f6 fba5 	bl	800084c <__aeabi_ddiv>
 800a102:	f7f6 fd29 	bl	8000b58 <__aeabi_d2iz>
 800a106:	4680      	mov	r8, r0
 800a108:	f7f6 fa0c 	bl	8000524 <__aeabi_i2d>
 800a10c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a110:	f7f6 fa72 	bl	80005f8 <__aeabi_dmul>
 800a114:	4602      	mov	r2, r0
 800a116:	460b      	mov	r3, r1
 800a118:	4630      	mov	r0, r6
 800a11a:	4639      	mov	r1, r7
 800a11c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800a120:	f7f6 f8b2 	bl	8000288 <__aeabi_dsub>
 800a124:	f805 6b01 	strb.w	r6, [r5], #1
 800a128:	eba5 060b 	sub.w	r6, r5, fp
 800a12c:	45b1      	cmp	r9, r6
 800a12e:	4602      	mov	r2, r0
 800a130:	460b      	mov	r3, r1
 800a132:	d139      	bne.n	800a1a8 <_dtoa_r+0x6c8>
 800a134:	f7f6 f8aa 	bl	800028c <__adddf3>
 800a138:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a13c:	4606      	mov	r6, r0
 800a13e:	460f      	mov	r7, r1
 800a140:	f7f6 fcea 	bl	8000b18 <__aeabi_dcmpgt>
 800a144:	b9c8      	cbnz	r0, 800a17a <_dtoa_r+0x69a>
 800a146:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a14a:	4630      	mov	r0, r6
 800a14c:	4639      	mov	r1, r7
 800a14e:	f7f6 fcbb 	bl	8000ac8 <__aeabi_dcmpeq>
 800a152:	b110      	cbz	r0, 800a15a <_dtoa_r+0x67a>
 800a154:	f018 0f01 	tst.w	r8, #1
 800a158:	d10f      	bne.n	800a17a <_dtoa_r+0x69a>
 800a15a:	9904      	ldr	r1, [sp, #16]
 800a15c:	4620      	mov	r0, r4
 800a15e:	f000 fcaa 	bl	800aab6 <_Bfree>
 800a162:	2300      	movs	r3, #0
 800a164:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a166:	702b      	strb	r3, [r5, #0]
 800a168:	f10a 0301 	add.w	r3, sl, #1
 800a16c:	6013      	str	r3, [r2, #0]
 800a16e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a170:	2b00      	cmp	r3, #0
 800a172:	f000 8241 	beq.w	800a5f8 <_dtoa_r+0xb18>
 800a176:	601d      	str	r5, [r3, #0]
 800a178:	e23e      	b.n	800a5f8 <_dtoa_r+0xb18>
 800a17a:	f8cd a020 	str.w	sl, [sp, #32]
 800a17e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a182:	2a39      	cmp	r2, #57	; 0x39
 800a184:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 800a188:	d108      	bne.n	800a19c <_dtoa_r+0x6bc>
 800a18a:	459b      	cmp	fp, r3
 800a18c:	d10a      	bne.n	800a1a4 <_dtoa_r+0x6c4>
 800a18e:	9b08      	ldr	r3, [sp, #32]
 800a190:	3301      	adds	r3, #1
 800a192:	9308      	str	r3, [sp, #32]
 800a194:	2330      	movs	r3, #48	; 0x30
 800a196:	f88b 3000 	strb.w	r3, [fp]
 800a19a:	465b      	mov	r3, fp
 800a19c:	781a      	ldrb	r2, [r3, #0]
 800a19e:	3201      	adds	r2, #1
 800a1a0:	701a      	strb	r2, [r3, #0]
 800a1a2:	e78c      	b.n	800a0be <_dtoa_r+0x5de>
 800a1a4:	461d      	mov	r5, r3
 800a1a6:	e7ea      	b.n	800a17e <_dtoa_r+0x69e>
 800a1a8:	2200      	movs	r2, #0
 800a1aa:	4b9b      	ldr	r3, [pc, #620]	; (800a418 <_dtoa_r+0x938>)
 800a1ac:	f7f6 fa24 	bl	80005f8 <__aeabi_dmul>
 800a1b0:	2200      	movs	r2, #0
 800a1b2:	2300      	movs	r3, #0
 800a1b4:	4606      	mov	r6, r0
 800a1b6:	460f      	mov	r7, r1
 800a1b8:	f7f6 fc86 	bl	8000ac8 <__aeabi_dcmpeq>
 800a1bc:	2800      	cmp	r0, #0
 800a1be:	d09a      	beq.n	800a0f6 <_dtoa_r+0x616>
 800a1c0:	e7cb      	b.n	800a15a <_dtoa_r+0x67a>
 800a1c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a1c4:	2a00      	cmp	r2, #0
 800a1c6:	f000 808b 	beq.w	800a2e0 <_dtoa_r+0x800>
 800a1ca:	9a06      	ldr	r2, [sp, #24]
 800a1cc:	2a01      	cmp	r2, #1
 800a1ce:	dc6e      	bgt.n	800a2ae <_dtoa_r+0x7ce>
 800a1d0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a1d2:	2a00      	cmp	r2, #0
 800a1d4:	d067      	beq.n	800a2a6 <_dtoa_r+0x7c6>
 800a1d6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a1da:	9f07      	ldr	r7, [sp, #28]
 800a1dc:	9d05      	ldr	r5, [sp, #20]
 800a1de:	9a05      	ldr	r2, [sp, #20]
 800a1e0:	2101      	movs	r1, #1
 800a1e2:	441a      	add	r2, r3
 800a1e4:	4620      	mov	r0, r4
 800a1e6:	9205      	str	r2, [sp, #20]
 800a1e8:	4498      	add	r8, r3
 800a1ea:	f000 fd04 	bl	800abf6 <__i2b>
 800a1ee:	4606      	mov	r6, r0
 800a1f0:	2d00      	cmp	r5, #0
 800a1f2:	dd0c      	ble.n	800a20e <_dtoa_r+0x72e>
 800a1f4:	f1b8 0f00 	cmp.w	r8, #0
 800a1f8:	dd09      	ble.n	800a20e <_dtoa_r+0x72e>
 800a1fa:	4545      	cmp	r5, r8
 800a1fc:	9a05      	ldr	r2, [sp, #20]
 800a1fe:	462b      	mov	r3, r5
 800a200:	bfa8      	it	ge
 800a202:	4643      	movge	r3, r8
 800a204:	1ad2      	subs	r2, r2, r3
 800a206:	9205      	str	r2, [sp, #20]
 800a208:	1aed      	subs	r5, r5, r3
 800a20a:	eba8 0803 	sub.w	r8, r8, r3
 800a20e:	9b07      	ldr	r3, [sp, #28]
 800a210:	b1eb      	cbz	r3, 800a24e <_dtoa_r+0x76e>
 800a212:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a214:	2b00      	cmp	r3, #0
 800a216:	d067      	beq.n	800a2e8 <_dtoa_r+0x808>
 800a218:	b18f      	cbz	r7, 800a23e <_dtoa_r+0x75e>
 800a21a:	4631      	mov	r1, r6
 800a21c:	463a      	mov	r2, r7
 800a21e:	4620      	mov	r0, r4
 800a220:	f000 fd88 	bl	800ad34 <__pow5mult>
 800a224:	9a04      	ldr	r2, [sp, #16]
 800a226:	4601      	mov	r1, r0
 800a228:	4606      	mov	r6, r0
 800a22a:	4620      	mov	r0, r4
 800a22c:	f000 fcec 	bl	800ac08 <__multiply>
 800a230:	9904      	ldr	r1, [sp, #16]
 800a232:	9008      	str	r0, [sp, #32]
 800a234:	4620      	mov	r0, r4
 800a236:	f000 fc3e 	bl	800aab6 <_Bfree>
 800a23a:	9b08      	ldr	r3, [sp, #32]
 800a23c:	9304      	str	r3, [sp, #16]
 800a23e:	9b07      	ldr	r3, [sp, #28]
 800a240:	1bda      	subs	r2, r3, r7
 800a242:	d004      	beq.n	800a24e <_dtoa_r+0x76e>
 800a244:	9904      	ldr	r1, [sp, #16]
 800a246:	4620      	mov	r0, r4
 800a248:	f000 fd74 	bl	800ad34 <__pow5mult>
 800a24c:	9004      	str	r0, [sp, #16]
 800a24e:	2101      	movs	r1, #1
 800a250:	4620      	mov	r0, r4
 800a252:	f000 fcd0 	bl	800abf6 <__i2b>
 800a256:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a258:	4607      	mov	r7, r0
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	f000 81d0 	beq.w	800a600 <_dtoa_r+0xb20>
 800a260:	461a      	mov	r2, r3
 800a262:	4601      	mov	r1, r0
 800a264:	4620      	mov	r0, r4
 800a266:	f000 fd65 	bl	800ad34 <__pow5mult>
 800a26a:	9b06      	ldr	r3, [sp, #24]
 800a26c:	2b01      	cmp	r3, #1
 800a26e:	4607      	mov	r7, r0
 800a270:	dc40      	bgt.n	800a2f4 <_dtoa_r+0x814>
 800a272:	9b00      	ldr	r3, [sp, #0]
 800a274:	2b00      	cmp	r3, #0
 800a276:	d139      	bne.n	800a2ec <_dtoa_r+0x80c>
 800a278:	9b01      	ldr	r3, [sp, #4]
 800a27a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d136      	bne.n	800a2f0 <_dtoa_r+0x810>
 800a282:	9b01      	ldr	r3, [sp, #4]
 800a284:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a288:	0d1b      	lsrs	r3, r3, #20
 800a28a:	051b      	lsls	r3, r3, #20
 800a28c:	b12b      	cbz	r3, 800a29a <_dtoa_r+0x7ba>
 800a28e:	9b05      	ldr	r3, [sp, #20]
 800a290:	3301      	adds	r3, #1
 800a292:	9305      	str	r3, [sp, #20]
 800a294:	f108 0801 	add.w	r8, r8, #1
 800a298:	2301      	movs	r3, #1
 800a29a:	9307      	str	r3, [sp, #28]
 800a29c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d12a      	bne.n	800a2f8 <_dtoa_r+0x818>
 800a2a2:	2001      	movs	r0, #1
 800a2a4:	e030      	b.n	800a308 <_dtoa_r+0x828>
 800a2a6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a2a8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a2ac:	e795      	b.n	800a1da <_dtoa_r+0x6fa>
 800a2ae:	9b07      	ldr	r3, [sp, #28]
 800a2b0:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 800a2b4:	42bb      	cmp	r3, r7
 800a2b6:	bfbf      	itttt	lt
 800a2b8:	9b07      	ldrlt	r3, [sp, #28]
 800a2ba:	9707      	strlt	r7, [sp, #28]
 800a2bc:	1afa      	sublt	r2, r7, r3
 800a2be:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800a2c0:	bfbb      	ittet	lt
 800a2c2:	189b      	addlt	r3, r3, r2
 800a2c4:	930e      	strlt	r3, [sp, #56]	; 0x38
 800a2c6:	1bdf      	subge	r7, r3, r7
 800a2c8:	2700      	movlt	r7, #0
 800a2ca:	f1b9 0f00 	cmp.w	r9, #0
 800a2ce:	bfb5      	itete	lt
 800a2d0:	9b05      	ldrlt	r3, [sp, #20]
 800a2d2:	9d05      	ldrge	r5, [sp, #20]
 800a2d4:	eba3 0509 	sublt.w	r5, r3, r9
 800a2d8:	464b      	movge	r3, r9
 800a2da:	bfb8      	it	lt
 800a2dc:	2300      	movlt	r3, #0
 800a2de:	e77e      	b.n	800a1de <_dtoa_r+0x6fe>
 800a2e0:	9f07      	ldr	r7, [sp, #28]
 800a2e2:	9d05      	ldr	r5, [sp, #20]
 800a2e4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800a2e6:	e783      	b.n	800a1f0 <_dtoa_r+0x710>
 800a2e8:	9a07      	ldr	r2, [sp, #28]
 800a2ea:	e7ab      	b.n	800a244 <_dtoa_r+0x764>
 800a2ec:	2300      	movs	r3, #0
 800a2ee:	e7d4      	b.n	800a29a <_dtoa_r+0x7ba>
 800a2f0:	9b00      	ldr	r3, [sp, #0]
 800a2f2:	e7d2      	b.n	800a29a <_dtoa_r+0x7ba>
 800a2f4:	2300      	movs	r3, #0
 800a2f6:	9307      	str	r3, [sp, #28]
 800a2f8:	693b      	ldr	r3, [r7, #16]
 800a2fa:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800a2fe:	6918      	ldr	r0, [r3, #16]
 800a300:	f000 fc2b 	bl	800ab5a <__hi0bits>
 800a304:	f1c0 0020 	rsb	r0, r0, #32
 800a308:	4440      	add	r0, r8
 800a30a:	f010 001f 	ands.w	r0, r0, #31
 800a30e:	d047      	beq.n	800a3a0 <_dtoa_r+0x8c0>
 800a310:	f1c0 0320 	rsb	r3, r0, #32
 800a314:	2b04      	cmp	r3, #4
 800a316:	dd3b      	ble.n	800a390 <_dtoa_r+0x8b0>
 800a318:	9b05      	ldr	r3, [sp, #20]
 800a31a:	f1c0 001c 	rsb	r0, r0, #28
 800a31e:	4403      	add	r3, r0
 800a320:	9305      	str	r3, [sp, #20]
 800a322:	4405      	add	r5, r0
 800a324:	4480      	add	r8, r0
 800a326:	9b05      	ldr	r3, [sp, #20]
 800a328:	2b00      	cmp	r3, #0
 800a32a:	dd05      	ble.n	800a338 <_dtoa_r+0x858>
 800a32c:	461a      	mov	r2, r3
 800a32e:	9904      	ldr	r1, [sp, #16]
 800a330:	4620      	mov	r0, r4
 800a332:	f000 fd4d 	bl	800add0 <__lshift>
 800a336:	9004      	str	r0, [sp, #16]
 800a338:	f1b8 0f00 	cmp.w	r8, #0
 800a33c:	dd05      	ble.n	800a34a <_dtoa_r+0x86a>
 800a33e:	4639      	mov	r1, r7
 800a340:	4642      	mov	r2, r8
 800a342:	4620      	mov	r0, r4
 800a344:	f000 fd44 	bl	800add0 <__lshift>
 800a348:	4607      	mov	r7, r0
 800a34a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a34c:	b353      	cbz	r3, 800a3a4 <_dtoa_r+0x8c4>
 800a34e:	4639      	mov	r1, r7
 800a350:	9804      	ldr	r0, [sp, #16]
 800a352:	f000 fd91 	bl	800ae78 <__mcmp>
 800a356:	2800      	cmp	r0, #0
 800a358:	da24      	bge.n	800a3a4 <_dtoa_r+0x8c4>
 800a35a:	2300      	movs	r3, #0
 800a35c:	220a      	movs	r2, #10
 800a35e:	9904      	ldr	r1, [sp, #16]
 800a360:	4620      	mov	r0, r4
 800a362:	f000 fbbf 	bl	800aae4 <__multadd>
 800a366:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a368:	9004      	str	r0, [sp, #16]
 800a36a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800a36e:	2b00      	cmp	r3, #0
 800a370:	f000 814d 	beq.w	800a60e <_dtoa_r+0xb2e>
 800a374:	2300      	movs	r3, #0
 800a376:	4631      	mov	r1, r6
 800a378:	220a      	movs	r2, #10
 800a37a:	4620      	mov	r0, r4
 800a37c:	f000 fbb2 	bl	800aae4 <__multadd>
 800a380:	9b02      	ldr	r3, [sp, #8]
 800a382:	2b00      	cmp	r3, #0
 800a384:	4606      	mov	r6, r0
 800a386:	dc4f      	bgt.n	800a428 <_dtoa_r+0x948>
 800a388:	9b06      	ldr	r3, [sp, #24]
 800a38a:	2b02      	cmp	r3, #2
 800a38c:	dd4c      	ble.n	800a428 <_dtoa_r+0x948>
 800a38e:	e011      	b.n	800a3b4 <_dtoa_r+0x8d4>
 800a390:	d0c9      	beq.n	800a326 <_dtoa_r+0x846>
 800a392:	9a05      	ldr	r2, [sp, #20]
 800a394:	331c      	adds	r3, #28
 800a396:	441a      	add	r2, r3
 800a398:	9205      	str	r2, [sp, #20]
 800a39a:	441d      	add	r5, r3
 800a39c:	4498      	add	r8, r3
 800a39e:	e7c2      	b.n	800a326 <_dtoa_r+0x846>
 800a3a0:	4603      	mov	r3, r0
 800a3a2:	e7f6      	b.n	800a392 <_dtoa_r+0x8b2>
 800a3a4:	f1b9 0f00 	cmp.w	r9, #0
 800a3a8:	dc38      	bgt.n	800a41c <_dtoa_r+0x93c>
 800a3aa:	9b06      	ldr	r3, [sp, #24]
 800a3ac:	2b02      	cmp	r3, #2
 800a3ae:	dd35      	ble.n	800a41c <_dtoa_r+0x93c>
 800a3b0:	f8cd 9008 	str.w	r9, [sp, #8]
 800a3b4:	9b02      	ldr	r3, [sp, #8]
 800a3b6:	b963      	cbnz	r3, 800a3d2 <_dtoa_r+0x8f2>
 800a3b8:	4639      	mov	r1, r7
 800a3ba:	2205      	movs	r2, #5
 800a3bc:	4620      	mov	r0, r4
 800a3be:	f000 fb91 	bl	800aae4 <__multadd>
 800a3c2:	4601      	mov	r1, r0
 800a3c4:	4607      	mov	r7, r0
 800a3c6:	9804      	ldr	r0, [sp, #16]
 800a3c8:	f000 fd56 	bl	800ae78 <__mcmp>
 800a3cc:	2800      	cmp	r0, #0
 800a3ce:	f73f adcc 	bgt.w	8009f6a <_dtoa_r+0x48a>
 800a3d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a3d4:	465d      	mov	r5, fp
 800a3d6:	ea6f 0a03 	mvn.w	sl, r3
 800a3da:	f04f 0900 	mov.w	r9, #0
 800a3de:	4639      	mov	r1, r7
 800a3e0:	4620      	mov	r0, r4
 800a3e2:	f000 fb68 	bl	800aab6 <_Bfree>
 800a3e6:	2e00      	cmp	r6, #0
 800a3e8:	f43f aeb7 	beq.w	800a15a <_dtoa_r+0x67a>
 800a3ec:	f1b9 0f00 	cmp.w	r9, #0
 800a3f0:	d005      	beq.n	800a3fe <_dtoa_r+0x91e>
 800a3f2:	45b1      	cmp	r9, r6
 800a3f4:	d003      	beq.n	800a3fe <_dtoa_r+0x91e>
 800a3f6:	4649      	mov	r1, r9
 800a3f8:	4620      	mov	r0, r4
 800a3fa:	f000 fb5c 	bl	800aab6 <_Bfree>
 800a3fe:	4631      	mov	r1, r6
 800a400:	4620      	mov	r0, r4
 800a402:	f000 fb58 	bl	800aab6 <_Bfree>
 800a406:	e6a8      	b.n	800a15a <_dtoa_r+0x67a>
 800a408:	2700      	movs	r7, #0
 800a40a:	463e      	mov	r6, r7
 800a40c:	e7e1      	b.n	800a3d2 <_dtoa_r+0x8f2>
 800a40e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800a412:	463e      	mov	r6, r7
 800a414:	e5a9      	b.n	8009f6a <_dtoa_r+0x48a>
 800a416:	bf00      	nop
 800a418:	40240000 	.word	0x40240000
 800a41c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a41e:	f8cd 9008 	str.w	r9, [sp, #8]
 800a422:	2b00      	cmp	r3, #0
 800a424:	f000 80fa 	beq.w	800a61c <_dtoa_r+0xb3c>
 800a428:	2d00      	cmp	r5, #0
 800a42a:	dd05      	ble.n	800a438 <_dtoa_r+0x958>
 800a42c:	4631      	mov	r1, r6
 800a42e:	462a      	mov	r2, r5
 800a430:	4620      	mov	r0, r4
 800a432:	f000 fccd 	bl	800add0 <__lshift>
 800a436:	4606      	mov	r6, r0
 800a438:	9b07      	ldr	r3, [sp, #28]
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d04c      	beq.n	800a4d8 <_dtoa_r+0x9f8>
 800a43e:	6871      	ldr	r1, [r6, #4]
 800a440:	4620      	mov	r0, r4
 800a442:	f000 fb04 	bl	800aa4e <_Balloc>
 800a446:	6932      	ldr	r2, [r6, #16]
 800a448:	3202      	adds	r2, #2
 800a44a:	4605      	mov	r5, r0
 800a44c:	0092      	lsls	r2, r2, #2
 800a44e:	f106 010c 	add.w	r1, r6, #12
 800a452:	300c      	adds	r0, #12
 800a454:	f000 faf0 	bl	800aa38 <memcpy>
 800a458:	2201      	movs	r2, #1
 800a45a:	4629      	mov	r1, r5
 800a45c:	4620      	mov	r0, r4
 800a45e:	f000 fcb7 	bl	800add0 <__lshift>
 800a462:	9b00      	ldr	r3, [sp, #0]
 800a464:	f8cd b014 	str.w	fp, [sp, #20]
 800a468:	f003 0301 	and.w	r3, r3, #1
 800a46c:	46b1      	mov	r9, r6
 800a46e:	9307      	str	r3, [sp, #28]
 800a470:	4606      	mov	r6, r0
 800a472:	4639      	mov	r1, r7
 800a474:	9804      	ldr	r0, [sp, #16]
 800a476:	f7ff faa7 	bl	80099c8 <quorem>
 800a47a:	4649      	mov	r1, r9
 800a47c:	4605      	mov	r5, r0
 800a47e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800a482:	9804      	ldr	r0, [sp, #16]
 800a484:	f000 fcf8 	bl	800ae78 <__mcmp>
 800a488:	4632      	mov	r2, r6
 800a48a:	9000      	str	r0, [sp, #0]
 800a48c:	4639      	mov	r1, r7
 800a48e:	4620      	mov	r0, r4
 800a490:	f000 fd0c 	bl	800aeac <__mdiff>
 800a494:	68c3      	ldr	r3, [r0, #12]
 800a496:	4602      	mov	r2, r0
 800a498:	bb03      	cbnz	r3, 800a4dc <_dtoa_r+0x9fc>
 800a49a:	4601      	mov	r1, r0
 800a49c:	9008      	str	r0, [sp, #32]
 800a49e:	9804      	ldr	r0, [sp, #16]
 800a4a0:	f000 fcea 	bl	800ae78 <__mcmp>
 800a4a4:	9a08      	ldr	r2, [sp, #32]
 800a4a6:	4603      	mov	r3, r0
 800a4a8:	4611      	mov	r1, r2
 800a4aa:	4620      	mov	r0, r4
 800a4ac:	9308      	str	r3, [sp, #32]
 800a4ae:	f000 fb02 	bl	800aab6 <_Bfree>
 800a4b2:	9b08      	ldr	r3, [sp, #32]
 800a4b4:	b9a3      	cbnz	r3, 800a4e0 <_dtoa_r+0xa00>
 800a4b6:	9a06      	ldr	r2, [sp, #24]
 800a4b8:	b992      	cbnz	r2, 800a4e0 <_dtoa_r+0xa00>
 800a4ba:	9a07      	ldr	r2, [sp, #28]
 800a4bc:	b982      	cbnz	r2, 800a4e0 <_dtoa_r+0xa00>
 800a4be:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a4c2:	d029      	beq.n	800a518 <_dtoa_r+0xa38>
 800a4c4:	9b00      	ldr	r3, [sp, #0]
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	dd01      	ble.n	800a4ce <_dtoa_r+0x9ee>
 800a4ca:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800a4ce:	9b05      	ldr	r3, [sp, #20]
 800a4d0:	1c5d      	adds	r5, r3, #1
 800a4d2:	f883 8000 	strb.w	r8, [r3]
 800a4d6:	e782      	b.n	800a3de <_dtoa_r+0x8fe>
 800a4d8:	4630      	mov	r0, r6
 800a4da:	e7c2      	b.n	800a462 <_dtoa_r+0x982>
 800a4dc:	2301      	movs	r3, #1
 800a4de:	e7e3      	b.n	800a4a8 <_dtoa_r+0x9c8>
 800a4e0:	9a00      	ldr	r2, [sp, #0]
 800a4e2:	2a00      	cmp	r2, #0
 800a4e4:	db04      	blt.n	800a4f0 <_dtoa_r+0xa10>
 800a4e6:	d125      	bne.n	800a534 <_dtoa_r+0xa54>
 800a4e8:	9a06      	ldr	r2, [sp, #24]
 800a4ea:	bb1a      	cbnz	r2, 800a534 <_dtoa_r+0xa54>
 800a4ec:	9a07      	ldr	r2, [sp, #28]
 800a4ee:	bb0a      	cbnz	r2, 800a534 <_dtoa_r+0xa54>
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	ddec      	ble.n	800a4ce <_dtoa_r+0x9ee>
 800a4f4:	2201      	movs	r2, #1
 800a4f6:	9904      	ldr	r1, [sp, #16]
 800a4f8:	4620      	mov	r0, r4
 800a4fa:	f000 fc69 	bl	800add0 <__lshift>
 800a4fe:	4639      	mov	r1, r7
 800a500:	9004      	str	r0, [sp, #16]
 800a502:	f000 fcb9 	bl	800ae78 <__mcmp>
 800a506:	2800      	cmp	r0, #0
 800a508:	dc03      	bgt.n	800a512 <_dtoa_r+0xa32>
 800a50a:	d1e0      	bne.n	800a4ce <_dtoa_r+0x9ee>
 800a50c:	f018 0f01 	tst.w	r8, #1
 800a510:	d0dd      	beq.n	800a4ce <_dtoa_r+0x9ee>
 800a512:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a516:	d1d8      	bne.n	800a4ca <_dtoa_r+0x9ea>
 800a518:	9b05      	ldr	r3, [sp, #20]
 800a51a:	9a05      	ldr	r2, [sp, #20]
 800a51c:	1c5d      	adds	r5, r3, #1
 800a51e:	2339      	movs	r3, #57	; 0x39
 800a520:	7013      	strb	r3, [r2, #0]
 800a522:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a526:	2b39      	cmp	r3, #57	; 0x39
 800a528:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800a52c:	d04f      	beq.n	800a5ce <_dtoa_r+0xaee>
 800a52e:	3301      	adds	r3, #1
 800a530:	7013      	strb	r3, [r2, #0]
 800a532:	e754      	b.n	800a3de <_dtoa_r+0x8fe>
 800a534:	9a05      	ldr	r2, [sp, #20]
 800a536:	2b00      	cmp	r3, #0
 800a538:	f102 0501 	add.w	r5, r2, #1
 800a53c:	dd06      	ble.n	800a54c <_dtoa_r+0xa6c>
 800a53e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a542:	d0e9      	beq.n	800a518 <_dtoa_r+0xa38>
 800a544:	f108 0801 	add.w	r8, r8, #1
 800a548:	9b05      	ldr	r3, [sp, #20]
 800a54a:	e7c2      	b.n	800a4d2 <_dtoa_r+0x9f2>
 800a54c:	9a02      	ldr	r2, [sp, #8]
 800a54e:	f805 8c01 	strb.w	r8, [r5, #-1]
 800a552:	eba5 030b 	sub.w	r3, r5, fp
 800a556:	4293      	cmp	r3, r2
 800a558:	d021      	beq.n	800a59e <_dtoa_r+0xabe>
 800a55a:	2300      	movs	r3, #0
 800a55c:	220a      	movs	r2, #10
 800a55e:	9904      	ldr	r1, [sp, #16]
 800a560:	4620      	mov	r0, r4
 800a562:	f000 fabf 	bl	800aae4 <__multadd>
 800a566:	45b1      	cmp	r9, r6
 800a568:	9004      	str	r0, [sp, #16]
 800a56a:	f04f 0300 	mov.w	r3, #0
 800a56e:	f04f 020a 	mov.w	r2, #10
 800a572:	4649      	mov	r1, r9
 800a574:	4620      	mov	r0, r4
 800a576:	d105      	bne.n	800a584 <_dtoa_r+0xaa4>
 800a578:	f000 fab4 	bl	800aae4 <__multadd>
 800a57c:	4681      	mov	r9, r0
 800a57e:	4606      	mov	r6, r0
 800a580:	9505      	str	r5, [sp, #20]
 800a582:	e776      	b.n	800a472 <_dtoa_r+0x992>
 800a584:	f000 faae 	bl	800aae4 <__multadd>
 800a588:	4631      	mov	r1, r6
 800a58a:	4681      	mov	r9, r0
 800a58c:	2300      	movs	r3, #0
 800a58e:	220a      	movs	r2, #10
 800a590:	4620      	mov	r0, r4
 800a592:	f000 faa7 	bl	800aae4 <__multadd>
 800a596:	4606      	mov	r6, r0
 800a598:	e7f2      	b.n	800a580 <_dtoa_r+0xaa0>
 800a59a:	f04f 0900 	mov.w	r9, #0
 800a59e:	2201      	movs	r2, #1
 800a5a0:	9904      	ldr	r1, [sp, #16]
 800a5a2:	4620      	mov	r0, r4
 800a5a4:	f000 fc14 	bl	800add0 <__lshift>
 800a5a8:	4639      	mov	r1, r7
 800a5aa:	9004      	str	r0, [sp, #16]
 800a5ac:	f000 fc64 	bl	800ae78 <__mcmp>
 800a5b0:	2800      	cmp	r0, #0
 800a5b2:	dcb6      	bgt.n	800a522 <_dtoa_r+0xa42>
 800a5b4:	d102      	bne.n	800a5bc <_dtoa_r+0xadc>
 800a5b6:	f018 0f01 	tst.w	r8, #1
 800a5ba:	d1b2      	bne.n	800a522 <_dtoa_r+0xa42>
 800a5bc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a5c0:	2b30      	cmp	r3, #48	; 0x30
 800a5c2:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800a5c6:	f47f af0a 	bne.w	800a3de <_dtoa_r+0x8fe>
 800a5ca:	4615      	mov	r5, r2
 800a5cc:	e7f6      	b.n	800a5bc <_dtoa_r+0xadc>
 800a5ce:	4593      	cmp	fp, r2
 800a5d0:	d105      	bne.n	800a5de <_dtoa_r+0xafe>
 800a5d2:	2331      	movs	r3, #49	; 0x31
 800a5d4:	f10a 0a01 	add.w	sl, sl, #1
 800a5d8:	f88b 3000 	strb.w	r3, [fp]
 800a5dc:	e6ff      	b.n	800a3de <_dtoa_r+0x8fe>
 800a5de:	4615      	mov	r5, r2
 800a5e0:	e79f      	b.n	800a522 <_dtoa_r+0xa42>
 800a5e2:	f8df b064 	ldr.w	fp, [pc, #100]	; 800a648 <_dtoa_r+0xb68>
 800a5e6:	e007      	b.n	800a5f8 <_dtoa_r+0xb18>
 800a5e8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a5ea:	f8df b060 	ldr.w	fp, [pc, #96]	; 800a64c <_dtoa_r+0xb6c>
 800a5ee:	b11b      	cbz	r3, 800a5f8 <_dtoa_r+0xb18>
 800a5f0:	f10b 0308 	add.w	r3, fp, #8
 800a5f4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a5f6:	6013      	str	r3, [r2, #0]
 800a5f8:	4658      	mov	r0, fp
 800a5fa:	b017      	add	sp, #92	; 0x5c
 800a5fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a600:	9b06      	ldr	r3, [sp, #24]
 800a602:	2b01      	cmp	r3, #1
 800a604:	f77f ae35 	ble.w	800a272 <_dtoa_r+0x792>
 800a608:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a60a:	9307      	str	r3, [sp, #28]
 800a60c:	e649      	b.n	800a2a2 <_dtoa_r+0x7c2>
 800a60e:	9b02      	ldr	r3, [sp, #8]
 800a610:	2b00      	cmp	r3, #0
 800a612:	dc03      	bgt.n	800a61c <_dtoa_r+0xb3c>
 800a614:	9b06      	ldr	r3, [sp, #24]
 800a616:	2b02      	cmp	r3, #2
 800a618:	f73f aecc 	bgt.w	800a3b4 <_dtoa_r+0x8d4>
 800a61c:	465d      	mov	r5, fp
 800a61e:	4639      	mov	r1, r7
 800a620:	9804      	ldr	r0, [sp, #16]
 800a622:	f7ff f9d1 	bl	80099c8 <quorem>
 800a626:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800a62a:	f805 8b01 	strb.w	r8, [r5], #1
 800a62e:	9a02      	ldr	r2, [sp, #8]
 800a630:	eba5 030b 	sub.w	r3, r5, fp
 800a634:	429a      	cmp	r2, r3
 800a636:	ddb0      	ble.n	800a59a <_dtoa_r+0xaba>
 800a638:	2300      	movs	r3, #0
 800a63a:	220a      	movs	r2, #10
 800a63c:	9904      	ldr	r1, [sp, #16]
 800a63e:	4620      	mov	r0, r4
 800a640:	f000 fa50 	bl	800aae4 <__multadd>
 800a644:	9004      	str	r0, [sp, #16]
 800a646:	e7ea      	b.n	800a61e <_dtoa_r+0xb3e>
 800a648:	0800c8c4 	.word	0x0800c8c4
 800a64c:	0800c8e8 	.word	0x0800c8e8

0800a650 <__sflush_r>:
 800a650:	898a      	ldrh	r2, [r1, #12]
 800a652:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a656:	4605      	mov	r5, r0
 800a658:	0710      	lsls	r0, r2, #28
 800a65a:	460c      	mov	r4, r1
 800a65c:	d458      	bmi.n	800a710 <__sflush_r+0xc0>
 800a65e:	684b      	ldr	r3, [r1, #4]
 800a660:	2b00      	cmp	r3, #0
 800a662:	dc05      	bgt.n	800a670 <__sflush_r+0x20>
 800a664:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a666:	2b00      	cmp	r3, #0
 800a668:	dc02      	bgt.n	800a670 <__sflush_r+0x20>
 800a66a:	2000      	movs	r0, #0
 800a66c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a670:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a672:	2e00      	cmp	r6, #0
 800a674:	d0f9      	beq.n	800a66a <__sflush_r+0x1a>
 800a676:	2300      	movs	r3, #0
 800a678:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a67c:	682f      	ldr	r7, [r5, #0]
 800a67e:	6a21      	ldr	r1, [r4, #32]
 800a680:	602b      	str	r3, [r5, #0]
 800a682:	d032      	beq.n	800a6ea <__sflush_r+0x9a>
 800a684:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a686:	89a3      	ldrh	r3, [r4, #12]
 800a688:	075a      	lsls	r2, r3, #29
 800a68a:	d505      	bpl.n	800a698 <__sflush_r+0x48>
 800a68c:	6863      	ldr	r3, [r4, #4]
 800a68e:	1ac0      	subs	r0, r0, r3
 800a690:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a692:	b10b      	cbz	r3, 800a698 <__sflush_r+0x48>
 800a694:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a696:	1ac0      	subs	r0, r0, r3
 800a698:	2300      	movs	r3, #0
 800a69a:	4602      	mov	r2, r0
 800a69c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a69e:	6a21      	ldr	r1, [r4, #32]
 800a6a0:	4628      	mov	r0, r5
 800a6a2:	47b0      	blx	r6
 800a6a4:	1c43      	adds	r3, r0, #1
 800a6a6:	89a3      	ldrh	r3, [r4, #12]
 800a6a8:	d106      	bne.n	800a6b8 <__sflush_r+0x68>
 800a6aa:	6829      	ldr	r1, [r5, #0]
 800a6ac:	291d      	cmp	r1, #29
 800a6ae:	d848      	bhi.n	800a742 <__sflush_r+0xf2>
 800a6b0:	4a29      	ldr	r2, [pc, #164]	; (800a758 <__sflush_r+0x108>)
 800a6b2:	40ca      	lsrs	r2, r1
 800a6b4:	07d6      	lsls	r6, r2, #31
 800a6b6:	d544      	bpl.n	800a742 <__sflush_r+0xf2>
 800a6b8:	2200      	movs	r2, #0
 800a6ba:	6062      	str	r2, [r4, #4]
 800a6bc:	04d9      	lsls	r1, r3, #19
 800a6be:	6922      	ldr	r2, [r4, #16]
 800a6c0:	6022      	str	r2, [r4, #0]
 800a6c2:	d504      	bpl.n	800a6ce <__sflush_r+0x7e>
 800a6c4:	1c42      	adds	r2, r0, #1
 800a6c6:	d101      	bne.n	800a6cc <__sflush_r+0x7c>
 800a6c8:	682b      	ldr	r3, [r5, #0]
 800a6ca:	b903      	cbnz	r3, 800a6ce <__sflush_r+0x7e>
 800a6cc:	6560      	str	r0, [r4, #84]	; 0x54
 800a6ce:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a6d0:	602f      	str	r7, [r5, #0]
 800a6d2:	2900      	cmp	r1, #0
 800a6d4:	d0c9      	beq.n	800a66a <__sflush_r+0x1a>
 800a6d6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a6da:	4299      	cmp	r1, r3
 800a6dc:	d002      	beq.n	800a6e4 <__sflush_r+0x94>
 800a6de:	4628      	mov	r0, r5
 800a6e0:	f000 fc9e 	bl	800b020 <_free_r>
 800a6e4:	2000      	movs	r0, #0
 800a6e6:	6360      	str	r0, [r4, #52]	; 0x34
 800a6e8:	e7c0      	b.n	800a66c <__sflush_r+0x1c>
 800a6ea:	2301      	movs	r3, #1
 800a6ec:	4628      	mov	r0, r5
 800a6ee:	47b0      	blx	r6
 800a6f0:	1c41      	adds	r1, r0, #1
 800a6f2:	d1c8      	bne.n	800a686 <__sflush_r+0x36>
 800a6f4:	682b      	ldr	r3, [r5, #0]
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d0c5      	beq.n	800a686 <__sflush_r+0x36>
 800a6fa:	2b1d      	cmp	r3, #29
 800a6fc:	d001      	beq.n	800a702 <__sflush_r+0xb2>
 800a6fe:	2b16      	cmp	r3, #22
 800a700:	d101      	bne.n	800a706 <__sflush_r+0xb6>
 800a702:	602f      	str	r7, [r5, #0]
 800a704:	e7b1      	b.n	800a66a <__sflush_r+0x1a>
 800a706:	89a3      	ldrh	r3, [r4, #12]
 800a708:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a70c:	81a3      	strh	r3, [r4, #12]
 800a70e:	e7ad      	b.n	800a66c <__sflush_r+0x1c>
 800a710:	690f      	ldr	r7, [r1, #16]
 800a712:	2f00      	cmp	r7, #0
 800a714:	d0a9      	beq.n	800a66a <__sflush_r+0x1a>
 800a716:	0793      	lsls	r3, r2, #30
 800a718:	680e      	ldr	r6, [r1, #0]
 800a71a:	bf08      	it	eq
 800a71c:	694b      	ldreq	r3, [r1, #20]
 800a71e:	600f      	str	r7, [r1, #0]
 800a720:	bf18      	it	ne
 800a722:	2300      	movne	r3, #0
 800a724:	eba6 0807 	sub.w	r8, r6, r7
 800a728:	608b      	str	r3, [r1, #8]
 800a72a:	f1b8 0f00 	cmp.w	r8, #0
 800a72e:	dd9c      	ble.n	800a66a <__sflush_r+0x1a>
 800a730:	4643      	mov	r3, r8
 800a732:	463a      	mov	r2, r7
 800a734:	6a21      	ldr	r1, [r4, #32]
 800a736:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a738:	4628      	mov	r0, r5
 800a73a:	47b0      	blx	r6
 800a73c:	2800      	cmp	r0, #0
 800a73e:	dc06      	bgt.n	800a74e <__sflush_r+0xfe>
 800a740:	89a3      	ldrh	r3, [r4, #12]
 800a742:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a746:	81a3      	strh	r3, [r4, #12]
 800a748:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a74c:	e78e      	b.n	800a66c <__sflush_r+0x1c>
 800a74e:	4407      	add	r7, r0
 800a750:	eba8 0800 	sub.w	r8, r8, r0
 800a754:	e7e9      	b.n	800a72a <__sflush_r+0xda>
 800a756:	bf00      	nop
 800a758:	20400001 	.word	0x20400001

0800a75c <_fflush_r>:
 800a75c:	b538      	push	{r3, r4, r5, lr}
 800a75e:	690b      	ldr	r3, [r1, #16]
 800a760:	4605      	mov	r5, r0
 800a762:	460c      	mov	r4, r1
 800a764:	b1db      	cbz	r3, 800a79e <_fflush_r+0x42>
 800a766:	b118      	cbz	r0, 800a770 <_fflush_r+0x14>
 800a768:	6983      	ldr	r3, [r0, #24]
 800a76a:	b90b      	cbnz	r3, 800a770 <_fflush_r+0x14>
 800a76c:	f000 f860 	bl	800a830 <__sinit>
 800a770:	4b0c      	ldr	r3, [pc, #48]	; (800a7a4 <_fflush_r+0x48>)
 800a772:	429c      	cmp	r4, r3
 800a774:	d109      	bne.n	800a78a <_fflush_r+0x2e>
 800a776:	686c      	ldr	r4, [r5, #4]
 800a778:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a77c:	b17b      	cbz	r3, 800a79e <_fflush_r+0x42>
 800a77e:	4621      	mov	r1, r4
 800a780:	4628      	mov	r0, r5
 800a782:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a786:	f7ff bf63 	b.w	800a650 <__sflush_r>
 800a78a:	4b07      	ldr	r3, [pc, #28]	; (800a7a8 <_fflush_r+0x4c>)
 800a78c:	429c      	cmp	r4, r3
 800a78e:	d101      	bne.n	800a794 <_fflush_r+0x38>
 800a790:	68ac      	ldr	r4, [r5, #8]
 800a792:	e7f1      	b.n	800a778 <_fflush_r+0x1c>
 800a794:	4b05      	ldr	r3, [pc, #20]	; (800a7ac <_fflush_r+0x50>)
 800a796:	429c      	cmp	r4, r3
 800a798:	bf08      	it	eq
 800a79a:	68ec      	ldreq	r4, [r5, #12]
 800a79c:	e7ec      	b.n	800a778 <_fflush_r+0x1c>
 800a79e:	2000      	movs	r0, #0
 800a7a0:	bd38      	pop	{r3, r4, r5, pc}
 800a7a2:	bf00      	nop
 800a7a4:	0800c918 	.word	0x0800c918
 800a7a8:	0800c938 	.word	0x0800c938
 800a7ac:	0800c8f8 	.word	0x0800c8f8

0800a7b0 <std>:
 800a7b0:	2300      	movs	r3, #0
 800a7b2:	b510      	push	{r4, lr}
 800a7b4:	4604      	mov	r4, r0
 800a7b6:	e9c0 3300 	strd	r3, r3, [r0]
 800a7ba:	6083      	str	r3, [r0, #8]
 800a7bc:	8181      	strh	r1, [r0, #12]
 800a7be:	6643      	str	r3, [r0, #100]	; 0x64
 800a7c0:	81c2      	strh	r2, [r0, #14]
 800a7c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a7c6:	6183      	str	r3, [r0, #24]
 800a7c8:	4619      	mov	r1, r3
 800a7ca:	2208      	movs	r2, #8
 800a7cc:	305c      	adds	r0, #92	; 0x5c
 800a7ce:	f7fe fb5b 	bl	8008e88 <memset>
 800a7d2:	4b05      	ldr	r3, [pc, #20]	; (800a7e8 <std+0x38>)
 800a7d4:	6263      	str	r3, [r4, #36]	; 0x24
 800a7d6:	4b05      	ldr	r3, [pc, #20]	; (800a7ec <std+0x3c>)
 800a7d8:	62a3      	str	r3, [r4, #40]	; 0x28
 800a7da:	4b05      	ldr	r3, [pc, #20]	; (800a7f0 <std+0x40>)
 800a7dc:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a7de:	4b05      	ldr	r3, [pc, #20]	; (800a7f4 <std+0x44>)
 800a7e0:	6224      	str	r4, [r4, #32]
 800a7e2:	6323      	str	r3, [r4, #48]	; 0x30
 800a7e4:	bd10      	pop	{r4, pc}
 800a7e6:	bf00      	nop
 800a7e8:	0800b411 	.word	0x0800b411
 800a7ec:	0800b433 	.word	0x0800b433
 800a7f0:	0800b46b 	.word	0x0800b46b
 800a7f4:	0800b48f 	.word	0x0800b48f

0800a7f8 <_cleanup_r>:
 800a7f8:	4901      	ldr	r1, [pc, #4]	; (800a800 <_cleanup_r+0x8>)
 800a7fa:	f000 b885 	b.w	800a908 <_fwalk_reent>
 800a7fe:	bf00      	nop
 800a800:	0800a75d 	.word	0x0800a75d

0800a804 <__sfmoreglue>:
 800a804:	b570      	push	{r4, r5, r6, lr}
 800a806:	1e4a      	subs	r2, r1, #1
 800a808:	2568      	movs	r5, #104	; 0x68
 800a80a:	4355      	muls	r5, r2
 800a80c:	460e      	mov	r6, r1
 800a80e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a812:	f000 fc53 	bl	800b0bc <_malloc_r>
 800a816:	4604      	mov	r4, r0
 800a818:	b140      	cbz	r0, 800a82c <__sfmoreglue+0x28>
 800a81a:	2100      	movs	r1, #0
 800a81c:	e9c0 1600 	strd	r1, r6, [r0]
 800a820:	300c      	adds	r0, #12
 800a822:	60a0      	str	r0, [r4, #8]
 800a824:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a828:	f7fe fb2e 	bl	8008e88 <memset>
 800a82c:	4620      	mov	r0, r4
 800a82e:	bd70      	pop	{r4, r5, r6, pc}

0800a830 <__sinit>:
 800a830:	6983      	ldr	r3, [r0, #24]
 800a832:	b510      	push	{r4, lr}
 800a834:	4604      	mov	r4, r0
 800a836:	bb33      	cbnz	r3, 800a886 <__sinit+0x56>
 800a838:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800a83c:	6503      	str	r3, [r0, #80]	; 0x50
 800a83e:	4b12      	ldr	r3, [pc, #72]	; (800a888 <__sinit+0x58>)
 800a840:	4a12      	ldr	r2, [pc, #72]	; (800a88c <__sinit+0x5c>)
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	6282      	str	r2, [r0, #40]	; 0x28
 800a846:	4298      	cmp	r0, r3
 800a848:	bf04      	itt	eq
 800a84a:	2301      	moveq	r3, #1
 800a84c:	6183      	streq	r3, [r0, #24]
 800a84e:	f000 f81f 	bl	800a890 <__sfp>
 800a852:	6060      	str	r0, [r4, #4]
 800a854:	4620      	mov	r0, r4
 800a856:	f000 f81b 	bl	800a890 <__sfp>
 800a85a:	60a0      	str	r0, [r4, #8]
 800a85c:	4620      	mov	r0, r4
 800a85e:	f000 f817 	bl	800a890 <__sfp>
 800a862:	2200      	movs	r2, #0
 800a864:	60e0      	str	r0, [r4, #12]
 800a866:	2104      	movs	r1, #4
 800a868:	6860      	ldr	r0, [r4, #4]
 800a86a:	f7ff ffa1 	bl	800a7b0 <std>
 800a86e:	2201      	movs	r2, #1
 800a870:	2109      	movs	r1, #9
 800a872:	68a0      	ldr	r0, [r4, #8]
 800a874:	f7ff ff9c 	bl	800a7b0 <std>
 800a878:	2202      	movs	r2, #2
 800a87a:	2112      	movs	r1, #18
 800a87c:	68e0      	ldr	r0, [r4, #12]
 800a87e:	f7ff ff97 	bl	800a7b0 <std>
 800a882:	2301      	movs	r3, #1
 800a884:	61a3      	str	r3, [r4, #24]
 800a886:	bd10      	pop	{r4, pc}
 800a888:	0800c8b4 	.word	0x0800c8b4
 800a88c:	0800a7f9 	.word	0x0800a7f9

0800a890 <__sfp>:
 800a890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a892:	4b1b      	ldr	r3, [pc, #108]	; (800a900 <__sfp+0x70>)
 800a894:	681e      	ldr	r6, [r3, #0]
 800a896:	69b3      	ldr	r3, [r6, #24]
 800a898:	4607      	mov	r7, r0
 800a89a:	b913      	cbnz	r3, 800a8a2 <__sfp+0x12>
 800a89c:	4630      	mov	r0, r6
 800a89e:	f7ff ffc7 	bl	800a830 <__sinit>
 800a8a2:	3648      	adds	r6, #72	; 0x48
 800a8a4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a8a8:	3b01      	subs	r3, #1
 800a8aa:	d503      	bpl.n	800a8b4 <__sfp+0x24>
 800a8ac:	6833      	ldr	r3, [r6, #0]
 800a8ae:	b133      	cbz	r3, 800a8be <__sfp+0x2e>
 800a8b0:	6836      	ldr	r6, [r6, #0]
 800a8b2:	e7f7      	b.n	800a8a4 <__sfp+0x14>
 800a8b4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a8b8:	b16d      	cbz	r5, 800a8d6 <__sfp+0x46>
 800a8ba:	3468      	adds	r4, #104	; 0x68
 800a8bc:	e7f4      	b.n	800a8a8 <__sfp+0x18>
 800a8be:	2104      	movs	r1, #4
 800a8c0:	4638      	mov	r0, r7
 800a8c2:	f7ff ff9f 	bl	800a804 <__sfmoreglue>
 800a8c6:	6030      	str	r0, [r6, #0]
 800a8c8:	2800      	cmp	r0, #0
 800a8ca:	d1f1      	bne.n	800a8b0 <__sfp+0x20>
 800a8cc:	230c      	movs	r3, #12
 800a8ce:	603b      	str	r3, [r7, #0]
 800a8d0:	4604      	mov	r4, r0
 800a8d2:	4620      	mov	r0, r4
 800a8d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a8d6:	4b0b      	ldr	r3, [pc, #44]	; (800a904 <__sfp+0x74>)
 800a8d8:	6665      	str	r5, [r4, #100]	; 0x64
 800a8da:	e9c4 5500 	strd	r5, r5, [r4]
 800a8de:	60a5      	str	r5, [r4, #8]
 800a8e0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800a8e4:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800a8e8:	2208      	movs	r2, #8
 800a8ea:	4629      	mov	r1, r5
 800a8ec:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a8f0:	f7fe faca 	bl	8008e88 <memset>
 800a8f4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a8f8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a8fc:	e7e9      	b.n	800a8d2 <__sfp+0x42>
 800a8fe:	bf00      	nop
 800a900:	0800c8b4 	.word	0x0800c8b4
 800a904:	ffff0001 	.word	0xffff0001

0800a908 <_fwalk_reent>:
 800a908:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a90c:	4680      	mov	r8, r0
 800a90e:	4689      	mov	r9, r1
 800a910:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a914:	2600      	movs	r6, #0
 800a916:	b914      	cbnz	r4, 800a91e <_fwalk_reent+0x16>
 800a918:	4630      	mov	r0, r6
 800a91a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a91e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800a922:	3f01      	subs	r7, #1
 800a924:	d501      	bpl.n	800a92a <_fwalk_reent+0x22>
 800a926:	6824      	ldr	r4, [r4, #0]
 800a928:	e7f5      	b.n	800a916 <_fwalk_reent+0xe>
 800a92a:	89ab      	ldrh	r3, [r5, #12]
 800a92c:	2b01      	cmp	r3, #1
 800a92e:	d907      	bls.n	800a940 <_fwalk_reent+0x38>
 800a930:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a934:	3301      	adds	r3, #1
 800a936:	d003      	beq.n	800a940 <_fwalk_reent+0x38>
 800a938:	4629      	mov	r1, r5
 800a93a:	4640      	mov	r0, r8
 800a93c:	47c8      	blx	r9
 800a93e:	4306      	orrs	r6, r0
 800a940:	3568      	adds	r5, #104	; 0x68
 800a942:	e7ee      	b.n	800a922 <_fwalk_reent+0x1a>

0800a944 <_localeconv_r>:
 800a944:	4b04      	ldr	r3, [pc, #16]	; (800a958 <_localeconv_r+0x14>)
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	6a18      	ldr	r0, [r3, #32]
 800a94a:	4b04      	ldr	r3, [pc, #16]	; (800a95c <_localeconv_r+0x18>)
 800a94c:	2800      	cmp	r0, #0
 800a94e:	bf08      	it	eq
 800a950:	4618      	moveq	r0, r3
 800a952:	30f0      	adds	r0, #240	; 0xf0
 800a954:	4770      	bx	lr
 800a956:	bf00      	nop
 800a958:	20000010 	.word	0x20000010
 800a95c:	20000074 	.word	0x20000074

0800a960 <__swhatbuf_r>:
 800a960:	b570      	push	{r4, r5, r6, lr}
 800a962:	460e      	mov	r6, r1
 800a964:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a968:	2900      	cmp	r1, #0
 800a96a:	b096      	sub	sp, #88	; 0x58
 800a96c:	4614      	mov	r4, r2
 800a96e:	461d      	mov	r5, r3
 800a970:	da07      	bge.n	800a982 <__swhatbuf_r+0x22>
 800a972:	2300      	movs	r3, #0
 800a974:	602b      	str	r3, [r5, #0]
 800a976:	89b3      	ldrh	r3, [r6, #12]
 800a978:	061a      	lsls	r2, r3, #24
 800a97a:	d410      	bmi.n	800a99e <__swhatbuf_r+0x3e>
 800a97c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a980:	e00e      	b.n	800a9a0 <__swhatbuf_r+0x40>
 800a982:	466a      	mov	r2, sp
 800a984:	f000 fdaa 	bl	800b4dc <_fstat_r>
 800a988:	2800      	cmp	r0, #0
 800a98a:	dbf2      	blt.n	800a972 <__swhatbuf_r+0x12>
 800a98c:	9a01      	ldr	r2, [sp, #4]
 800a98e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a992:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a996:	425a      	negs	r2, r3
 800a998:	415a      	adcs	r2, r3
 800a99a:	602a      	str	r2, [r5, #0]
 800a99c:	e7ee      	b.n	800a97c <__swhatbuf_r+0x1c>
 800a99e:	2340      	movs	r3, #64	; 0x40
 800a9a0:	2000      	movs	r0, #0
 800a9a2:	6023      	str	r3, [r4, #0]
 800a9a4:	b016      	add	sp, #88	; 0x58
 800a9a6:	bd70      	pop	{r4, r5, r6, pc}

0800a9a8 <__smakebuf_r>:
 800a9a8:	898b      	ldrh	r3, [r1, #12]
 800a9aa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a9ac:	079d      	lsls	r5, r3, #30
 800a9ae:	4606      	mov	r6, r0
 800a9b0:	460c      	mov	r4, r1
 800a9b2:	d507      	bpl.n	800a9c4 <__smakebuf_r+0x1c>
 800a9b4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a9b8:	6023      	str	r3, [r4, #0]
 800a9ba:	6123      	str	r3, [r4, #16]
 800a9bc:	2301      	movs	r3, #1
 800a9be:	6163      	str	r3, [r4, #20]
 800a9c0:	b002      	add	sp, #8
 800a9c2:	bd70      	pop	{r4, r5, r6, pc}
 800a9c4:	ab01      	add	r3, sp, #4
 800a9c6:	466a      	mov	r2, sp
 800a9c8:	f7ff ffca 	bl	800a960 <__swhatbuf_r>
 800a9cc:	9900      	ldr	r1, [sp, #0]
 800a9ce:	4605      	mov	r5, r0
 800a9d0:	4630      	mov	r0, r6
 800a9d2:	f000 fb73 	bl	800b0bc <_malloc_r>
 800a9d6:	b948      	cbnz	r0, 800a9ec <__smakebuf_r+0x44>
 800a9d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a9dc:	059a      	lsls	r2, r3, #22
 800a9de:	d4ef      	bmi.n	800a9c0 <__smakebuf_r+0x18>
 800a9e0:	f023 0303 	bic.w	r3, r3, #3
 800a9e4:	f043 0302 	orr.w	r3, r3, #2
 800a9e8:	81a3      	strh	r3, [r4, #12]
 800a9ea:	e7e3      	b.n	800a9b4 <__smakebuf_r+0xc>
 800a9ec:	4b0d      	ldr	r3, [pc, #52]	; (800aa24 <__smakebuf_r+0x7c>)
 800a9ee:	62b3      	str	r3, [r6, #40]	; 0x28
 800a9f0:	89a3      	ldrh	r3, [r4, #12]
 800a9f2:	6020      	str	r0, [r4, #0]
 800a9f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a9f8:	81a3      	strh	r3, [r4, #12]
 800a9fa:	9b00      	ldr	r3, [sp, #0]
 800a9fc:	6163      	str	r3, [r4, #20]
 800a9fe:	9b01      	ldr	r3, [sp, #4]
 800aa00:	6120      	str	r0, [r4, #16]
 800aa02:	b15b      	cbz	r3, 800aa1c <__smakebuf_r+0x74>
 800aa04:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aa08:	4630      	mov	r0, r6
 800aa0a:	f000 fd79 	bl	800b500 <_isatty_r>
 800aa0e:	b128      	cbz	r0, 800aa1c <__smakebuf_r+0x74>
 800aa10:	89a3      	ldrh	r3, [r4, #12]
 800aa12:	f023 0303 	bic.w	r3, r3, #3
 800aa16:	f043 0301 	orr.w	r3, r3, #1
 800aa1a:	81a3      	strh	r3, [r4, #12]
 800aa1c:	89a3      	ldrh	r3, [r4, #12]
 800aa1e:	431d      	orrs	r5, r3
 800aa20:	81a5      	strh	r5, [r4, #12]
 800aa22:	e7cd      	b.n	800a9c0 <__smakebuf_r+0x18>
 800aa24:	0800a7f9 	.word	0x0800a7f9

0800aa28 <malloc>:
 800aa28:	4b02      	ldr	r3, [pc, #8]	; (800aa34 <malloc+0xc>)
 800aa2a:	4601      	mov	r1, r0
 800aa2c:	6818      	ldr	r0, [r3, #0]
 800aa2e:	f000 bb45 	b.w	800b0bc <_malloc_r>
 800aa32:	bf00      	nop
 800aa34:	20000010 	.word	0x20000010

0800aa38 <memcpy>:
 800aa38:	b510      	push	{r4, lr}
 800aa3a:	1e43      	subs	r3, r0, #1
 800aa3c:	440a      	add	r2, r1
 800aa3e:	4291      	cmp	r1, r2
 800aa40:	d100      	bne.n	800aa44 <memcpy+0xc>
 800aa42:	bd10      	pop	{r4, pc}
 800aa44:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aa48:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aa4c:	e7f7      	b.n	800aa3e <memcpy+0x6>

0800aa4e <_Balloc>:
 800aa4e:	b570      	push	{r4, r5, r6, lr}
 800aa50:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800aa52:	4604      	mov	r4, r0
 800aa54:	460e      	mov	r6, r1
 800aa56:	b93d      	cbnz	r5, 800aa68 <_Balloc+0x1a>
 800aa58:	2010      	movs	r0, #16
 800aa5a:	f7ff ffe5 	bl	800aa28 <malloc>
 800aa5e:	6260      	str	r0, [r4, #36]	; 0x24
 800aa60:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800aa64:	6005      	str	r5, [r0, #0]
 800aa66:	60c5      	str	r5, [r0, #12]
 800aa68:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800aa6a:	68eb      	ldr	r3, [r5, #12]
 800aa6c:	b183      	cbz	r3, 800aa90 <_Balloc+0x42>
 800aa6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aa70:	68db      	ldr	r3, [r3, #12]
 800aa72:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800aa76:	b9b8      	cbnz	r0, 800aaa8 <_Balloc+0x5a>
 800aa78:	2101      	movs	r1, #1
 800aa7a:	fa01 f506 	lsl.w	r5, r1, r6
 800aa7e:	1d6a      	adds	r2, r5, #5
 800aa80:	0092      	lsls	r2, r2, #2
 800aa82:	4620      	mov	r0, r4
 800aa84:	f000 fabe 	bl	800b004 <_calloc_r>
 800aa88:	b160      	cbz	r0, 800aaa4 <_Balloc+0x56>
 800aa8a:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800aa8e:	e00e      	b.n	800aaae <_Balloc+0x60>
 800aa90:	2221      	movs	r2, #33	; 0x21
 800aa92:	2104      	movs	r1, #4
 800aa94:	4620      	mov	r0, r4
 800aa96:	f000 fab5 	bl	800b004 <_calloc_r>
 800aa9a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aa9c:	60e8      	str	r0, [r5, #12]
 800aa9e:	68db      	ldr	r3, [r3, #12]
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d1e4      	bne.n	800aa6e <_Balloc+0x20>
 800aaa4:	2000      	movs	r0, #0
 800aaa6:	bd70      	pop	{r4, r5, r6, pc}
 800aaa8:	6802      	ldr	r2, [r0, #0]
 800aaaa:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800aaae:	2300      	movs	r3, #0
 800aab0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800aab4:	e7f7      	b.n	800aaa6 <_Balloc+0x58>

0800aab6 <_Bfree>:
 800aab6:	b570      	push	{r4, r5, r6, lr}
 800aab8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800aaba:	4606      	mov	r6, r0
 800aabc:	460d      	mov	r5, r1
 800aabe:	b93c      	cbnz	r4, 800aad0 <_Bfree+0x1a>
 800aac0:	2010      	movs	r0, #16
 800aac2:	f7ff ffb1 	bl	800aa28 <malloc>
 800aac6:	6270      	str	r0, [r6, #36]	; 0x24
 800aac8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800aacc:	6004      	str	r4, [r0, #0]
 800aace:	60c4      	str	r4, [r0, #12]
 800aad0:	b13d      	cbz	r5, 800aae2 <_Bfree+0x2c>
 800aad2:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800aad4:	686a      	ldr	r2, [r5, #4]
 800aad6:	68db      	ldr	r3, [r3, #12]
 800aad8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800aadc:	6029      	str	r1, [r5, #0]
 800aade:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800aae2:	bd70      	pop	{r4, r5, r6, pc}

0800aae4 <__multadd>:
 800aae4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aae8:	690d      	ldr	r5, [r1, #16]
 800aaea:	461f      	mov	r7, r3
 800aaec:	4606      	mov	r6, r0
 800aaee:	460c      	mov	r4, r1
 800aaf0:	f101 0c14 	add.w	ip, r1, #20
 800aaf4:	2300      	movs	r3, #0
 800aaf6:	f8dc 0000 	ldr.w	r0, [ip]
 800aafa:	b281      	uxth	r1, r0
 800aafc:	fb02 7101 	mla	r1, r2, r1, r7
 800ab00:	0c0f      	lsrs	r7, r1, #16
 800ab02:	0c00      	lsrs	r0, r0, #16
 800ab04:	fb02 7000 	mla	r0, r2, r0, r7
 800ab08:	b289      	uxth	r1, r1
 800ab0a:	3301      	adds	r3, #1
 800ab0c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800ab10:	429d      	cmp	r5, r3
 800ab12:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800ab16:	f84c 1b04 	str.w	r1, [ip], #4
 800ab1a:	dcec      	bgt.n	800aaf6 <__multadd+0x12>
 800ab1c:	b1d7      	cbz	r7, 800ab54 <__multadd+0x70>
 800ab1e:	68a3      	ldr	r3, [r4, #8]
 800ab20:	42ab      	cmp	r3, r5
 800ab22:	dc12      	bgt.n	800ab4a <__multadd+0x66>
 800ab24:	6861      	ldr	r1, [r4, #4]
 800ab26:	4630      	mov	r0, r6
 800ab28:	3101      	adds	r1, #1
 800ab2a:	f7ff ff90 	bl	800aa4e <_Balloc>
 800ab2e:	6922      	ldr	r2, [r4, #16]
 800ab30:	3202      	adds	r2, #2
 800ab32:	f104 010c 	add.w	r1, r4, #12
 800ab36:	4680      	mov	r8, r0
 800ab38:	0092      	lsls	r2, r2, #2
 800ab3a:	300c      	adds	r0, #12
 800ab3c:	f7ff ff7c 	bl	800aa38 <memcpy>
 800ab40:	4621      	mov	r1, r4
 800ab42:	4630      	mov	r0, r6
 800ab44:	f7ff ffb7 	bl	800aab6 <_Bfree>
 800ab48:	4644      	mov	r4, r8
 800ab4a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ab4e:	3501      	adds	r5, #1
 800ab50:	615f      	str	r7, [r3, #20]
 800ab52:	6125      	str	r5, [r4, #16]
 800ab54:	4620      	mov	r0, r4
 800ab56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800ab5a <__hi0bits>:
 800ab5a:	0c02      	lsrs	r2, r0, #16
 800ab5c:	0412      	lsls	r2, r2, #16
 800ab5e:	4603      	mov	r3, r0
 800ab60:	b9b2      	cbnz	r2, 800ab90 <__hi0bits+0x36>
 800ab62:	0403      	lsls	r3, r0, #16
 800ab64:	2010      	movs	r0, #16
 800ab66:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800ab6a:	bf04      	itt	eq
 800ab6c:	021b      	lsleq	r3, r3, #8
 800ab6e:	3008      	addeq	r0, #8
 800ab70:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800ab74:	bf04      	itt	eq
 800ab76:	011b      	lsleq	r3, r3, #4
 800ab78:	3004      	addeq	r0, #4
 800ab7a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800ab7e:	bf04      	itt	eq
 800ab80:	009b      	lsleq	r3, r3, #2
 800ab82:	3002      	addeq	r0, #2
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	db06      	blt.n	800ab96 <__hi0bits+0x3c>
 800ab88:	005b      	lsls	r3, r3, #1
 800ab8a:	d503      	bpl.n	800ab94 <__hi0bits+0x3a>
 800ab8c:	3001      	adds	r0, #1
 800ab8e:	4770      	bx	lr
 800ab90:	2000      	movs	r0, #0
 800ab92:	e7e8      	b.n	800ab66 <__hi0bits+0xc>
 800ab94:	2020      	movs	r0, #32
 800ab96:	4770      	bx	lr

0800ab98 <__lo0bits>:
 800ab98:	6803      	ldr	r3, [r0, #0]
 800ab9a:	f013 0207 	ands.w	r2, r3, #7
 800ab9e:	4601      	mov	r1, r0
 800aba0:	d00b      	beq.n	800abba <__lo0bits+0x22>
 800aba2:	07da      	lsls	r2, r3, #31
 800aba4:	d423      	bmi.n	800abee <__lo0bits+0x56>
 800aba6:	0798      	lsls	r0, r3, #30
 800aba8:	bf49      	itett	mi
 800abaa:	085b      	lsrmi	r3, r3, #1
 800abac:	089b      	lsrpl	r3, r3, #2
 800abae:	2001      	movmi	r0, #1
 800abb0:	600b      	strmi	r3, [r1, #0]
 800abb2:	bf5c      	itt	pl
 800abb4:	600b      	strpl	r3, [r1, #0]
 800abb6:	2002      	movpl	r0, #2
 800abb8:	4770      	bx	lr
 800abba:	b298      	uxth	r0, r3
 800abbc:	b9a8      	cbnz	r0, 800abea <__lo0bits+0x52>
 800abbe:	0c1b      	lsrs	r3, r3, #16
 800abc0:	2010      	movs	r0, #16
 800abc2:	f013 0fff 	tst.w	r3, #255	; 0xff
 800abc6:	bf04      	itt	eq
 800abc8:	0a1b      	lsreq	r3, r3, #8
 800abca:	3008      	addeq	r0, #8
 800abcc:	071a      	lsls	r2, r3, #28
 800abce:	bf04      	itt	eq
 800abd0:	091b      	lsreq	r3, r3, #4
 800abd2:	3004      	addeq	r0, #4
 800abd4:	079a      	lsls	r2, r3, #30
 800abd6:	bf04      	itt	eq
 800abd8:	089b      	lsreq	r3, r3, #2
 800abda:	3002      	addeq	r0, #2
 800abdc:	07da      	lsls	r2, r3, #31
 800abde:	d402      	bmi.n	800abe6 <__lo0bits+0x4e>
 800abe0:	085b      	lsrs	r3, r3, #1
 800abe2:	d006      	beq.n	800abf2 <__lo0bits+0x5a>
 800abe4:	3001      	adds	r0, #1
 800abe6:	600b      	str	r3, [r1, #0]
 800abe8:	4770      	bx	lr
 800abea:	4610      	mov	r0, r2
 800abec:	e7e9      	b.n	800abc2 <__lo0bits+0x2a>
 800abee:	2000      	movs	r0, #0
 800abf0:	4770      	bx	lr
 800abf2:	2020      	movs	r0, #32
 800abf4:	4770      	bx	lr

0800abf6 <__i2b>:
 800abf6:	b510      	push	{r4, lr}
 800abf8:	460c      	mov	r4, r1
 800abfa:	2101      	movs	r1, #1
 800abfc:	f7ff ff27 	bl	800aa4e <_Balloc>
 800ac00:	2201      	movs	r2, #1
 800ac02:	6144      	str	r4, [r0, #20]
 800ac04:	6102      	str	r2, [r0, #16]
 800ac06:	bd10      	pop	{r4, pc}

0800ac08 <__multiply>:
 800ac08:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac0c:	4614      	mov	r4, r2
 800ac0e:	690a      	ldr	r2, [r1, #16]
 800ac10:	6923      	ldr	r3, [r4, #16]
 800ac12:	429a      	cmp	r2, r3
 800ac14:	bfb8      	it	lt
 800ac16:	460b      	movlt	r3, r1
 800ac18:	4688      	mov	r8, r1
 800ac1a:	bfbc      	itt	lt
 800ac1c:	46a0      	movlt	r8, r4
 800ac1e:	461c      	movlt	r4, r3
 800ac20:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800ac24:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800ac28:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ac2c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800ac30:	eb07 0609 	add.w	r6, r7, r9
 800ac34:	42b3      	cmp	r3, r6
 800ac36:	bfb8      	it	lt
 800ac38:	3101      	addlt	r1, #1
 800ac3a:	f7ff ff08 	bl	800aa4e <_Balloc>
 800ac3e:	f100 0514 	add.w	r5, r0, #20
 800ac42:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800ac46:	462b      	mov	r3, r5
 800ac48:	2200      	movs	r2, #0
 800ac4a:	4573      	cmp	r3, lr
 800ac4c:	d316      	bcc.n	800ac7c <__multiply+0x74>
 800ac4e:	f104 0214 	add.w	r2, r4, #20
 800ac52:	f108 0114 	add.w	r1, r8, #20
 800ac56:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800ac5a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800ac5e:	9300      	str	r3, [sp, #0]
 800ac60:	9b00      	ldr	r3, [sp, #0]
 800ac62:	9201      	str	r2, [sp, #4]
 800ac64:	4293      	cmp	r3, r2
 800ac66:	d80c      	bhi.n	800ac82 <__multiply+0x7a>
 800ac68:	2e00      	cmp	r6, #0
 800ac6a:	dd03      	ble.n	800ac74 <__multiply+0x6c>
 800ac6c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	d05d      	beq.n	800ad30 <__multiply+0x128>
 800ac74:	6106      	str	r6, [r0, #16]
 800ac76:	b003      	add	sp, #12
 800ac78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac7c:	f843 2b04 	str.w	r2, [r3], #4
 800ac80:	e7e3      	b.n	800ac4a <__multiply+0x42>
 800ac82:	f8b2 b000 	ldrh.w	fp, [r2]
 800ac86:	f1bb 0f00 	cmp.w	fp, #0
 800ac8a:	d023      	beq.n	800acd4 <__multiply+0xcc>
 800ac8c:	4689      	mov	r9, r1
 800ac8e:	46ac      	mov	ip, r5
 800ac90:	f04f 0800 	mov.w	r8, #0
 800ac94:	f859 4b04 	ldr.w	r4, [r9], #4
 800ac98:	f8dc a000 	ldr.w	sl, [ip]
 800ac9c:	b2a3      	uxth	r3, r4
 800ac9e:	fa1f fa8a 	uxth.w	sl, sl
 800aca2:	fb0b a303 	mla	r3, fp, r3, sl
 800aca6:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800acaa:	f8dc 4000 	ldr.w	r4, [ip]
 800acae:	4443      	add	r3, r8
 800acb0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800acb4:	fb0b 840a 	mla	r4, fp, sl, r8
 800acb8:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800acbc:	46e2      	mov	sl, ip
 800acbe:	b29b      	uxth	r3, r3
 800acc0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800acc4:	454f      	cmp	r7, r9
 800acc6:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800acca:	f84a 3b04 	str.w	r3, [sl], #4
 800acce:	d82b      	bhi.n	800ad28 <__multiply+0x120>
 800acd0:	f8cc 8004 	str.w	r8, [ip, #4]
 800acd4:	9b01      	ldr	r3, [sp, #4]
 800acd6:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800acda:	3204      	adds	r2, #4
 800acdc:	f1ba 0f00 	cmp.w	sl, #0
 800ace0:	d020      	beq.n	800ad24 <__multiply+0x11c>
 800ace2:	682b      	ldr	r3, [r5, #0]
 800ace4:	4689      	mov	r9, r1
 800ace6:	46a8      	mov	r8, r5
 800ace8:	f04f 0b00 	mov.w	fp, #0
 800acec:	f8b9 c000 	ldrh.w	ip, [r9]
 800acf0:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800acf4:	fb0a 440c 	mla	r4, sl, ip, r4
 800acf8:	445c      	add	r4, fp
 800acfa:	46c4      	mov	ip, r8
 800acfc:	b29b      	uxth	r3, r3
 800acfe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800ad02:	f84c 3b04 	str.w	r3, [ip], #4
 800ad06:	f859 3b04 	ldr.w	r3, [r9], #4
 800ad0a:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800ad0e:	0c1b      	lsrs	r3, r3, #16
 800ad10:	fb0a b303 	mla	r3, sl, r3, fp
 800ad14:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800ad18:	454f      	cmp	r7, r9
 800ad1a:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800ad1e:	d805      	bhi.n	800ad2c <__multiply+0x124>
 800ad20:	f8c8 3004 	str.w	r3, [r8, #4]
 800ad24:	3504      	adds	r5, #4
 800ad26:	e79b      	b.n	800ac60 <__multiply+0x58>
 800ad28:	46d4      	mov	ip, sl
 800ad2a:	e7b3      	b.n	800ac94 <__multiply+0x8c>
 800ad2c:	46e0      	mov	r8, ip
 800ad2e:	e7dd      	b.n	800acec <__multiply+0xe4>
 800ad30:	3e01      	subs	r6, #1
 800ad32:	e799      	b.n	800ac68 <__multiply+0x60>

0800ad34 <__pow5mult>:
 800ad34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad38:	4615      	mov	r5, r2
 800ad3a:	f012 0203 	ands.w	r2, r2, #3
 800ad3e:	4606      	mov	r6, r0
 800ad40:	460f      	mov	r7, r1
 800ad42:	d007      	beq.n	800ad54 <__pow5mult+0x20>
 800ad44:	3a01      	subs	r2, #1
 800ad46:	4c21      	ldr	r4, [pc, #132]	; (800adcc <__pow5mult+0x98>)
 800ad48:	2300      	movs	r3, #0
 800ad4a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ad4e:	f7ff fec9 	bl	800aae4 <__multadd>
 800ad52:	4607      	mov	r7, r0
 800ad54:	10ad      	asrs	r5, r5, #2
 800ad56:	d035      	beq.n	800adc4 <__pow5mult+0x90>
 800ad58:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ad5a:	b93c      	cbnz	r4, 800ad6c <__pow5mult+0x38>
 800ad5c:	2010      	movs	r0, #16
 800ad5e:	f7ff fe63 	bl	800aa28 <malloc>
 800ad62:	6270      	str	r0, [r6, #36]	; 0x24
 800ad64:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ad68:	6004      	str	r4, [r0, #0]
 800ad6a:	60c4      	str	r4, [r0, #12]
 800ad6c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ad70:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ad74:	b94c      	cbnz	r4, 800ad8a <__pow5mult+0x56>
 800ad76:	f240 2171 	movw	r1, #625	; 0x271
 800ad7a:	4630      	mov	r0, r6
 800ad7c:	f7ff ff3b 	bl	800abf6 <__i2b>
 800ad80:	2300      	movs	r3, #0
 800ad82:	f8c8 0008 	str.w	r0, [r8, #8]
 800ad86:	4604      	mov	r4, r0
 800ad88:	6003      	str	r3, [r0, #0]
 800ad8a:	f04f 0800 	mov.w	r8, #0
 800ad8e:	07eb      	lsls	r3, r5, #31
 800ad90:	d50a      	bpl.n	800ada8 <__pow5mult+0x74>
 800ad92:	4639      	mov	r1, r7
 800ad94:	4622      	mov	r2, r4
 800ad96:	4630      	mov	r0, r6
 800ad98:	f7ff ff36 	bl	800ac08 <__multiply>
 800ad9c:	4639      	mov	r1, r7
 800ad9e:	4681      	mov	r9, r0
 800ada0:	4630      	mov	r0, r6
 800ada2:	f7ff fe88 	bl	800aab6 <_Bfree>
 800ada6:	464f      	mov	r7, r9
 800ada8:	106d      	asrs	r5, r5, #1
 800adaa:	d00b      	beq.n	800adc4 <__pow5mult+0x90>
 800adac:	6820      	ldr	r0, [r4, #0]
 800adae:	b938      	cbnz	r0, 800adc0 <__pow5mult+0x8c>
 800adb0:	4622      	mov	r2, r4
 800adb2:	4621      	mov	r1, r4
 800adb4:	4630      	mov	r0, r6
 800adb6:	f7ff ff27 	bl	800ac08 <__multiply>
 800adba:	6020      	str	r0, [r4, #0]
 800adbc:	f8c0 8000 	str.w	r8, [r0]
 800adc0:	4604      	mov	r4, r0
 800adc2:	e7e4      	b.n	800ad8e <__pow5mult+0x5a>
 800adc4:	4638      	mov	r0, r7
 800adc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800adca:	bf00      	nop
 800adcc:	0800ca48 	.word	0x0800ca48

0800add0 <__lshift>:
 800add0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800add4:	460c      	mov	r4, r1
 800add6:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800adda:	6923      	ldr	r3, [r4, #16]
 800addc:	6849      	ldr	r1, [r1, #4]
 800adde:	eb0a 0903 	add.w	r9, sl, r3
 800ade2:	68a3      	ldr	r3, [r4, #8]
 800ade4:	4607      	mov	r7, r0
 800ade6:	4616      	mov	r6, r2
 800ade8:	f109 0501 	add.w	r5, r9, #1
 800adec:	42ab      	cmp	r3, r5
 800adee:	db32      	blt.n	800ae56 <__lshift+0x86>
 800adf0:	4638      	mov	r0, r7
 800adf2:	f7ff fe2c 	bl	800aa4e <_Balloc>
 800adf6:	2300      	movs	r3, #0
 800adf8:	4680      	mov	r8, r0
 800adfa:	f100 0114 	add.w	r1, r0, #20
 800adfe:	461a      	mov	r2, r3
 800ae00:	4553      	cmp	r3, sl
 800ae02:	db2b      	blt.n	800ae5c <__lshift+0x8c>
 800ae04:	6920      	ldr	r0, [r4, #16]
 800ae06:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ae0a:	f104 0314 	add.w	r3, r4, #20
 800ae0e:	f016 021f 	ands.w	r2, r6, #31
 800ae12:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ae16:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ae1a:	d025      	beq.n	800ae68 <__lshift+0x98>
 800ae1c:	f1c2 0e20 	rsb	lr, r2, #32
 800ae20:	2000      	movs	r0, #0
 800ae22:	681e      	ldr	r6, [r3, #0]
 800ae24:	468a      	mov	sl, r1
 800ae26:	4096      	lsls	r6, r2
 800ae28:	4330      	orrs	r0, r6
 800ae2a:	f84a 0b04 	str.w	r0, [sl], #4
 800ae2e:	f853 0b04 	ldr.w	r0, [r3], #4
 800ae32:	459c      	cmp	ip, r3
 800ae34:	fa20 f00e 	lsr.w	r0, r0, lr
 800ae38:	d814      	bhi.n	800ae64 <__lshift+0x94>
 800ae3a:	6048      	str	r0, [r1, #4]
 800ae3c:	b108      	cbz	r0, 800ae42 <__lshift+0x72>
 800ae3e:	f109 0502 	add.w	r5, r9, #2
 800ae42:	3d01      	subs	r5, #1
 800ae44:	4638      	mov	r0, r7
 800ae46:	f8c8 5010 	str.w	r5, [r8, #16]
 800ae4a:	4621      	mov	r1, r4
 800ae4c:	f7ff fe33 	bl	800aab6 <_Bfree>
 800ae50:	4640      	mov	r0, r8
 800ae52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae56:	3101      	adds	r1, #1
 800ae58:	005b      	lsls	r3, r3, #1
 800ae5a:	e7c7      	b.n	800adec <__lshift+0x1c>
 800ae5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800ae60:	3301      	adds	r3, #1
 800ae62:	e7cd      	b.n	800ae00 <__lshift+0x30>
 800ae64:	4651      	mov	r1, sl
 800ae66:	e7dc      	b.n	800ae22 <__lshift+0x52>
 800ae68:	3904      	subs	r1, #4
 800ae6a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae6e:	f841 2f04 	str.w	r2, [r1, #4]!
 800ae72:	459c      	cmp	ip, r3
 800ae74:	d8f9      	bhi.n	800ae6a <__lshift+0x9a>
 800ae76:	e7e4      	b.n	800ae42 <__lshift+0x72>

0800ae78 <__mcmp>:
 800ae78:	6903      	ldr	r3, [r0, #16]
 800ae7a:	690a      	ldr	r2, [r1, #16]
 800ae7c:	1a9b      	subs	r3, r3, r2
 800ae7e:	b530      	push	{r4, r5, lr}
 800ae80:	d10c      	bne.n	800ae9c <__mcmp+0x24>
 800ae82:	0092      	lsls	r2, r2, #2
 800ae84:	3014      	adds	r0, #20
 800ae86:	3114      	adds	r1, #20
 800ae88:	1884      	adds	r4, r0, r2
 800ae8a:	4411      	add	r1, r2
 800ae8c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ae90:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ae94:	4295      	cmp	r5, r2
 800ae96:	d003      	beq.n	800aea0 <__mcmp+0x28>
 800ae98:	d305      	bcc.n	800aea6 <__mcmp+0x2e>
 800ae9a:	2301      	movs	r3, #1
 800ae9c:	4618      	mov	r0, r3
 800ae9e:	bd30      	pop	{r4, r5, pc}
 800aea0:	42a0      	cmp	r0, r4
 800aea2:	d3f3      	bcc.n	800ae8c <__mcmp+0x14>
 800aea4:	e7fa      	b.n	800ae9c <__mcmp+0x24>
 800aea6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800aeaa:	e7f7      	b.n	800ae9c <__mcmp+0x24>

0800aeac <__mdiff>:
 800aeac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aeb0:	460d      	mov	r5, r1
 800aeb2:	4607      	mov	r7, r0
 800aeb4:	4611      	mov	r1, r2
 800aeb6:	4628      	mov	r0, r5
 800aeb8:	4614      	mov	r4, r2
 800aeba:	f7ff ffdd 	bl	800ae78 <__mcmp>
 800aebe:	1e06      	subs	r6, r0, #0
 800aec0:	d108      	bne.n	800aed4 <__mdiff+0x28>
 800aec2:	4631      	mov	r1, r6
 800aec4:	4638      	mov	r0, r7
 800aec6:	f7ff fdc2 	bl	800aa4e <_Balloc>
 800aeca:	2301      	movs	r3, #1
 800aecc:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800aed0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aed4:	bfa4      	itt	ge
 800aed6:	4623      	movge	r3, r4
 800aed8:	462c      	movge	r4, r5
 800aeda:	4638      	mov	r0, r7
 800aedc:	6861      	ldr	r1, [r4, #4]
 800aede:	bfa6      	itte	ge
 800aee0:	461d      	movge	r5, r3
 800aee2:	2600      	movge	r6, #0
 800aee4:	2601      	movlt	r6, #1
 800aee6:	f7ff fdb2 	bl	800aa4e <_Balloc>
 800aeea:	692b      	ldr	r3, [r5, #16]
 800aeec:	60c6      	str	r6, [r0, #12]
 800aeee:	6926      	ldr	r6, [r4, #16]
 800aef0:	f105 0914 	add.w	r9, r5, #20
 800aef4:	f104 0214 	add.w	r2, r4, #20
 800aef8:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800aefc:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800af00:	f100 0514 	add.w	r5, r0, #20
 800af04:	f04f 0e00 	mov.w	lr, #0
 800af08:	f852 ab04 	ldr.w	sl, [r2], #4
 800af0c:	f859 4b04 	ldr.w	r4, [r9], #4
 800af10:	fa1e f18a 	uxtah	r1, lr, sl
 800af14:	b2a3      	uxth	r3, r4
 800af16:	1ac9      	subs	r1, r1, r3
 800af18:	0c23      	lsrs	r3, r4, #16
 800af1a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800af1e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800af22:	b289      	uxth	r1, r1
 800af24:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800af28:	45c8      	cmp	r8, r9
 800af2a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800af2e:	4694      	mov	ip, r2
 800af30:	f845 3b04 	str.w	r3, [r5], #4
 800af34:	d8e8      	bhi.n	800af08 <__mdiff+0x5c>
 800af36:	45bc      	cmp	ip, r7
 800af38:	d304      	bcc.n	800af44 <__mdiff+0x98>
 800af3a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800af3e:	b183      	cbz	r3, 800af62 <__mdiff+0xb6>
 800af40:	6106      	str	r6, [r0, #16]
 800af42:	e7c5      	b.n	800aed0 <__mdiff+0x24>
 800af44:	f85c 1b04 	ldr.w	r1, [ip], #4
 800af48:	fa1e f381 	uxtah	r3, lr, r1
 800af4c:	141a      	asrs	r2, r3, #16
 800af4e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800af52:	b29b      	uxth	r3, r3
 800af54:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800af58:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800af5c:	f845 3b04 	str.w	r3, [r5], #4
 800af60:	e7e9      	b.n	800af36 <__mdiff+0x8a>
 800af62:	3e01      	subs	r6, #1
 800af64:	e7e9      	b.n	800af3a <__mdiff+0x8e>

0800af66 <__d2b>:
 800af66:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800af6a:	460e      	mov	r6, r1
 800af6c:	2101      	movs	r1, #1
 800af6e:	ec59 8b10 	vmov	r8, r9, d0
 800af72:	4615      	mov	r5, r2
 800af74:	f7ff fd6b 	bl	800aa4e <_Balloc>
 800af78:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800af7c:	4607      	mov	r7, r0
 800af7e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800af82:	bb34      	cbnz	r4, 800afd2 <__d2b+0x6c>
 800af84:	9301      	str	r3, [sp, #4]
 800af86:	f1b8 0300 	subs.w	r3, r8, #0
 800af8a:	d027      	beq.n	800afdc <__d2b+0x76>
 800af8c:	a802      	add	r0, sp, #8
 800af8e:	f840 3d08 	str.w	r3, [r0, #-8]!
 800af92:	f7ff fe01 	bl	800ab98 <__lo0bits>
 800af96:	9900      	ldr	r1, [sp, #0]
 800af98:	b1f0      	cbz	r0, 800afd8 <__d2b+0x72>
 800af9a:	9a01      	ldr	r2, [sp, #4]
 800af9c:	f1c0 0320 	rsb	r3, r0, #32
 800afa0:	fa02 f303 	lsl.w	r3, r2, r3
 800afa4:	430b      	orrs	r3, r1
 800afa6:	40c2      	lsrs	r2, r0
 800afa8:	617b      	str	r3, [r7, #20]
 800afaa:	9201      	str	r2, [sp, #4]
 800afac:	9b01      	ldr	r3, [sp, #4]
 800afae:	61bb      	str	r3, [r7, #24]
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	bf14      	ite	ne
 800afb4:	2102      	movne	r1, #2
 800afb6:	2101      	moveq	r1, #1
 800afb8:	6139      	str	r1, [r7, #16]
 800afba:	b1c4      	cbz	r4, 800afee <__d2b+0x88>
 800afbc:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800afc0:	4404      	add	r4, r0
 800afc2:	6034      	str	r4, [r6, #0]
 800afc4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800afc8:	6028      	str	r0, [r5, #0]
 800afca:	4638      	mov	r0, r7
 800afcc:	b003      	add	sp, #12
 800afce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800afd2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800afd6:	e7d5      	b.n	800af84 <__d2b+0x1e>
 800afd8:	6179      	str	r1, [r7, #20]
 800afda:	e7e7      	b.n	800afac <__d2b+0x46>
 800afdc:	a801      	add	r0, sp, #4
 800afde:	f7ff fddb 	bl	800ab98 <__lo0bits>
 800afe2:	9b01      	ldr	r3, [sp, #4]
 800afe4:	617b      	str	r3, [r7, #20]
 800afe6:	2101      	movs	r1, #1
 800afe8:	6139      	str	r1, [r7, #16]
 800afea:	3020      	adds	r0, #32
 800afec:	e7e5      	b.n	800afba <__d2b+0x54>
 800afee:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800aff2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800aff6:	6030      	str	r0, [r6, #0]
 800aff8:	6918      	ldr	r0, [r3, #16]
 800affa:	f7ff fdae 	bl	800ab5a <__hi0bits>
 800affe:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800b002:	e7e1      	b.n	800afc8 <__d2b+0x62>

0800b004 <_calloc_r>:
 800b004:	b538      	push	{r3, r4, r5, lr}
 800b006:	fb02 f401 	mul.w	r4, r2, r1
 800b00a:	4621      	mov	r1, r4
 800b00c:	f000 f856 	bl	800b0bc <_malloc_r>
 800b010:	4605      	mov	r5, r0
 800b012:	b118      	cbz	r0, 800b01c <_calloc_r+0x18>
 800b014:	4622      	mov	r2, r4
 800b016:	2100      	movs	r1, #0
 800b018:	f7fd ff36 	bl	8008e88 <memset>
 800b01c:	4628      	mov	r0, r5
 800b01e:	bd38      	pop	{r3, r4, r5, pc}

0800b020 <_free_r>:
 800b020:	b538      	push	{r3, r4, r5, lr}
 800b022:	4605      	mov	r5, r0
 800b024:	2900      	cmp	r1, #0
 800b026:	d045      	beq.n	800b0b4 <_free_r+0x94>
 800b028:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b02c:	1f0c      	subs	r4, r1, #4
 800b02e:	2b00      	cmp	r3, #0
 800b030:	bfb8      	it	lt
 800b032:	18e4      	addlt	r4, r4, r3
 800b034:	f000 fa98 	bl	800b568 <__malloc_lock>
 800b038:	4a1f      	ldr	r2, [pc, #124]	; (800b0b8 <_free_r+0x98>)
 800b03a:	6813      	ldr	r3, [r2, #0]
 800b03c:	4610      	mov	r0, r2
 800b03e:	b933      	cbnz	r3, 800b04e <_free_r+0x2e>
 800b040:	6063      	str	r3, [r4, #4]
 800b042:	6014      	str	r4, [r2, #0]
 800b044:	4628      	mov	r0, r5
 800b046:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b04a:	f000 ba8e 	b.w	800b56a <__malloc_unlock>
 800b04e:	42a3      	cmp	r3, r4
 800b050:	d90c      	bls.n	800b06c <_free_r+0x4c>
 800b052:	6821      	ldr	r1, [r4, #0]
 800b054:	1862      	adds	r2, r4, r1
 800b056:	4293      	cmp	r3, r2
 800b058:	bf04      	itt	eq
 800b05a:	681a      	ldreq	r2, [r3, #0]
 800b05c:	685b      	ldreq	r3, [r3, #4]
 800b05e:	6063      	str	r3, [r4, #4]
 800b060:	bf04      	itt	eq
 800b062:	1852      	addeq	r2, r2, r1
 800b064:	6022      	streq	r2, [r4, #0]
 800b066:	6004      	str	r4, [r0, #0]
 800b068:	e7ec      	b.n	800b044 <_free_r+0x24>
 800b06a:	4613      	mov	r3, r2
 800b06c:	685a      	ldr	r2, [r3, #4]
 800b06e:	b10a      	cbz	r2, 800b074 <_free_r+0x54>
 800b070:	42a2      	cmp	r2, r4
 800b072:	d9fa      	bls.n	800b06a <_free_r+0x4a>
 800b074:	6819      	ldr	r1, [r3, #0]
 800b076:	1858      	adds	r0, r3, r1
 800b078:	42a0      	cmp	r0, r4
 800b07a:	d10b      	bne.n	800b094 <_free_r+0x74>
 800b07c:	6820      	ldr	r0, [r4, #0]
 800b07e:	4401      	add	r1, r0
 800b080:	1858      	adds	r0, r3, r1
 800b082:	4282      	cmp	r2, r0
 800b084:	6019      	str	r1, [r3, #0]
 800b086:	d1dd      	bne.n	800b044 <_free_r+0x24>
 800b088:	6810      	ldr	r0, [r2, #0]
 800b08a:	6852      	ldr	r2, [r2, #4]
 800b08c:	605a      	str	r2, [r3, #4]
 800b08e:	4401      	add	r1, r0
 800b090:	6019      	str	r1, [r3, #0]
 800b092:	e7d7      	b.n	800b044 <_free_r+0x24>
 800b094:	d902      	bls.n	800b09c <_free_r+0x7c>
 800b096:	230c      	movs	r3, #12
 800b098:	602b      	str	r3, [r5, #0]
 800b09a:	e7d3      	b.n	800b044 <_free_r+0x24>
 800b09c:	6820      	ldr	r0, [r4, #0]
 800b09e:	1821      	adds	r1, r4, r0
 800b0a0:	428a      	cmp	r2, r1
 800b0a2:	bf04      	itt	eq
 800b0a4:	6811      	ldreq	r1, [r2, #0]
 800b0a6:	6852      	ldreq	r2, [r2, #4]
 800b0a8:	6062      	str	r2, [r4, #4]
 800b0aa:	bf04      	itt	eq
 800b0ac:	1809      	addeq	r1, r1, r0
 800b0ae:	6021      	streq	r1, [r4, #0]
 800b0b0:	605c      	str	r4, [r3, #4]
 800b0b2:	e7c7      	b.n	800b044 <_free_r+0x24>
 800b0b4:	bd38      	pop	{r3, r4, r5, pc}
 800b0b6:	bf00      	nop
 800b0b8:	2000021c 	.word	0x2000021c

0800b0bc <_malloc_r>:
 800b0bc:	b570      	push	{r4, r5, r6, lr}
 800b0be:	1ccd      	adds	r5, r1, #3
 800b0c0:	f025 0503 	bic.w	r5, r5, #3
 800b0c4:	3508      	adds	r5, #8
 800b0c6:	2d0c      	cmp	r5, #12
 800b0c8:	bf38      	it	cc
 800b0ca:	250c      	movcc	r5, #12
 800b0cc:	2d00      	cmp	r5, #0
 800b0ce:	4606      	mov	r6, r0
 800b0d0:	db01      	blt.n	800b0d6 <_malloc_r+0x1a>
 800b0d2:	42a9      	cmp	r1, r5
 800b0d4:	d903      	bls.n	800b0de <_malloc_r+0x22>
 800b0d6:	230c      	movs	r3, #12
 800b0d8:	6033      	str	r3, [r6, #0]
 800b0da:	2000      	movs	r0, #0
 800b0dc:	bd70      	pop	{r4, r5, r6, pc}
 800b0de:	f000 fa43 	bl	800b568 <__malloc_lock>
 800b0e2:	4a21      	ldr	r2, [pc, #132]	; (800b168 <_malloc_r+0xac>)
 800b0e4:	6814      	ldr	r4, [r2, #0]
 800b0e6:	4621      	mov	r1, r4
 800b0e8:	b991      	cbnz	r1, 800b110 <_malloc_r+0x54>
 800b0ea:	4c20      	ldr	r4, [pc, #128]	; (800b16c <_malloc_r+0xb0>)
 800b0ec:	6823      	ldr	r3, [r4, #0]
 800b0ee:	b91b      	cbnz	r3, 800b0f8 <_malloc_r+0x3c>
 800b0f0:	4630      	mov	r0, r6
 800b0f2:	f000 f97d 	bl	800b3f0 <_sbrk_r>
 800b0f6:	6020      	str	r0, [r4, #0]
 800b0f8:	4629      	mov	r1, r5
 800b0fa:	4630      	mov	r0, r6
 800b0fc:	f000 f978 	bl	800b3f0 <_sbrk_r>
 800b100:	1c43      	adds	r3, r0, #1
 800b102:	d124      	bne.n	800b14e <_malloc_r+0x92>
 800b104:	230c      	movs	r3, #12
 800b106:	6033      	str	r3, [r6, #0]
 800b108:	4630      	mov	r0, r6
 800b10a:	f000 fa2e 	bl	800b56a <__malloc_unlock>
 800b10e:	e7e4      	b.n	800b0da <_malloc_r+0x1e>
 800b110:	680b      	ldr	r3, [r1, #0]
 800b112:	1b5b      	subs	r3, r3, r5
 800b114:	d418      	bmi.n	800b148 <_malloc_r+0x8c>
 800b116:	2b0b      	cmp	r3, #11
 800b118:	d90f      	bls.n	800b13a <_malloc_r+0x7e>
 800b11a:	600b      	str	r3, [r1, #0]
 800b11c:	50cd      	str	r5, [r1, r3]
 800b11e:	18cc      	adds	r4, r1, r3
 800b120:	4630      	mov	r0, r6
 800b122:	f000 fa22 	bl	800b56a <__malloc_unlock>
 800b126:	f104 000b 	add.w	r0, r4, #11
 800b12a:	1d23      	adds	r3, r4, #4
 800b12c:	f020 0007 	bic.w	r0, r0, #7
 800b130:	1ac3      	subs	r3, r0, r3
 800b132:	d0d3      	beq.n	800b0dc <_malloc_r+0x20>
 800b134:	425a      	negs	r2, r3
 800b136:	50e2      	str	r2, [r4, r3]
 800b138:	e7d0      	b.n	800b0dc <_malloc_r+0x20>
 800b13a:	428c      	cmp	r4, r1
 800b13c:	684b      	ldr	r3, [r1, #4]
 800b13e:	bf16      	itet	ne
 800b140:	6063      	strne	r3, [r4, #4]
 800b142:	6013      	streq	r3, [r2, #0]
 800b144:	460c      	movne	r4, r1
 800b146:	e7eb      	b.n	800b120 <_malloc_r+0x64>
 800b148:	460c      	mov	r4, r1
 800b14a:	6849      	ldr	r1, [r1, #4]
 800b14c:	e7cc      	b.n	800b0e8 <_malloc_r+0x2c>
 800b14e:	1cc4      	adds	r4, r0, #3
 800b150:	f024 0403 	bic.w	r4, r4, #3
 800b154:	42a0      	cmp	r0, r4
 800b156:	d005      	beq.n	800b164 <_malloc_r+0xa8>
 800b158:	1a21      	subs	r1, r4, r0
 800b15a:	4630      	mov	r0, r6
 800b15c:	f000 f948 	bl	800b3f0 <_sbrk_r>
 800b160:	3001      	adds	r0, #1
 800b162:	d0cf      	beq.n	800b104 <_malloc_r+0x48>
 800b164:	6025      	str	r5, [r4, #0]
 800b166:	e7db      	b.n	800b120 <_malloc_r+0x64>
 800b168:	2000021c 	.word	0x2000021c
 800b16c:	20000220 	.word	0x20000220

0800b170 <__sfputc_r>:
 800b170:	6893      	ldr	r3, [r2, #8]
 800b172:	3b01      	subs	r3, #1
 800b174:	2b00      	cmp	r3, #0
 800b176:	b410      	push	{r4}
 800b178:	6093      	str	r3, [r2, #8]
 800b17a:	da08      	bge.n	800b18e <__sfputc_r+0x1e>
 800b17c:	6994      	ldr	r4, [r2, #24]
 800b17e:	42a3      	cmp	r3, r4
 800b180:	db01      	blt.n	800b186 <__sfputc_r+0x16>
 800b182:	290a      	cmp	r1, #10
 800b184:	d103      	bne.n	800b18e <__sfputc_r+0x1e>
 800b186:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b18a:	f7fe bb5d 	b.w	8009848 <__swbuf_r>
 800b18e:	6813      	ldr	r3, [r2, #0]
 800b190:	1c58      	adds	r0, r3, #1
 800b192:	6010      	str	r0, [r2, #0]
 800b194:	7019      	strb	r1, [r3, #0]
 800b196:	4608      	mov	r0, r1
 800b198:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b19c:	4770      	bx	lr

0800b19e <__sfputs_r>:
 800b19e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1a0:	4606      	mov	r6, r0
 800b1a2:	460f      	mov	r7, r1
 800b1a4:	4614      	mov	r4, r2
 800b1a6:	18d5      	adds	r5, r2, r3
 800b1a8:	42ac      	cmp	r4, r5
 800b1aa:	d101      	bne.n	800b1b0 <__sfputs_r+0x12>
 800b1ac:	2000      	movs	r0, #0
 800b1ae:	e007      	b.n	800b1c0 <__sfputs_r+0x22>
 800b1b0:	463a      	mov	r2, r7
 800b1b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b1b6:	4630      	mov	r0, r6
 800b1b8:	f7ff ffda 	bl	800b170 <__sfputc_r>
 800b1bc:	1c43      	adds	r3, r0, #1
 800b1be:	d1f3      	bne.n	800b1a8 <__sfputs_r+0xa>
 800b1c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b1c4 <_vfiprintf_r>:
 800b1c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1c8:	460c      	mov	r4, r1
 800b1ca:	b09d      	sub	sp, #116	; 0x74
 800b1cc:	4617      	mov	r7, r2
 800b1ce:	461d      	mov	r5, r3
 800b1d0:	4606      	mov	r6, r0
 800b1d2:	b118      	cbz	r0, 800b1dc <_vfiprintf_r+0x18>
 800b1d4:	6983      	ldr	r3, [r0, #24]
 800b1d6:	b90b      	cbnz	r3, 800b1dc <_vfiprintf_r+0x18>
 800b1d8:	f7ff fb2a 	bl	800a830 <__sinit>
 800b1dc:	4b7c      	ldr	r3, [pc, #496]	; (800b3d0 <_vfiprintf_r+0x20c>)
 800b1de:	429c      	cmp	r4, r3
 800b1e0:	d158      	bne.n	800b294 <_vfiprintf_r+0xd0>
 800b1e2:	6874      	ldr	r4, [r6, #4]
 800b1e4:	89a3      	ldrh	r3, [r4, #12]
 800b1e6:	0718      	lsls	r0, r3, #28
 800b1e8:	d55e      	bpl.n	800b2a8 <_vfiprintf_r+0xe4>
 800b1ea:	6923      	ldr	r3, [r4, #16]
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d05b      	beq.n	800b2a8 <_vfiprintf_r+0xe4>
 800b1f0:	2300      	movs	r3, #0
 800b1f2:	9309      	str	r3, [sp, #36]	; 0x24
 800b1f4:	2320      	movs	r3, #32
 800b1f6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b1fa:	2330      	movs	r3, #48	; 0x30
 800b1fc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b200:	9503      	str	r5, [sp, #12]
 800b202:	f04f 0b01 	mov.w	fp, #1
 800b206:	46b8      	mov	r8, r7
 800b208:	4645      	mov	r5, r8
 800b20a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800b20e:	b10b      	cbz	r3, 800b214 <_vfiprintf_r+0x50>
 800b210:	2b25      	cmp	r3, #37	; 0x25
 800b212:	d154      	bne.n	800b2be <_vfiprintf_r+0xfa>
 800b214:	ebb8 0a07 	subs.w	sl, r8, r7
 800b218:	d00b      	beq.n	800b232 <_vfiprintf_r+0x6e>
 800b21a:	4653      	mov	r3, sl
 800b21c:	463a      	mov	r2, r7
 800b21e:	4621      	mov	r1, r4
 800b220:	4630      	mov	r0, r6
 800b222:	f7ff ffbc 	bl	800b19e <__sfputs_r>
 800b226:	3001      	adds	r0, #1
 800b228:	f000 80c2 	beq.w	800b3b0 <_vfiprintf_r+0x1ec>
 800b22c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b22e:	4453      	add	r3, sl
 800b230:	9309      	str	r3, [sp, #36]	; 0x24
 800b232:	f898 3000 	ldrb.w	r3, [r8]
 800b236:	2b00      	cmp	r3, #0
 800b238:	f000 80ba 	beq.w	800b3b0 <_vfiprintf_r+0x1ec>
 800b23c:	2300      	movs	r3, #0
 800b23e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b242:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b246:	9304      	str	r3, [sp, #16]
 800b248:	9307      	str	r3, [sp, #28]
 800b24a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b24e:	931a      	str	r3, [sp, #104]	; 0x68
 800b250:	46a8      	mov	r8, r5
 800b252:	2205      	movs	r2, #5
 800b254:	f818 1b01 	ldrb.w	r1, [r8], #1
 800b258:	485e      	ldr	r0, [pc, #376]	; (800b3d4 <_vfiprintf_r+0x210>)
 800b25a:	f7f4 ffc1 	bl	80001e0 <memchr>
 800b25e:	9b04      	ldr	r3, [sp, #16]
 800b260:	bb78      	cbnz	r0, 800b2c2 <_vfiprintf_r+0xfe>
 800b262:	06d9      	lsls	r1, r3, #27
 800b264:	bf44      	itt	mi
 800b266:	2220      	movmi	r2, #32
 800b268:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b26c:	071a      	lsls	r2, r3, #28
 800b26e:	bf44      	itt	mi
 800b270:	222b      	movmi	r2, #43	; 0x2b
 800b272:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b276:	782a      	ldrb	r2, [r5, #0]
 800b278:	2a2a      	cmp	r2, #42	; 0x2a
 800b27a:	d02a      	beq.n	800b2d2 <_vfiprintf_r+0x10e>
 800b27c:	9a07      	ldr	r2, [sp, #28]
 800b27e:	46a8      	mov	r8, r5
 800b280:	2000      	movs	r0, #0
 800b282:	250a      	movs	r5, #10
 800b284:	4641      	mov	r1, r8
 800b286:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b28a:	3b30      	subs	r3, #48	; 0x30
 800b28c:	2b09      	cmp	r3, #9
 800b28e:	d969      	bls.n	800b364 <_vfiprintf_r+0x1a0>
 800b290:	b360      	cbz	r0, 800b2ec <_vfiprintf_r+0x128>
 800b292:	e024      	b.n	800b2de <_vfiprintf_r+0x11a>
 800b294:	4b50      	ldr	r3, [pc, #320]	; (800b3d8 <_vfiprintf_r+0x214>)
 800b296:	429c      	cmp	r4, r3
 800b298:	d101      	bne.n	800b29e <_vfiprintf_r+0xda>
 800b29a:	68b4      	ldr	r4, [r6, #8]
 800b29c:	e7a2      	b.n	800b1e4 <_vfiprintf_r+0x20>
 800b29e:	4b4f      	ldr	r3, [pc, #316]	; (800b3dc <_vfiprintf_r+0x218>)
 800b2a0:	429c      	cmp	r4, r3
 800b2a2:	bf08      	it	eq
 800b2a4:	68f4      	ldreq	r4, [r6, #12]
 800b2a6:	e79d      	b.n	800b1e4 <_vfiprintf_r+0x20>
 800b2a8:	4621      	mov	r1, r4
 800b2aa:	4630      	mov	r0, r6
 800b2ac:	f7fe fb1e 	bl	80098ec <__swsetup_r>
 800b2b0:	2800      	cmp	r0, #0
 800b2b2:	d09d      	beq.n	800b1f0 <_vfiprintf_r+0x2c>
 800b2b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b2b8:	b01d      	add	sp, #116	; 0x74
 800b2ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2be:	46a8      	mov	r8, r5
 800b2c0:	e7a2      	b.n	800b208 <_vfiprintf_r+0x44>
 800b2c2:	4a44      	ldr	r2, [pc, #272]	; (800b3d4 <_vfiprintf_r+0x210>)
 800b2c4:	1a80      	subs	r0, r0, r2
 800b2c6:	fa0b f000 	lsl.w	r0, fp, r0
 800b2ca:	4318      	orrs	r0, r3
 800b2cc:	9004      	str	r0, [sp, #16]
 800b2ce:	4645      	mov	r5, r8
 800b2d0:	e7be      	b.n	800b250 <_vfiprintf_r+0x8c>
 800b2d2:	9a03      	ldr	r2, [sp, #12]
 800b2d4:	1d11      	adds	r1, r2, #4
 800b2d6:	6812      	ldr	r2, [r2, #0]
 800b2d8:	9103      	str	r1, [sp, #12]
 800b2da:	2a00      	cmp	r2, #0
 800b2dc:	db01      	blt.n	800b2e2 <_vfiprintf_r+0x11e>
 800b2de:	9207      	str	r2, [sp, #28]
 800b2e0:	e004      	b.n	800b2ec <_vfiprintf_r+0x128>
 800b2e2:	4252      	negs	r2, r2
 800b2e4:	f043 0302 	orr.w	r3, r3, #2
 800b2e8:	9207      	str	r2, [sp, #28]
 800b2ea:	9304      	str	r3, [sp, #16]
 800b2ec:	f898 3000 	ldrb.w	r3, [r8]
 800b2f0:	2b2e      	cmp	r3, #46	; 0x2e
 800b2f2:	d10e      	bne.n	800b312 <_vfiprintf_r+0x14e>
 800b2f4:	f898 3001 	ldrb.w	r3, [r8, #1]
 800b2f8:	2b2a      	cmp	r3, #42	; 0x2a
 800b2fa:	d138      	bne.n	800b36e <_vfiprintf_r+0x1aa>
 800b2fc:	9b03      	ldr	r3, [sp, #12]
 800b2fe:	1d1a      	adds	r2, r3, #4
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	9203      	str	r2, [sp, #12]
 800b304:	2b00      	cmp	r3, #0
 800b306:	bfb8      	it	lt
 800b308:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800b30c:	f108 0802 	add.w	r8, r8, #2
 800b310:	9305      	str	r3, [sp, #20]
 800b312:	4d33      	ldr	r5, [pc, #204]	; (800b3e0 <_vfiprintf_r+0x21c>)
 800b314:	f898 1000 	ldrb.w	r1, [r8]
 800b318:	2203      	movs	r2, #3
 800b31a:	4628      	mov	r0, r5
 800b31c:	f7f4 ff60 	bl	80001e0 <memchr>
 800b320:	b140      	cbz	r0, 800b334 <_vfiprintf_r+0x170>
 800b322:	2340      	movs	r3, #64	; 0x40
 800b324:	1b40      	subs	r0, r0, r5
 800b326:	fa03 f000 	lsl.w	r0, r3, r0
 800b32a:	9b04      	ldr	r3, [sp, #16]
 800b32c:	4303      	orrs	r3, r0
 800b32e:	f108 0801 	add.w	r8, r8, #1
 800b332:	9304      	str	r3, [sp, #16]
 800b334:	f898 1000 	ldrb.w	r1, [r8]
 800b338:	482a      	ldr	r0, [pc, #168]	; (800b3e4 <_vfiprintf_r+0x220>)
 800b33a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b33e:	2206      	movs	r2, #6
 800b340:	f108 0701 	add.w	r7, r8, #1
 800b344:	f7f4 ff4c 	bl	80001e0 <memchr>
 800b348:	2800      	cmp	r0, #0
 800b34a:	d037      	beq.n	800b3bc <_vfiprintf_r+0x1f8>
 800b34c:	4b26      	ldr	r3, [pc, #152]	; (800b3e8 <_vfiprintf_r+0x224>)
 800b34e:	bb1b      	cbnz	r3, 800b398 <_vfiprintf_r+0x1d4>
 800b350:	9b03      	ldr	r3, [sp, #12]
 800b352:	3307      	adds	r3, #7
 800b354:	f023 0307 	bic.w	r3, r3, #7
 800b358:	3308      	adds	r3, #8
 800b35a:	9303      	str	r3, [sp, #12]
 800b35c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b35e:	444b      	add	r3, r9
 800b360:	9309      	str	r3, [sp, #36]	; 0x24
 800b362:	e750      	b.n	800b206 <_vfiprintf_r+0x42>
 800b364:	fb05 3202 	mla	r2, r5, r2, r3
 800b368:	2001      	movs	r0, #1
 800b36a:	4688      	mov	r8, r1
 800b36c:	e78a      	b.n	800b284 <_vfiprintf_r+0xc0>
 800b36e:	2300      	movs	r3, #0
 800b370:	f108 0801 	add.w	r8, r8, #1
 800b374:	9305      	str	r3, [sp, #20]
 800b376:	4619      	mov	r1, r3
 800b378:	250a      	movs	r5, #10
 800b37a:	4640      	mov	r0, r8
 800b37c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b380:	3a30      	subs	r2, #48	; 0x30
 800b382:	2a09      	cmp	r2, #9
 800b384:	d903      	bls.n	800b38e <_vfiprintf_r+0x1ca>
 800b386:	2b00      	cmp	r3, #0
 800b388:	d0c3      	beq.n	800b312 <_vfiprintf_r+0x14e>
 800b38a:	9105      	str	r1, [sp, #20]
 800b38c:	e7c1      	b.n	800b312 <_vfiprintf_r+0x14e>
 800b38e:	fb05 2101 	mla	r1, r5, r1, r2
 800b392:	2301      	movs	r3, #1
 800b394:	4680      	mov	r8, r0
 800b396:	e7f0      	b.n	800b37a <_vfiprintf_r+0x1b6>
 800b398:	ab03      	add	r3, sp, #12
 800b39a:	9300      	str	r3, [sp, #0]
 800b39c:	4622      	mov	r2, r4
 800b39e:	4b13      	ldr	r3, [pc, #76]	; (800b3ec <_vfiprintf_r+0x228>)
 800b3a0:	a904      	add	r1, sp, #16
 800b3a2:	4630      	mov	r0, r6
 800b3a4:	f7fd fe0c 	bl	8008fc0 <_printf_float>
 800b3a8:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800b3ac:	4681      	mov	r9, r0
 800b3ae:	d1d5      	bne.n	800b35c <_vfiprintf_r+0x198>
 800b3b0:	89a3      	ldrh	r3, [r4, #12]
 800b3b2:	065b      	lsls	r3, r3, #25
 800b3b4:	f53f af7e 	bmi.w	800b2b4 <_vfiprintf_r+0xf0>
 800b3b8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b3ba:	e77d      	b.n	800b2b8 <_vfiprintf_r+0xf4>
 800b3bc:	ab03      	add	r3, sp, #12
 800b3be:	9300      	str	r3, [sp, #0]
 800b3c0:	4622      	mov	r2, r4
 800b3c2:	4b0a      	ldr	r3, [pc, #40]	; (800b3ec <_vfiprintf_r+0x228>)
 800b3c4:	a904      	add	r1, sp, #16
 800b3c6:	4630      	mov	r0, r6
 800b3c8:	f7fe f8b0 	bl	800952c <_printf_i>
 800b3cc:	e7ec      	b.n	800b3a8 <_vfiprintf_r+0x1e4>
 800b3ce:	bf00      	nop
 800b3d0:	0800c918 	.word	0x0800c918
 800b3d4:	0800ca54 	.word	0x0800ca54
 800b3d8:	0800c938 	.word	0x0800c938
 800b3dc:	0800c8f8 	.word	0x0800c8f8
 800b3e0:	0800ca5a 	.word	0x0800ca5a
 800b3e4:	0800ca5e 	.word	0x0800ca5e
 800b3e8:	08008fc1 	.word	0x08008fc1
 800b3ec:	0800b19f 	.word	0x0800b19f

0800b3f0 <_sbrk_r>:
 800b3f0:	b538      	push	{r3, r4, r5, lr}
 800b3f2:	4c06      	ldr	r4, [pc, #24]	; (800b40c <_sbrk_r+0x1c>)
 800b3f4:	2300      	movs	r3, #0
 800b3f6:	4605      	mov	r5, r0
 800b3f8:	4608      	mov	r0, r1
 800b3fa:	6023      	str	r3, [r4, #0]
 800b3fc:	f7f8 ffbe 	bl	800437c <_sbrk>
 800b400:	1c43      	adds	r3, r0, #1
 800b402:	d102      	bne.n	800b40a <_sbrk_r+0x1a>
 800b404:	6823      	ldr	r3, [r4, #0]
 800b406:	b103      	cbz	r3, 800b40a <_sbrk_r+0x1a>
 800b408:	602b      	str	r3, [r5, #0]
 800b40a:	bd38      	pop	{r3, r4, r5, pc}
 800b40c:	2000053c 	.word	0x2000053c

0800b410 <__sread>:
 800b410:	b510      	push	{r4, lr}
 800b412:	460c      	mov	r4, r1
 800b414:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b418:	f000 f8a8 	bl	800b56c <_read_r>
 800b41c:	2800      	cmp	r0, #0
 800b41e:	bfab      	itete	ge
 800b420:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b422:	89a3      	ldrhlt	r3, [r4, #12]
 800b424:	181b      	addge	r3, r3, r0
 800b426:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b42a:	bfac      	ite	ge
 800b42c:	6563      	strge	r3, [r4, #84]	; 0x54
 800b42e:	81a3      	strhlt	r3, [r4, #12]
 800b430:	bd10      	pop	{r4, pc}

0800b432 <__swrite>:
 800b432:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b436:	461f      	mov	r7, r3
 800b438:	898b      	ldrh	r3, [r1, #12]
 800b43a:	05db      	lsls	r3, r3, #23
 800b43c:	4605      	mov	r5, r0
 800b43e:	460c      	mov	r4, r1
 800b440:	4616      	mov	r6, r2
 800b442:	d505      	bpl.n	800b450 <__swrite+0x1e>
 800b444:	2302      	movs	r3, #2
 800b446:	2200      	movs	r2, #0
 800b448:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b44c:	f000 f868 	bl	800b520 <_lseek_r>
 800b450:	89a3      	ldrh	r3, [r4, #12]
 800b452:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b456:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b45a:	81a3      	strh	r3, [r4, #12]
 800b45c:	4632      	mov	r2, r6
 800b45e:	463b      	mov	r3, r7
 800b460:	4628      	mov	r0, r5
 800b462:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b466:	f000 b817 	b.w	800b498 <_write_r>

0800b46a <__sseek>:
 800b46a:	b510      	push	{r4, lr}
 800b46c:	460c      	mov	r4, r1
 800b46e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b472:	f000 f855 	bl	800b520 <_lseek_r>
 800b476:	1c43      	adds	r3, r0, #1
 800b478:	89a3      	ldrh	r3, [r4, #12]
 800b47a:	bf15      	itete	ne
 800b47c:	6560      	strne	r0, [r4, #84]	; 0x54
 800b47e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b482:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b486:	81a3      	strheq	r3, [r4, #12]
 800b488:	bf18      	it	ne
 800b48a:	81a3      	strhne	r3, [r4, #12]
 800b48c:	bd10      	pop	{r4, pc}

0800b48e <__sclose>:
 800b48e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b492:	f000 b813 	b.w	800b4bc <_close_r>
	...

0800b498 <_write_r>:
 800b498:	b538      	push	{r3, r4, r5, lr}
 800b49a:	4c07      	ldr	r4, [pc, #28]	; (800b4b8 <_write_r+0x20>)
 800b49c:	4605      	mov	r5, r0
 800b49e:	4608      	mov	r0, r1
 800b4a0:	4611      	mov	r1, r2
 800b4a2:	2200      	movs	r2, #0
 800b4a4:	6022      	str	r2, [r4, #0]
 800b4a6:	461a      	mov	r2, r3
 800b4a8:	f7f7 ffa6 	bl	80033f8 <_write>
 800b4ac:	1c43      	adds	r3, r0, #1
 800b4ae:	d102      	bne.n	800b4b6 <_write_r+0x1e>
 800b4b0:	6823      	ldr	r3, [r4, #0]
 800b4b2:	b103      	cbz	r3, 800b4b6 <_write_r+0x1e>
 800b4b4:	602b      	str	r3, [r5, #0]
 800b4b6:	bd38      	pop	{r3, r4, r5, pc}
 800b4b8:	2000053c 	.word	0x2000053c

0800b4bc <_close_r>:
 800b4bc:	b538      	push	{r3, r4, r5, lr}
 800b4be:	4c06      	ldr	r4, [pc, #24]	; (800b4d8 <_close_r+0x1c>)
 800b4c0:	2300      	movs	r3, #0
 800b4c2:	4605      	mov	r5, r0
 800b4c4:	4608      	mov	r0, r1
 800b4c6:	6023      	str	r3, [r4, #0]
 800b4c8:	f7f8 ff23 	bl	8004312 <_close>
 800b4cc:	1c43      	adds	r3, r0, #1
 800b4ce:	d102      	bne.n	800b4d6 <_close_r+0x1a>
 800b4d0:	6823      	ldr	r3, [r4, #0]
 800b4d2:	b103      	cbz	r3, 800b4d6 <_close_r+0x1a>
 800b4d4:	602b      	str	r3, [r5, #0]
 800b4d6:	bd38      	pop	{r3, r4, r5, pc}
 800b4d8:	2000053c 	.word	0x2000053c

0800b4dc <_fstat_r>:
 800b4dc:	b538      	push	{r3, r4, r5, lr}
 800b4de:	4c07      	ldr	r4, [pc, #28]	; (800b4fc <_fstat_r+0x20>)
 800b4e0:	2300      	movs	r3, #0
 800b4e2:	4605      	mov	r5, r0
 800b4e4:	4608      	mov	r0, r1
 800b4e6:	4611      	mov	r1, r2
 800b4e8:	6023      	str	r3, [r4, #0]
 800b4ea:	f7f8 ff1e 	bl	800432a <_fstat>
 800b4ee:	1c43      	adds	r3, r0, #1
 800b4f0:	d102      	bne.n	800b4f8 <_fstat_r+0x1c>
 800b4f2:	6823      	ldr	r3, [r4, #0]
 800b4f4:	b103      	cbz	r3, 800b4f8 <_fstat_r+0x1c>
 800b4f6:	602b      	str	r3, [r5, #0]
 800b4f8:	bd38      	pop	{r3, r4, r5, pc}
 800b4fa:	bf00      	nop
 800b4fc:	2000053c 	.word	0x2000053c

0800b500 <_isatty_r>:
 800b500:	b538      	push	{r3, r4, r5, lr}
 800b502:	4c06      	ldr	r4, [pc, #24]	; (800b51c <_isatty_r+0x1c>)
 800b504:	2300      	movs	r3, #0
 800b506:	4605      	mov	r5, r0
 800b508:	4608      	mov	r0, r1
 800b50a:	6023      	str	r3, [r4, #0]
 800b50c:	f7f8 ff1d 	bl	800434a <_isatty>
 800b510:	1c43      	adds	r3, r0, #1
 800b512:	d102      	bne.n	800b51a <_isatty_r+0x1a>
 800b514:	6823      	ldr	r3, [r4, #0]
 800b516:	b103      	cbz	r3, 800b51a <_isatty_r+0x1a>
 800b518:	602b      	str	r3, [r5, #0]
 800b51a:	bd38      	pop	{r3, r4, r5, pc}
 800b51c:	2000053c 	.word	0x2000053c

0800b520 <_lseek_r>:
 800b520:	b538      	push	{r3, r4, r5, lr}
 800b522:	4c07      	ldr	r4, [pc, #28]	; (800b540 <_lseek_r+0x20>)
 800b524:	4605      	mov	r5, r0
 800b526:	4608      	mov	r0, r1
 800b528:	4611      	mov	r1, r2
 800b52a:	2200      	movs	r2, #0
 800b52c:	6022      	str	r2, [r4, #0]
 800b52e:	461a      	mov	r2, r3
 800b530:	f7f8 ff16 	bl	8004360 <_lseek>
 800b534:	1c43      	adds	r3, r0, #1
 800b536:	d102      	bne.n	800b53e <_lseek_r+0x1e>
 800b538:	6823      	ldr	r3, [r4, #0]
 800b53a:	b103      	cbz	r3, 800b53e <_lseek_r+0x1e>
 800b53c:	602b      	str	r3, [r5, #0]
 800b53e:	bd38      	pop	{r3, r4, r5, pc}
 800b540:	2000053c 	.word	0x2000053c

0800b544 <__ascii_mbtowc>:
 800b544:	b082      	sub	sp, #8
 800b546:	b901      	cbnz	r1, 800b54a <__ascii_mbtowc+0x6>
 800b548:	a901      	add	r1, sp, #4
 800b54a:	b142      	cbz	r2, 800b55e <__ascii_mbtowc+0x1a>
 800b54c:	b14b      	cbz	r3, 800b562 <__ascii_mbtowc+0x1e>
 800b54e:	7813      	ldrb	r3, [r2, #0]
 800b550:	600b      	str	r3, [r1, #0]
 800b552:	7812      	ldrb	r2, [r2, #0]
 800b554:	1c10      	adds	r0, r2, #0
 800b556:	bf18      	it	ne
 800b558:	2001      	movne	r0, #1
 800b55a:	b002      	add	sp, #8
 800b55c:	4770      	bx	lr
 800b55e:	4610      	mov	r0, r2
 800b560:	e7fb      	b.n	800b55a <__ascii_mbtowc+0x16>
 800b562:	f06f 0001 	mvn.w	r0, #1
 800b566:	e7f8      	b.n	800b55a <__ascii_mbtowc+0x16>

0800b568 <__malloc_lock>:
 800b568:	4770      	bx	lr

0800b56a <__malloc_unlock>:
 800b56a:	4770      	bx	lr

0800b56c <_read_r>:
 800b56c:	b538      	push	{r3, r4, r5, lr}
 800b56e:	4c07      	ldr	r4, [pc, #28]	; (800b58c <_read_r+0x20>)
 800b570:	4605      	mov	r5, r0
 800b572:	4608      	mov	r0, r1
 800b574:	4611      	mov	r1, r2
 800b576:	2200      	movs	r2, #0
 800b578:	6022      	str	r2, [r4, #0]
 800b57a:	461a      	mov	r2, r3
 800b57c:	f7f8 feac 	bl	80042d8 <_read>
 800b580:	1c43      	adds	r3, r0, #1
 800b582:	d102      	bne.n	800b58a <_read_r+0x1e>
 800b584:	6823      	ldr	r3, [r4, #0]
 800b586:	b103      	cbz	r3, 800b58a <_read_r+0x1e>
 800b588:	602b      	str	r3, [r5, #0]
 800b58a:	bd38      	pop	{r3, r4, r5, pc}
 800b58c:	2000053c 	.word	0x2000053c

0800b590 <__ascii_wctomb>:
 800b590:	b149      	cbz	r1, 800b5a6 <__ascii_wctomb+0x16>
 800b592:	2aff      	cmp	r2, #255	; 0xff
 800b594:	bf85      	ittet	hi
 800b596:	238a      	movhi	r3, #138	; 0x8a
 800b598:	6003      	strhi	r3, [r0, #0]
 800b59a:	700a      	strbls	r2, [r1, #0]
 800b59c:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800b5a0:	bf98      	it	ls
 800b5a2:	2001      	movls	r0, #1
 800b5a4:	4770      	bx	lr
 800b5a6:	4608      	mov	r0, r1
 800b5a8:	4770      	bx	lr
	...

0800b5ac <asinf>:
 800b5ac:	b510      	push	{r4, lr}
 800b5ae:	ed2d 8b02 	vpush	{d8}
 800b5b2:	4c27      	ldr	r4, [pc, #156]	; (800b650 <asinf+0xa4>)
 800b5b4:	b08a      	sub	sp, #40	; 0x28
 800b5b6:	eeb0 8a40 	vmov.f32	s16, s0
 800b5ba:	f000 f9b5 	bl	800b928 <__ieee754_asinf>
 800b5be:	f994 3000 	ldrsb.w	r3, [r4]
 800b5c2:	3301      	adds	r3, #1
 800b5c4:	eef0 8a40 	vmov.f32	s17, s0
 800b5c8:	d03c      	beq.n	800b644 <asinf+0x98>
 800b5ca:	eeb4 8a48 	vcmp.f32	s16, s16
 800b5ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b5d2:	d637      	bvs.n	800b644 <asinf+0x98>
 800b5d4:	eeb0 0a48 	vmov.f32	s0, s16
 800b5d8:	f000 fede 	bl	800c398 <fabsf>
 800b5dc:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800b5e0:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800b5e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b5e8:	dd2c      	ble.n	800b644 <asinf+0x98>
 800b5ea:	2301      	movs	r3, #1
 800b5ec:	9300      	str	r3, [sp, #0]
 800b5ee:	4b19      	ldr	r3, [pc, #100]	; (800b654 <asinf+0xa8>)
 800b5f0:	9301      	str	r3, [sp, #4]
 800b5f2:	ee18 0a10 	vmov	r0, s16
 800b5f6:	2300      	movs	r3, #0
 800b5f8:	9308      	str	r3, [sp, #32]
 800b5fa:	f7f4 ffa5 	bl	8000548 <__aeabi_f2d>
 800b5fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b602:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b606:	4814      	ldr	r0, [pc, #80]	; (800b658 <asinf+0xac>)
 800b608:	f000 fdea 	bl	800c1e0 <nan>
 800b60c:	f994 3000 	ldrsb.w	r3, [r4]
 800b610:	2b02      	cmp	r3, #2
 800b612:	ed8d 0b06 	vstr	d0, [sp, #24]
 800b616:	d104      	bne.n	800b622 <asinf+0x76>
 800b618:	f7fd fc0c 	bl	8008e34 <__errno>
 800b61c:	2321      	movs	r3, #33	; 0x21
 800b61e:	6003      	str	r3, [r0, #0]
 800b620:	e004      	b.n	800b62c <asinf+0x80>
 800b622:	4668      	mov	r0, sp
 800b624:	f000 fdd9 	bl	800c1da <matherr>
 800b628:	2800      	cmp	r0, #0
 800b62a:	d0f5      	beq.n	800b618 <asinf+0x6c>
 800b62c:	9b08      	ldr	r3, [sp, #32]
 800b62e:	b11b      	cbz	r3, 800b638 <asinf+0x8c>
 800b630:	f7fd fc00 	bl	8008e34 <__errno>
 800b634:	9b08      	ldr	r3, [sp, #32]
 800b636:	6003      	str	r3, [r0, #0]
 800b638:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b63c:	f7f5 fab4 	bl	8000ba8 <__aeabi_d2f>
 800b640:	ee08 0a90 	vmov	s17, r0
 800b644:	eeb0 0a68 	vmov.f32	s0, s17
 800b648:	b00a      	add	sp, #40	; 0x28
 800b64a:	ecbd 8b02 	vpop	{d8}
 800b64e:	bd10      	pop	{r4, pc}
 800b650:	200001e0 	.word	0x200001e0
 800b654:	0800cb70 	.word	0x0800cb70
 800b658:	0800ca59 	.word	0x0800ca59

0800b65c <atan2f>:
 800b65c:	f000 ba4c 	b.w	800baf8 <__ieee754_atan2f>

0800b660 <powf>:
 800b660:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 800b664:	ed2d 8b04 	vpush	{d8-d9}
 800b668:	4ca7      	ldr	r4, [pc, #668]	; (800b908 <powf+0x2a8>)
 800b66a:	b08a      	sub	sp, #40	; 0x28
 800b66c:	eef0 8a40 	vmov.f32	s17, s0
 800b670:	eeb0 8a60 	vmov.f32	s16, s1
 800b674:	f000 faee 	bl	800bc54 <__ieee754_powf>
 800b678:	f994 5000 	ldrsb.w	r5, [r4]
 800b67c:	1c6b      	adds	r3, r5, #1
 800b67e:	eeb0 9a40 	vmov.f32	s18, s0
 800b682:	4626      	mov	r6, r4
 800b684:	d05f      	beq.n	800b746 <powf+0xe6>
 800b686:	eeb4 8a48 	vcmp.f32	s16, s16
 800b68a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b68e:	d65a      	bvs.n	800b746 <powf+0xe6>
 800b690:	eef4 8a68 	vcmp.f32	s17, s17
 800b694:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b698:	d721      	bvc.n	800b6de <powf+0x7e>
 800b69a:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800b69e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b6a2:	d150      	bne.n	800b746 <powf+0xe6>
 800b6a4:	2301      	movs	r3, #1
 800b6a6:	9300      	str	r3, [sp, #0]
 800b6a8:	4b98      	ldr	r3, [pc, #608]	; (800b90c <powf+0x2ac>)
 800b6aa:	9301      	str	r3, [sp, #4]
 800b6ac:	ee18 0a90 	vmov	r0, s17
 800b6b0:	2300      	movs	r3, #0
 800b6b2:	9308      	str	r3, [sp, #32]
 800b6b4:	f7f4 ff48 	bl	8000548 <__aeabi_f2d>
 800b6b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b6bc:	ee18 0a10 	vmov	r0, s16
 800b6c0:	f7f4 ff42 	bl	8000548 <__aeabi_f2d>
 800b6c4:	4b92      	ldr	r3, [pc, #584]	; (800b910 <powf+0x2b0>)
 800b6c6:	2200      	movs	r2, #0
 800b6c8:	2d02      	cmp	r5, #2
 800b6ca:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b6ce:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b6d2:	d032      	beq.n	800b73a <powf+0xda>
 800b6d4:	4668      	mov	r0, sp
 800b6d6:	f000 fd80 	bl	800c1da <matherr>
 800b6da:	bb40      	cbnz	r0, 800b72e <powf+0xce>
 800b6dc:	e065      	b.n	800b7aa <powf+0x14a>
 800b6de:	eddf 9a8d 	vldr	s19, [pc, #564]	; 800b914 <powf+0x2b4>
 800b6e2:	eef4 8a69 	vcmp.f32	s17, s19
 800b6e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b6ea:	d163      	bne.n	800b7b4 <powf+0x154>
 800b6ec:	eeb4 8a69 	vcmp.f32	s16, s19
 800b6f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b6f4:	d12e      	bne.n	800b754 <powf+0xf4>
 800b6f6:	2301      	movs	r3, #1
 800b6f8:	9300      	str	r3, [sp, #0]
 800b6fa:	4b84      	ldr	r3, [pc, #528]	; (800b90c <powf+0x2ac>)
 800b6fc:	9301      	str	r3, [sp, #4]
 800b6fe:	ee18 0a90 	vmov	r0, s17
 800b702:	2300      	movs	r3, #0
 800b704:	9308      	str	r3, [sp, #32]
 800b706:	f7f4 ff1f 	bl	8000548 <__aeabi_f2d>
 800b70a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b70e:	ee18 0a10 	vmov	r0, s16
 800b712:	f7f4 ff19 	bl	8000548 <__aeabi_f2d>
 800b716:	2200      	movs	r2, #0
 800b718:	2300      	movs	r3, #0
 800b71a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b71e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b722:	2d00      	cmp	r5, #0
 800b724:	d0d6      	beq.n	800b6d4 <powf+0x74>
 800b726:	4b7a      	ldr	r3, [pc, #488]	; (800b910 <powf+0x2b0>)
 800b728:	2200      	movs	r2, #0
 800b72a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b72e:	9b08      	ldr	r3, [sp, #32]
 800b730:	b11b      	cbz	r3, 800b73a <powf+0xda>
 800b732:	f7fd fb7f 	bl	8008e34 <__errno>
 800b736:	9b08      	ldr	r3, [sp, #32]
 800b738:	6003      	str	r3, [r0, #0]
 800b73a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b73e:	f7f5 fa33 	bl	8000ba8 <__aeabi_d2f>
 800b742:	ee09 0a10 	vmov	s18, r0
 800b746:	eeb0 0a49 	vmov.f32	s0, s18
 800b74a:	b00a      	add	sp, #40	; 0x28
 800b74c:	ecbd 8b04 	vpop	{d8-d9}
 800b750:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800b754:	eeb0 0a48 	vmov.f32	s0, s16
 800b758:	f000 fe25 	bl	800c3a6 <finitef>
 800b75c:	2800      	cmp	r0, #0
 800b75e:	d0f2      	beq.n	800b746 <powf+0xe6>
 800b760:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800b764:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b768:	d5ed      	bpl.n	800b746 <powf+0xe6>
 800b76a:	2301      	movs	r3, #1
 800b76c:	9300      	str	r3, [sp, #0]
 800b76e:	4b67      	ldr	r3, [pc, #412]	; (800b90c <powf+0x2ac>)
 800b770:	9301      	str	r3, [sp, #4]
 800b772:	ee18 0a90 	vmov	r0, s17
 800b776:	2300      	movs	r3, #0
 800b778:	9308      	str	r3, [sp, #32]
 800b77a:	f7f4 fee5 	bl	8000548 <__aeabi_f2d>
 800b77e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b782:	ee18 0a10 	vmov	r0, s16
 800b786:	f7f4 fedf 	bl	8000548 <__aeabi_f2d>
 800b78a:	f994 3000 	ldrsb.w	r3, [r4]
 800b78e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b792:	b923      	cbnz	r3, 800b79e <powf+0x13e>
 800b794:	2200      	movs	r2, #0
 800b796:	2300      	movs	r3, #0
 800b798:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b79c:	e79a      	b.n	800b6d4 <powf+0x74>
 800b79e:	495e      	ldr	r1, [pc, #376]	; (800b918 <powf+0x2b8>)
 800b7a0:	2000      	movs	r0, #0
 800b7a2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b7a6:	2b02      	cmp	r3, #2
 800b7a8:	d194      	bne.n	800b6d4 <powf+0x74>
 800b7aa:	f7fd fb43 	bl	8008e34 <__errno>
 800b7ae:	2321      	movs	r3, #33	; 0x21
 800b7b0:	6003      	str	r3, [r0, #0]
 800b7b2:	e7bc      	b.n	800b72e <powf+0xce>
 800b7b4:	f000 fdf7 	bl	800c3a6 <finitef>
 800b7b8:	4605      	mov	r5, r0
 800b7ba:	2800      	cmp	r0, #0
 800b7bc:	d173      	bne.n	800b8a6 <powf+0x246>
 800b7be:	eeb0 0a68 	vmov.f32	s0, s17
 800b7c2:	f000 fdf0 	bl	800c3a6 <finitef>
 800b7c6:	2800      	cmp	r0, #0
 800b7c8:	d06d      	beq.n	800b8a6 <powf+0x246>
 800b7ca:	eeb0 0a48 	vmov.f32	s0, s16
 800b7ce:	f000 fdea 	bl	800c3a6 <finitef>
 800b7d2:	2800      	cmp	r0, #0
 800b7d4:	d067      	beq.n	800b8a6 <powf+0x246>
 800b7d6:	ee18 0a90 	vmov	r0, s17
 800b7da:	f7f4 feb5 	bl	8000548 <__aeabi_f2d>
 800b7de:	4680      	mov	r8, r0
 800b7e0:	ee18 0a10 	vmov	r0, s16
 800b7e4:	4689      	mov	r9, r1
 800b7e6:	f7f4 feaf 	bl	8000548 <__aeabi_f2d>
 800b7ea:	eeb4 9a49 	vcmp.f32	s18, s18
 800b7ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b7f2:	f994 4000 	ldrsb.w	r4, [r4]
 800b7f6:	4b45      	ldr	r3, [pc, #276]	; (800b90c <powf+0x2ac>)
 800b7f8:	d713      	bvc.n	800b822 <powf+0x1c2>
 800b7fa:	2201      	movs	r2, #1
 800b7fc:	e9cd 2300 	strd	r2, r3, [sp]
 800b800:	9508      	str	r5, [sp, #32]
 800b802:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800b806:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b80a:	2c00      	cmp	r4, #0
 800b80c:	d0c2      	beq.n	800b794 <powf+0x134>
 800b80e:	eec9 7aa9 	vdiv.f32	s15, s19, s19
 800b812:	ee17 0a90 	vmov	r0, s15
 800b816:	f7f4 fe97 	bl	8000548 <__aeabi_f2d>
 800b81a:	2c02      	cmp	r4, #2
 800b81c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b820:	e7c2      	b.n	800b7a8 <powf+0x148>
 800b822:	2203      	movs	r2, #3
 800b824:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800b828:	e9cd 2300 	strd	r2, r3, [sp]
 800b82c:	9508      	str	r5, [sp, #32]
 800b82e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800b832:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b836:	ee28 8a27 	vmul.f32	s16, s16, s15
 800b83a:	b9fc      	cbnz	r4, 800b87c <powf+0x21c>
 800b83c:	4b37      	ldr	r3, [pc, #220]	; (800b91c <powf+0x2bc>)
 800b83e:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 800b842:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800b846:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b84a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b84e:	d553      	bpl.n	800b8f8 <powf+0x298>
 800b850:	eeb0 0a48 	vmov.f32	s0, s16
 800b854:	f000 fdb8 	bl	800c3c8 <rintf>
 800b858:	eeb4 0a48 	vcmp.f32	s0, s16
 800b85c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b860:	d004      	beq.n	800b86c <powf+0x20c>
 800b862:	4b2f      	ldr	r3, [pc, #188]	; (800b920 <powf+0x2c0>)
 800b864:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800b868:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b86c:	f996 3000 	ldrsb.w	r3, [r6]
 800b870:	2b02      	cmp	r3, #2
 800b872:	d141      	bne.n	800b8f8 <powf+0x298>
 800b874:	f7fd fade 	bl	8008e34 <__errno>
 800b878:	2322      	movs	r3, #34	; 0x22
 800b87a:	e799      	b.n	800b7b0 <powf+0x150>
 800b87c:	4b29      	ldr	r3, [pc, #164]	; (800b924 <powf+0x2c4>)
 800b87e:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 800b882:	2200      	movs	r2, #0
 800b884:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b888:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b88c:	d5ee      	bpl.n	800b86c <powf+0x20c>
 800b88e:	eeb0 0a48 	vmov.f32	s0, s16
 800b892:	f000 fd99 	bl	800c3c8 <rintf>
 800b896:	eeb4 0a48 	vcmp.f32	s0, s16
 800b89a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b89e:	d0e5      	beq.n	800b86c <powf+0x20c>
 800b8a0:	2200      	movs	r2, #0
 800b8a2:	4b1d      	ldr	r3, [pc, #116]	; (800b918 <powf+0x2b8>)
 800b8a4:	e7e0      	b.n	800b868 <powf+0x208>
 800b8a6:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800b8aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8ae:	f47f af4a 	bne.w	800b746 <powf+0xe6>
 800b8b2:	eeb0 0a68 	vmov.f32	s0, s17
 800b8b6:	f000 fd76 	bl	800c3a6 <finitef>
 800b8ba:	2800      	cmp	r0, #0
 800b8bc:	f43f af43 	beq.w	800b746 <powf+0xe6>
 800b8c0:	eeb0 0a48 	vmov.f32	s0, s16
 800b8c4:	f000 fd6f 	bl	800c3a6 <finitef>
 800b8c8:	2800      	cmp	r0, #0
 800b8ca:	f43f af3c 	beq.w	800b746 <powf+0xe6>
 800b8ce:	2304      	movs	r3, #4
 800b8d0:	9300      	str	r3, [sp, #0]
 800b8d2:	4b0e      	ldr	r3, [pc, #56]	; (800b90c <powf+0x2ac>)
 800b8d4:	9301      	str	r3, [sp, #4]
 800b8d6:	ee18 0a90 	vmov	r0, s17
 800b8da:	2300      	movs	r3, #0
 800b8dc:	9308      	str	r3, [sp, #32]
 800b8de:	f7f4 fe33 	bl	8000548 <__aeabi_f2d>
 800b8e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b8e6:	ee18 0a10 	vmov	r0, s16
 800b8ea:	f7f4 fe2d 	bl	8000548 <__aeabi_f2d>
 800b8ee:	2200      	movs	r2, #0
 800b8f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b8f4:	2300      	movs	r3, #0
 800b8f6:	e7b7      	b.n	800b868 <powf+0x208>
 800b8f8:	4668      	mov	r0, sp
 800b8fa:	f000 fc6e 	bl	800c1da <matherr>
 800b8fe:	2800      	cmp	r0, #0
 800b900:	f47f af15 	bne.w	800b72e <powf+0xce>
 800b904:	e7b6      	b.n	800b874 <powf+0x214>
 800b906:	bf00      	nop
 800b908:	200001e0 	.word	0x200001e0
 800b90c:	0800cb76 	.word	0x0800cb76
 800b910:	3ff00000 	.word	0x3ff00000
 800b914:	00000000 	.word	0x00000000
 800b918:	fff00000 	.word	0xfff00000
 800b91c:	47efffff 	.word	0x47efffff
 800b920:	c7efffff 	.word	0xc7efffff
 800b924:	7ff00000 	.word	0x7ff00000

0800b928 <__ieee754_asinf>:
 800b928:	b538      	push	{r3, r4, r5, lr}
 800b92a:	ee10 5a10 	vmov	r5, s0
 800b92e:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 800b932:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 800b936:	ed2d 8b04 	vpush	{d8-d9}
 800b93a:	d10c      	bne.n	800b956 <__ieee754_asinf+0x2e>
 800b93c:	eddf 7a5e 	vldr	s15, [pc, #376]	; 800bab8 <__ieee754_asinf+0x190>
 800b940:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 800babc <__ieee754_asinf+0x194>
 800b944:	ee60 7a27 	vmul.f32	s15, s0, s15
 800b948:	eee0 7a07 	vfma.f32	s15, s0, s14
 800b94c:	eeb0 0a67 	vmov.f32	s0, s15
 800b950:	ecbd 8b04 	vpop	{d8-d9}
 800b954:	bd38      	pop	{r3, r4, r5, pc}
 800b956:	dd04      	ble.n	800b962 <__ieee754_asinf+0x3a>
 800b958:	ee70 7a40 	vsub.f32	s15, s0, s0
 800b95c:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800b960:	e7f6      	b.n	800b950 <__ieee754_asinf+0x28>
 800b962:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 800b966:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 800b96a:	da0b      	bge.n	800b984 <__ieee754_asinf+0x5c>
 800b96c:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 800b970:	da52      	bge.n	800ba18 <__ieee754_asinf+0xf0>
 800b972:	eddf 7a53 	vldr	s15, [pc, #332]	; 800bac0 <__ieee754_asinf+0x198>
 800b976:	ee70 7a27 	vadd.f32	s15, s0, s15
 800b97a:	eef4 7ae8 	vcmpe.f32	s15, s17
 800b97e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b982:	dce5      	bgt.n	800b950 <__ieee754_asinf+0x28>
 800b984:	f000 fd08 	bl	800c398 <fabsf>
 800b988:	ee38 0ac0 	vsub.f32	s0, s17, s0
 800b98c:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 800b990:	ee20 8a08 	vmul.f32	s16, s0, s16
 800b994:	eddf 7a4b 	vldr	s15, [pc, #300]	; 800bac4 <__ieee754_asinf+0x19c>
 800b998:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 800bac8 <__ieee754_asinf+0x1a0>
 800b99c:	ed9f 9a4b 	vldr	s18, [pc, #300]	; 800bacc <__ieee754_asinf+0x1a4>
 800b9a0:	eea8 7a27 	vfma.f32	s14, s16, s15
 800b9a4:	eddf 7a4a 	vldr	s15, [pc, #296]	; 800bad0 <__ieee754_asinf+0x1a8>
 800b9a8:	eee7 7a08 	vfma.f32	s15, s14, s16
 800b9ac:	ed9f 7a49 	vldr	s14, [pc, #292]	; 800bad4 <__ieee754_asinf+0x1ac>
 800b9b0:	eea7 7a88 	vfma.f32	s14, s15, s16
 800b9b4:	eddf 7a48 	vldr	s15, [pc, #288]	; 800bad8 <__ieee754_asinf+0x1b0>
 800b9b8:	eee7 7a08 	vfma.f32	s15, s14, s16
 800b9bc:	ed9f 7a47 	vldr	s14, [pc, #284]	; 800badc <__ieee754_asinf+0x1b4>
 800b9c0:	eea7 9a88 	vfma.f32	s18, s15, s16
 800b9c4:	eddf 7a46 	vldr	s15, [pc, #280]	; 800bae0 <__ieee754_asinf+0x1b8>
 800b9c8:	eee8 7a07 	vfma.f32	s15, s16, s14
 800b9cc:	ed9f 7a45 	vldr	s14, [pc, #276]	; 800bae4 <__ieee754_asinf+0x1bc>
 800b9d0:	eea7 7a88 	vfma.f32	s14, s15, s16
 800b9d4:	eddf 7a44 	vldr	s15, [pc, #272]	; 800bae8 <__ieee754_asinf+0x1c0>
 800b9d8:	eee7 7a08 	vfma.f32	s15, s14, s16
 800b9dc:	eeb0 0a48 	vmov.f32	s0, s16
 800b9e0:	eee7 8a88 	vfma.f32	s17, s15, s16
 800b9e4:	f000 fbf6 	bl	800c1d4 <__ieee754_sqrtf>
 800b9e8:	4b40      	ldr	r3, [pc, #256]	; (800baec <__ieee754_asinf+0x1c4>)
 800b9ea:	ee29 9a08 	vmul.f32	s18, s18, s16
 800b9ee:	429c      	cmp	r4, r3
 800b9f0:	ee89 6a28 	vdiv.f32	s12, s18, s17
 800b9f4:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800b9f8:	dd3d      	ble.n	800ba76 <__ieee754_asinf+0x14e>
 800b9fa:	eea0 0a06 	vfma.f32	s0, s0, s12
 800b9fe:	eddf 7a3c 	vldr	s15, [pc, #240]	; 800baf0 <__ieee754_asinf+0x1c8>
 800ba02:	eee0 7a07 	vfma.f32	s15, s0, s14
 800ba06:	ed9f 0a2d 	vldr	s0, [pc, #180]	; 800babc <__ieee754_asinf+0x194>
 800ba0a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ba0e:	2d00      	cmp	r5, #0
 800ba10:	bfd8      	it	le
 800ba12:	eeb1 0a40 	vnegle.f32	s0, s0
 800ba16:	e79b      	b.n	800b950 <__ieee754_asinf+0x28>
 800ba18:	ee60 7a00 	vmul.f32	s15, s0, s0
 800ba1c:	eddf 6a29 	vldr	s13, [pc, #164]	; 800bac4 <__ieee754_asinf+0x19c>
 800ba20:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800bac8 <__ieee754_asinf+0x1a0>
 800ba24:	ed9f 6a2d 	vldr	s12, [pc, #180]	; 800badc <__ieee754_asinf+0x1b4>
 800ba28:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800ba2c:	eddf 6a28 	vldr	s13, [pc, #160]	; 800bad0 <__ieee754_asinf+0x1a8>
 800ba30:	eee7 6a27 	vfma.f32	s13, s14, s15
 800ba34:	ed9f 7a27 	vldr	s14, [pc, #156]	; 800bad4 <__ieee754_asinf+0x1ac>
 800ba38:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800ba3c:	eddf 6a26 	vldr	s13, [pc, #152]	; 800bad8 <__ieee754_asinf+0x1b0>
 800ba40:	eee7 6a27 	vfma.f32	s13, s14, s15
 800ba44:	ed9f 7a21 	vldr	s14, [pc, #132]	; 800bacc <__ieee754_asinf+0x1a4>
 800ba48:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800ba4c:	eddf 6a24 	vldr	s13, [pc, #144]	; 800bae0 <__ieee754_asinf+0x1b8>
 800ba50:	eee7 6a86 	vfma.f32	s13, s15, s12
 800ba54:	ed9f 6a23 	vldr	s12, [pc, #140]	; 800bae4 <__ieee754_asinf+0x1bc>
 800ba58:	eea6 6aa7 	vfma.f32	s12, s13, s15
 800ba5c:	eddf 6a22 	vldr	s13, [pc, #136]	; 800bae8 <__ieee754_asinf+0x1c0>
 800ba60:	eee6 6a27 	vfma.f32	s13, s12, s15
 800ba64:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ba68:	eee6 8aa7 	vfma.f32	s17, s13, s15
 800ba6c:	eec7 7a28 	vdiv.f32	s15, s14, s17
 800ba70:	eea0 0a27 	vfma.f32	s0, s0, s15
 800ba74:	e76c      	b.n	800b950 <__ieee754_asinf+0x28>
 800ba76:	ee10 3a10 	vmov	r3, s0
 800ba7a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800ba7e:	f023 030f 	bic.w	r3, r3, #15
 800ba82:	ee07 3a90 	vmov	s15, r3
 800ba86:	eef1 6a67 	vneg.f32	s13, s15
 800ba8a:	eea6 8aa7 	vfma.f32	s16, s13, s15
 800ba8e:	ee70 5a00 	vadd.f32	s11, s0, s0
 800ba92:	ee37 0a80 	vadd.f32	s0, s15, s0
 800ba96:	eddf 7a08 	vldr	s15, [pc, #32]	; 800bab8 <__ieee754_asinf+0x190>
 800ba9a:	ee88 5a00 	vdiv.f32	s10, s16, s0
 800ba9e:	ed9f 0a15 	vldr	s0, [pc, #84]	; 800baf4 <__ieee754_asinf+0x1cc>
 800baa2:	eee5 7a47 	vfms.f32	s15, s10, s14
 800baa6:	eed5 7a86 	vfnms.f32	s15, s11, s12
 800baaa:	eeb0 6a40 	vmov.f32	s12, s0
 800baae:	eea6 6a87 	vfma.f32	s12, s13, s14
 800bab2:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800bab6:	e7a8      	b.n	800ba0a <__ieee754_asinf+0xe2>
 800bab8:	b33bbd2e 	.word	0xb33bbd2e
 800babc:	3fc90fdb 	.word	0x3fc90fdb
 800bac0:	7149f2ca 	.word	0x7149f2ca
 800bac4:	3811ef08 	.word	0x3811ef08
 800bac8:	3a4f7f04 	.word	0x3a4f7f04
 800bacc:	3e2aaaab 	.word	0x3e2aaaab
 800bad0:	bd241146 	.word	0xbd241146
 800bad4:	3e4e0aa8 	.word	0x3e4e0aa8
 800bad8:	bea6b090 	.word	0xbea6b090
 800badc:	3d9dc62e 	.word	0x3d9dc62e
 800bae0:	bf303361 	.word	0xbf303361
 800bae4:	4001572d 	.word	0x4001572d
 800bae8:	c019d139 	.word	0xc019d139
 800baec:	3f799999 	.word	0x3f799999
 800baf0:	333bbd2e 	.word	0x333bbd2e
 800baf4:	3f490fdb 	.word	0x3f490fdb

0800baf8 <__ieee754_atan2f>:
 800baf8:	ee10 2a90 	vmov	r2, s1
 800bafc:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 800bb00:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800bb04:	b510      	push	{r4, lr}
 800bb06:	eef0 7a40 	vmov.f32	s15, s0
 800bb0a:	dc06      	bgt.n	800bb1a <__ieee754_atan2f+0x22>
 800bb0c:	ee10 0a10 	vmov	r0, s0
 800bb10:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800bb14:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800bb18:	dd04      	ble.n	800bb24 <__ieee754_atan2f+0x2c>
 800bb1a:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800bb1e:	eeb0 0a67 	vmov.f32	s0, s15
 800bb22:	bd10      	pop	{r4, pc}
 800bb24:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 800bb28:	d103      	bne.n	800bb32 <__ieee754_atan2f+0x3a>
 800bb2a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bb2e:	f000 bb5f 	b.w	800c1f0 <atanf>
 800bb32:	1794      	asrs	r4, r2, #30
 800bb34:	f004 0402 	and.w	r4, r4, #2
 800bb38:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800bb3c:	b943      	cbnz	r3, 800bb50 <__ieee754_atan2f+0x58>
 800bb3e:	2c02      	cmp	r4, #2
 800bb40:	d06e      	beq.n	800bc20 <__ieee754_atan2f+0x128>
 800bb42:	ed9f 7a39 	vldr	s14, [pc, #228]	; 800bc28 <__ieee754_atan2f+0x130>
 800bb46:	2c03      	cmp	r4, #3
 800bb48:	bf08      	it	eq
 800bb4a:	eef0 7a47 	vmoveq.f32	s15, s14
 800bb4e:	e7e6      	b.n	800bb1e <__ieee754_atan2f+0x26>
 800bb50:	b941      	cbnz	r1, 800bb64 <__ieee754_atan2f+0x6c>
 800bb52:	eddf 7a36 	vldr	s15, [pc, #216]	; 800bc2c <__ieee754_atan2f+0x134>
 800bb56:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800bc30 <__ieee754_atan2f+0x138>
 800bb5a:	2800      	cmp	r0, #0
 800bb5c:	bfb8      	it	lt
 800bb5e:	eef0 7a47 	vmovlt.f32	s15, s14
 800bb62:	e7dc      	b.n	800bb1e <__ieee754_atan2f+0x26>
 800bb64:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800bb68:	d122      	bne.n	800bbb0 <__ieee754_atan2f+0xb8>
 800bb6a:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800bb6e:	d112      	bne.n	800bb96 <__ieee754_atan2f+0x9e>
 800bb70:	2c02      	cmp	r4, #2
 800bb72:	d00a      	beq.n	800bb8a <__ieee754_atan2f+0x92>
 800bb74:	2c03      	cmp	r4, #3
 800bb76:	d00b      	beq.n	800bb90 <__ieee754_atan2f+0x98>
 800bb78:	eddf 7a2e 	vldr	s15, [pc, #184]	; 800bc34 <__ieee754_atan2f+0x13c>
 800bb7c:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 800bc38 <__ieee754_atan2f+0x140>
 800bb80:	2c01      	cmp	r4, #1
 800bb82:	bf18      	it	ne
 800bb84:	eef0 7a47 	vmovne.f32	s15, s14
 800bb88:	e7c9      	b.n	800bb1e <__ieee754_atan2f+0x26>
 800bb8a:	eddf 7a2c 	vldr	s15, [pc, #176]	; 800bc3c <__ieee754_atan2f+0x144>
 800bb8e:	e7c6      	b.n	800bb1e <__ieee754_atan2f+0x26>
 800bb90:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800bc40 <__ieee754_atan2f+0x148>
 800bb94:	e7c3      	b.n	800bb1e <__ieee754_atan2f+0x26>
 800bb96:	2c02      	cmp	r4, #2
 800bb98:	d042      	beq.n	800bc20 <__ieee754_atan2f+0x128>
 800bb9a:	2c03      	cmp	r4, #3
 800bb9c:	d005      	beq.n	800bbaa <__ieee754_atan2f+0xb2>
 800bb9e:	2c01      	cmp	r4, #1
 800bba0:	eddf 7a28 	vldr	s15, [pc, #160]	; 800bc44 <__ieee754_atan2f+0x14c>
 800bba4:	ed9f 7a28 	vldr	s14, [pc, #160]	; 800bc48 <__ieee754_atan2f+0x150>
 800bba8:	e7eb      	b.n	800bb82 <__ieee754_atan2f+0x8a>
 800bbaa:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800bc28 <__ieee754_atan2f+0x130>
 800bbae:	e7b6      	b.n	800bb1e <__ieee754_atan2f+0x26>
 800bbb0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800bbb4:	d0cd      	beq.n	800bb52 <__ieee754_atan2f+0x5a>
 800bbb6:	1a5b      	subs	r3, r3, r1
 800bbb8:	15db      	asrs	r3, r3, #23
 800bbba:	2b3c      	cmp	r3, #60	; 0x3c
 800bbbc:	dc1a      	bgt.n	800bbf4 <__ieee754_atan2f+0xfc>
 800bbbe:	2a00      	cmp	r2, #0
 800bbc0:	da01      	bge.n	800bbc6 <__ieee754_atan2f+0xce>
 800bbc2:	333c      	adds	r3, #60	; 0x3c
 800bbc4:	db19      	blt.n	800bbfa <__ieee754_atan2f+0x102>
 800bbc6:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800bbca:	f000 fbe5 	bl	800c398 <fabsf>
 800bbce:	f000 fb0f 	bl	800c1f0 <atanf>
 800bbd2:	eef0 7a40 	vmov.f32	s15, s0
 800bbd6:	2c01      	cmp	r4, #1
 800bbd8:	d012      	beq.n	800bc00 <__ieee754_atan2f+0x108>
 800bbda:	2c02      	cmp	r4, #2
 800bbdc:	d017      	beq.n	800bc0e <__ieee754_atan2f+0x116>
 800bbde:	2c00      	cmp	r4, #0
 800bbe0:	d09d      	beq.n	800bb1e <__ieee754_atan2f+0x26>
 800bbe2:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 800bc4c <__ieee754_atan2f+0x154>
 800bbe6:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bbea:	ed9f 7a19 	vldr	s14, [pc, #100]	; 800bc50 <__ieee754_atan2f+0x158>
 800bbee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bbf2:	e794      	b.n	800bb1e <__ieee754_atan2f+0x26>
 800bbf4:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800bc2c <__ieee754_atan2f+0x134>
 800bbf8:	e7ed      	b.n	800bbd6 <__ieee754_atan2f+0xde>
 800bbfa:	eddf 7a13 	vldr	s15, [pc, #76]	; 800bc48 <__ieee754_atan2f+0x150>
 800bbfe:	e7ea      	b.n	800bbd6 <__ieee754_atan2f+0xde>
 800bc00:	ee17 3a90 	vmov	r3, s15
 800bc04:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800bc08:	ee07 3a90 	vmov	s15, r3
 800bc0c:	e787      	b.n	800bb1e <__ieee754_atan2f+0x26>
 800bc0e:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 800bc4c <__ieee754_atan2f+0x154>
 800bc12:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bc16:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 800bc50 <__ieee754_atan2f+0x158>
 800bc1a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bc1e:	e77e      	b.n	800bb1e <__ieee754_atan2f+0x26>
 800bc20:	eddf 7a0b 	vldr	s15, [pc, #44]	; 800bc50 <__ieee754_atan2f+0x158>
 800bc24:	e77b      	b.n	800bb1e <__ieee754_atan2f+0x26>
 800bc26:	bf00      	nop
 800bc28:	c0490fdb 	.word	0xc0490fdb
 800bc2c:	3fc90fdb 	.word	0x3fc90fdb
 800bc30:	bfc90fdb 	.word	0xbfc90fdb
 800bc34:	bf490fdb 	.word	0xbf490fdb
 800bc38:	3f490fdb 	.word	0x3f490fdb
 800bc3c:	4016cbe4 	.word	0x4016cbe4
 800bc40:	c016cbe4 	.word	0xc016cbe4
 800bc44:	80000000 	.word	0x80000000
 800bc48:	00000000 	.word	0x00000000
 800bc4c:	33bbbd2e 	.word	0x33bbbd2e
 800bc50:	40490fdb 	.word	0x40490fdb

0800bc54 <__ieee754_powf>:
 800bc54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc58:	ee10 5a90 	vmov	r5, s1
 800bc5c:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 800bc60:	ed2d 8b02 	vpush	{d8}
 800bc64:	eeb0 8a40 	vmov.f32	s16, s0
 800bc68:	eef0 8a60 	vmov.f32	s17, s1
 800bc6c:	f000 8293 	beq.w	800c196 <__ieee754_powf+0x542>
 800bc70:	ee10 8a10 	vmov	r8, s0
 800bc74:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 800bc78:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800bc7c:	dc06      	bgt.n	800bc8c <__ieee754_powf+0x38>
 800bc7e:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 800bc82:	dd0a      	ble.n	800bc9a <__ieee754_powf+0x46>
 800bc84:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 800bc88:	f000 8285 	beq.w	800c196 <__ieee754_powf+0x542>
 800bc8c:	ecbd 8b02 	vpop	{d8}
 800bc90:	48d9      	ldr	r0, [pc, #868]	; (800bff8 <__ieee754_powf+0x3a4>)
 800bc92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bc96:	f000 bb91 	b.w	800c3bc <nanf>
 800bc9a:	f1b8 0f00 	cmp.w	r8, #0
 800bc9e:	da1d      	bge.n	800bcdc <__ieee754_powf+0x88>
 800bca0:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 800bca4:	da2c      	bge.n	800bd00 <__ieee754_powf+0xac>
 800bca6:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 800bcaa:	db30      	blt.n	800bd0e <__ieee754_powf+0xba>
 800bcac:	15fb      	asrs	r3, r7, #23
 800bcae:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 800bcb2:	fa47 f603 	asr.w	r6, r7, r3
 800bcb6:	fa06 f303 	lsl.w	r3, r6, r3
 800bcba:	42bb      	cmp	r3, r7
 800bcbc:	d127      	bne.n	800bd0e <__ieee754_powf+0xba>
 800bcbe:	f006 0601 	and.w	r6, r6, #1
 800bcc2:	f1c6 0602 	rsb	r6, r6, #2
 800bcc6:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 800bcca:	d122      	bne.n	800bd12 <__ieee754_powf+0xbe>
 800bccc:	2d00      	cmp	r5, #0
 800bcce:	f280 8268 	bge.w	800c1a2 <__ieee754_powf+0x54e>
 800bcd2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800bcd6:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800bcda:	e00d      	b.n	800bcf8 <__ieee754_powf+0xa4>
 800bcdc:	2600      	movs	r6, #0
 800bcde:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 800bce2:	d1f0      	bne.n	800bcc6 <__ieee754_powf+0x72>
 800bce4:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 800bce8:	f000 8255 	beq.w	800c196 <__ieee754_powf+0x542>
 800bcec:	dd0a      	ble.n	800bd04 <__ieee754_powf+0xb0>
 800bcee:	2d00      	cmp	r5, #0
 800bcf0:	f280 8254 	bge.w	800c19c <__ieee754_powf+0x548>
 800bcf4:	ed9f 0ac1 	vldr	s0, [pc, #772]	; 800bffc <__ieee754_powf+0x3a8>
 800bcf8:	ecbd 8b02 	vpop	{d8}
 800bcfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bd00:	2602      	movs	r6, #2
 800bd02:	e7ec      	b.n	800bcde <__ieee754_powf+0x8a>
 800bd04:	2d00      	cmp	r5, #0
 800bd06:	daf5      	bge.n	800bcf4 <__ieee754_powf+0xa0>
 800bd08:	eeb1 0a68 	vneg.f32	s0, s17
 800bd0c:	e7f4      	b.n	800bcf8 <__ieee754_powf+0xa4>
 800bd0e:	2600      	movs	r6, #0
 800bd10:	e7d9      	b.n	800bcc6 <__ieee754_powf+0x72>
 800bd12:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 800bd16:	d102      	bne.n	800bd1e <__ieee754_powf+0xca>
 800bd18:	ee28 0a08 	vmul.f32	s0, s16, s16
 800bd1c:	e7ec      	b.n	800bcf8 <__ieee754_powf+0xa4>
 800bd1e:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 800bd22:	eeb0 0a48 	vmov.f32	s0, s16
 800bd26:	d108      	bne.n	800bd3a <__ieee754_powf+0xe6>
 800bd28:	f1b8 0f00 	cmp.w	r8, #0
 800bd2c:	db05      	blt.n	800bd3a <__ieee754_powf+0xe6>
 800bd2e:	ecbd 8b02 	vpop	{d8}
 800bd32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bd36:	f000 ba4d 	b.w	800c1d4 <__ieee754_sqrtf>
 800bd3a:	f000 fb2d 	bl	800c398 <fabsf>
 800bd3e:	b124      	cbz	r4, 800bd4a <__ieee754_powf+0xf6>
 800bd40:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 800bd44:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 800bd48:	d117      	bne.n	800bd7a <__ieee754_powf+0x126>
 800bd4a:	2d00      	cmp	r5, #0
 800bd4c:	bfbc      	itt	lt
 800bd4e:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 800bd52:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800bd56:	f1b8 0f00 	cmp.w	r8, #0
 800bd5a:	dacd      	bge.n	800bcf8 <__ieee754_powf+0xa4>
 800bd5c:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 800bd60:	ea54 0306 	orrs.w	r3, r4, r6
 800bd64:	d104      	bne.n	800bd70 <__ieee754_powf+0x11c>
 800bd66:	ee70 7a40 	vsub.f32	s15, s0, s0
 800bd6a:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800bd6e:	e7c3      	b.n	800bcf8 <__ieee754_powf+0xa4>
 800bd70:	2e01      	cmp	r6, #1
 800bd72:	d1c1      	bne.n	800bcf8 <__ieee754_powf+0xa4>
 800bd74:	eeb1 0a40 	vneg.f32	s0, s0
 800bd78:	e7be      	b.n	800bcf8 <__ieee754_powf+0xa4>
 800bd7a:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 800bd7e:	3801      	subs	r0, #1
 800bd80:	ea56 0300 	orrs.w	r3, r6, r0
 800bd84:	d104      	bne.n	800bd90 <__ieee754_powf+0x13c>
 800bd86:	ee38 8a48 	vsub.f32	s16, s16, s16
 800bd8a:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800bd8e:	e7b3      	b.n	800bcf8 <__ieee754_powf+0xa4>
 800bd90:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 800bd94:	dd6d      	ble.n	800be72 <__ieee754_powf+0x21e>
 800bd96:	4b9a      	ldr	r3, [pc, #616]	; (800c000 <__ieee754_powf+0x3ac>)
 800bd98:	429c      	cmp	r4, r3
 800bd9a:	dc06      	bgt.n	800bdaa <__ieee754_powf+0x156>
 800bd9c:	2d00      	cmp	r5, #0
 800bd9e:	daa9      	bge.n	800bcf4 <__ieee754_powf+0xa0>
 800bda0:	ed9f 0a98 	vldr	s0, [pc, #608]	; 800c004 <__ieee754_powf+0x3b0>
 800bda4:	ee20 0a00 	vmul.f32	s0, s0, s0
 800bda8:	e7a6      	b.n	800bcf8 <__ieee754_powf+0xa4>
 800bdaa:	4b97      	ldr	r3, [pc, #604]	; (800c008 <__ieee754_powf+0x3b4>)
 800bdac:	429c      	cmp	r4, r3
 800bdae:	dd02      	ble.n	800bdb6 <__ieee754_powf+0x162>
 800bdb0:	2d00      	cmp	r5, #0
 800bdb2:	dcf5      	bgt.n	800bda0 <__ieee754_powf+0x14c>
 800bdb4:	e79e      	b.n	800bcf4 <__ieee754_powf+0xa0>
 800bdb6:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800bdba:	ee30 0a67 	vsub.f32	s0, s0, s15
 800bdbe:	ed9f 7a93 	vldr	s14, [pc, #588]	; 800c00c <__ieee754_powf+0x3b8>
 800bdc2:	eef1 6a40 	vneg.f32	s13, s0
 800bdc6:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 800bdca:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800bdce:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800bdd2:	eee7 7a40 	vfms.f32	s15, s14, s0
 800bdd6:	ee60 0a00 	vmul.f32	s1, s0, s0
 800bdda:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 800c010 <__ieee754_powf+0x3bc>
 800bdde:	ee67 0aa0 	vmul.f32	s1, s15, s1
 800bde2:	eddf 7a8c 	vldr	s15, [pc, #560]	; 800c014 <__ieee754_powf+0x3c0>
 800bde6:	ee67 7ae0 	vnmul.f32	s15, s15, s1
 800bdea:	eee0 7a07 	vfma.f32	s15, s0, s14
 800bdee:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 800c018 <__ieee754_powf+0x3c4>
 800bdf2:	eeb0 6a67 	vmov.f32	s12, s15
 800bdf6:	eea0 6a07 	vfma.f32	s12, s0, s14
 800bdfa:	ee16 3a10 	vmov	r3, s12
 800bdfe:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800be02:	f023 030f 	bic.w	r3, r3, #15
 800be06:	ee00 3a90 	vmov	s1, r3
 800be0a:	eee6 0a87 	vfma.f32	s1, s13, s14
 800be0e:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800be12:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 800be16:	f025 050f 	bic.w	r5, r5, #15
 800be1a:	ee07 5a10 	vmov	s14, r5
 800be1e:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800be22:	ee38 7ac7 	vsub.f32	s14, s17, s14
 800be26:	ee07 3a90 	vmov	s15, r3
 800be2a:	eee7 0a27 	vfma.f32	s1, s14, s15
 800be2e:	3e01      	subs	r6, #1
 800be30:	ea56 0200 	orrs.w	r2, r6, r0
 800be34:	ee07 5a10 	vmov	s14, r5
 800be38:	ee67 7a87 	vmul.f32	s15, s15, s14
 800be3c:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 800be40:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800be44:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 800be48:	ee17 4a10 	vmov	r4, s14
 800be4c:	bf08      	it	eq
 800be4e:	eeb0 8a40 	vmoveq.f32	s16, s0
 800be52:	2c00      	cmp	r4, #0
 800be54:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800be58:	f340 8184 	ble.w	800c164 <__ieee754_powf+0x510>
 800be5c:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 800be60:	f340 80fc 	ble.w	800c05c <__ieee754_powf+0x408>
 800be64:	eddf 7a67 	vldr	s15, [pc, #412]	; 800c004 <__ieee754_powf+0x3b0>
 800be68:	ee28 0a27 	vmul.f32	s0, s16, s15
 800be6c:	ee20 0a27 	vmul.f32	s0, s0, s15
 800be70:	e742      	b.n	800bcf8 <__ieee754_powf+0xa4>
 800be72:	f5b4 0f00 	cmp.w	r4, #8388608	; 0x800000
 800be76:	bfbf      	itttt	lt
 800be78:	eddf 7a68 	vldrlt	s15, [pc, #416]	; 800c01c <__ieee754_powf+0x3c8>
 800be7c:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800be80:	f06f 0217 	mvnlt.w	r2, #23
 800be84:	ee17 4a90 	vmovlt	r4, s15
 800be88:	ea4f 53e4 	mov.w	r3, r4, asr #23
 800be8c:	bfa8      	it	ge
 800be8e:	2200      	movge	r2, #0
 800be90:	3b7f      	subs	r3, #127	; 0x7f
 800be92:	4413      	add	r3, r2
 800be94:	4a62      	ldr	r2, [pc, #392]	; (800c020 <__ieee754_powf+0x3cc>)
 800be96:	f3c4 0416 	ubfx	r4, r4, #0, #23
 800be9a:	4294      	cmp	r4, r2
 800be9c:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 800bea0:	dd06      	ble.n	800beb0 <__ieee754_powf+0x25c>
 800bea2:	4a60      	ldr	r2, [pc, #384]	; (800c024 <__ieee754_powf+0x3d0>)
 800bea4:	4294      	cmp	r4, r2
 800bea6:	f340 80a5 	ble.w	800bff4 <__ieee754_powf+0x3a0>
 800beaa:	3301      	adds	r3, #1
 800beac:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 800beb0:	2400      	movs	r4, #0
 800beb2:	4a5d      	ldr	r2, [pc, #372]	; (800c028 <__ieee754_powf+0x3d4>)
 800beb4:	00a7      	lsls	r7, r4, #2
 800beb6:	443a      	add	r2, r7
 800beb8:	ee07 1a90 	vmov	s15, r1
 800bebc:	ed92 7a00 	vldr	s14, [r2]
 800bec0:	4a5a      	ldr	r2, [pc, #360]	; (800c02c <__ieee754_powf+0x3d8>)
 800bec2:	ee37 6a27 	vadd.f32	s12, s14, s15
 800bec6:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 800beca:	eec5 6a06 	vdiv.f32	s13, s10, s12
 800bece:	1049      	asrs	r1, r1, #1
 800bed0:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 800bed4:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 800bed8:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 800bedc:	ee77 5ac7 	vsub.f32	s11, s15, s14
 800bee0:	ee06 1a10 	vmov	s12, r1
 800bee4:	ee65 4aa6 	vmul.f32	s9, s11, s13
 800bee8:	ee14 ca90 	vmov	ip, s9
 800beec:	ea02 0c0c 	and.w	ip, r2, ip
 800bef0:	ee05 ca10 	vmov	s10, ip
 800bef4:	eeb1 4a45 	vneg.f32	s8, s10
 800bef8:	eee4 5a06 	vfma.f32	s11, s8, s12
 800befc:	ee36 6a47 	vsub.f32	s12, s12, s14
 800bf00:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 800c030 <__ieee754_powf+0x3dc>
 800bf04:	ee37 6ac6 	vsub.f32	s12, s15, s12
 800bf08:	ee64 7aa4 	vmul.f32	s15, s9, s9
 800bf0c:	eee4 5a06 	vfma.f32	s11, s8, s12
 800bf10:	ee67 3aa7 	vmul.f32	s7, s15, s15
 800bf14:	ee25 6aa6 	vmul.f32	s12, s11, s13
 800bf18:	eddf 5a46 	vldr	s11, [pc, #280]	; 800c034 <__ieee754_powf+0x3e0>
 800bf1c:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800bf20:	eddf 5a45 	vldr	s11, [pc, #276]	; 800c038 <__ieee754_powf+0x3e4>
 800bf24:	eee7 5a27 	vfma.f32	s11, s14, s15
 800bf28:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800c00c <__ieee754_powf+0x3b8>
 800bf2c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800bf30:	eddf 5a42 	vldr	s11, [pc, #264]	; 800c03c <__ieee754_powf+0x3e8>
 800bf34:	eee7 5a27 	vfma.f32	s11, s14, s15
 800bf38:	ed9f 7a41 	vldr	s14, [pc, #260]	; 800c040 <__ieee754_powf+0x3ec>
 800bf3c:	ee75 6a24 	vadd.f32	s13, s10, s9
 800bf40:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800bf44:	ee66 6a86 	vmul.f32	s13, s13, s12
 800bf48:	eef0 5a08 	vmov.f32	s11, #8	; 0x40400000  3.0
 800bf4c:	eef0 7a65 	vmov.f32	s15, s11
 800bf50:	eee3 6a87 	vfma.f32	s13, s7, s14
 800bf54:	eee5 7a05 	vfma.f32	s15, s10, s10
 800bf58:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bf5c:	ee17 1a90 	vmov	r1, s15
 800bf60:	4011      	ands	r1, r2
 800bf62:	ee07 1a90 	vmov	s15, r1
 800bf66:	ee37 7ae5 	vsub.f32	s14, s15, s11
 800bf6a:	eddf 5a36 	vldr	s11, [pc, #216]	; 800c044 <__ieee754_powf+0x3f0>
 800bf6e:	eea4 7a05 	vfma.f32	s14, s8, s10
 800bf72:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800bf76:	ee27 7a24 	vmul.f32	s14, s14, s9
 800bf7a:	eea7 7a86 	vfma.f32	s14, s15, s12
 800bf7e:	eeb0 6a47 	vmov.f32	s12, s14
 800bf82:	eea5 6a27 	vfma.f32	s12, s10, s15
 800bf86:	ee16 1a10 	vmov	r1, s12
 800bf8a:	4011      	ands	r1, r2
 800bf8c:	ee06 1a90 	vmov	s13, r1
 800bf90:	eee4 6a27 	vfma.f32	s13, s8, s15
 800bf94:	eddf 7a2c 	vldr	s15, [pc, #176]	; 800c048 <__ieee754_powf+0x3f4>
 800bf98:	ee37 7a66 	vsub.f32	s14, s14, s13
 800bf9c:	ee06 1a10 	vmov	s12, r1
 800bfa0:	ee27 7a27 	vmul.f32	s14, s14, s15
 800bfa4:	eddf 7a29 	vldr	s15, [pc, #164]	; 800c04c <__ieee754_powf+0x3f8>
 800bfa8:	4929      	ldr	r1, [pc, #164]	; (800c050 <__ieee754_powf+0x3fc>)
 800bfaa:	eea6 7a27 	vfma.f32	s14, s12, s15
 800bfae:	4439      	add	r1, r7
 800bfb0:	edd1 7a00 	vldr	s15, [r1]
 800bfb4:	ee37 7a27 	vadd.f32	s14, s14, s15
 800bfb8:	ee07 3a90 	vmov	s15, r3
 800bfbc:	eef0 0a47 	vmov.f32	s1, s14
 800bfc0:	4b24      	ldr	r3, [pc, #144]	; (800c054 <__ieee754_powf+0x400>)
 800bfc2:	eee6 0a25 	vfma.f32	s1, s12, s11
 800bfc6:	443b      	add	r3, r7
 800bfc8:	ed93 5a00 	vldr	s10, [r3]
 800bfcc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800bfd0:	ee70 0a85 	vadd.f32	s1, s1, s10
 800bfd4:	ee70 7aa6 	vadd.f32	s15, s1, s13
 800bfd8:	ee17 3a90 	vmov	r3, s15
 800bfdc:	4013      	ands	r3, r2
 800bfde:	ee07 3a90 	vmov	s15, r3
 800bfe2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800bfe6:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800bfea:	eee6 7a65 	vfms.f32	s15, s12, s11
 800bfee:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bff2:	e70e      	b.n	800be12 <__ieee754_powf+0x1be>
 800bff4:	2401      	movs	r4, #1
 800bff6:	e75c      	b.n	800beb2 <__ieee754_powf+0x25e>
 800bff8:	0800ca59 	.word	0x0800ca59
 800bffc:	00000000 	.word	0x00000000
 800c000:	3f7ffff7 	.word	0x3f7ffff7
 800c004:	7149f2ca 	.word	0x7149f2ca
 800c008:	3f800007 	.word	0x3f800007
 800c00c:	3eaaaaab 	.word	0x3eaaaaab
 800c010:	36eca570 	.word	0x36eca570
 800c014:	3fb8aa3b 	.word	0x3fb8aa3b
 800c018:	3fb8aa00 	.word	0x3fb8aa00
 800c01c:	4b800000 	.word	0x4b800000
 800c020:	001cc471 	.word	0x001cc471
 800c024:	005db3d6 	.word	0x005db3d6
 800c028:	0800cb7c 	.word	0x0800cb7c
 800c02c:	fffff000 	.word	0xfffff000
 800c030:	3e6c3255 	.word	0x3e6c3255
 800c034:	3e53f142 	.word	0x3e53f142
 800c038:	3e8ba305 	.word	0x3e8ba305
 800c03c:	3edb6db7 	.word	0x3edb6db7
 800c040:	3f19999a 	.word	0x3f19999a
 800c044:	3f763800 	.word	0x3f763800
 800c048:	3f76384f 	.word	0x3f76384f
 800c04c:	369dc3a0 	.word	0x369dc3a0
 800c050:	0800cb8c 	.word	0x0800cb8c
 800c054:	0800cb84 	.word	0x0800cb84
 800c058:	3338aa3c 	.word	0x3338aa3c
 800c05c:	f040 8092 	bne.w	800c184 <__ieee754_powf+0x530>
 800c060:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 800c058 <__ieee754_powf+0x404>
 800c064:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c068:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800c06c:	eef4 6ac7 	vcmpe.f32	s13, s14
 800c070:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c074:	f73f aef6 	bgt.w	800be64 <__ieee754_powf+0x210>
 800c078:	15db      	asrs	r3, r3, #23
 800c07a:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 800c07e:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800c082:	4103      	asrs	r3, r0
 800c084:	4423      	add	r3, r4
 800c086:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800c08a:	4947      	ldr	r1, [pc, #284]	; (800c1a8 <__ieee754_powf+0x554>)
 800c08c:	3a7f      	subs	r2, #127	; 0x7f
 800c08e:	4111      	asrs	r1, r2
 800c090:	ea23 0101 	bic.w	r1, r3, r1
 800c094:	f3c3 0016 	ubfx	r0, r3, #0, #23
 800c098:	ee07 1a10 	vmov	s14, r1
 800c09c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800c0a0:	f1c2 0217 	rsb	r2, r2, #23
 800c0a4:	4110      	asrs	r0, r2
 800c0a6:	2c00      	cmp	r4, #0
 800c0a8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c0ac:	bfb8      	it	lt
 800c0ae:	4240      	neglt	r0, r0
 800c0b0:	ee37 7aa0 	vadd.f32	s14, s15, s1
 800c0b4:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800c1ac <__ieee754_powf+0x558>
 800c0b8:	ee17 3a10 	vmov	r3, s14
 800c0bc:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800c0c0:	f023 030f 	bic.w	r3, r3, #15
 800c0c4:	ee07 3a10 	vmov	s14, r3
 800c0c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c0cc:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800c0d0:	eddf 7a37 	vldr	s15, [pc, #220]	; 800c1b0 <__ieee754_powf+0x55c>
 800c0d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c0d8:	eee0 7aa6 	vfma.f32	s15, s1, s13
 800c0dc:	eddf 6a35 	vldr	s13, [pc, #212]	; 800c1b4 <__ieee754_powf+0x560>
 800c0e0:	eeb0 0a67 	vmov.f32	s0, s15
 800c0e4:	eea7 0a26 	vfma.f32	s0, s14, s13
 800c0e8:	eeb0 6a40 	vmov.f32	s12, s0
 800c0ec:	eea7 6a66 	vfms.f32	s12, s14, s13
 800c0f0:	ee20 7a00 	vmul.f32	s14, s0, s0
 800c0f4:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800c0f8:	eddf 6a2f 	vldr	s13, [pc, #188]	; 800c1b8 <__ieee754_powf+0x564>
 800c0fc:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 800c1bc <__ieee754_powf+0x568>
 800c100:	eea7 6a26 	vfma.f32	s12, s14, s13
 800c104:	eddf 6a2e 	vldr	s13, [pc, #184]	; 800c1c0 <__ieee754_powf+0x56c>
 800c108:	eee6 6a07 	vfma.f32	s13, s12, s14
 800c10c:	ed9f 6a2d 	vldr	s12, [pc, #180]	; 800c1c4 <__ieee754_powf+0x570>
 800c110:	eea6 6a87 	vfma.f32	s12, s13, s14
 800c114:	eddf 6a2c 	vldr	s13, [pc, #176]	; 800c1c8 <__ieee754_powf+0x574>
 800c118:	eee6 6a07 	vfma.f32	s13, s12, s14
 800c11c:	eeb0 6a40 	vmov.f32	s12, s0
 800c120:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800c124:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800c128:	eeb0 7a46 	vmov.f32	s14, s12
 800c12c:	ee77 6a66 	vsub.f32	s13, s14, s13
 800c130:	ee20 6a06 	vmul.f32	s12, s0, s12
 800c134:	eee0 7a27 	vfma.f32	s15, s0, s15
 800c138:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800c13c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c140:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800c144:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800c148:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800c14c:	ee10 3a10 	vmov	r3, s0
 800c150:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800c154:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c158:	da1a      	bge.n	800c190 <__ieee754_powf+0x53c>
 800c15a:	f000 f98f 	bl	800c47c <scalbnf>
 800c15e:	ee20 0a08 	vmul.f32	s0, s0, s16
 800c162:	e5c9      	b.n	800bcf8 <__ieee754_powf+0xa4>
 800c164:	4a19      	ldr	r2, [pc, #100]	; (800c1cc <__ieee754_powf+0x578>)
 800c166:	4293      	cmp	r3, r2
 800c168:	dd02      	ble.n	800c170 <__ieee754_powf+0x51c>
 800c16a:	eddf 7a19 	vldr	s15, [pc, #100]	; 800c1d0 <__ieee754_powf+0x57c>
 800c16e:	e67b      	b.n	800be68 <__ieee754_powf+0x214>
 800c170:	d108      	bne.n	800c184 <__ieee754_powf+0x530>
 800c172:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c176:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800c17a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c17e:	f6ff af7b 	blt.w	800c078 <__ieee754_powf+0x424>
 800c182:	e7f2      	b.n	800c16a <__ieee754_powf+0x516>
 800c184:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 800c188:	f73f af76 	bgt.w	800c078 <__ieee754_powf+0x424>
 800c18c:	2000      	movs	r0, #0
 800c18e:	e78f      	b.n	800c0b0 <__ieee754_powf+0x45c>
 800c190:	ee00 3a10 	vmov	s0, r3
 800c194:	e7e3      	b.n	800c15e <__ieee754_powf+0x50a>
 800c196:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800c19a:	e5ad      	b.n	800bcf8 <__ieee754_powf+0xa4>
 800c19c:	eeb0 0a68 	vmov.f32	s0, s17
 800c1a0:	e5aa      	b.n	800bcf8 <__ieee754_powf+0xa4>
 800c1a2:	eeb0 0a48 	vmov.f32	s0, s16
 800c1a6:	e5a7      	b.n	800bcf8 <__ieee754_powf+0xa4>
 800c1a8:	007fffff 	.word	0x007fffff
 800c1ac:	3f317218 	.word	0x3f317218
 800c1b0:	35bfbe8c 	.word	0x35bfbe8c
 800c1b4:	3f317200 	.word	0x3f317200
 800c1b8:	3331bb4c 	.word	0x3331bb4c
 800c1bc:	b5ddea0e 	.word	0xb5ddea0e
 800c1c0:	388ab355 	.word	0x388ab355
 800c1c4:	bb360b61 	.word	0xbb360b61
 800c1c8:	3e2aaaab 	.word	0x3e2aaaab
 800c1cc:	43160000 	.word	0x43160000
 800c1d0:	0da24260 	.word	0x0da24260

0800c1d4 <__ieee754_sqrtf>:
 800c1d4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800c1d8:	4770      	bx	lr

0800c1da <matherr>:
 800c1da:	2000      	movs	r0, #0
 800c1dc:	4770      	bx	lr
	...

0800c1e0 <nan>:
 800c1e0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800c1e8 <nan+0x8>
 800c1e4:	4770      	bx	lr
 800c1e6:	bf00      	nop
 800c1e8:	00000000 	.word	0x00000000
 800c1ec:	7ff80000 	.word	0x7ff80000

0800c1f0 <atanf>:
 800c1f0:	b538      	push	{r3, r4, r5, lr}
 800c1f2:	ee10 5a10 	vmov	r5, s0
 800c1f6:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 800c1fa:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 800c1fe:	eef0 7a40 	vmov.f32	s15, s0
 800c202:	db10      	blt.n	800c226 <atanf+0x36>
 800c204:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800c208:	dd04      	ble.n	800c214 <atanf+0x24>
 800c20a:	ee70 7a00 	vadd.f32	s15, s0, s0
 800c20e:	eeb0 0a67 	vmov.f32	s0, s15
 800c212:	bd38      	pop	{r3, r4, r5, pc}
 800c214:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 800c34c <atanf+0x15c>
 800c218:	eddf 7a4d 	vldr	s15, [pc, #308]	; 800c350 <atanf+0x160>
 800c21c:	2d00      	cmp	r5, #0
 800c21e:	bfd8      	it	le
 800c220:	eef0 7a47 	vmovle.f32	s15, s14
 800c224:	e7f3      	b.n	800c20e <atanf+0x1e>
 800c226:	4b4b      	ldr	r3, [pc, #300]	; (800c354 <atanf+0x164>)
 800c228:	429c      	cmp	r4, r3
 800c22a:	dc10      	bgt.n	800c24e <atanf+0x5e>
 800c22c:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 800c230:	da0a      	bge.n	800c248 <atanf+0x58>
 800c232:	ed9f 7a49 	vldr	s14, [pc, #292]	; 800c358 <atanf+0x168>
 800c236:	ee30 7a07 	vadd.f32	s14, s0, s14
 800c23a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c23e:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800c242:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c246:	dce2      	bgt.n	800c20e <atanf+0x1e>
 800c248:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c24c:	e013      	b.n	800c276 <atanf+0x86>
 800c24e:	f000 f8a3 	bl	800c398 <fabsf>
 800c252:	4b42      	ldr	r3, [pc, #264]	; (800c35c <atanf+0x16c>)
 800c254:	429c      	cmp	r4, r3
 800c256:	dc4f      	bgt.n	800c2f8 <atanf+0x108>
 800c258:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 800c25c:	429c      	cmp	r4, r3
 800c25e:	dc41      	bgt.n	800c2e4 <atanf+0xf4>
 800c260:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 800c264:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800c268:	eea0 7a27 	vfma.f32	s14, s0, s15
 800c26c:	2300      	movs	r3, #0
 800c26e:	ee30 0a27 	vadd.f32	s0, s0, s15
 800c272:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800c276:	1c5a      	adds	r2, r3, #1
 800c278:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800c27c:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800c360 <atanf+0x170>
 800c280:	eddf 5a38 	vldr	s11, [pc, #224]	; 800c364 <atanf+0x174>
 800c284:	ed9f 5a38 	vldr	s10, [pc, #224]	; 800c368 <atanf+0x178>
 800c288:	ee66 6a06 	vmul.f32	s13, s12, s12
 800c28c:	eee6 5a87 	vfma.f32	s11, s13, s14
 800c290:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800c36c <atanf+0x17c>
 800c294:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800c298:	eddf 5a35 	vldr	s11, [pc, #212]	; 800c370 <atanf+0x180>
 800c29c:	eee7 5a26 	vfma.f32	s11, s14, s13
 800c2a0:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800c374 <atanf+0x184>
 800c2a4:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800c2a8:	eddf 5a33 	vldr	s11, [pc, #204]	; 800c378 <atanf+0x188>
 800c2ac:	eee7 5a26 	vfma.f32	s11, s14, s13
 800c2b0:	ed9f 7a32 	vldr	s14, [pc, #200]	; 800c37c <atanf+0x18c>
 800c2b4:	eea6 5a87 	vfma.f32	s10, s13, s14
 800c2b8:	ed9f 7a31 	vldr	s14, [pc, #196]	; 800c380 <atanf+0x190>
 800c2bc:	eea5 7a26 	vfma.f32	s14, s10, s13
 800c2c0:	ed9f 5a30 	vldr	s10, [pc, #192]	; 800c384 <atanf+0x194>
 800c2c4:	eea7 5a26 	vfma.f32	s10, s14, s13
 800c2c8:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 800c388 <atanf+0x198>
 800c2cc:	eea5 7a26 	vfma.f32	s14, s10, s13
 800c2d0:	ee27 7a26 	vmul.f32	s14, s14, s13
 800c2d4:	eea5 7a86 	vfma.f32	s14, s11, s12
 800c2d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c2dc:	d121      	bne.n	800c322 <atanf+0x132>
 800c2de:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c2e2:	e794      	b.n	800c20e <atanf+0x1e>
 800c2e4:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800c2e8:	ee30 7a67 	vsub.f32	s14, s0, s15
 800c2ec:	ee30 0a27 	vadd.f32	s0, s0, s15
 800c2f0:	2301      	movs	r3, #1
 800c2f2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800c2f6:	e7be      	b.n	800c276 <atanf+0x86>
 800c2f8:	4b24      	ldr	r3, [pc, #144]	; (800c38c <atanf+0x19c>)
 800c2fa:	429c      	cmp	r4, r3
 800c2fc:	dc0b      	bgt.n	800c316 <atanf+0x126>
 800c2fe:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 800c302:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c306:	eea0 7a27 	vfma.f32	s14, s0, s15
 800c30a:	2302      	movs	r3, #2
 800c30c:	ee70 6a67 	vsub.f32	s13, s0, s15
 800c310:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c314:	e7af      	b.n	800c276 <atanf+0x86>
 800c316:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800c31a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800c31e:	2303      	movs	r3, #3
 800c320:	e7a9      	b.n	800c276 <atanf+0x86>
 800c322:	4a1b      	ldr	r2, [pc, #108]	; (800c390 <atanf+0x1a0>)
 800c324:	491b      	ldr	r1, [pc, #108]	; (800c394 <atanf+0x1a4>)
 800c326:	009b      	lsls	r3, r3, #2
 800c328:	441a      	add	r2, r3
 800c32a:	440b      	add	r3, r1
 800c32c:	edd3 6a00 	vldr	s13, [r3]
 800c330:	ee37 7a66 	vsub.f32	s14, s14, s13
 800c334:	2d00      	cmp	r5, #0
 800c336:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c33a:	ed92 7a00 	vldr	s14, [r2]
 800c33e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c342:	bfb8      	it	lt
 800c344:	eef1 7a67 	vneglt.f32	s15, s15
 800c348:	e761      	b.n	800c20e <atanf+0x1e>
 800c34a:	bf00      	nop
 800c34c:	bfc90fdb 	.word	0xbfc90fdb
 800c350:	3fc90fdb 	.word	0x3fc90fdb
 800c354:	3edfffff 	.word	0x3edfffff
 800c358:	7149f2ca 	.word	0x7149f2ca
 800c35c:	3f97ffff 	.word	0x3f97ffff
 800c360:	3c8569d7 	.word	0x3c8569d7
 800c364:	3d4bda59 	.word	0x3d4bda59
 800c368:	bd6ef16b 	.word	0xbd6ef16b
 800c36c:	3d886b35 	.word	0x3d886b35
 800c370:	3dba2e6e 	.word	0x3dba2e6e
 800c374:	3e124925 	.word	0x3e124925
 800c378:	3eaaaaab 	.word	0x3eaaaaab
 800c37c:	bd15a221 	.word	0xbd15a221
 800c380:	bd9d8795 	.word	0xbd9d8795
 800c384:	bde38e38 	.word	0xbde38e38
 800c388:	be4ccccd 	.word	0xbe4ccccd
 800c38c:	401bffff 	.word	0x401bffff
 800c390:	0800cb94 	.word	0x0800cb94
 800c394:	0800cba4 	.word	0x0800cba4

0800c398 <fabsf>:
 800c398:	ee10 3a10 	vmov	r3, s0
 800c39c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c3a0:	ee00 3a10 	vmov	s0, r3
 800c3a4:	4770      	bx	lr

0800c3a6 <finitef>:
 800c3a6:	ee10 3a10 	vmov	r3, s0
 800c3aa:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 800c3ae:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 800c3b2:	bfac      	ite	ge
 800c3b4:	2000      	movge	r0, #0
 800c3b6:	2001      	movlt	r0, #1
 800c3b8:	4770      	bx	lr
	...

0800c3bc <nanf>:
 800c3bc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800c3c4 <nanf+0x8>
 800c3c0:	4770      	bx	lr
 800c3c2:	bf00      	nop
 800c3c4:	7fc00000 	.word	0x7fc00000

0800c3c8 <rintf>:
 800c3c8:	b513      	push	{r0, r1, r4, lr}
 800c3ca:	ee10 1a10 	vmov	r1, s0
 800c3ce:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c3d2:	0ddc      	lsrs	r4, r3, #23
 800c3d4:	3c7f      	subs	r4, #127	; 0x7f
 800c3d6:	2c16      	cmp	r4, #22
 800c3d8:	dc46      	bgt.n	800c468 <rintf+0xa0>
 800c3da:	b32b      	cbz	r3, 800c428 <rintf+0x60>
 800c3dc:	2c00      	cmp	r4, #0
 800c3de:	ee10 2a10 	vmov	r2, s0
 800c3e2:	ea4f 70d1 	mov.w	r0, r1, lsr #31
 800c3e6:	da21      	bge.n	800c42c <rintf+0x64>
 800c3e8:	f3c1 0316 	ubfx	r3, r1, #0, #23
 800c3ec:	425b      	negs	r3, r3
 800c3ee:	4a21      	ldr	r2, [pc, #132]	; (800c474 <rintf+0xac>)
 800c3f0:	0a5b      	lsrs	r3, r3, #9
 800c3f2:	0d09      	lsrs	r1, r1, #20
 800c3f4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c3f8:	0509      	lsls	r1, r1, #20
 800c3fa:	430b      	orrs	r3, r1
 800c3fc:	eb02 0280 	add.w	r2, r2, r0, lsl #2
 800c400:	ee07 3a90 	vmov	s15, r3
 800c404:	edd2 6a00 	vldr	s13, [r2]
 800c408:	ee36 7aa7 	vadd.f32	s14, s13, s15
 800c40c:	ed8d 7a01 	vstr	s14, [sp, #4]
 800c410:	eddd 7a01 	vldr	s15, [sp, #4]
 800c414:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800c418:	ee17 3a90 	vmov	r3, s15
 800c41c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c420:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 800c424:	ee00 3a10 	vmov	s0, r3
 800c428:	b002      	add	sp, #8
 800c42a:	bd10      	pop	{r4, pc}
 800c42c:	4b12      	ldr	r3, [pc, #72]	; (800c478 <rintf+0xb0>)
 800c42e:	4123      	asrs	r3, r4
 800c430:	4219      	tst	r1, r3
 800c432:	d0f9      	beq.n	800c428 <rintf+0x60>
 800c434:	085b      	lsrs	r3, r3, #1
 800c436:	4219      	tst	r1, r3
 800c438:	d006      	beq.n	800c448 <rintf+0x80>
 800c43a:	ea21 0203 	bic.w	r2, r1, r3
 800c43e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800c442:	fa43 f404 	asr.w	r4, r3, r4
 800c446:	4322      	orrs	r2, r4
 800c448:	4b0a      	ldr	r3, [pc, #40]	; (800c474 <rintf+0xac>)
 800c44a:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800c44e:	ed90 7a00 	vldr	s14, [r0]
 800c452:	ee07 2a90 	vmov	s15, r2
 800c456:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c45a:	edcd 7a01 	vstr	s15, [sp, #4]
 800c45e:	ed9d 0a01 	vldr	s0, [sp, #4]
 800c462:	ee30 0a47 	vsub.f32	s0, s0, s14
 800c466:	e7df      	b.n	800c428 <rintf+0x60>
 800c468:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800c46c:	d3dc      	bcc.n	800c428 <rintf+0x60>
 800c46e:	ee30 0a00 	vadd.f32	s0, s0, s0
 800c472:	e7d9      	b.n	800c428 <rintf+0x60>
 800c474:	0800cbb4 	.word	0x0800cbb4
 800c478:	007fffff 	.word	0x007fffff

0800c47c <scalbnf>:
 800c47c:	b508      	push	{r3, lr}
 800c47e:	ee10 2a10 	vmov	r2, s0
 800c482:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 800c486:	ed2d 8b02 	vpush	{d8}
 800c48a:	eef0 0a40 	vmov.f32	s1, s0
 800c48e:	d004      	beq.n	800c49a <scalbnf+0x1e>
 800c490:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800c494:	d306      	bcc.n	800c4a4 <scalbnf+0x28>
 800c496:	ee70 0a00 	vadd.f32	s1, s0, s0
 800c49a:	ecbd 8b02 	vpop	{d8}
 800c49e:	eeb0 0a60 	vmov.f32	s0, s1
 800c4a2:	bd08      	pop	{r3, pc}
 800c4a4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c4a8:	d21c      	bcs.n	800c4e4 <scalbnf+0x68>
 800c4aa:	4b1f      	ldr	r3, [pc, #124]	; (800c528 <scalbnf+0xac>)
 800c4ac:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800c52c <scalbnf+0xb0>
 800c4b0:	4298      	cmp	r0, r3
 800c4b2:	ee60 0a27 	vmul.f32	s1, s0, s15
 800c4b6:	db10      	blt.n	800c4da <scalbnf+0x5e>
 800c4b8:	ee10 2a90 	vmov	r2, s1
 800c4bc:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 800c4c0:	3b19      	subs	r3, #25
 800c4c2:	4403      	add	r3, r0
 800c4c4:	2bfe      	cmp	r3, #254	; 0xfe
 800c4c6:	dd0f      	ble.n	800c4e8 <scalbnf+0x6c>
 800c4c8:	ed9f 8a19 	vldr	s16, [pc, #100]	; 800c530 <scalbnf+0xb4>
 800c4cc:	eeb0 0a48 	vmov.f32	s0, s16
 800c4d0:	f000 f834 	bl	800c53c <copysignf>
 800c4d4:	ee60 0a08 	vmul.f32	s1, s0, s16
 800c4d8:	e7df      	b.n	800c49a <scalbnf+0x1e>
 800c4da:	eddf 7a16 	vldr	s15, [pc, #88]	; 800c534 <scalbnf+0xb8>
 800c4de:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800c4e2:	e7da      	b.n	800c49a <scalbnf+0x1e>
 800c4e4:	0ddb      	lsrs	r3, r3, #23
 800c4e6:	e7ec      	b.n	800c4c2 <scalbnf+0x46>
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	dd06      	ble.n	800c4fa <scalbnf+0x7e>
 800c4ec:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800c4f0:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800c4f4:	ee00 3a90 	vmov	s1, r3
 800c4f8:	e7cf      	b.n	800c49a <scalbnf+0x1e>
 800c4fa:	f113 0f16 	cmn.w	r3, #22
 800c4fe:	da06      	bge.n	800c50e <scalbnf+0x92>
 800c500:	f24c 3350 	movw	r3, #50000	; 0xc350
 800c504:	4298      	cmp	r0, r3
 800c506:	dcdf      	bgt.n	800c4c8 <scalbnf+0x4c>
 800c508:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 800c534 <scalbnf+0xb8>
 800c50c:	e7de      	b.n	800c4cc <scalbnf+0x50>
 800c50e:	3319      	adds	r3, #25
 800c510:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800c514:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800c518:	eddf 7a07 	vldr	s15, [pc, #28]	; 800c538 <scalbnf+0xbc>
 800c51c:	ee07 3a10 	vmov	s14, r3
 800c520:	ee67 0a27 	vmul.f32	s1, s14, s15
 800c524:	e7b9      	b.n	800c49a <scalbnf+0x1e>
 800c526:	bf00      	nop
 800c528:	ffff3cb0 	.word	0xffff3cb0
 800c52c:	4c000000 	.word	0x4c000000
 800c530:	7149f2ca 	.word	0x7149f2ca
 800c534:	0da24260 	.word	0x0da24260
 800c538:	33000000 	.word	0x33000000

0800c53c <copysignf>:
 800c53c:	ee10 3a10 	vmov	r3, s0
 800c540:	ee10 2a90 	vmov	r2, s1
 800c544:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c548:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800c54c:	4313      	orrs	r3, r2
 800c54e:	ee00 3a10 	vmov	s0, r3
 800c552:	4770      	bx	lr

0800c554 <_init>:
 800c554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c556:	bf00      	nop
 800c558:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c55a:	bc08      	pop	{r3}
 800c55c:	469e      	mov	lr, r3
 800c55e:	4770      	bx	lr

0800c560 <_fini>:
 800c560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c562:	bf00      	nop
 800c564:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c566:	bc08      	pop	{r3}
 800c568:	469e      	mov	lr, r3
 800c56a:	4770      	bx	lr
