// Seed: 3534756992
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign module_1.id_2 = 0;
  wire id_6;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_3,
      id_3,
      id_4
  );
  input wire id_4;
  inout wire id_3;
  inout reg id_2;
  input wire id_1;
  assign id_5 = id_4;
  always id_2 <= -1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_3,
      id_4,
      id_4
  );
  output wire id_2;
  inout wire id_1;
  wire id_6;
  ;
  logic id_7, id_8;
  always @(posedge 1);
endmodule
