[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/SimplifyHierPath/slpp_all/surelog.log".
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/SimplifyHierPath/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<118> s<117> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<11> s<3> l<1:1> el<1:7>
n<module_scope_Example> u<3> t<StringConst> p<11> s<10> l<1:8> el<1:28>
n<o1> u<4> t<StringConst> p<7> s<6> l<1:29> el<1:31>
n<> u<5> t<Constant_bit_select> p<6> l<1:31> el<1:31>
n<> u<6> t<Constant_select> p<7> c<5> l<1:31> el<1:31>
n<> u<7> t<Port_reference> p<8> c<4> l<1:29> el<1:31>
n<> u<8> t<Port_expression> p<9> c<7> l<1:29> el<1:31>
n<> u<9> t<Port> p<10> c<8> l<1:29> el<1:31>
n<> u<10> t<List_of_ports> p<11> c<9> l<1:28> el<1:32>
n<> u<11> t<Module_nonansi_header> p<78> c<2> s<38> l<1:1> el<1:33>
n<31> u<12> t<IntConst> p<13> l<2:15> el<2:17>
n<> u<13> t<Primary_literal> p<14> c<12> l<2:15> el<2:17>
n<> u<14> t<Constant_primary> p<15> c<13> l<2:15> el<2:17>
n<> u<15> t<Constant_expression> p<20> c<14> s<19> l<2:15> el<2:17>
n<0> u<16> t<IntConst> p<17> l<2:18> el<2:19>
n<> u<17> t<Primary_literal> p<18> c<16> l<2:18> el<2:19>
n<> u<18> t<Constant_primary> p<19> c<17> l<2:18> el<2:19>
n<> u<19> t<Constant_expression> p<20> c<18> l<2:18> el<2:19>
n<> u<20> t<Constant_range> p<21> c<15> l<2:15> el<2:19>
n<> u<21> t<Packed_dimension> p<22> c<20> l<2:14> el<2:20>
n<> u<22> t<Data_type_or_implicit> p<32> c<21> s<31> l<2:14> el<2:20>
n<v1> u<23> t<StringConst> p<30> s<29> l<2:21> el<2:23>
n<10> u<24> t<IntConst> p<25> l<2:26> el<2:28>
n<> u<25> t<Primary_literal> p<26> c<24> l<2:26> el<2:28>
n<> u<26> t<Constant_primary> p<27> c<25> l<2:26> el<2:28>
n<> u<27> t<Constant_expression> p<28> c<26> l<2:26> el<2:28>
n<> u<28> t<Constant_mintypmax_expression> p<29> c<27> l<2:26> el<2:28>
n<> u<29> t<Constant_param_expression> p<30> c<28> l<2:26> el<2:28>
n<> u<30> t<Param_assignment> p<31> c<23> l<2:21> el<2:28>
n<> u<31> t<List_of_param_assignments> p<32> c<30> l<2:21> el<2:28>
n<> u<32> t<Parameter_declaration> p<33> c<22> l<2:4> el<2:28>
n<> u<33> t<Package_or_generate_item_declaration> p<34> c<32> l<2:4> el<2:29>
n<> u<34> t<Module_or_generate_item_declaration> p<35> c<33> l<2:4> el<2:29>
n<> u<35> t<Module_common_item> p<36> c<34> l<2:4> el<2:29>
n<> u<36> t<Module_or_generate_item> p<37> c<35> l<2:4> el<2:29>
n<> u<37> t<Non_port_module_item> p<38> c<36> l<2:4> el<2:29>
n<> u<38> t<Module_item> p<78> c<37> s<56> l<2:4> el<2:29>
n<> u<39> t<NetType_Wire> p<51> s<50> l<3:11> el<3:15>
n<31> u<40> t<IntConst> p<41> l<3:17> el<3:19>
n<> u<41> t<Primary_literal> p<42> c<40> l<3:17> el<3:19>
n<> u<42> t<Constant_primary> p<43> c<41> l<3:17> el<3:19>
n<> u<43> t<Constant_expression> p<48> c<42> s<47> l<3:17> el<3:19>
n<0> u<44> t<IntConst> p<45> l<3:20> el<3:21>
n<> u<45> t<Primary_literal> p<46> c<44> l<3:20> el<3:21>
n<> u<46> t<Constant_primary> p<47> c<45> l<3:20> el<3:21>
n<> u<47> t<Constant_expression> p<48> c<46> l<3:20> el<3:21>
n<> u<48> t<Constant_range> p<49> c<43> l<3:17> el<3:21>
n<> u<49> t<Packed_dimension> p<50> c<48> l<3:16> el<3:22>
n<> u<50> t<Data_type_or_implicit> p<51> c<49> l<3:16> el<3:22>
n<> u<51> t<Net_port_type> p<54> c<39> s<53> l<3:11> el<3:22>
n<o1> u<52> t<StringConst> p<53> l<3:23> el<3:25>
n<> u<53> t<List_of_port_identifiers> p<54> c<52> l<3:23> el<3:25>
n<> u<54> t<Output_declaration> p<55> c<51> l<3:4> el<3:25>
n<> u<55> t<Port_declaration> p<56> c<54> l<3:4> el<3:25>
n<> u<56> t<Module_item> p<78> c<55> s<76> l<3:4> el<3:26>
n<module_scope_Example> u<57> t<StringConst> p<58> l<4:11> el<4:31>
n<> u<58> t<Ps_or_hierarchical_identifier> p<62> c<57> s<61> l<4:11> el<4:31>
n<o1> u<59> t<StringConst> p<61> s<60> l<4:32> el<4:34>
n<> u<60> t<Constant_bit_select> p<61> l<4:35> el<4:35>
n<> u<61> t<Constant_select> p<62> c<59> l<4:31> el<4:34>
n<> u<62> t<Net_lvalue> p<70> c<58> s<69> l<4:11> el<4:34>
n<module_scope_Example> u<63> t<StringConst> p<67> s<64> l<4:37> el<4:57>
n<v1> u<64> t<StringConst> p<67> s<66> l<4:58> el<4:60>
n<> u<65> t<Bit_select> p<66> l<4:60> el<4:60>
n<> u<66> t<Select> p<67> c<65> l<4:60> el<4:60>
n<> u<67> t<Complex_func_call> p<68> c<63> l<4:37> el<4:60>
n<> u<68> t<Primary> p<69> c<67> l<4:37> el<4:60>
n<> u<69> t<Expression> p<70> c<68> l<4:37> el<4:60>
n<> u<70> t<Net_assignment> p<71> c<62> l<4:11> el<4:60>
n<> u<71> t<List_of_net_assignments> p<72> c<70> l<4:11> el<4:60>
n<> u<72> t<Continuous_assign> p<73> c<71> l<4:4> el<4:61>
n<> u<73> t<Module_common_item> p<74> c<72> l<4:4> el<4:61>
n<> u<74> t<Module_or_generate_item> p<75> c<73> l<4:4> el<4:61>
n<> u<75> t<Non_port_module_item> p<76> c<74> l<4:4> el<4:61>
n<> u<76> t<Module_item> p<78> c<75> s<77> l<4:4> el<4:61>
n<> u<77> t<ENDMODULE> p<78> l<5:1> el<5:10>
n<> u<78> t<Module_declaration> p<79> c<11> l<1:1> el<5:10>
n<> u<79> t<Description> p<117> c<78> s<116> l<1:1> el<5:10>
n<module> u<80> t<Module_keyword> p<100> s<81> l<7:1> el<7:7>
n<module_scope_top> u<81> t<StringConst> p<100> s<99> l<7:8> el<7:24>
n<> u<82> t<PortDir_Out> p<96> s<95> l<8:4> el<8:10>
n<> u<83> t<NetType_Wire> p<95> s<94> l<8:11> el<8:15>
n<31> u<84> t<IntConst> p<85> l<8:17> el<8:19>
n<> u<85> t<Primary_literal> p<86> c<84> l<8:17> el<8:19>
n<> u<86> t<Constant_primary> p<87> c<85> l<8:17> el<8:19>
n<> u<87> t<Constant_expression> p<92> c<86> s<91> l<8:17> el<8:19>
n<0> u<88> t<IntConst> p<89> l<8:20> el<8:21>
n<> u<89> t<Primary_literal> p<90> c<88> l<8:20> el<8:21>
n<> u<90> t<Constant_primary> p<91> c<89> l<8:20> el<8:21>
n<> u<91> t<Constant_expression> p<92> c<90> l<8:20> el<8:21>
n<> u<92> t<Constant_range> p<93> c<87> l<8:17> el<8:21>
n<> u<93> t<Packed_dimension> p<94> c<92> l<8:16> el<8:22>
n<> u<94> t<Data_type_or_implicit> p<95> c<93> l<8:16> el<8:22>
n<> u<95> t<Net_port_type> p<96> c<83> l<8:11> el<8:22>
n<> u<96> t<Net_port_header> p<98> c<82> s<97> l<8:4> el<8:22>
n<a1> u<97> t<StringConst> p<98> l<8:23> el<8:25>
n<> u<98> t<Ansi_port_declaration> p<99> c<96> l<8:4> el<8:25>
n<> u<99> t<List_of_port_declarations> p<100> c<98> l<7:24> el<9:2>
n<> u<100> t<Module_ansi_header> p<115> c<80> s<113> l<7:1> el<9:3>
n<module_scope_Example> u<101> t<StringConst> p<111> s<110> l<10:4> el<10:24>
n<a> u<102> t<StringConst> p<103> l<10:25> el<10:26>
n<> u<103> t<Name_of_instance> p<110> c<102> s<109> l<10:25> el<10:26>
n<a1> u<104> t<StringConst> p<105> l<10:27> el<10:29>
n<> u<105> t<Primary_literal> p<106> c<104> l<10:27> el<10:29>
n<> u<106> t<Primary> p<107> c<105> l<10:27> el<10:29>
n<> u<107> t<Expression> p<108> c<106> l<10:27> el<10:29>
n<> u<108> t<Ordered_port_connection> p<109> c<107> l<10:27> el<10:29>
n<> u<109> t<List_of_port_connections> p<110> c<108> l<10:27> el<10:29>
n<> u<110> t<Hierarchical_instance> p<111> c<103> l<10:25> el<10:30>
n<> u<111> t<Module_instantiation> p<112> c<101> l<10:4> el<10:31>
n<> u<112> t<Module_or_generate_item> p<113> c<111> l<10:4> el<10:31>
n<> u<113> t<Non_port_module_item> p<115> c<112> s<114> l<10:4> el<10:31>
n<> u<114> t<ENDMODULE> p<115> l<11:1> el<11:10>
n<> u<115> t<Module_declaration> p<116> c<100> l<7:1> el<11:10>
n<> u<116> t<Description> p<117> c<115> l<7:1> el<11:10>
n<> u<117> t<Source_text> p<118> c<79> l<1:1> el<11:10>
n<> u<118> t<Top_level_rule> c<1> l<1:1> el<13:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/SimplifyHierPath/dut.sv:1:1: No timescale set for "module_scope_Example".
[WRN:PA0205] ${SURELOG_DIR}/tests/SimplifyHierPath/dut.sv:7:1: No timescale set for "module_scope_top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/SimplifyHierPath/dut.sv:1:1: Compile module "work@module_scope_Example".
[INF:CP0303] ${SURELOG_DIR}/tests/SimplifyHierPath/dut.sv:7:1: Compile module "work@module_scope_top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                               7
cont_assign                                            1
design                                                 1
hier_path                                              2
int_typespec                                           1
logic_net                                              2
logic_typespec                                         2
module_inst                                            2
param_assign                                           1
parameter                                              1
port                                                   3
range                                                  3
ref_module                                             1
ref_obj                                                7
ref_typespec                                           4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/SimplifyHierPath/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/SimplifyHierPath/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/SimplifyHierPath/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (unnamed)
|vpiName:unnamed
|uhdmallModules:
\_module_inst: work@module_scope_Example (work@module_scope_Example), file:${SURELOG_DIR}/tests/SimplifyHierPath/dut.sv, line:1:1, endln:5:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@module_scope_Example
  |vpiParameter:
  \_parameter: (work@module_scope_Example.v1), line:2:21, endln:2:23
    |vpiParent:
    \_module_inst: work@module_scope_Example (work@module_scope_Example), file:${SURELOG_DIR}/tests/SimplifyHierPath/dut.sv, line:1:1, endln:5:10
    |UINT:10
    |vpiTypespec:
    \_ref_typespec: (work@module_scope_Example.v1)
      |vpiParent:
      \_parameter: (work@module_scope_Example.v1), line:2:21, endln:2:23
      |vpiFullName:work@module_scope_Example.v1
      |vpiActual:
      \_int_typespec: , line:2:14, endln:2:20
    |vpiName:v1
    |vpiFullName:work@module_scope_Example.v1
  |vpiParamAssign:
  \_param_assign: , line:2:21, endln:2:28
    |vpiParent:
    \_module_inst: work@module_scope_Example (work@module_scope_Example), file:${SURELOG_DIR}/tests/SimplifyHierPath/dut.sv, line:1:1, endln:5:10
    |vpiRhs:
    \_constant: , line:2:26, endln:2:28
      |vpiParent:
      \_param_assign: , line:2:21, endln:2:28
      |vpiDecompile:10
      |vpiSize:64
      |UINT:10
      |vpiTypespec:
      \_ref_typespec: (work@module_scope_Example)
        |vpiParent:
        \_constant: , line:2:26, endln:2:28
        |vpiFullName:work@module_scope_Example
        |vpiActual:
        \_int_typespec: , line:2:14, endln:2:20
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@module_scope_Example.v1), line:2:21, endln:2:23
  |vpiDefName:work@module_scope_Example
  |vpiNet:
  \_logic_net: (work@module_scope_Example.o1), line:1:29, endln:1:31
    |vpiParent:
    \_module_inst: work@module_scope_Example (work@module_scope_Example), file:${SURELOG_DIR}/tests/SimplifyHierPath/dut.sv, line:1:1, endln:5:10
    |vpiName:o1
    |vpiFullName:work@module_scope_Example.o1
    |vpiNetType:1
  |vpiPort:
  \_port: (o1), line:1:29, endln:1:31
    |vpiParent:
    \_module_inst: work@module_scope_Example (work@module_scope_Example), file:${SURELOG_DIR}/tests/SimplifyHierPath/dut.sv, line:1:1, endln:5:10
    |vpiName:o1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@module_scope_Example.o1.o1), line:1:29, endln:1:31
      |vpiParent:
      \_port: (o1), line:1:29, endln:1:31
      |vpiName:o1
      |vpiFullName:work@module_scope_Example.o1.o1
      |vpiActual:
      \_logic_net: (work@module_scope_Example.o1), line:1:29, endln:1:31
    |vpiTypedef:
    \_ref_typespec: (work@module_scope_Example.o1)
      |vpiParent:
      \_port: (o1), line:1:29, endln:1:31
      |vpiFullName:work@module_scope_Example.o1
      |vpiActual:
      \_logic_typespec: , line:3:11, endln:3:22
  |vpiContAssign:
  \_cont_assign: , line:4:11, endln:4:60
    |vpiParent:
    \_module_inst: work@module_scope_Example (work@module_scope_Example), file:${SURELOG_DIR}/tests/SimplifyHierPath/dut.sv, line:1:1, endln:5:10
    |vpiRhs:
    \_hier_path: (module_scope_Example.v1), line:4:37, endln:4:60
      |vpiParent:
      \_cont_assign: , line:4:11, endln:4:60
      |vpiActual:
      \_ref_obj: (module_scope_Example), line:4:37, endln:4:57
        |vpiParent:
        \_hier_path: (module_scope_Example.v1), line:4:37, endln:4:60
        |vpiName:module_scope_Example
      |vpiActual:
      \_ref_obj: (work@module_scope_Example.v1), line:4:58, endln:4:60
        |vpiParent:
        \_hier_path: (module_scope_Example.v1), line:4:37, endln:4:60
        |vpiName:v1
        |vpiFullName:work@module_scope_Example.v1
      |vpiName:module_scope_Example.v1
    |vpiLhs:
    \_hier_path: (module_scope_Example.o1), line:4:11, endln:4:34
      |vpiParent:
      \_cont_assign: , line:4:11, endln:4:60
      |vpiActual:
      \_ref_obj: (module_scope_Example), line:4:32, endln:4:34
        |vpiParent:
        \_hier_path: (module_scope_Example.o1), line:4:11, endln:4:34
        |vpiName:module_scope_Example
      |vpiActual:
      \_ref_obj: (o1), line:4:32, endln:4:34
        |vpiParent:
        \_hier_path: (module_scope_Example.o1), line:4:11, endln:4:34
        |vpiName:o1
      |vpiName:module_scope_Example.o1
|uhdmallModules:
\_module_inst: work@module_scope_top (work@module_scope_top), file:${SURELOG_DIR}/tests/SimplifyHierPath/dut.sv, line:7:1, endln:11:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@module_scope_top
  |vpiDefName:work@module_scope_top
  |vpiNet:
  \_logic_net: (work@module_scope_top.a1), line:8:23, endln:8:25
    |vpiParent:
    \_module_inst: work@module_scope_top (work@module_scope_top), file:${SURELOG_DIR}/tests/SimplifyHierPath/dut.sv, line:7:1, endln:11:10
    |vpiName:a1
    |vpiFullName:work@module_scope_top.a1
    |vpiNetType:1
  |vpiPort:
  \_port: (a1), line:8:23, endln:8:25
    |vpiParent:
    \_module_inst: work@module_scope_top (work@module_scope_top), file:${SURELOG_DIR}/tests/SimplifyHierPath/dut.sv, line:7:1, endln:11:10
    |vpiName:a1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@module_scope_top.a1.a1), line:8:23, endln:8:25
      |vpiParent:
      \_port: (a1), line:8:23, endln:8:25
      |vpiName:a1
      |vpiFullName:work@module_scope_top.a1.a1
      |vpiActual:
      \_logic_net: (work@module_scope_top.a1), line:8:23, endln:8:25
    |vpiTypedef:
    \_ref_typespec: (work@module_scope_top.a1)
      |vpiParent:
      \_port: (a1), line:8:23, endln:8:25
      |vpiFullName:work@module_scope_top.a1
      |vpiActual:
      \_logic_typespec: , line:8:11, endln:8:22
  |vpiRefModule:
  \_ref_module: work@module_scope_Example (a), line:10:25, endln:10:26
    |vpiParent:
    \_module_inst: work@module_scope_top (work@module_scope_top), file:${SURELOG_DIR}/tests/SimplifyHierPath/dut.sv, line:7:1, endln:11:10
    |vpiName:a
    |vpiDefName:work@module_scope_Example
    |vpiActual:
    \_module_inst: work@module_scope_Example (work@module_scope_Example), file:${SURELOG_DIR}/tests/SimplifyHierPath/dut.sv, line:1:1, endln:5:10
    |vpiPort:
    \_port: , line:10:27, endln:10:29
      |vpiParent:
      \_ref_module: work@module_scope_Example (a), line:10:25, endln:10:26
      |vpiHighConn:
      \_ref_obj: (work@module_scope_top.a.a1), line:10:27, endln:10:29
        |vpiParent:
        \_port: , line:10:27, endln:10:29
        |vpiName:a1
        |vpiFullName:work@module_scope_top.a.a1
        |vpiActual:
        \_logic_net: (work@module_scope_top.a1), line:8:23, endln:8:25
\_weaklyReferenced:
\_int_typespec: , line:2:14, endln:2:20
  |vpiParent:
  \_parameter: (work@module_scope_Example.v1), line:2:21, endln:2:23
  |vpiRange:
  \_range: , line:2:14, endln:2:20
    |vpiParent:
    \_int_typespec: , line:2:14, endln:2:20
    |vpiLeftRange:
    \_constant: , line:2:15, endln:2:17
      |vpiParent:
      \_range: , line:2:14, endln:2:20
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:18, endln:2:19
      |vpiParent:
      \_range: , line:2:14, endln:2:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:3:11, endln:3:22
  |vpiRange:
  \_range: , line:3:16, endln:3:22
    |vpiParent:
    \_logic_typespec: , line:3:11, endln:3:22
    |vpiLeftRange:
    \_constant: , line:3:17, endln:3:19
      |vpiParent:
      \_range: , line:3:16, endln:3:22
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:3:20, endln:3:21
      |vpiParent:
      \_range: , line:3:16, endln:3:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:8:11, endln:8:22
  |vpiRange:
  \_range: , line:8:16, endln:8:22
    |vpiParent:
    \_logic_typespec: , line:8:11, endln:8:22
    |vpiLeftRange:
    \_constant: , line:8:17, endln:8:19
      |vpiParent:
      \_range: , line:8:16, endln:8:22
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:8:20, endln:8:21
      |vpiParent:
      \_range: , line:8:16, endln:8:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/SimplifyHierPath/dut.sv | ${SURELOG_DIR}/build/regression/SimplifyHierPath/roundtrip/dut_000.sv | 6 | 11 |
============================== End RoundTrip Results ==============================
