// Seed: 4221046880
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    input tri0 id_2
);
  logic id_4;
endmodule
module module_1 #(
    parameter id_1 = 32'd55
) (
    input uwire id_0,
    input supply0 _id_1,
    output wire id_2,
    input tri0 id_3,
    input tri id_4
);
  always if (-1) if (1) $unsigned(61);
  ;
  wire [-1 : id_1] id_6, id_7, id_8;
  logic id_9;
  ;
  assign id_7 = id_8;
  parameter id_10 = 1 / 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
  logic id_11;
  buf primCall (id_2, id_3);
endmodule
