design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/prormrxcn/OpenLane/designs/fifo,fifo,RUN_2025.08.17_15.52.22,flow completed,0h2m24s0ms,0h1m56s0ms,94532.35683043757,0.028949523300000002,28359.70704913127,31.44,-1,540.85,638,0,0,0,0,0,0,0,1,1,0,-1,-1,19814,4958,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,12272057.0,0.0,22.91,21.8,1.69,2.68,0.0,392,557,27,161,0,0,0,525,5,1,12,6,166,8,3,10,157,168,8,1268,319,0,426,821,2834,23402.444799999997,-1,-1,-1,0.00197,0.000917,5.69e-09,-1,-1,-1,2.21,10.0,100.0,10,1.0,30,30,30,0.3,1,10,0.4,0,sky130_fd_sc_hd,AREA 0
