-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
-- Date        : Thu Jul 14 22:34:44 2022
-- Host        : Desktop-0-Alienware-R7 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               d:/NTT_Xilinx/Vivado/inplace_DIF_prototype/inplace_DIF_prototype.gen/sources_1/bd/Board/ip/Board_inPlaceNTT_DIF_preco_0_0/Board_inPlaceNTT_DIF_preco_0_0_sim_netlist.vhdl
-- Design      : Board_inPlaceNTT_DIF_preco_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcku115-flvb2104-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_core_fsm is
  port (
    complete_rsc_vzout_0 : out STD_LOGIC;
    or_61_rmff : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in6_in : out STD_LOGIC;
    \STAGE_LOOP_i_3_0_sva_reg[3]\ : out STD_LOGIC;
    \FSM_onehot_state_var_reg[17]_0\ : out STD_LOGIC;
    \FSM_onehot_state_var_reg[16]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    CEB1 : out STD_LOGIC;
    vec_rsc_0_7_we : out STD_LOGIC;
    vec_rsc_0_6_we : out STD_LOGIC;
    vec_rsc_0_5_we : out STD_LOGIC;
    vec_rsc_0_4_we : out STD_LOGIC;
    vec_rsc_0_3_we : out STD_LOGIC;
    vec_rsc_0_2_we : out STD_LOGIC;
    vec_rsc_0_1_we : out STD_LOGIC;
    vec_rsc_0_0_we : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    complete_rsc_vzout_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \STAGE_LOOP_i_3_0_sva_reg[3]_0\ : out STD_LOGIC;
    reg_complete_rsci_oswt_cse0 : out STD_LOGIC;
    MUX1HOT_v_32_4_2_return5_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    MUX1HOT_v_32_4_2_return : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \FSM_onehot_state_var_reg[16]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    complete_rsc_vzout_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_var_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_var_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_var_reg[14]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    VEC_LOOP_and_cse : out STD_LOGIC;
    CEA1 : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \STAGE_LOOP_i_3_0_sva_reg[1]\ : out STD_LOGIC;
    \STAGE_LOOP_i_3_0_sva_reg[1]_0\ : out STD_LOGIC;
    \STAGE_LOOP_i_3_0_sva_reg[1]_1\ : out STD_LOGIC;
    \STAGE_LOOP_i_3_0_sva_reg[1]_2\ : out STD_LOGIC;
    or_39_rmff : out STD_LOGIC;
    or_27_rmff : out STD_LOGIC;
    \COMP_LOOP_k_12_0_sva_11_0_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \vec_rsc_0_1_i_q_d_bfwt_reg[31]\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \vec_rsc_0_4_i_q_d_bfwt_reg[1]\ : out STD_LOGIC;
    \FSM_onehot_state_var_reg[6]_0\ : out STD_LOGIC;
    \FSM_onehot_state_var_reg[6]_1\ : out STD_LOGIC;
    \VEC_LOOP_acc_10_cse_sva_reg[1]\ : out STD_LOGIC;
    \vec_rsc_0_4_i_q_d_bfwt_reg[3]\ : out STD_LOGIC;
    \vec_rsc_0_4_i_q_d_bfwt_reg[5]\ : out STD_LOGIC;
    \vec_rsc_0_4_i_q_d_bfwt_reg[6]\ : out STD_LOGIC;
    \vec_rsc_0_4_i_q_d_bfwt_reg[7]\ : out STD_LOGIC;
    \vec_rsc_0_4_i_q_d_bfwt_reg[9]\ : out STD_LOGIC;
    \vec_rsc_0_4_i_q_d_bfwt_reg[10]\ : out STD_LOGIC;
    \vec_rsc_0_2_i_q_d_bfwt_reg[11]\ : out STD_LOGIC;
    \vec_rsc_0_4_i_q_d_bfwt_reg[13]\ : out STD_LOGIC;
    \vec_rsc_0_4_i_q_d_bfwt_reg[14]\ : out STD_LOGIC;
    \vec_rsc_0_4_i_q_d_bfwt_reg[17]\ : out STD_LOGIC;
    \vec_rsc_0_4_i_q_d_bfwt_reg[19]\ : out STD_LOGIC;
    \vec_rsc_0_4_i_q_d_bfwt_reg[21]\ : out STD_LOGIC;
    \vec_rsc_0_4_i_q_d_bfwt_reg[22]\ : out STD_LOGIC;
    \vec_rsc_0_4_i_q_d_bfwt_reg[23]\ : out STD_LOGIC;
    \vec_rsc_0_4_i_q_d_bfwt_reg[25]\ : out STD_LOGIC;
    \vec_rsc_0_4_i_q_d_bfwt_reg[26]\ : out STD_LOGIC;
    \vec_rsc_0_4_i_q_d_bfwt_reg[27]\ : out STD_LOGIC;
    \vec_rsc_0_4_i_q_d_bfwt_reg[29]\ : out STD_LOGIC;
    \vec_rsc_0_4_i_q_d_bfwt_reg[30]\ : out STD_LOGIC;
    \vec_rsc_0_2_i_q_d_bfwt_reg[31]\ : out STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \vec_rsc_0_2_i_q_d_bfwt_reg[0]\ : out STD_LOGIC;
    \vec_rsc_0_4_i_q_d_bfwt_reg[2]\ : out STD_LOGIC;
    \vec_rsc_0_2_i_q_d_bfwt_reg[4]\ : out STD_LOGIC;
    \vec_rsc_0_4_i_q_d_bfwt_reg[8]\ : out STD_LOGIC;
    \vec_rsc_0_2_i_q_d_bfwt_reg[12]\ : out STD_LOGIC;
    \vec_rsc_0_2_i_q_d_bfwt_reg[15]\ : out STD_LOGIC;
    \vec_rsc_0_4_i_q_d_bfwt_reg[16]\ : out STD_LOGIC;
    \vec_rsc_0_4_i_q_d_bfwt_reg[18]\ : out STD_LOGIC;
    \vec_rsc_0_2_i_q_d_bfwt_reg[20]\ : out STD_LOGIC;
    \vec_rsc_0_2_i_q_d_bfwt_reg[24]\ : out STD_LOGIC;
    \vec_rsc_0_4_i_q_d_bfwt_reg[28]\ : out STD_LOGIC;
    or_36_rmff : out STD_LOGIC;
    or_20_rmff : out STD_LOGIC;
    or_42_rmff : out STD_LOGIC;
    or_30_rmff : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_6_itm_reg : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_2_itm_reg : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_4_itm_reg : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_5_itm_reg : out STD_LOGIC;
    or_63_rmff : out STD_LOGIC;
    \FSM_onehot_state_var_reg[14]_1\ : out STD_LOGIC;
    \FSM_onehot_state_var_reg[4]_1\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_twiddle_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : out STD_LOGIC;
    nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_twiddle_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : out STD_LOGIC;
    vec_rsc_0_7_adr : out STD_LOGIC_VECTOR ( 6 downto 0 );
    or_33_rmff : out STD_LOGIC;
    or_45_rmff : out STD_LOGIC;
    nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_twiddle_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : out STD_LOGIC;
    nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_twiddle_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : out STD_LOGIC;
    \COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_1_lpi_4_dfm_reg[4]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_1_lpi_4_dfm_reg[15]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_1_lpi_4_dfm_reg[20]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_1_lpi_4_dfm_reg[28]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    complete_rsc_vzout : in STD_LOGIC;
    \z_mul_cmp_z_oreg_reg[0]__0\ : in STD_LOGIC;
    reg_ensig_cgo_cse : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    vec_rsc_0_0_we_0 : in STD_LOGIC;
    \vec_rsc_0_7_adr[6]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \reg_VEC_LOOP_j_12_0_ftd_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \reg_VEC_LOOP_j_12_0_ftd_reg[9]_0\ : in STD_LOGIC;
    \reg_VEC_LOOP_j_12_0_ftd_reg[9]_1\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \vec_rsc_0_7_adr[6]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \FSM_onehot_state_var_reg[16]_2\ : in STD_LOGIC;
    DSP_A_B_DATA_INST : in STD_LOGIC;
    DSP_A_B_DATA_INST_0 : in STD_LOGIC;
    DSP_A_B_DATA_INST_1 : in STD_LOGIC;
    DSP_A_B_DATA_INST_2 : in STD_LOGIC;
    DSP_A_B_DATA_INST_3 : in STD_LOGIC;
    DSP_A_B_DATA_INST_4 : in STD_LOGIC;
    DSP_A_B_DATA_INST_5 : in STD_LOGIC;
    DSP_A_B_DATA_INST_6 : in STD_LOGIC;
    DSP_A_B_DATA_INST_7 : in STD_LOGIC;
    DSP_A_B_DATA_INST_8 : in STD_LOGIC;
    DSP_A_B_DATA_INST_9 : in STD_LOGIC;
    DSP_A_B_DATA_INST_10 : in STD_LOGIC;
    DSP_A_B_DATA_INST_11 : in STD_LOGIC;
    DSP_A_B_DATA_INST_12 : in STD_LOGIC;
    DSP_A_B_DATA_INST_13 : in STD_LOGIC;
    DSP_A_B_DATA_INST_14 : in STD_LOGIC;
    DSP_A_B_DATA_INST_15 : in STD_LOGIC;
    DSP_A_B_DATA_INST_16 : in STD_LOGIC;
    DSP_A_B_DATA_INST_17 : in STD_LOGIC;
    DSP_A_B_DATA_INST_18 : in STD_LOGIC;
    DSP_A_B_DATA_INST_19 : in STD_LOGIC;
    DSP_A_B_DATA_INST_20 : in STD_LOGIC;
    DSP_A_B_DATA_INST_21 : in STD_LOGIC;
    DSP_A_B_DATA_INST_22 : in STD_LOGIC;
    DSP_A_B_DATA_INST_23 : in STD_LOGIC;
    DSP_A_B_DATA_INST_24 : in STD_LOGIC;
    DSP_A_B_DATA_INST_25 : in STD_LOGIC;
    DSP_A_B_DATA_INST_26 : in STD_LOGIC;
    DSP_A_B_DATA_INST_27 : in STD_LOGIC;
    DSP_A_B_DATA_INST_28 : in STD_LOGIC;
    DSP_A_B_DATA_INST_29 : in STD_LOGIC;
    DSP_A_B_DATA_INST_30 : in STD_LOGIC;
    DSP_A_B_DATA_INST_31 : in STD_LOGIC;
    DSP_A_B_DATA_INST_32 : in STD_LOGIC;
    DSP_A_B_DATA_INST_33 : in STD_LOGIC;
    DSP_A_B_DATA_INST_34 : in STD_LOGIC;
    DSP_A_B_DATA_INST_35 : in STD_LOGIC;
    DSP_A_B_DATA_INST_36 : in STD_LOGIC;
    DSP_A_B_DATA_INST_37 : in STD_LOGIC;
    DSP_A_B_DATA_INST_38 : in STD_LOGIC;
    DSP_A_B_DATA_INST_39 : in STD_LOGIC;
    DSP_A_B_DATA_INST_40 : in STD_LOGIC;
    DSP_A_B_DATA_INST_41 : in STD_LOGIC;
    DSP_A_B_DATA_INST_42 : in STD_LOGIC;
    DSP_A_B_DATA_INST_43 : in STD_LOGIC;
    DSP_A_B_DATA_INST_44 : in STD_LOGIC;
    DSP_A_B_DATA_INST_45 : in STD_LOGIC;
    DSP_A_B_DATA_INST_46 : in STD_LOGIC;
    DSP_A_B_DATA_INST_47 : in STD_LOGIC;
    DSP_A_B_DATA_INST_48 : in STD_LOGIC;
    DSP_A_B_DATA_INST_49 : in STD_LOGIC;
    DSP_A_B_DATA_INST_50 : in STD_LOGIC;
    DSP_A_B_DATA_INST_51 : in STD_LOGIC;
    DSP_A_B_DATA_INST_52 : in STD_LOGIC;
    DSP_A_B_DATA_INST_53 : in STD_LOGIC;
    DSP_A_B_DATA_INST_54 : in STD_LOGIC;
    DSP_A_B_DATA_INST_55 : in STD_LOGIC;
    DSP_A_B_DATA_INST_56 : in STD_LOGIC;
    DSP_A_B_DATA_INST_57 : in STD_LOGIC;
    DSP_A_B_DATA_INST_58 : in STD_LOGIC;
    DSP_A_B_DATA_INST_59 : in STD_LOGIC;
    DSP_A_B_DATA_INST_60 : in STD_LOGIC;
    DSP_A_B_DATA_INST_61 : in STD_LOGIC;
    DSP_A_B_DATA_INST_62 : in STD_LOGIC;
    DSP_A_B_DATA_INST_63 : in STD_LOGIC;
    DSP_A_B_DATA_INST_64 : in STD_LOGIC;
    DSP_A_B_DATA_INST_65 : in STD_LOGIC;
    DSP_A_B_DATA_INST_66 : in STD_LOGIC;
    DSP_A_B_DATA_INST_67 : in STD_LOGIC;
    DSP_A_B_DATA_INST_68 : in STD_LOGIC;
    DSP_A_B_DATA_INST_69 : in STD_LOGIC;
    DSP_A_B_DATA_INST_70 : in STD_LOGIC;
    DSP_A_B_DATA_INST_71 : in STD_LOGIC;
    DSP_A_B_DATA_INST_72 : in STD_LOGIC;
    DSP_A_B_DATA_INST_73 : in STD_LOGIC;
    DSP_A_B_DATA_INST_74 : in STD_LOGIC;
    DSP_A_B_DATA_INST_75 : in STD_LOGIC;
    DSP_A_B_DATA_INST_76 : in STD_LOGIC;
    DSP_A_B_DATA_INST_77 : in STD_LOGIC;
    DSP_A_B_DATA_INST_78 : in STD_LOGIC;
    DSP_A_B_DATA_INST_79 : in STD_LOGIC;
    DSP_A_B_DATA_INST_80 : in STD_LOGIC;
    DSP_A_B_DATA_INST_81 : in STD_LOGIC;
    DSP_A_B_DATA_INST_82 : in STD_LOGIC;
    DSP_A_B_DATA_INST_83 : in STD_LOGIC;
    DSP_A_B_DATA_INST_84 : in STD_LOGIC;
    DSP_A_B_DATA_INST_85 : in STD_LOGIC;
    DSP_A_B_DATA_INST_86 : in STD_LOGIC;
    DSP_A_B_DATA_INST_87 : in STD_LOGIC;
    DSP_A_B_DATA_INST_88 : in STD_LOGIC;
    DSP_A_B_DATA_INST_89 : in STD_LOGIC;
    DSP_A_B_DATA_INST_90 : in STD_LOGIC;
    DSP_A_B_DATA_INST_91 : in STD_LOGIC;
    DSP_A_B_DATA_INST_92 : in STD_LOGIC;
    DSP_A_B_DATA_INST_93 : in STD_LOGIC;
    DSP_A_B_DATA_INST_94 : in STD_LOGIC;
    DSP_A_B_DATA_INST_95 : in STD_LOGIC;
    DSP_A_B_DATA_INST_96 : in STD_LOGIC;
    DSP_A_B_DATA_INST_97 : in STD_LOGIC;
    DSP_A_B_DATA_INST_98 : in STD_LOGIC;
    DSP_A_B_DATA_INST_99 : in STD_LOGIC;
    DSP_A_B_DATA_INST_100 : in STD_LOGIC;
    DSP_A_B_DATA_INST_101 : in STD_LOGIC;
    DSP_A_B_DATA_INST_102 : in STD_LOGIC;
    DSP_A_B_DATA_INST_103 : in STD_LOGIC;
    DSP_A_B_DATA_INST_104 : in STD_LOGIC;
    DSP_A_B_DATA_INST_105 : in STD_LOGIC;
    DSP_A_B_DATA_INST_106 : in STD_LOGIC;
    DSP_A_B_DATA_INST_107 : in STD_LOGIC;
    DSP_A_B_DATA_INST_108 : in STD_LOGIC;
    DSP_A_B_DATA_INST_109 : in STD_LOGIC;
    DSP_A_B_DATA_INST_110 : in STD_LOGIC;
    DSP_A_B_DATA_INST_111 : in STD_LOGIC;
    DSP_A_B_DATA_INST_112 : in STD_LOGIC;
    DSP_A_B_DATA_INST_113 : in STD_LOGIC;
    DSP_A_B_DATA_INST_114 : in STD_LOGIC;
    DSP_A_B_DATA_INST_115 : in STD_LOGIC;
    DSP_A_B_DATA_INST_116 : in STD_LOGIC;
    DSP_A_B_DATA_INST_117 : in STD_LOGIC;
    DSP_A_B_DATA_INST_118 : in STD_LOGIC;
    DSP_A_B_DATA_INST_119 : in STD_LOGIC;
    DSP_A_B_DATA_INST_120 : in STD_LOGIC;
    DSP_A_B_DATA_INST_121 : in STD_LOGIC;
    DSP_A_B_DATA_INST_122 : in STD_LOGIC;
    DSP_A_B_DATA_INST_123 : in STD_LOGIC;
    DSP_A_B_DATA_INST_124 : in STD_LOGIC;
    DSP_A_B_DATA_INST_125 : in STD_LOGIC;
    DSP_A_B_DATA_INST_126 : in STD_LOGIC;
    vector_i_21_0 : in STD_LOGIC;
    vector_i_21_1 : in STD_LOGIC;
    vector_i_20_0 : in STD_LOGIC;
    vector_i_20_1 : in STD_LOGIC;
    vector_i_19_0 : in STD_LOGIC;
    vector_i_19_1 : in STD_LOGIC;
    vector_i_18_0 : in STD_LOGIC;
    vector_i_18_1 : in STD_LOGIC;
    vector_i_17_0 : in STD_LOGIC;
    vector_i_17_1 : in STD_LOGIC;
    vector_i_16_0 : in STD_LOGIC;
    vector_i_16_1 : in STD_LOGIC;
    vector_i_15_0 : in STD_LOGIC;
    vector_i_15_1 : in STD_LOGIC;
    vector_i_14_0 : in STD_LOGIC;
    vector_i_14_1 : in STD_LOGIC;
    vector_i_13_0 : in STD_LOGIC;
    vector_i_13_1 : in STD_LOGIC;
    vector_i_12_0 : in STD_LOGIC;
    vector_i_12_1 : in STD_LOGIC;
    vector_i_11_0 : in STD_LOGIC;
    vector_i_11_1 : in STD_LOGIC;
    vector_i_10_0 : in STD_LOGIC;
    vector_i_10_1 : in STD_LOGIC;
    vector_i_9_0 : in STD_LOGIC;
    vector_i_9_1 : in STD_LOGIC;
    vector_i_8_0 : in STD_LOGIC;
    vector_i_8_1 : in STD_LOGIC;
    vector_i_7_0 : in STD_LOGIC;
    vector_i_7_1 : in STD_LOGIC;
    vector_i_6_0 : in STD_LOGIC;
    vector_i_6_1 : in STD_LOGIC;
    vector_i_5_0 : in STD_LOGIC;
    vector_i_5_1 : in STD_LOGIC;
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_15_0 : in STD_LOGIC;
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_15_1 : in STD_LOGIC;
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_14_0 : in STD_LOGIC;
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_14_1 : in STD_LOGIC;
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_13_0 : in STD_LOGIC;
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_13_1 : in STD_LOGIC;
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_12_0 : in STD_LOGIC;
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_12_1 : in STD_LOGIC;
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_11_0 : in STD_LOGIC;
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_11_1 : in STD_LOGIC;
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_10_0 : in STD_LOGIC;
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_10_1 : in STD_LOGIC;
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_9_0 : in STD_LOGIC;
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_9_1 : in STD_LOGIC;
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_8_0 : in STD_LOGIC;
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_8_1 : in STD_LOGIC;
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_7_0 : in STD_LOGIC;
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_7_1 : in STD_LOGIC;
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_6_0 : in STD_LOGIC;
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_6_1 : in STD_LOGIC;
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_5_0 : in STD_LOGIC;
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_5_1 : in STD_LOGIC;
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_4_0 : in STD_LOGIC;
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_4_1 : in STD_LOGIC;
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_3_0 : in STD_LOGIC;
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_3_1 : in STD_LOGIC;
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_2_0 : in STD_LOGIC;
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_2_1 : in STD_LOGIC;
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_1_0 : in STD_LOGIC;
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_1_1 : in STD_LOGIC;
    \vector__3_i_17_0\ : in STD_LOGIC;
    \vector__3_i_17_1\ : in STD_LOGIC;
    \vector__3_i_16_0\ : in STD_LOGIC;
    \vector__3_i_16_1\ : in STD_LOGIC;
    \vector__3_i_15_0\ : in STD_LOGIC;
    \vector__3_i_15_1\ : in STD_LOGIC;
    \vector__3_i_14_0\ : in STD_LOGIC;
    \vector__3_i_14_1\ : in STD_LOGIC;
    \vector__3_i_13_0\ : in STD_LOGIC;
    \vector__3_i_13_1\ : in STD_LOGIC;
    \vector__3_i_12_0\ : in STD_LOGIC;
    \vector__3_i_12_1\ : in STD_LOGIC;
    \vector__3_i_11_0\ : in STD_LOGIC;
    \vector__3_i_11_1\ : in STD_LOGIC;
    \vector__3_i_10_0\ : in STD_LOGIC;
    \vector__3_i_10_1\ : in STD_LOGIC;
    \vector__3_i_9_0\ : in STD_LOGIC;
    \vector__3_i_9_1\ : in STD_LOGIC;
    \vector__3_i_8_0\ : in STD_LOGIC;
    \vector__3_i_8_1\ : in STD_LOGIC;
    \vector__3_i_7_0\ : in STD_LOGIC;
    \vector__3_i_7_1\ : in STD_LOGIC;
    \vector__3_i_6_0\ : in STD_LOGIC;
    \vector__3_i_6_1\ : in STD_LOGIC;
    \vector__3_i_5_0\ : in STD_LOGIC;
    \vector__3_i_5_1\ : in STD_LOGIC;
    \vector__3_i_4_0\ : in STD_LOGIC;
    \vector__3_i_4_1\ : in STD_LOGIC;
    \vector__3_i_3_0\ : in STD_LOGIC;
    \vector__3_i_3_1\ : in STD_LOGIC;
    \vector__3_i_2_0\ : in STD_LOGIC;
    \vector__3_i_2_1\ : in STD_LOGIC;
    \vector__3_i_1_0\ : in STD_LOGIC;
    \vector__3_i_1_1\ : in STD_LOGIC;
    z_mul_cmp_z_oreg_reg_i_15_0 : in STD_LOGIC;
    z_mul_cmp_z_oreg_reg_i_15_1 : in STD_LOGIC;
    z_mul_cmp_z_oreg_reg_i_14_0 : in STD_LOGIC;
    z_mul_cmp_z_oreg_reg_i_14_1 : in STD_LOGIC;
    z_mul_cmp_z_oreg_reg_i_13_0 : in STD_LOGIC;
    z_mul_cmp_z_oreg_reg_i_13_1 : in STD_LOGIC;
    z_mul_cmp_z_oreg_reg_i_12_0 : in STD_LOGIC;
    z_mul_cmp_z_oreg_reg_i_12_1 : in STD_LOGIC;
    z_mul_cmp_z_oreg_reg_i_11_0 : in STD_LOGIC;
    z_mul_cmp_z_oreg_reg_i_11_1 : in STD_LOGIC;
    z_mul_cmp_z_oreg_reg_i_10_0 : in STD_LOGIC;
    z_mul_cmp_z_oreg_reg_i_10_1 : in STD_LOGIC;
    z_mul_cmp_z_oreg_reg_i_9_0 : in STD_LOGIC;
    z_mul_cmp_z_oreg_reg_i_9_1 : in STD_LOGIC;
    z_mul_cmp_z_oreg_reg_i_8_0 : in STD_LOGIC;
    z_mul_cmp_z_oreg_reg_i_8_1 : in STD_LOGIC;
    z_mul_cmp_z_oreg_reg_i_7_0 : in STD_LOGIC;
    z_mul_cmp_z_oreg_reg_i_7_1 : in STD_LOGIC;
    z_mul_cmp_z_oreg_reg_i_6_0 : in STD_LOGIC;
    z_mul_cmp_z_oreg_reg_i_6_1 : in STD_LOGIC;
    z_mul_cmp_z_oreg_reg_i_5_0 : in STD_LOGIC;
    z_mul_cmp_z_oreg_reg_i_5_1 : in STD_LOGIC;
    z_mul_cmp_z_oreg_reg_i_4_0 : in STD_LOGIC;
    z_mul_cmp_z_oreg_reg_i_4_1 : in STD_LOGIC;
    z_mul_cmp_z_oreg_reg_i_3_0 : in STD_LOGIC;
    z_mul_cmp_z_oreg_reg_i_3_1 : in STD_LOGIC;
    z_mul_cmp_z_oreg_reg_i_2_0 : in STD_LOGIC;
    z_mul_cmp_z_oreg_reg_i_2_1 : in STD_LOGIC;
    z_mul_cmp_z_oreg_reg_i_1_0 : in STD_LOGIC;
    z_mul_cmp_z_oreg_reg_i_1_1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    reg_ensig_cgo_1_cse : in STD_LOGIC;
    reg_vec_rsc_0_5_i_oswt_cse_reg : in STD_LOGIC;
    reg_vec_rsc_0_5_i_oswt_cse_reg_0 : in STD_LOGIC;
    reg_vec_rsc_0_1_i_oswt_cse_reg : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \reg_VEC_LOOP_j_12_0_ftd_reg[7]\ : in STD_LOGIC;
    \reg_VEC_LOOP_j_12_0_ftd_reg[9]_2\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[1]\ : in STD_LOGIC;
    vec_rsc_0_2_q : in STD_LOGIC_VECTOR ( 26 downto 0 );
    vec_rsc_0_2_i_bcwt : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[31]_0\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \tmp_1_lpi_4_dfm_reg[30]\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    vec_rsc_0_4_i_bcwt : in STD_LOGIC;
    vec_rsc_0_4_q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \tmp_1_lpi_4_dfm_reg[1]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[3]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[3]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[5]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[5]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[6]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[6]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[7]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[7]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[9]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[9]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[10]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[10]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[11]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[11]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[13]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[13]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[14]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[14]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[17]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[17]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[19]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[19]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[21]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[21]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[22]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[22]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[23]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[23]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[25]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[25]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[26]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[26]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[27]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[27]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[29]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[29]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[30]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[30]_1\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[31]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    vec_rsc_0_1_i_bcwt : in STD_LOGIC;
    vec_rsc_0_1_q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_1_lpi_4_dfm_reg[31]_2\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_0\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_1\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_2\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_3\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[0]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[2]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[4]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[8]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[12]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[15]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[16]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[18]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[20]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[24]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[28]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[31]_3\ : in STD_LOGIC;
    reg_vec_rsc_0_4_i_oswt_cse_reg : in STD_LOGIC;
    reg_vec_rsc_0_0_i_oswt_cse_reg : in STD_LOGIC;
    reg_vec_rsc_0_6_i_oswt_cse_reg : in STD_LOGIC;
    reg_vec_rsc_0_6_i_oswt_cse_reg_0 : in STD_LOGIC;
    reg_vec_rsc_0_2_i_oswt_cse_reg : in STD_LOGIC;
    reg_vec_rsc_0_2_i_oswt_cse_reg_0 : in STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_6_itm : in STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_13_itm : in STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_2_itm : in STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_9_itm : in STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_4_itm : in STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_5_itm : in STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm : in STD_LOGIC;
    \COMP_LOOP_twiddle_f_mul_cse_sva_reg[9]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \COMP_LOOP_twiddle_f_mul_cse_sva_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    P : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \vec_rsc_0_7_adr[6]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    reg_vec_rsc_0_3_i_oswt_cse_reg : in STD_LOGIC;
    reg_vec_rsc_0_7_i_oswt_cse_reg : in STD_LOGIC;
    reg_vec_rsc_0_7_i_oswt_cse_reg_0 : in STD_LOGIC;
    \FSM_onehot_state_var_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    VEC_LOOP_slc_VEC_LOOP_acc_2_itm : in STD_LOGIC;
    p_0_in0_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \reg_VEC_LOOP_j_12_0_ftd_reg[7]_0\ : in STD_LOGIC;
    \reg_VEC_LOOP_j_12_0_ftd_reg[9]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_VEC_LOOP_j_12_0_ftd_reg[9]_4\ : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_0 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_1 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_2 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_3 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_4 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_5 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_6 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_7 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_8 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_9 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_10 : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_1\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_2\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_3\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_4\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_5\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_6\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_7\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_8\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_9\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_10\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_1\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_2\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_3\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_4\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_5\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_6\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_7\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_8\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_9\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_10\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_1\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_2\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_3\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_4\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_5\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_6\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    C : in STD_LOGIC_VECTOR ( 30 downto 0 );
    DSP_A_B_DATA_INST_127 : in STD_LOGIC_VECTOR ( 0 to 0 );
    vector_i_3_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    vector_i_3_1 : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_core_fsm : entity is "inPlaceNTT_DIF_precomp_core_core_fsm";
end Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_core_fsm;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_core_fsm is
  signal \FSM_onehot_state_var[14]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_var[15]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_var[16]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_var[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_var[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_var[4]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_var_reg[16]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^fsm_onehot_state_var_reg[17]_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_var_reg[6]_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_var_reg[6]_1\ : STD_LOGIC;
  signal \FSM_onehot_state_var_reg_n_0_[10]\ : STD_LOGIC;
  signal \FSM_onehot_state_var_reg_n_0_[11]\ : STD_LOGIC;
  signal \FSM_onehot_state_var_reg_n_0_[14]\ : STD_LOGIC;
  signal \FSM_onehot_state_var_reg_n_0_[17]\ : STD_LOGIC;
  signal \FSM_onehot_state_var_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_state_var_reg_n_0_[9]\ : STD_LOGIC;
  signal \^vec_loop_acc_10_cse_sva_reg[1]\ : STD_LOGIC;
  signal \^complete_rsc_vzout_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^or_61_rmff\ : STD_LOGIC;
  signal p_0_in11_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal \^p_0_in6_in\ : STD_LOGIC;
  signal \^reg_complete_rsci_oswt_cse0\ : STD_LOGIC;
  signal reg_run_rsci_oswt_cse_i_2_n_0 : STD_LOGIC;
  signal reg_run_rsci_oswt_cse_i_3_n_0 : STD_LOGIC;
  signal reg_run_rsci_oswt_cse_i_4_n_0 : STD_LOGIC;
  signal reg_vec_rsc_0_0_i_oswt_cse_i_2_n_0 : STD_LOGIC;
  signal reg_vec_rsc_0_1_i_oswt_cse_i_3_n_0 : STD_LOGIC;
  signal reg_vec_rsc_0_3_i_oswt_cse_i_3_n_0 : STD_LOGIC;
  signal sel3_in : STD_LOGIC;
  signal sel5_in : STD_LOGIC;
  signal t_mul_cmp_z_oreg_pconst_63_32_reg_i_18_n_0 : STD_LOGIC;
  signal t_mul_cmp_z_oreg_pconst_63_32_reg_i_21_n_0 : STD_LOGIC;
  signal t_mul_cmp_z_oreg_pconst_63_32_reg_i_24_n_0 : STD_LOGIC;
  signal t_mul_cmp_z_oreg_pconst_63_32_reg_i_27_n_0 : STD_LOGIC;
  signal t_mul_cmp_z_oreg_pconst_63_32_reg_i_30_n_0 : STD_LOGIC;
  signal t_mul_cmp_z_oreg_pconst_63_32_reg_i_33_n_0 : STD_LOGIC;
  signal t_mul_cmp_z_oreg_pconst_63_32_reg_i_36_n_0 : STD_LOGIC;
  signal t_mul_cmp_z_oreg_pconst_63_32_reg_i_39_n_0 : STD_LOGIC;
  signal t_mul_cmp_z_oreg_pconst_63_32_reg_i_42_n_0 : STD_LOGIC;
  signal t_mul_cmp_z_oreg_pconst_63_32_reg_i_45_n_0 : STD_LOGIC;
  signal t_mul_cmp_z_oreg_pconst_63_32_reg_i_48_n_0 : STD_LOGIC;
  signal t_mul_cmp_z_oreg_pconst_63_32_reg_i_51_n_0 : STD_LOGIC;
  signal t_mul_cmp_z_oreg_pconst_63_32_reg_i_54_n_0 : STD_LOGIC;
  signal t_mul_cmp_z_oreg_pconst_63_32_reg_i_57_n_0 : STD_LOGIC;
  signal t_mul_cmp_z_oreg_pconst_63_32_reg_i_60_n_0 : STD_LOGIC;
  signal vec_rsc_0_0_we_INST_0_i_2_n_0 : STD_LOGIC;
  signal vec_rsc_0_1_we_INST_0_i_1_n_0 : STD_LOGIC;
  signal \^vec_rsc_0_2_i_q_d_bfwt_reg[0]\ : STD_LOGIC;
  signal \^vec_rsc_0_2_i_q_d_bfwt_reg[11]\ : STD_LOGIC;
  signal \^vec_rsc_0_2_i_q_d_bfwt_reg[12]\ : STD_LOGIC;
  signal \^vec_rsc_0_2_i_q_d_bfwt_reg[15]\ : STD_LOGIC;
  signal \^vec_rsc_0_2_i_q_d_bfwt_reg[20]\ : STD_LOGIC;
  signal \^vec_rsc_0_2_i_q_d_bfwt_reg[24]\ : STD_LOGIC;
  signal \^vec_rsc_0_2_i_q_d_bfwt_reg[31]\ : STD_LOGIC;
  signal \^vec_rsc_0_2_i_q_d_bfwt_reg[4]\ : STD_LOGIC;
  signal vec_rsc_0_2_we_INST_0_i_1_n_0 : STD_LOGIC;
  signal vec_rsc_0_3_we_INST_0_i_1_n_0 : STD_LOGIC;
  signal \^vec_rsc_0_4_i_q_d_bfwt_reg[10]\ : STD_LOGIC;
  signal \^vec_rsc_0_4_i_q_d_bfwt_reg[13]\ : STD_LOGIC;
  signal \^vec_rsc_0_4_i_q_d_bfwt_reg[14]\ : STD_LOGIC;
  signal \^vec_rsc_0_4_i_q_d_bfwt_reg[16]\ : STD_LOGIC;
  signal \^vec_rsc_0_4_i_q_d_bfwt_reg[17]\ : STD_LOGIC;
  signal \^vec_rsc_0_4_i_q_d_bfwt_reg[18]\ : STD_LOGIC;
  signal \^vec_rsc_0_4_i_q_d_bfwt_reg[19]\ : STD_LOGIC;
  signal \^vec_rsc_0_4_i_q_d_bfwt_reg[1]\ : STD_LOGIC;
  signal \^vec_rsc_0_4_i_q_d_bfwt_reg[21]\ : STD_LOGIC;
  signal \^vec_rsc_0_4_i_q_d_bfwt_reg[22]\ : STD_LOGIC;
  signal \^vec_rsc_0_4_i_q_d_bfwt_reg[23]\ : STD_LOGIC;
  signal \^vec_rsc_0_4_i_q_d_bfwt_reg[25]\ : STD_LOGIC;
  signal \^vec_rsc_0_4_i_q_d_bfwt_reg[26]\ : STD_LOGIC;
  signal \^vec_rsc_0_4_i_q_d_bfwt_reg[27]\ : STD_LOGIC;
  signal \^vec_rsc_0_4_i_q_d_bfwt_reg[28]\ : STD_LOGIC;
  signal \^vec_rsc_0_4_i_q_d_bfwt_reg[29]\ : STD_LOGIC;
  signal \^vec_rsc_0_4_i_q_d_bfwt_reg[2]\ : STD_LOGIC;
  signal \^vec_rsc_0_4_i_q_d_bfwt_reg[30]\ : STD_LOGIC;
  signal \^vec_rsc_0_4_i_q_d_bfwt_reg[3]\ : STD_LOGIC;
  signal \^vec_rsc_0_4_i_q_d_bfwt_reg[5]\ : STD_LOGIC;
  signal \^vec_rsc_0_4_i_q_d_bfwt_reg[6]\ : STD_LOGIC;
  signal \^vec_rsc_0_4_i_q_d_bfwt_reg[7]\ : STD_LOGIC;
  signal \^vec_rsc_0_4_i_q_d_bfwt_reg[8]\ : STD_LOGIC;
  signal \^vec_rsc_0_4_i_q_d_bfwt_reg[9]\ : STD_LOGIC;
  signal vec_rsc_0_4_we_INST_0_i_1_n_0 : STD_LOGIC;
  signal vec_rsc_0_5_we_INST_0_i_1_n_0 : STD_LOGIC;
  signal vec_rsc_0_6_we_INST_0_i_1_n_0 : STD_LOGIC;
  signal \vec_rsc_0_7_adr[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal vec_rsc_0_7_we_INST_0_i_1_n_0 : STD_LOGIC;
  signal \vector__0_i_10_n_0\ : STD_LOGIC;
  signal \vector__0_i_11_n_0\ : STD_LOGIC;
  signal \vector__0_i_12_n_0\ : STD_LOGIC;
  signal \vector__0_i_13_n_0\ : STD_LOGIC;
  signal \vector__0_i_14_n_0\ : STD_LOGIC;
  signal \vector__0_i_15_n_0\ : STD_LOGIC;
  signal \vector__0_i_16_n_0\ : STD_LOGIC;
  signal \vector__0_i_17_n_0\ : STD_LOGIC;
  signal \vector__0_i_18_n_0\ : STD_LOGIC;
  signal \vector__0_i_1_n_0\ : STD_LOGIC;
  signal \vector__0_i_1_n_1\ : STD_LOGIC;
  signal \vector__0_i_1_n_2\ : STD_LOGIC;
  signal \vector__0_i_1_n_3\ : STD_LOGIC;
  signal \vector__0_i_1_n_4\ : STD_LOGIC;
  signal \vector__0_i_1_n_5\ : STD_LOGIC;
  signal \vector__0_i_1_n_6\ : STD_LOGIC;
  signal \vector__0_i_1_n_7\ : STD_LOGIC;
  signal \vector__0_i_2_n_0\ : STD_LOGIC;
  signal \vector__0_i_2_n_1\ : STD_LOGIC;
  signal \vector__0_i_2_n_2\ : STD_LOGIC;
  signal \vector__0_i_2_n_3\ : STD_LOGIC;
  signal \vector__0_i_2_n_4\ : STD_LOGIC;
  signal \vector__0_i_2_n_5\ : STD_LOGIC;
  signal \vector__0_i_2_n_6\ : STD_LOGIC;
  signal \vector__0_i_2_n_7\ : STD_LOGIC;
  signal \vector__0_i_3_n_0\ : STD_LOGIC;
  signal \vector__0_i_4_n_0\ : STD_LOGIC;
  signal \vector__0_i_5_n_0\ : STD_LOGIC;
  signal \vector__0_i_6_n_0\ : STD_LOGIC;
  signal \vector__0_i_7_n_0\ : STD_LOGIC;
  signal \vector__0_i_8_n_0\ : STD_LOGIC;
  signal \vector__0_i_9_n_0\ : STD_LOGIC;
  signal \vector__3_i_20_n_0\ : STD_LOGIC;
  signal \vector__3_i_23_n_0\ : STD_LOGIC;
  signal \vector__3_i_26_n_0\ : STD_LOGIC;
  signal \vector__3_i_29_n_0\ : STD_LOGIC;
  signal \vector__3_i_32_n_0\ : STD_LOGIC;
  signal \vector__3_i_35_n_0\ : STD_LOGIC;
  signal \vector__3_i_38_n_0\ : STD_LOGIC;
  signal \vector__3_i_41_n_0\ : STD_LOGIC;
  signal \vector__3_i_44_n_0\ : STD_LOGIC;
  signal \vector__3_i_47_n_0\ : STD_LOGIC;
  signal \vector__3_i_50_n_0\ : STD_LOGIC;
  signal \vector__3_i_53_n_0\ : STD_LOGIC;
  signal \vector__3_i_56_n_0\ : STD_LOGIC;
  signal \vector__3_i_59_n_0\ : STD_LOGIC;
  signal \vector__3_i_62_n_0\ : STD_LOGIC;
  signal \vector__3_i_65_n_0\ : STD_LOGIC;
  signal \vector__3_i_68_n_0\ : STD_LOGIC;
  signal vector_i_128_n_0 : STD_LOGIC;
  signal vector_i_129_n_0 : STD_LOGIC;
  signal vector_i_22_n_0 : STD_LOGIC;
  signal vector_i_24_n_0 : STD_LOGIC;
  signal vector_i_25_n_0 : STD_LOGIC;
  signal vector_i_26_n_0 : STD_LOGIC;
  signal vector_i_27_n_0 : STD_LOGIC;
  signal vector_i_28_n_0 : STD_LOGIC;
  signal vector_i_29_n_0 : STD_LOGIC;
  signal vector_i_30_n_0 : STD_LOGIC;
  signal vector_i_31_n_0 : STD_LOGIC;
  signal vector_i_32_n_0 : STD_LOGIC;
  signal vector_i_33_n_0 : STD_LOGIC;
  signal vector_i_34_n_0 : STD_LOGIC;
  signal vector_i_35_n_0 : STD_LOGIC;
  signal vector_i_36_n_0 : STD_LOGIC;
  signal vector_i_37_n_0 : STD_LOGIC;
  signal vector_i_38_n_0 : STD_LOGIC;
  signal vector_i_3_n_1 : STD_LOGIC;
  signal vector_i_3_n_2 : STD_LOGIC;
  signal vector_i_3_n_3 : STD_LOGIC;
  signal vector_i_3_n_4 : STD_LOGIC;
  signal vector_i_3_n_5 : STD_LOGIC;
  signal vector_i_3_n_6 : STD_LOGIC;
  signal vector_i_3_n_7 : STD_LOGIC;
  signal vector_i_40_n_0 : STD_LOGIC;
  signal vector_i_42_n_0 : STD_LOGIC;
  signal vector_i_43_n_0 : STD_LOGIC;
  signal vector_i_46_n_0 : STD_LOGIC;
  signal vector_i_49_n_0 : STD_LOGIC;
  signal vector_i_4_n_0 : STD_LOGIC;
  signal vector_i_4_n_1 : STD_LOGIC;
  signal vector_i_4_n_2 : STD_LOGIC;
  signal vector_i_4_n_3 : STD_LOGIC;
  signal vector_i_4_n_4 : STD_LOGIC;
  signal vector_i_4_n_5 : STD_LOGIC;
  signal vector_i_4_n_6 : STD_LOGIC;
  signal vector_i_4_n_7 : STD_LOGIC;
  signal vector_i_52_n_0 : STD_LOGIC;
  signal vector_i_55_n_0 : STD_LOGIC;
  signal vector_i_58_n_0 : STD_LOGIC;
  signal vector_i_61_n_0 : STD_LOGIC;
  signal vector_i_64_n_0 : STD_LOGIC;
  signal vector_i_67_n_0 : STD_LOGIC;
  signal vector_i_70_n_0 : STD_LOGIC;
  signal vector_i_73_n_0 : STD_LOGIC;
  signal vector_i_76_n_0 : STD_LOGIC;
  signal vector_i_79_n_0 : STD_LOGIC;
  signal vector_i_82_n_0 : STD_LOGIC;
  signal vector_i_85_n_0 : STD_LOGIC;
  signal vector_i_88_n_0 : STD_LOGIC;
  signal vector_i_91_n_0 : STD_LOGIC;
  signal vector_i_92_n_0 : STD_LOGIC;
  signal vector_i_93_n_0 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_i_18_n_0 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_i_21_n_0 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_i_24_n_0 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_i_27_n_0 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_i_30_n_0 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_i_33_n_0 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_i_36_n_0 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_i_39_n_0 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_i_42_n_0 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_i_45_n_0 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_i_48_n_0 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_i_51_n_0 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_i_54_n_0 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_i_57_n_0 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_i_60_n_0 : STD_LOGIC;
  signal NLW_vector_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_f_mul_cse_sva[9]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \FSM_onehot_state_var[14]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \FSM_onehot_state_var[15]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \FSM_onehot_state_var[16]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \FSM_onehot_state_var[1]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \FSM_onehot_state_var[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \FSM_onehot_state_var[4]_i_1\ : label is "soft_lutpair26";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_var_reg[10]\ : label is "COMP_LOOP_C_2:000100000000000000,VEC_LOOP_C_9:000010000000000000,VEC_LOOP_C_8:000001000000000000,COMP_LOOP_C_1:000000000000001000,main_C_2:100000000000000000,COMP_LOOP_C_0:000000000000000100,main_C_1:010000000000000000,STAGE_LOOP_C_0:000000000000000010,iSTATE:000000000000000001,VEC_LOOP_C_7:000000100000000000,VEC_LOOP_C_6:000000010000000000,VEC_LOOP_C_3:000000000010000000,VEC_LOOP_C_2:000000000001000000,VEC_LOOP_C_5:000000001000000000,VEC_LOOP_C_4:000000000100000000,VEC_LOOP_C_1:000000000000100000,VEC_LOOP_C_0:000000000000010000,STAGE_LOOP_C_1:001000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_var_reg[11]\ : label is "COMP_LOOP_C_2:000100000000000000,VEC_LOOP_C_9:000010000000000000,VEC_LOOP_C_8:000001000000000000,COMP_LOOP_C_1:000000000000001000,main_C_2:100000000000000000,COMP_LOOP_C_0:000000000000000100,main_C_1:010000000000000000,STAGE_LOOP_C_0:000000000000000010,iSTATE:000000000000000001,VEC_LOOP_C_7:000000100000000000,VEC_LOOP_C_6:000000010000000000,VEC_LOOP_C_3:000000000010000000,VEC_LOOP_C_2:000000000001000000,VEC_LOOP_C_5:000000001000000000,VEC_LOOP_C_4:000000000100000000,VEC_LOOP_C_1:000000000000100000,VEC_LOOP_C_0:000000000000010000,STAGE_LOOP_C_1:001000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_var_reg[12]\ : label is "COMP_LOOP_C_2:000100000000000000,VEC_LOOP_C_9:000010000000000000,VEC_LOOP_C_8:000001000000000000,COMP_LOOP_C_1:000000000000001000,main_C_2:100000000000000000,COMP_LOOP_C_0:000000000000000100,main_C_1:010000000000000000,STAGE_LOOP_C_0:000000000000000010,iSTATE:000000000000000001,VEC_LOOP_C_7:000000100000000000,VEC_LOOP_C_6:000000010000000000,VEC_LOOP_C_3:000000000010000000,VEC_LOOP_C_2:000000000001000000,VEC_LOOP_C_5:000000001000000000,VEC_LOOP_C_4:000000000100000000,VEC_LOOP_C_1:000000000000100000,VEC_LOOP_C_0:000000000000010000,STAGE_LOOP_C_1:001000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_var_reg[13]\ : label is "COMP_LOOP_C_2:000100000000000000,VEC_LOOP_C_9:000010000000000000,VEC_LOOP_C_8:000001000000000000,COMP_LOOP_C_1:000000000000001000,main_C_2:100000000000000000,COMP_LOOP_C_0:000000000000000100,main_C_1:010000000000000000,STAGE_LOOP_C_0:000000000000000010,iSTATE:000000000000000001,VEC_LOOP_C_7:000000100000000000,VEC_LOOP_C_6:000000010000000000,VEC_LOOP_C_3:000000000010000000,VEC_LOOP_C_2:000000000001000000,VEC_LOOP_C_5:000000001000000000,VEC_LOOP_C_4:000000000100000000,VEC_LOOP_C_1:000000000000100000,VEC_LOOP_C_0:000000000000010000,STAGE_LOOP_C_1:001000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_var_reg[14]\ : label is "COMP_LOOP_C_2:000100000000000000,VEC_LOOP_C_9:000010000000000000,VEC_LOOP_C_8:000001000000000000,COMP_LOOP_C_1:000000000000001000,main_C_2:100000000000000000,COMP_LOOP_C_0:000000000000000100,main_C_1:010000000000000000,STAGE_LOOP_C_0:000000000000000010,iSTATE:000000000000000001,VEC_LOOP_C_7:000000100000000000,VEC_LOOP_C_6:000000010000000000,VEC_LOOP_C_3:000000000010000000,VEC_LOOP_C_2:000000000001000000,VEC_LOOP_C_5:000000001000000000,VEC_LOOP_C_4:000000000100000000,VEC_LOOP_C_1:000000000000100000,VEC_LOOP_C_0:000000000000010000,STAGE_LOOP_C_1:001000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_var_reg[15]\ : label is "COMP_LOOP_C_2:000100000000000000,VEC_LOOP_C_9:000010000000000000,VEC_LOOP_C_8:000001000000000000,COMP_LOOP_C_1:000000000000001000,main_C_2:100000000000000000,COMP_LOOP_C_0:000000000000000100,main_C_1:010000000000000000,STAGE_LOOP_C_0:000000000000000010,iSTATE:000000000000000001,VEC_LOOP_C_7:000000100000000000,VEC_LOOP_C_6:000000010000000000,VEC_LOOP_C_3:000000000010000000,VEC_LOOP_C_2:000000000001000000,VEC_LOOP_C_5:000000001000000000,VEC_LOOP_C_4:000000000100000000,VEC_LOOP_C_1:000000000000100000,VEC_LOOP_C_0:000000000000010000,STAGE_LOOP_C_1:001000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_var_reg[16]\ : label is "COMP_LOOP_C_2:000100000000000000,VEC_LOOP_C_9:000010000000000000,VEC_LOOP_C_8:000001000000000000,COMP_LOOP_C_1:000000000000001000,main_C_2:100000000000000000,COMP_LOOP_C_0:000000000000000100,main_C_1:010000000000000000,STAGE_LOOP_C_0:000000000000000010,iSTATE:000000000000000001,VEC_LOOP_C_7:000000100000000000,VEC_LOOP_C_6:000000010000000000,VEC_LOOP_C_3:000000000010000000,VEC_LOOP_C_2:000000000001000000,VEC_LOOP_C_5:000000001000000000,VEC_LOOP_C_4:000000000100000000,VEC_LOOP_C_1:000000000000100000,VEC_LOOP_C_0:000000000000010000,STAGE_LOOP_C_1:001000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_var_reg[17]\ : label is "COMP_LOOP_C_2:000100000000000000,VEC_LOOP_C_9:000010000000000000,VEC_LOOP_C_8:000001000000000000,COMP_LOOP_C_1:000000000000001000,main_C_2:100000000000000000,COMP_LOOP_C_0:000000000000000100,main_C_1:010000000000000000,STAGE_LOOP_C_0:000000000000000010,iSTATE:000000000000000001,VEC_LOOP_C_7:000000100000000000,VEC_LOOP_C_6:000000010000000000,VEC_LOOP_C_3:000000000010000000,VEC_LOOP_C_2:000000000001000000,VEC_LOOP_C_5:000000001000000000,VEC_LOOP_C_4:000000000100000000,VEC_LOOP_C_1:000000000000100000,VEC_LOOP_C_0:000000000000010000,STAGE_LOOP_C_1:001000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_var_reg[1]\ : label is "COMP_LOOP_C_2:000100000000000000,VEC_LOOP_C_9:000010000000000000,VEC_LOOP_C_8:000001000000000000,COMP_LOOP_C_1:000000000000001000,main_C_2:100000000000000000,COMP_LOOP_C_0:000000000000000100,main_C_1:010000000000000000,STAGE_LOOP_C_0:000000000000000010,iSTATE:000000000000000001,VEC_LOOP_C_7:000000100000000000,VEC_LOOP_C_6:000000010000000000,VEC_LOOP_C_3:000000000010000000,VEC_LOOP_C_2:000000000001000000,VEC_LOOP_C_5:000000001000000000,VEC_LOOP_C_4:000000000100000000,VEC_LOOP_C_1:000000000000100000,VEC_LOOP_C_0:000000000000010000,STAGE_LOOP_C_1:001000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_var_reg[2]\ : label is "COMP_LOOP_C_2:000100000000000000,VEC_LOOP_C_9:000010000000000000,VEC_LOOP_C_8:000001000000000000,COMP_LOOP_C_1:000000000000001000,main_C_2:100000000000000000,COMP_LOOP_C_0:000000000000000100,main_C_1:010000000000000000,STAGE_LOOP_C_0:000000000000000010,iSTATE:000000000000000001,VEC_LOOP_C_7:000000100000000000,VEC_LOOP_C_6:000000010000000000,VEC_LOOP_C_3:000000000010000000,VEC_LOOP_C_2:000000000001000000,VEC_LOOP_C_5:000000001000000000,VEC_LOOP_C_4:000000000100000000,VEC_LOOP_C_1:000000000000100000,VEC_LOOP_C_0:000000000000010000,STAGE_LOOP_C_1:001000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_var_reg[3]\ : label is "COMP_LOOP_C_2:000100000000000000,VEC_LOOP_C_9:000010000000000000,VEC_LOOP_C_8:000001000000000000,COMP_LOOP_C_1:000000000000001000,main_C_2:100000000000000000,COMP_LOOP_C_0:000000000000000100,main_C_1:010000000000000000,STAGE_LOOP_C_0:000000000000000010,iSTATE:000000000000000001,VEC_LOOP_C_7:000000100000000000,VEC_LOOP_C_6:000000010000000000,VEC_LOOP_C_3:000000000010000000,VEC_LOOP_C_2:000000000001000000,VEC_LOOP_C_5:000000001000000000,VEC_LOOP_C_4:000000000100000000,VEC_LOOP_C_1:000000000000100000,VEC_LOOP_C_0:000000000000010000,STAGE_LOOP_C_1:001000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_var_reg[4]\ : label is "COMP_LOOP_C_2:000100000000000000,VEC_LOOP_C_9:000010000000000000,VEC_LOOP_C_8:000001000000000000,COMP_LOOP_C_1:000000000000001000,main_C_2:100000000000000000,COMP_LOOP_C_0:000000000000000100,main_C_1:010000000000000000,STAGE_LOOP_C_0:000000000000000010,iSTATE:000000000000000001,VEC_LOOP_C_7:000000100000000000,VEC_LOOP_C_6:000000010000000000,VEC_LOOP_C_3:000000000010000000,VEC_LOOP_C_2:000000000001000000,VEC_LOOP_C_5:000000001000000000,VEC_LOOP_C_4:000000000100000000,VEC_LOOP_C_1:000000000000100000,VEC_LOOP_C_0:000000000000010000,STAGE_LOOP_C_1:001000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_var_reg[5]\ : label is "COMP_LOOP_C_2:000100000000000000,VEC_LOOP_C_9:000010000000000000,VEC_LOOP_C_8:000001000000000000,COMP_LOOP_C_1:000000000000001000,main_C_2:100000000000000000,COMP_LOOP_C_0:000000000000000100,main_C_1:010000000000000000,STAGE_LOOP_C_0:000000000000000010,iSTATE:000000000000000001,VEC_LOOP_C_7:000000100000000000,VEC_LOOP_C_6:000000010000000000,VEC_LOOP_C_3:000000000010000000,VEC_LOOP_C_2:000000000001000000,VEC_LOOP_C_5:000000001000000000,VEC_LOOP_C_4:000000000100000000,VEC_LOOP_C_1:000000000000100000,VEC_LOOP_C_0:000000000000010000,STAGE_LOOP_C_1:001000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_var_reg[6]\ : label is "COMP_LOOP_C_2:000100000000000000,VEC_LOOP_C_9:000010000000000000,VEC_LOOP_C_8:000001000000000000,COMP_LOOP_C_1:000000000000001000,main_C_2:100000000000000000,COMP_LOOP_C_0:000000000000000100,main_C_1:010000000000000000,STAGE_LOOP_C_0:000000000000000010,iSTATE:000000000000000001,VEC_LOOP_C_7:000000100000000000,VEC_LOOP_C_6:000000010000000000,VEC_LOOP_C_3:000000000010000000,VEC_LOOP_C_2:000000000001000000,VEC_LOOP_C_5:000000001000000000,VEC_LOOP_C_4:000000000100000000,VEC_LOOP_C_1:000000000000100000,VEC_LOOP_C_0:000000000000010000,STAGE_LOOP_C_1:001000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_var_reg[7]\ : label is "COMP_LOOP_C_2:000100000000000000,VEC_LOOP_C_9:000010000000000000,VEC_LOOP_C_8:000001000000000000,COMP_LOOP_C_1:000000000000001000,main_C_2:100000000000000000,COMP_LOOP_C_0:000000000000000100,main_C_1:010000000000000000,STAGE_LOOP_C_0:000000000000000010,iSTATE:000000000000000001,VEC_LOOP_C_7:000000100000000000,VEC_LOOP_C_6:000000010000000000,VEC_LOOP_C_3:000000000010000000,VEC_LOOP_C_2:000000000001000000,VEC_LOOP_C_5:000000001000000000,VEC_LOOP_C_4:000000000100000000,VEC_LOOP_C_1:000000000000100000,VEC_LOOP_C_0:000000000000010000,STAGE_LOOP_C_1:001000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_var_reg[8]\ : label is "COMP_LOOP_C_2:000100000000000000,VEC_LOOP_C_9:000010000000000000,VEC_LOOP_C_8:000001000000000000,COMP_LOOP_C_1:000000000000001000,main_C_2:100000000000000000,COMP_LOOP_C_0:000000000000000100,main_C_1:010000000000000000,STAGE_LOOP_C_0:000000000000000010,iSTATE:000000000000000001,VEC_LOOP_C_7:000000100000000000,VEC_LOOP_C_6:000000010000000000,VEC_LOOP_C_3:000000000010000000,VEC_LOOP_C_2:000000000001000000,VEC_LOOP_C_5:000000001000000000,VEC_LOOP_C_4:000000000100000000,VEC_LOOP_C_1:000000000000100000,VEC_LOOP_C_0:000000000000010000,STAGE_LOOP_C_1:001000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_var_reg[9]\ : label is "COMP_LOOP_C_2:000100000000000000,VEC_LOOP_C_9:000010000000000000,VEC_LOOP_C_8:000001000000000000,COMP_LOOP_C_1:000000000000001000,main_C_2:100000000000000000,COMP_LOOP_C_0:000000000000000100,main_C_1:010000000000000000,STAGE_LOOP_C_0:000000000000000010,iSTATE:000000000000000001,VEC_LOOP_C_7:000000100000000000,VEC_LOOP_C_6:000000010000000000,VEC_LOOP_C_3:000000000010000000,VEC_LOOP_C_2:000000000001000000,VEC_LOOP_C_5:000000001000000000,VEC_LOOP_C_4:000000000100000000,VEC_LOOP_C_1:000000000000100000,VEC_LOOP_C_0:000000000000010000,STAGE_LOOP_C_1:001000000000000000";
  attribute SOFT_HLUTNM of \STAGE_LOOP_i_3_0_sva[0]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \STAGE_LOOP_i_3_0_sva[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \STAGE_LOOP_i_3_0_sva[3]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \STAGE_LOOP_i_3_0_sva[3]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \STAGE_LOOP_i_3_0_sva[3]_i_3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \STAGE_LOOP_lshift_psp_sva[0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \STAGE_LOOP_lshift_psp_sva[1]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \STAGE_LOOP_lshift_psp_sva[3]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \STAGE_LOOP_lshift_psp_sva[4]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of main_stage_0_2_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of nl_COMP_LOOP_twiddle_f_mul_tmp_i_1 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of nl_COMP_LOOP_twiddle_f_mul_tmp_i_13 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of nl_COMP_LOOP_twiddle_f_mul_tmp_i_14 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of nl_COMP_LOOP_twiddle_f_mul_tmp_i_15 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of nl_COMP_LOOP_twiddle_f_mul_tmp_i_17 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of nl_COMP_LOOP_twiddle_f_mul_tmp_i_18 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of nl_COMP_LOOP_twiddle_f_mul_tmp_i_19 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of nl_COMP_LOOP_twiddle_f_mul_tmp_i_2 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of nl_COMP_LOOP_twiddle_f_mul_tmp_i_20 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of nl_COMP_LOOP_twiddle_f_mul_tmp_i_21 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of nl_COMP_LOOP_twiddle_f_mul_tmp_i_22 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of nl_modulo_add_cmp_base_rsc_dat_carry_i_45 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \p_buf_sva_1[31]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \p_sva[31]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \reg_VEC_LOOP_j_12_0_ftd[9]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of reg_ensig_cgo_1_cse_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of reg_run_rsci_oswt_cse_i_2 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of reg_twiddle_rsc_0_0_i_oswt_cse_i_1 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of reg_twiddle_rsc_0_1_i_oswt_cse_i_1 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of reg_twiddle_rsc_0_2_i_oswt_cse_i_1 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of reg_twiddle_rsc_0_3_i_oswt_cse_i_1 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of reg_vec_rsc_0_0_i_oswt_cse_i_2 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of reg_vec_rsc_0_1_i_oswt_cse_i_3 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of reg_vec_rsc_0_3_i_oswt_cse_i_3 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \tmp_1_lpi_4_dfm[11]_i_5\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \tmp_1_lpi_4_dfm[29]_i_4\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \tmp_1_lpi_4_dfm[31]_i_6\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of vec_rsc_0_0_we_INST_0_i_2 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of vec_rsc_0_1_we_INST_0_i_1 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of vec_rsc_0_2_we_INST_0_i_1 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of vec_rsc_0_3_we_INST_0_i_1 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of vec_rsc_0_4_we_INST_0_i_1 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of vec_rsc_0_5_we_INST_0_i_1 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of vec_rsc_0_6_we_INST_0_i_1 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of vec_rsc_0_7_we_INST_0_i_1 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of vector_i_1 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of vector_i_128 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of vector_i_129 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of vector_i_2 : label is "soft_lutpair2";
begin
  \FSM_onehot_state_var_reg[16]_0\(4 downto 0) <= \^fsm_onehot_state_var_reg[16]_0\(4 downto 0);
  \FSM_onehot_state_var_reg[17]_0\ <= \^fsm_onehot_state_var_reg[17]_0\;
  \FSM_onehot_state_var_reg[6]_0\ <= \^fsm_onehot_state_var_reg[6]_0\;
  \FSM_onehot_state_var_reg[6]_1\ <= \^fsm_onehot_state_var_reg[6]_1\;
  \VEC_LOOP_acc_10_cse_sva_reg[1]\ <= \^vec_loop_acc_10_cse_sva_reg[1]\;
  complete_rsc_vzout_2(0) <= \^complete_rsc_vzout_2\(0);
  or_61_rmff <= \^or_61_rmff\;
  p_0_in6_in <= \^p_0_in6_in\;
  reg_complete_rsci_oswt_cse0 <= \^reg_complete_rsci_oswt_cse0\;
  \vec_rsc_0_2_i_q_d_bfwt_reg[0]\ <= \^vec_rsc_0_2_i_q_d_bfwt_reg[0]\;
  \vec_rsc_0_2_i_q_d_bfwt_reg[11]\ <= \^vec_rsc_0_2_i_q_d_bfwt_reg[11]\;
  \vec_rsc_0_2_i_q_d_bfwt_reg[12]\ <= \^vec_rsc_0_2_i_q_d_bfwt_reg[12]\;
  \vec_rsc_0_2_i_q_d_bfwt_reg[15]\ <= \^vec_rsc_0_2_i_q_d_bfwt_reg[15]\;
  \vec_rsc_0_2_i_q_d_bfwt_reg[20]\ <= \^vec_rsc_0_2_i_q_d_bfwt_reg[20]\;
  \vec_rsc_0_2_i_q_d_bfwt_reg[24]\ <= \^vec_rsc_0_2_i_q_d_bfwt_reg[24]\;
  \vec_rsc_0_2_i_q_d_bfwt_reg[31]\ <= \^vec_rsc_0_2_i_q_d_bfwt_reg[31]\;
  \vec_rsc_0_2_i_q_d_bfwt_reg[4]\ <= \^vec_rsc_0_2_i_q_d_bfwt_reg[4]\;
  \vec_rsc_0_4_i_q_d_bfwt_reg[10]\ <= \^vec_rsc_0_4_i_q_d_bfwt_reg[10]\;
  \vec_rsc_0_4_i_q_d_bfwt_reg[13]\ <= \^vec_rsc_0_4_i_q_d_bfwt_reg[13]\;
  \vec_rsc_0_4_i_q_d_bfwt_reg[14]\ <= \^vec_rsc_0_4_i_q_d_bfwt_reg[14]\;
  \vec_rsc_0_4_i_q_d_bfwt_reg[16]\ <= \^vec_rsc_0_4_i_q_d_bfwt_reg[16]\;
  \vec_rsc_0_4_i_q_d_bfwt_reg[17]\ <= \^vec_rsc_0_4_i_q_d_bfwt_reg[17]\;
  \vec_rsc_0_4_i_q_d_bfwt_reg[18]\ <= \^vec_rsc_0_4_i_q_d_bfwt_reg[18]\;
  \vec_rsc_0_4_i_q_d_bfwt_reg[19]\ <= \^vec_rsc_0_4_i_q_d_bfwt_reg[19]\;
  \vec_rsc_0_4_i_q_d_bfwt_reg[1]\ <= \^vec_rsc_0_4_i_q_d_bfwt_reg[1]\;
  \vec_rsc_0_4_i_q_d_bfwt_reg[21]\ <= \^vec_rsc_0_4_i_q_d_bfwt_reg[21]\;
  \vec_rsc_0_4_i_q_d_bfwt_reg[22]\ <= \^vec_rsc_0_4_i_q_d_bfwt_reg[22]\;
  \vec_rsc_0_4_i_q_d_bfwt_reg[23]\ <= \^vec_rsc_0_4_i_q_d_bfwt_reg[23]\;
  \vec_rsc_0_4_i_q_d_bfwt_reg[25]\ <= \^vec_rsc_0_4_i_q_d_bfwt_reg[25]\;
  \vec_rsc_0_4_i_q_d_bfwt_reg[26]\ <= \^vec_rsc_0_4_i_q_d_bfwt_reg[26]\;
  \vec_rsc_0_4_i_q_d_bfwt_reg[27]\ <= \^vec_rsc_0_4_i_q_d_bfwt_reg[27]\;
  \vec_rsc_0_4_i_q_d_bfwt_reg[28]\ <= \^vec_rsc_0_4_i_q_d_bfwt_reg[28]\;
  \vec_rsc_0_4_i_q_d_bfwt_reg[29]\ <= \^vec_rsc_0_4_i_q_d_bfwt_reg[29]\;
  \vec_rsc_0_4_i_q_d_bfwt_reg[2]\ <= \^vec_rsc_0_4_i_q_d_bfwt_reg[2]\;
  \vec_rsc_0_4_i_q_d_bfwt_reg[30]\ <= \^vec_rsc_0_4_i_q_d_bfwt_reg[30]\;
  \vec_rsc_0_4_i_q_d_bfwt_reg[3]\ <= \^vec_rsc_0_4_i_q_d_bfwt_reg[3]\;
  \vec_rsc_0_4_i_q_d_bfwt_reg[5]\ <= \^vec_rsc_0_4_i_q_d_bfwt_reg[5]\;
  \vec_rsc_0_4_i_q_d_bfwt_reg[6]\ <= \^vec_rsc_0_4_i_q_d_bfwt_reg[6]\;
  \vec_rsc_0_4_i_q_d_bfwt_reg[7]\ <= \^vec_rsc_0_4_i_q_d_bfwt_reg[7]\;
  \vec_rsc_0_4_i_q_d_bfwt_reg[8]\ <= \^vec_rsc_0_4_i_q_d_bfwt_reg[8]\;
  \vec_rsc_0_4_i_q_d_bfwt_reg[9]\ <= \^vec_rsc_0_4_i_q_d_bfwt_reg[9]\;
\COMP_LOOP_twiddle_f_mul_cse_sva[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]_0\(0),
      I1 => \^fsm_onehot_state_var_reg[16]_0\(0),
      I2 => p_0_in2_in,
      I3 => \COMP_LOOP_twiddle_f_mul_cse_sva_reg[9]_0\(0),
      I4 => sel5_in,
      I5 => P(0),
      O => \FSM_onehot_state_var_reg[4]_1\(0)
    );
\COMP_LOOP_twiddle_f_mul_cse_sva[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]_0\(1),
      I1 => \^fsm_onehot_state_var_reg[16]_0\(0),
      I2 => p_0_in2_in,
      I3 => \COMP_LOOP_twiddle_f_mul_cse_sva_reg[9]_0\(1),
      I4 => sel5_in,
      I5 => P(1),
      O => \FSM_onehot_state_var_reg[4]_1\(1)
    );
\COMP_LOOP_twiddle_f_mul_cse_sva[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]_0\(2),
      I1 => \^fsm_onehot_state_var_reg[16]_0\(0),
      I2 => p_0_in2_in,
      I3 => \COMP_LOOP_twiddle_f_mul_cse_sva_reg[9]_0\(2),
      I4 => sel5_in,
      I5 => P(2),
      O => \FSM_onehot_state_var_reg[4]_1\(2)
    );
\COMP_LOOP_twiddle_f_mul_cse_sva[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]_0\(3),
      I1 => \^fsm_onehot_state_var_reg[16]_0\(0),
      I2 => p_0_in2_in,
      I3 => \COMP_LOOP_twiddle_f_mul_cse_sva_reg[9]_0\(3),
      I4 => sel5_in,
      I5 => P(3),
      O => \FSM_onehot_state_var_reg[4]_1\(3)
    );
\COMP_LOOP_twiddle_f_mul_cse_sva[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]_0\(4),
      I1 => \^fsm_onehot_state_var_reg[16]_0\(0),
      I2 => p_0_in2_in,
      I3 => \COMP_LOOP_twiddle_f_mul_cse_sva_reg[9]_0\(4),
      I4 => sel5_in,
      I5 => P(4),
      O => \FSM_onehot_state_var_reg[4]_1\(4)
    );
\COMP_LOOP_twiddle_f_mul_cse_sva[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]_0\(5),
      I1 => \^fsm_onehot_state_var_reg[16]_0\(0),
      I2 => p_0_in2_in,
      I3 => \COMP_LOOP_twiddle_f_mul_cse_sva_reg[9]_0\(5),
      I4 => sel5_in,
      I5 => P(5),
      O => \FSM_onehot_state_var_reg[4]_1\(5)
    );
\COMP_LOOP_twiddle_f_mul_cse_sva[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]_0\(6),
      I1 => \^fsm_onehot_state_var_reg[16]_0\(0),
      I2 => p_0_in2_in,
      I3 => \COMP_LOOP_twiddle_f_mul_cse_sva_reg[9]_0\(6),
      I4 => sel5_in,
      I5 => P(6),
      O => \FSM_onehot_state_var_reg[4]_1\(6)
    );
\COMP_LOOP_twiddle_f_mul_cse_sva[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]_0\(7),
      I1 => \^fsm_onehot_state_var_reg[16]_0\(0),
      I2 => p_0_in2_in,
      I3 => \COMP_LOOP_twiddle_f_mul_cse_sva_reg[9]_0\(7),
      I4 => sel5_in,
      I5 => P(7),
      O => \FSM_onehot_state_var_reg[4]_1\(7)
    );
\COMP_LOOP_twiddle_f_mul_cse_sva[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \COMP_LOOP_twiddle_f_mul_cse_sva_reg[9]\(0),
      I1 => \^fsm_onehot_state_var_reg[16]_0\(0),
      I2 => p_0_in2_in,
      I3 => \COMP_LOOP_twiddle_f_mul_cse_sva_reg[9]_0\(8),
      I4 => sel5_in,
      I5 => P(8),
      O => \FSM_onehot_state_var_reg[4]_1\(8)
    );
\COMP_LOOP_twiddle_f_mul_cse_sva[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => rst,
      I1 => \z_mul_cmp_z_oreg_reg[0]__0\,
      I2 => complete_rsc_vzout,
      I3 => p_0_in1_in,
      O => rst_0(0)
    );
\COMP_LOOP_twiddle_f_mul_cse_sva[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0000FFFEFFFE"
    )
        port map (
      I0 => \^fsm_onehot_state_var_reg[16]_0\(0),
      I1 => p_0_in2_in,
      I2 => p_0_in1_in,
      I3 => sel5_in,
      I4 => complete_rsc_vzout,
      I5 => \z_mul_cmp_z_oreg_reg[0]__0\,
      O => \FSM_onehot_state_var_reg[4]_0\(0)
    );
\COMP_LOOP_twiddle_f_mul_cse_sva[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \COMP_LOOP_twiddle_f_mul_cse_sva_reg[9]\(1),
      I1 => \^fsm_onehot_state_var_reg[16]_0\(0),
      I2 => p_0_in2_in,
      I3 => \COMP_LOOP_twiddle_f_mul_cse_sva_reg[9]_0\(9),
      I4 => sel5_in,
      I5 => P(9),
      O => \FSM_onehot_state_var_reg[4]_1\(9)
    );
\FSM_onehot_state_var[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in2_in,
      I1 => VEC_LOOP_slc_VEC_LOOP_acc_2_itm,
      O => \FSM_onehot_state_var[14]_i_1_n_0\
    );
\FSM_onehot_state_var[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_state_var_reg_n_0_[14]\,
      I1 => \FSM_onehot_state_var_reg[15]_0\(0),
      O => \FSM_onehot_state_var[15]_i_1_n_0\
    );
\FSM_onehot_state_var[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^reg_complete_rsci_oswt_cse0\,
      I1 => \FSM_onehot_state_var_reg[16]_2\,
      I2 => \^p_0_in6_in\,
      O => \FSM_onehot_state_var[16]_i_1_n_0\
    );
\FSM_onehot_state_var[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \^reg_complete_rsci_oswt_cse0\,
      I1 => \FSM_onehot_state_var_reg[16]_2\,
      I2 => \^p_0_in6_in\,
      I3 => sel3_in,
      O => \FSM_onehot_state_var[1]_i_1_n_0\
    );
\FSM_onehot_state_var[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => \FSM_onehot_state_var_reg_n_0_[14]\,
      I2 => \FSM_onehot_state_var_reg[15]_0\(0),
      O => \FSM_onehot_state_var[2]_i_1_n_0\
    );
\FSM_onehot_state_var[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_in2_in,
      I2 => VEC_LOOP_slc_VEC_LOOP_acc_2_itm,
      O => \FSM_onehot_state_var[4]_i_1_n_0\
    );
\FSM_onehot_state_var_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^complete_rsc_vzout_2\(0),
      D => \FSM_onehot_state_var_reg_n_0_[9]\,
      Q => \FSM_onehot_state_var_reg_n_0_[10]\,
      R => rst
    );
\FSM_onehot_state_var_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^complete_rsc_vzout_2\(0),
      D => \FSM_onehot_state_var_reg_n_0_[10]\,
      Q => \FSM_onehot_state_var_reg_n_0_[11]\,
      R => rst
    );
\FSM_onehot_state_var_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^complete_rsc_vzout_2\(0),
      D => \FSM_onehot_state_var_reg_n_0_[11]\,
      Q => \^fsm_onehot_state_var_reg[16]_0\(3),
      R => rst
    );
\FSM_onehot_state_var_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^complete_rsc_vzout_2\(0),
      D => \^fsm_onehot_state_var_reg[16]_0\(3),
      Q => p_0_in2_in,
      R => rst
    );
\FSM_onehot_state_var_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^complete_rsc_vzout_2\(0),
      D => \FSM_onehot_state_var[14]_i_1_n_0\,
      Q => \FSM_onehot_state_var_reg_n_0_[14]\,
      R => rst
    );
\FSM_onehot_state_var_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^complete_rsc_vzout_2\(0),
      D => \FSM_onehot_state_var[15]_i_1_n_0\,
      Q => sel3_in,
      R => rst
    );
\FSM_onehot_state_var_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^complete_rsc_vzout_2\(0),
      D => \FSM_onehot_state_var[16]_i_1_n_0\,
      Q => \^fsm_onehot_state_var_reg[16]_0\(4),
      R => rst
    );
\FSM_onehot_state_var_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^complete_rsc_vzout_2\(0),
      D => \^fsm_onehot_state_var_reg[16]_0\(4),
      Q => \FSM_onehot_state_var_reg_n_0_[17]\,
      R => rst
    );
\FSM_onehot_state_var_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^complete_rsc_vzout_2\(0),
      D => \FSM_onehot_state_var[1]_i_1_n_0\,
      Q => p_0_in4_in,
      R => rst
    );
\FSM_onehot_state_var_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^complete_rsc_vzout_2\(0),
      D => \FSM_onehot_state_var[2]_i_1_n_0\,
      Q => sel5_in,
      R => rst
    );
\FSM_onehot_state_var_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^complete_rsc_vzout_2\(0),
      D => sel5_in,
      Q => p_0_in1_in,
      R => rst
    );
\FSM_onehot_state_var_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^complete_rsc_vzout_2\(0),
      D => \FSM_onehot_state_var[4]_i_1_n_0\,
      Q => \^fsm_onehot_state_var_reg[16]_0\(0),
      R => rst
    );
\FSM_onehot_state_var_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^complete_rsc_vzout_2\(0),
      D => \^fsm_onehot_state_var_reg[16]_0\(0),
      Q => p_0_in11_in,
      R => rst
    );
\FSM_onehot_state_var_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^complete_rsc_vzout_2\(0),
      D => p_0_in11_in,
      Q => \^fsm_onehot_state_var_reg[16]_0\(1),
      R => rst
    );
\FSM_onehot_state_var_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^complete_rsc_vzout_2\(0),
      D => \^fsm_onehot_state_var_reg[16]_0\(1),
      Q => \^fsm_onehot_state_var_reg[16]_0\(2),
      R => rst
    );
\FSM_onehot_state_var_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^complete_rsc_vzout_2\(0),
      D => \^fsm_onehot_state_var_reg[16]_0\(2),
      Q => \FSM_onehot_state_var_reg_n_0_[8]\,
      R => rst
    );
\FSM_onehot_state_var_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^complete_rsc_vzout_2\(0),
      D => \FSM_onehot_state_var_reg_n_0_[8]\,
      Q => \FSM_onehot_state_var_reg_n_0_[9]\,
      R => rst
    );
\STAGE_LOOP_i_3_0_sva[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sel5_in,
      I1 => Q(0),
      O => D(0)
    );
\STAGE_LOOP_i_3_0_sva[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sel5_in,
      I1 => Q(0),
      I2 => Q(1),
      O => D(1)
    );
\STAGE_LOOP_i_3_0_sva[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => complete_rsc_vzout,
      I1 => \z_mul_cmp_z_oreg_reg[0]__0\,
      I2 => \^p_0_in6_in\,
      I3 => sel3_in,
      O => SR(0)
    );
\STAGE_LOOP_i_3_0_sva[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB0"
    )
        port map (
      I0 => complete_rsc_vzout,
      I1 => \z_mul_cmp_z_oreg_reg[0]__0\,
      I2 => \^p_0_in6_in\,
      I3 => sel3_in,
      O => E(0)
    );
\STAGE_LOOP_i_3_0_sva[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E01FFE01"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => sel5_in,
      O => D(2)
    );
\STAGE_LOOP_lshift_psp_sva[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0401"
    )
        port map (
      I0 => Q(1),
      I1 => sel5_in,
      I2 => Q(0),
      I3 => Q(2),
      O => \STAGE_LOOP_i_3_0_sva_reg[1]\
    );
\STAGE_LOOP_lshift_psp_sva[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2282228222828282"
    )
        port map (
      I0 => \^fsm_onehot_state_var_reg[17]_0\,
      I1 => Q(3),
      I2 => sel5_in,
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => \STAGE_LOOP_i_3_0_sva_reg[3]\
    );
\STAGE_LOOP_lshift_psp_sva[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0090"
    )
        port map (
      I0 => Q(1),
      I1 => sel5_in,
      I2 => Q(0),
      I3 => Q(2),
      O => \STAGE_LOOP_i_3_0_sva_reg[1]_0\
    );
\STAGE_LOOP_lshift_psp_sva[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => Q(1),
      I1 => sel5_in,
      I2 => Q(0),
      I3 => Q(2),
      O => \STAGE_LOOP_i_3_0_sva_reg[1]_1\
    );
\STAGE_LOOP_lshift_psp_sva[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6A6A66600000000"
    )
        port map (
      I0 => Q(3),
      I1 => sel5_in,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^fsm_onehot_state_var_reg[17]_0\,
      O => \STAGE_LOOP_i_3_0_sva_reg[3]_0\
    );
\STAGE_LOOP_lshift_psp_sva[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0104"
    )
        port map (
      I0 => Q(1),
      I1 => sel5_in,
      I2 => Q(0),
      I3 => Q(2),
      O => \STAGE_LOOP_i_3_0_sva_reg[1]_2\
    );
\STAGE_LOOP_lshift_psp_sva[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => vec_rsc_0_0_we_0,
      I1 => \^p_0_in6_in\,
      I2 => \FSM_onehot_state_var_reg_n_0_[17]\,
      I3 => \^fsm_onehot_state_var_reg[16]_0\(4),
      I4 => p_0_in4_in,
      I5 => sel3_in,
      O => \^fsm_onehot_state_var_reg[17]_0\
    );
main_stage_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB0"
    )
        port map (
      I0 => complete_rsc_vzout,
      I1 => \z_mul_cmp_z_oreg_reg[0]__0\,
      I2 => \^or_61_rmff\,
      I3 => reg_ensig_cgo_cse,
      O => complete_rsc_vzout_0
    );
nl_COMP_LOOP_twiddle_f_mul_tmp_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0EE"
    )
        port map (
      I0 => \FSM_onehot_state_var_reg_n_0_[14]\,
      I1 => p_0_in4_in,
      I2 => complete_rsc_vzout,
      I3 => \z_mul_cmp_z_oreg_reg[0]__0\,
      O => \FSM_onehot_state_var_reg[14]_0\(0)
    );
nl_COMP_LOOP_twiddle_f_mul_tmp_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004200"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => sel5_in,
      I3 => Q(0),
      I4 => Q(2),
      O => A(8)
    );
nl_COMP_LOOP_twiddle_f_mul_tmp_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100002"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => sel5_in,
      I3 => Q(0),
      I4 => Q(2),
      O => A(7)
    );
nl_COMP_LOOP_twiddle_f_mul_tmp_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002800"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => sel5_in,
      I3 => Q(2),
      I4 => Q(3),
      O => A(6)
    );
nl_COMP_LOOP_twiddle_f_mul_tmp_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008200"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => sel5_in,
      I3 => Q(2),
      I4 => Q(3),
      O => A(5)
    );
nl_COMP_LOOP_twiddle_f_mul_tmp_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010020"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => sel5_in,
      I3 => Q(0),
      I4 => Q(2),
      O => A(4)
    );
nl_COMP_LOOP_twiddle_f_mul_tmp_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002400"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => sel5_in,
      I3 => Q(0),
      I4 => Q(2),
      O => A(3)
    );
nl_COMP_LOOP_twiddle_f_mul_tmp_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => complete_rsc_vzout,
      I2 => \z_mul_cmp_z_oreg_reg[0]__0\,
      O => \FSM_onehot_state_var_reg[1]_0\(0)
    );
nl_COMP_LOOP_twiddle_f_mul_tmp_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000084"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => sel5_in,
      I3 => Q(0),
      I4 => Q(2),
      O => A(2)
    );
nl_COMP_LOOP_twiddle_f_mul_tmp_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008100"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => sel5_in,
      I3 => Q(0),
      I4 => Q(2),
      O => A(1)
    );
nl_COMP_LOOP_twiddle_f_mul_tmp_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200001"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => sel5_in,
      I3 => Q(0),
      I4 => Q(2),
      O => A(0)
    );
\nl_acc_nl_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \reg_VEC_LOOP_j_12_0_ftd_reg[9]_1\,
      I1 => \reg_VEC_LOOP_j_12_0_ftd_reg[9]\(9),
      I2 => \FSM_onehot_state_var_reg_n_0_[14]\,
      O => DI(3)
    );
\nl_acc_nl_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \reg_VEC_LOOP_j_12_0_ftd_reg[9]\(8),
      I1 => \reg_VEC_LOOP_j_12_0_ftd_reg[9]\(6),
      I2 => \reg_VEC_LOOP_j_12_0_ftd_reg[9]_0\,
      I3 => \reg_VEC_LOOP_j_12_0_ftd_reg[9]\(5),
      I4 => \reg_VEC_LOOP_j_12_0_ftd_reg[9]\(7),
      I5 => \FSM_onehot_state_var_reg_n_0_[14]\,
      O => DI(2)
    );
\nl_acc_nl_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B(6),
      I1 => \FSM_onehot_state_var_reg_n_0_[14]\,
      I2 => \vec_rsc_0_7_adr[6]\(9),
      O => DI(1)
    );
\nl_acc_nl_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAFFFFA6AA0000"
    )
        port map (
      I0 => \reg_VEC_LOOP_j_12_0_ftd_reg[9]\(6),
      I1 => \reg_VEC_LOOP_j_12_0_ftd_reg[9]\(4),
      I2 => \reg_VEC_LOOP_j_12_0_ftd_reg[7]\,
      I3 => \reg_VEC_LOOP_j_12_0_ftd_reg[9]\(5),
      I4 => \FSM_onehot_state_var_reg_n_0_[14]\,
      I5 => \vec_rsc_0_7_adr[6]\(8),
      O => DI(0)
    );
\nl_acc_nl_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F70"
    )
        port map (
      I0 => \reg_VEC_LOOP_j_12_0_ftd_reg[9]\(9),
      I1 => \reg_VEC_LOOP_j_12_0_ftd_reg[9]_1\,
      I2 => \FSM_onehot_state_var_reg_n_0_[14]\,
      I3 => \reg_VEC_LOOP_j_12_0_ftd_reg[9]_2\,
      O => S(4)
    );
\nl_acc_nl_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F9F6090"
    )
        port map (
      I0 => \reg_VEC_LOOP_j_12_0_ftd_reg[9]\(9),
      I1 => \reg_VEC_LOOP_j_12_0_ftd_reg[9]_1\,
      I2 => \FSM_onehot_state_var_reg_n_0_[14]\,
      I3 => \reg_VEC_LOOP_j_12_0_ftd_reg[9]_2\,
      I4 => \reg_VEC_LOOP_j_12_0_ftd_reg[9]_4\,
      O => S(3)
    );
\nl_acc_nl_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B784"
    )
        port map (
      I0 => \reg_VEC_LOOP_j_12_0_ftd_reg[9]_3\(0),
      I1 => \FSM_onehot_state_var_reg_n_0_[14]\,
      I2 => \reg_VEC_LOOP_j_12_0_ftd_reg[9]_4\,
      I3 => p_0_in0_in(9),
      O => S(2)
    );
\nl_acc_nl_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C535CA3A"
    )
        port map (
      I0 => \vec_rsc_0_7_adr[6]\(9),
      I1 => B(6),
      I2 => \FSM_onehot_state_var_reg_n_0_[14]\,
      I3 => p_0_in0_in(9),
      I4 => p_0_in0_in(8),
      O => S(1)
    );
\nl_acc_nl_carry__0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C535CA3A"
    )
        port map (
      I0 => \vec_rsc_0_7_adr[6]\(8),
      I1 => B(5),
      I2 => \FSM_onehot_state_var_reg_n_0_[14]\,
      I3 => p_0_in0_in(8),
      I4 => p_0_in0_in(7),
      O => S(0)
    );
nl_acc_nl_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \FSM_onehot_state_var_reg_n_0_[14]\,
      I1 => \^fsm_onehot_state_var_reg[16]_0\(0),
      O => \FSM_onehot_state_var_reg[14]_1\
    );
nl_acc_nl_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C535CA3A"
    )
        port map (
      I0 => \vec_rsc_0_7_adr[6]\(7),
      I1 => B(4),
      I2 => \FSM_onehot_state_var_reg_n_0_[14]\,
      I3 => p_0_in0_in(7),
      I4 => p_0_in0_in(6),
      O => \COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]\(7)
    );
nl_acc_nl_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3553C55C3AA3CAA"
    )
        port map (
      I0 => \vec_rsc_0_7_adr[6]\(6),
      I1 => \reg_VEC_LOOP_j_12_0_ftd_reg[9]\(4),
      I2 => \reg_VEC_LOOP_j_12_0_ftd_reg[7]\,
      I3 => \FSM_onehot_state_var_reg_n_0_[14]\,
      I4 => p_0_in0_in(6),
      I5 => p_0_in0_in(5),
      O => \COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]\(6)
    );
nl_acc_nl_carry_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C535CA3A"
    )
        port map (
      I0 => \vec_rsc_0_7_adr[6]\(5),
      I1 => B(3),
      I2 => \FSM_onehot_state_var_reg_n_0_[14]\,
      I3 => p_0_in0_in(5),
      I4 => p_0_in0_in(4),
      O => \COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]\(5)
    );
nl_acc_nl_carry_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C535CA3A"
    )
        port map (
      I0 => \vec_rsc_0_7_adr[6]\(4),
      I1 => B(2),
      I2 => \FSM_onehot_state_var_reg_n_0_[14]\,
      I3 => p_0_in0_in(4),
      I4 => p_0_in0_in(3),
      O => \COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]\(4)
    );
nl_acc_nl_carry_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C535CA3A"
    )
        port map (
      I0 => \vec_rsc_0_7_adr[6]\(3),
      I1 => B(1),
      I2 => \FSM_onehot_state_var_reg_n_0_[14]\,
      I3 => p_0_in0_in(3),
      I4 => p_0_in0_in(2),
      O => \COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]\(3)
    );
nl_acc_nl_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C535CA3A"
    )
        port map (
      I0 => \vec_rsc_0_7_adr[6]\(2),
      I1 => B(0),
      I2 => \FSM_onehot_state_var_reg_n_0_[14]\,
      I3 => p_0_in0_in(2),
      I4 => p_0_in0_in(1),
      O => \COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]\(2)
    );
nl_acc_nl_carry_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C55C3553CAAC3AA"
    )
        port map (
      I0 => \vec_rsc_0_7_adr[6]\(1),
      I1 => \reg_VEC_LOOP_j_12_0_ftd_reg[9]\(1),
      I2 => \reg_VEC_LOOP_j_12_0_ftd_reg[9]\(0),
      I3 => \FSM_onehot_state_var_reg_n_0_[14]\,
      I4 => p_0_in0_in(1),
      I5 => p_0_in0_in(0),
      O => \COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]\(1)
    );
nl_acc_nl_carry_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"35C53ACA"
    )
        port map (
      I0 => \vec_rsc_0_7_adr[6]\(0),
      I1 => \reg_VEC_LOOP_j_12_0_ftd_reg[9]\(0),
      I2 => \FSM_onehot_state_var_reg_n_0_[14]\,
      I3 => p_0_in0_in(0),
      I4 => \reg_VEC_LOOP_j_12_0_ftd_reg[7]_0\,
      O => \COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]\(0)
    );
nl_acc_nl_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \reg_VEC_LOOP_j_12_0_ftd_reg[9]\(5),
      I1 => \reg_VEC_LOOP_j_12_0_ftd_reg[7]\,
      I2 => \reg_VEC_LOOP_j_12_0_ftd_reg[9]\(4),
      I3 => \FSM_onehot_state_var_reg_n_0_[14]\,
      I4 => \vec_rsc_0_7_adr[6]\(7),
      O => \COMP_LOOP_k_12_0_sva_11_0_reg[7]\(7)
    );
nl_acc_nl_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \reg_VEC_LOOP_j_12_0_ftd_reg[7]\,
      I1 => \reg_VEC_LOOP_j_12_0_ftd_reg[9]\(4),
      I2 => \FSM_onehot_state_var_reg_n_0_[14]\,
      I3 => \vec_rsc_0_7_adr[6]\(6),
      O => \COMP_LOOP_k_12_0_sva_11_0_reg[7]\(6)
    );
nl_acc_nl_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B(3),
      I1 => \FSM_onehot_state_var_reg_n_0_[14]\,
      I2 => \vec_rsc_0_7_adr[6]\(5),
      O => \COMP_LOOP_k_12_0_sva_11_0_reg[7]\(5)
    );
nl_acc_nl_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B(2),
      I1 => \FSM_onehot_state_var_reg_n_0_[14]\,
      I2 => \vec_rsc_0_7_adr[6]\(4),
      O => \COMP_LOOP_k_12_0_sva_11_0_reg[7]\(4)
    );
nl_acc_nl_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAFFFF6AAA0000"
    )
        port map (
      I0 => \reg_VEC_LOOP_j_12_0_ftd_reg[9]\(3),
      I1 => \reg_VEC_LOOP_j_12_0_ftd_reg[9]\(1),
      I2 => \reg_VEC_LOOP_j_12_0_ftd_reg[9]\(0),
      I3 => \reg_VEC_LOOP_j_12_0_ftd_reg[9]\(2),
      I4 => \FSM_onehot_state_var_reg_n_0_[14]\,
      I5 => \vec_rsc_0_7_adr[6]\(3),
      O => \COMP_LOOP_k_12_0_sva_11_0_reg[7]\(3)
    );
nl_acc_nl_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF6A00"
    )
        port map (
      I0 => \reg_VEC_LOOP_j_12_0_ftd_reg[9]\(2),
      I1 => \reg_VEC_LOOP_j_12_0_ftd_reg[9]\(0),
      I2 => \reg_VEC_LOOP_j_12_0_ftd_reg[9]\(1),
      I3 => \FSM_onehot_state_var_reg_n_0_[14]\,
      I4 => \vec_rsc_0_7_adr[6]\(2),
      O => \COMP_LOOP_k_12_0_sva_11_0_reg[7]\(2)
    );
nl_acc_nl_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \reg_VEC_LOOP_j_12_0_ftd_reg[9]\(0),
      I1 => \reg_VEC_LOOP_j_12_0_ftd_reg[9]\(1),
      I2 => \FSM_onehot_state_var_reg_n_0_[14]\,
      I3 => \vec_rsc_0_7_adr[6]\(1),
      O => \COMP_LOOP_k_12_0_sva_11_0_reg[7]\(1)
    );
nl_acc_nl_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \reg_VEC_LOOP_j_12_0_ftd_reg[9]\(0),
      I1 => \FSM_onehot_state_var_reg_n_0_[14]\,
      I2 => \vec_rsc_0_7_adr[6]\(0),
      O => \COMP_LOOP_k_12_0_sva_11_0_reg[7]\(0)
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \^vec_rsc_0_2_i_q_d_bfwt_reg[15]\,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_7\,
      I2 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_8\,
      I3 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_9\,
      I4 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_10\,
      I5 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2\(5),
      O => \tmp_1_lpi_4_dfm_reg[15]\(2)
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \^vec_rsc_0_2_i_q_d_bfwt_reg[12]\,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_3\,
      I2 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_4\,
      I3 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_5\,
      I4 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_6\,
      I5 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2\(4),
      O => \tmp_1_lpi_4_dfm_reg[15]\(1)
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \^vec_rsc_0_4_i_q_d_bfwt_reg[8]\,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__0\,
      I2 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_0\,
      I3 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_1\,
      I4 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_2\,
      I5 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2\(3),
      O => \tmp_1_lpi_4_dfm_reg[15]\(0)
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \^vec_rsc_0_2_i_q_d_bfwt_reg[20]\,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_7\,
      I2 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_8\,
      I3 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_9\,
      I4 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_10\,
      I5 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2\(8),
      O => \tmp_1_lpi_4_dfm_reg[20]\(2)
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \^vec_rsc_0_4_i_q_d_bfwt_reg[18]\,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_3\,
      I2 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_4\,
      I3 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_5\,
      I4 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_6\,
      I5 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2\(7),
      O => \tmp_1_lpi_4_dfm_reg[20]\(1)
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \^vec_rsc_0_4_i_q_d_bfwt_reg[16]\,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__1\,
      I2 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_0\,
      I3 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_1\,
      I4 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_2\,
      I5 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2\(6),
      O => \tmp_1_lpi_4_dfm_reg[20]\(0)
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \^vec_rsc_0_4_i_q_d_bfwt_reg[28]\,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_3\,
      I2 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_4\,
      I3 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_5\,
      I4 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_6\,
      I5 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2\(10),
      O => \tmp_1_lpi_4_dfm_reg[28]\(1)
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \^vec_rsc_0_2_i_q_d_bfwt_reg[24]\,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2\,
      I2 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_0\,
      I3 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_1\,
      I4 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_2\,
      I5 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2\(9),
      O => \tmp_1_lpi_4_dfm_reg[28]\(0)
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \^vec_rsc_0_2_i_q_d_bfwt_reg[4]\,
      I1 => nl_modulo_add_cmp_base_rsc_dat_carry_7,
      I2 => nl_modulo_add_cmp_base_rsc_dat_carry_8,
      I3 => nl_modulo_add_cmp_base_rsc_dat_carry_9,
      I4 => nl_modulo_add_cmp_base_rsc_dat_carry_10,
      I5 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2\(2),
      O => \tmp_1_lpi_4_dfm_reg[4]\(2)
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_45: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_2_itm,
      I1 => \^fsm_onehot_state_var_reg[16]_0\(1),
      I2 => VEC_LOOP_VEC_LOOP_and_9_itm,
      O => VEC_LOOP_VEC_LOOP_and_2_itm_reg
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \^vec_rsc_0_4_i_q_d_bfwt_reg[2]\,
      I1 => nl_modulo_add_cmp_base_rsc_dat_carry_3,
      I2 => nl_modulo_add_cmp_base_rsc_dat_carry_4,
      I3 => nl_modulo_add_cmp_base_rsc_dat_carry_5,
      I4 => nl_modulo_add_cmp_base_rsc_dat_carry_6,
      I5 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2\(1),
      O => \tmp_1_lpi_4_dfm_reg[4]\(1)
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \^vec_rsc_0_2_i_q_d_bfwt_reg[0]\,
      I1 => nl_modulo_add_cmp_base_rsc_dat_carry,
      I2 => nl_modulo_add_cmp_base_rsc_dat_carry_0,
      I3 => nl_modulo_add_cmp_base_rsc_dat_carry_1,
      I4 => nl_modulo_add_cmp_base_rsc_dat_carry_2,
      I5 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2\(0),
      O => \tmp_1_lpi_4_dfm_reg[4]\(0)
    );
\nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2\(11),
      I1 => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]\,
      I2 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_0\,
      I3 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_1\,
      I4 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_2\,
      I5 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_3\,
      O => \tmp_1_lpi_4_dfm_reg[31]\(0)
    );
\p_buf_sva_1[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB00000"
    )
        port map (
      I0 => complete_rsc_vzout,
      I1 => \z_mul_cmp_z_oreg_reg[0]__0\,
      I2 => \^or_61_rmff\,
      I3 => reg_ensig_cgo_cse,
      I4 => \^fsm_onehot_state_var_reg[16]_0\(2),
      O => complete_rsc_vzout_1(0)
    );
\p_sva[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE00FEFE"
    )
        port map (
      I0 => \^fsm_onehot_state_var_reg[16]_0\(4),
      I1 => \FSM_onehot_state_var_reg_n_0_[17]\,
      I2 => \^p_0_in6_in\,
      I3 => complete_rsc_vzout,
      I4 => \z_mul_cmp_z_oreg_reg[0]__0\,
      O => \FSM_onehot_state_var_reg[16]_1\(0)
    );
\reg_VEC_LOOP_j_12_0_ftd[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^fsm_onehot_state_var_reg[16]_0\(0),
      I1 => complete_rsc_vzout,
      I2 => \z_mul_cmp_z_oreg_reg[0]__0\,
      O => VEC_LOOP_and_cse
    );
reg_complete_rsci_oswt_cse_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => complete_rsc_vzout,
      I1 => \z_mul_cmp_z_oreg_reg[0]__0\,
      O => \^complete_rsc_vzout_2\(0)
    );
reg_complete_rsci_oswt_cse_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200008000"
    )
        port map (
      I0 => sel3_in,
      I1 => sel5_in,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => \^reg_complete_rsci_oswt_cse0\
    );
reg_ensig_cgo_1_cse_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^fsm_onehot_state_var_reg[16]_0\(2),
      I1 => \^fsm_onehot_state_var_reg[16]_0\(1),
      O => or_63_rmff
    );
reg_ensig_cgo_cse_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_state_var_reg_n_0_[11]\,
      I1 => \FSM_onehot_state_var_reg_n_0_[10]\,
      I2 => \^fsm_onehot_state_var_reg[16]_0\(2),
      I3 => \FSM_onehot_state_var_reg_n_0_[8]\,
      I4 => \FSM_onehot_state_var_reg_n_0_[9]\,
      O => \^or_61_rmff\
    );
reg_run_rsci_oswt_cse_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \^or_61_rmff\,
      I1 => p_0_in11_in,
      I2 => reg_run_rsci_oswt_cse_i_2_n_0,
      I3 => \FSM_onehot_state_var_reg_n_0_[14]\,
      I4 => reg_run_rsci_oswt_cse_i_3_n_0,
      I5 => reg_run_rsci_oswt_cse_i_4_n_0,
      O => \^p_0_in6_in\
    );
reg_run_rsci_oswt_cse_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel5_in,
      I1 => p_0_in1_in,
      I2 => p_0_in2_in,
      I3 => \^fsm_onehot_state_var_reg[16]_0\(0),
      O => reg_run_rsci_oswt_cse_i_2_n_0
    );
reg_run_rsci_oswt_cse_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => sel3_in,
      O => reg_run_rsci_oswt_cse_i_3_n_0
    );
reg_run_rsci_oswt_cse_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_state_var_reg_n_0_[17]\,
      I1 => \^fsm_onehot_state_var_reg[16]_0\(4),
      I2 => \^fsm_onehot_state_var_reg[16]_0\(1),
      I3 => \^fsm_onehot_state_var_reg[16]_0\(3),
      O => reg_run_rsci_oswt_cse_i_4_n_0
    );
reg_twiddle_rsc_0_0_i_oswt_cse_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => P(0),
      I1 => sel5_in,
      I2 => P(1),
      O => nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_twiddle_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
    );
reg_twiddle_rsc_0_1_i_oswt_cse_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => P(0),
      I1 => sel5_in,
      I2 => P(1),
      O => nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_twiddle_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
    );
reg_twiddle_rsc_0_2_i_oswt_cse_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => P(1),
      I1 => sel5_in,
      I2 => P(0),
      O => nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_twiddle_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
    );
reg_twiddle_rsc_0_3_i_oswt_cse_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => P(1),
      I1 => P(0),
      I2 => sel5_in,
      O => nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_twiddle_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
    );
reg_vec_rsc_0_0_i_oswt_cse_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F1F1F1F1F1F1FF"
    )
        port map (
      I0 => reg_vec_rsc_0_0_i_oswt_cse_i_2_n_0,
      I1 => O(2),
      I2 => vec_rsc_0_0_we_INST_0_i_2_n_0,
      I3 => \vec_rsc_0_7_adr[6]_INST_0_i_1_n_0\,
      I4 => reg_vec_rsc_0_0_i_oswt_cse_reg,
      I5 => \vec_rsc_0_7_adr[6]\(2),
      O => or_20_rmff
    );
reg_vec_rsc_0_0_i_oswt_cse_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => O(1),
      I1 => O(0),
      I2 => \^fsm_onehot_state_var_reg[16]_0\(0),
      O => reg_vec_rsc_0_0_i_oswt_cse_i_2_n_0
    );
reg_vec_rsc_0_1_i_oswt_cse_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44444F44"
    )
        port map (
      I0 => \vec_rsc_0_7_adr[6]_INST_0_i_1_n_0\,
      I1 => reg_vec_rsc_0_1_i_oswt_cse_reg,
      I2 => O(1),
      I3 => O(0),
      I4 => reg_vec_rsc_0_1_i_oswt_cse_i_3_n_0,
      I5 => vec_rsc_0_1_we_INST_0_i_1_n_0,
      O => or_27_rmff
    );
reg_vec_rsc_0_1_i_oswt_cse_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => O(2),
      I1 => \^fsm_onehot_state_var_reg[16]_0\(0),
      O => reg_vec_rsc_0_1_i_oswt_cse_i_3_n_0
    );
reg_vec_rsc_0_2_i_oswt_cse_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF111111F1"
    )
        port map (
      I0 => reg_vec_rsc_0_2_i_oswt_cse_reg,
      I1 => \vec_rsc_0_7_adr[6]_INST_0_i_1_n_0\,
      I2 => \^fsm_onehot_state_var_reg[16]_0\(0),
      I3 => O(2),
      I4 => reg_vec_rsc_0_2_i_oswt_cse_reg_0,
      I5 => vec_rsc_0_2_we_INST_0_i_1_n_0,
      O => or_30_rmff
    );
reg_vec_rsc_0_3_i_oswt_cse_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF010101FF"
    )
        port map (
      I0 => \vec_rsc_0_7_adr[6]\(2),
      I1 => reg_vec_rsc_0_3_i_oswt_cse_reg,
      I2 => \vec_rsc_0_7_adr[6]_INST_0_i_1_n_0\,
      I3 => O(2),
      I4 => reg_vec_rsc_0_3_i_oswt_cse_i_3_n_0,
      I5 => vec_rsc_0_3_we_INST_0_i_1_n_0,
      O => or_33_rmff
    );
reg_vec_rsc_0_3_i_oswt_cse_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => O(1),
      I1 => O(0),
      I2 => \^fsm_onehot_state_var_reg[16]_0\(0),
      O => reg_vec_rsc_0_3_i_oswt_cse_i_3_n_0
    );
reg_vec_rsc_0_4_i_oswt_cse_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4F4FFFFFFF4"
    )
        port map (
      I0 => reg_vec_rsc_0_0_i_oswt_cse_i_2_n_0,
      I1 => O(2),
      I2 => vec_rsc_0_4_we_INST_0_i_1_n_0,
      I3 => p_0_in11_in,
      I4 => \^fsm_onehot_state_var_reg[16]_0\(2),
      I5 => reg_vec_rsc_0_4_i_oswt_cse_reg,
      O => or_36_rmff
    );
reg_vec_rsc_0_5_i_oswt_cse_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF040404"
    )
        port map (
      I0 => reg_vec_rsc_0_5_i_oswt_cse_reg,
      I1 => \vec_rsc_0_7_adr[6]\(2),
      I2 => \vec_rsc_0_7_adr[6]_INST_0_i_1_n_0\,
      I3 => reg_vec_rsc_0_5_i_oswt_cse_reg_0,
      I4 => \^fsm_onehot_state_var_reg[16]_0\(0),
      I5 => vec_rsc_0_5_we_INST_0_i_1_n_0,
      O => or_39_rmff
    );
reg_vec_rsc_0_6_i_oswt_cse_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF040404"
    )
        port map (
      I0 => reg_vec_rsc_0_6_i_oswt_cse_reg,
      I1 => \vec_rsc_0_7_adr[6]\(2),
      I2 => \vec_rsc_0_7_adr[6]_INST_0_i_1_n_0\,
      I3 => reg_vec_rsc_0_6_i_oswt_cse_reg_0,
      I4 => \^fsm_onehot_state_var_reg[16]_0\(0),
      I5 => vec_rsc_0_6_we_INST_0_i_1_n_0,
      O => or_42_rmff
    );
reg_vec_rsc_0_7_i_oswt_cse_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40FF40FF40FFFF"
    )
        port map (
      I0 => reg_vec_rsc_0_7_i_oswt_cse_reg,
      I1 => \^fsm_onehot_state_var_reg[16]_0\(0),
      I2 => O(2),
      I3 => vec_rsc_0_7_we_INST_0_i_1_n_0,
      I4 => \vec_rsc_0_7_adr[6]_INST_0_i_1_n_0\,
      I5 => reg_vec_rsc_0_7_i_oswt_cse_reg_0,
      O => or_45_rmff
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_61,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_62,
      I3 => vector_i_42_n_0,
      I4 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_18_n_0,
      O => MUX1HOT_v_32_4_2_return5_out(31)
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_43,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_44,
      I3 => vector_i_42_n_0,
      I4 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_45_n_0,
      O => MUX1HOT_v_32_4_2_return5_out(22)
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_41,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_42,
      I3 => vector_i_42_n_0,
      I4 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_48_n_0,
      O => MUX1HOT_v_32_4_2_return5_out(21)
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_39,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_40,
      I3 => vector_i_42_n_0,
      I4 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_51_n_0,
      O => MUX1HOT_v_32_4_2_return5_out(20)
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_37,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_38,
      I3 => vector_i_42_n_0,
      I4 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_54_n_0,
      O => MUX1HOT_v_32_4_2_return5_out(19)
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_35,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_36,
      I3 => vector_i_42_n_0,
      I4 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_57_n_0,
      O => MUX1HOT_v_32_4_2_return5_out(18)
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_33,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_34,
      I3 => vector_i_42_n_0,
      I4 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_60_n_0,
      O => MUX1HOT_v_32_4_2_return5_out(17)
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_1_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_1_1,
      O => t_mul_cmp_z_oreg_pconst_63_32_reg_i_18_n_0
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_59,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_60,
      I3 => vector_i_42_n_0,
      I4 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_21_n_0,
      O => MUX1HOT_v_32_4_2_return5_out(30)
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_2_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_2_1,
      O => t_mul_cmp_z_oreg_pconst_63_32_reg_i_21_n_0
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_3_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_3_1,
      O => t_mul_cmp_z_oreg_pconst_63_32_reg_i_24_n_0
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_4_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_4_1,
      O => t_mul_cmp_z_oreg_pconst_63_32_reg_i_27_n_0
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_57,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_58,
      I3 => vector_i_42_n_0,
      I4 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_24_n_0,
      O => MUX1HOT_v_32_4_2_return5_out(29)
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_5_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_5_1,
      O => t_mul_cmp_z_oreg_pconst_63_32_reg_i_30_n_0
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_6_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_6_1,
      O => t_mul_cmp_z_oreg_pconst_63_32_reg_i_33_n_0
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_7_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_7_1,
      O => t_mul_cmp_z_oreg_pconst_63_32_reg_i_36_n_0
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_8_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_8_1,
      O => t_mul_cmp_z_oreg_pconst_63_32_reg_i_39_n_0
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_55,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_56,
      I3 => vector_i_42_n_0,
      I4 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_27_n_0,
      O => MUX1HOT_v_32_4_2_return5_out(28)
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_9_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_9_1,
      O => t_mul_cmp_z_oreg_pconst_63_32_reg_i_42_n_0
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_10_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_10_1,
      O => t_mul_cmp_z_oreg_pconst_63_32_reg_i_45_n_0
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_11_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_11_1,
      O => t_mul_cmp_z_oreg_pconst_63_32_reg_i_48_n_0
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_53,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_54,
      I3 => vector_i_42_n_0,
      I4 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_30_n_0,
      O => MUX1HOT_v_32_4_2_return5_out(27)
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_12_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_12_1,
      O => t_mul_cmp_z_oreg_pconst_63_32_reg_i_51_n_0
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_13_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_13_1,
      O => t_mul_cmp_z_oreg_pconst_63_32_reg_i_54_n_0
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_14_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_14_1,
      O => t_mul_cmp_z_oreg_pconst_63_32_reg_i_57_n_0
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_51,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_52,
      I3 => vector_i_42_n_0,
      I4 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_33_n_0,
      O => MUX1HOT_v_32_4_2_return5_out(26)
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_15_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_15_1,
      O => t_mul_cmp_z_oreg_pconst_63_32_reg_i_60_n_0
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_50,
      I3 => vector_i_42_n_0,
      I4 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_36_n_0,
      O => MUX1HOT_v_32_4_2_return5_out(25)
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_47,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_48,
      I3 => vector_i_42_n_0,
      I4 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_39_n_0,
      O => MUX1HOT_v_32_4_2_return5_out(24)
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_45,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_46,
      I3 => vector_i_42_n_0,
      I4 => t_mul_cmp_z_oreg_pconst_63_32_reg_i_42_n_0,
      O => MUX1HOT_v_32_4_2_return5_out(23)
    );
\tmp_1_lpi_4_dfm[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^fsm_onehot_state_var_reg[6]_0\,
      I1 => \tmp_1_lpi_4_dfm_reg[31]_0\(0),
      I2 => vec_rsc_0_2_i_bcwt,
      I3 => vec_rsc_0_2_q(0),
      I4 => \^fsm_onehot_state_var_reg[6]_1\,
      I5 => \tmp_1_lpi_4_dfm_reg[0]\,
      O => \^vec_rsc_0_2_i_q_d_bfwt_reg[0]\
    );
\tmp_1_lpi_4_dfm[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEEFE"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[10]\,
      I1 => \^vec_rsc_0_4_i_q_d_bfwt_reg[10]\,
      I2 => vec_rsc_0_2_q(8),
      I3 => vec_rsc_0_2_i_bcwt,
      I4 => \tmp_1_lpi_4_dfm_reg[31]_0\(8),
      I5 => \^fsm_onehot_state_var_reg[6]_0\,
      O => \vec_rsc_0_1_i_q_d_bfwt_reg[31]\(6)
    );
\tmp_1_lpi_4_dfm[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^fsm_onehot_state_var_reg[6]_1\,
      I1 => \tmp_1_lpi_4_dfm_reg[30]\(8),
      I2 => vec_rsc_0_4_i_bcwt,
      I3 => vec_rsc_0_4_q(8),
      I4 => \^vec_loop_acc_10_cse_sva_reg[1]\,
      I5 => \tmp_1_lpi_4_dfm_reg[10]_0\,
      O => \^vec_rsc_0_4_i_q_d_bfwt_reg[10]\
    );
\tmp_1_lpi_4_dfm[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEEFE"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[11]\,
      I1 => \^vec_rsc_0_2_i_q_d_bfwt_reg[11]\,
      I2 => vec_rsc_0_4_q(9),
      I3 => vec_rsc_0_4_i_bcwt,
      I4 => \tmp_1_lpi_4_dfm_reg[30]\(9),
      I5 => \^fsm_onehot_state_var_reg[6]_1\,
      O => \vec_rsc_0_1_i_q_d_bfwt_reg[31]\(7)
    );
\tmp_1_lpi_4_dfm[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^fsm_onehot_state_var_reg[6]_0\,
      I1 => \tmp_1_lpi_4_dfm_reg[31]_0\(9),
      I2 => vec_rsc_0_2_i_bcwt,
      I3 => vec_rsc_0_2_q(9),
      I4 => \^vec_loop_acc_10_cse_sva_reg[1]\,
      I5 => \tmp_1_lpi_4_dfm_reg[11]_0\,
      O => \^vec_rsc_0_2_i_q_d_bfwt_reg[11]\
    );
\tmp_1_lpi_4_dfm[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8BBBB"
    )
        port map (
      I0 => reg_vec_rsc_0_4_i_oswt_cse_reg,
      I1 => \^fsm_onehot_state_var_reg[16]_0\(1),
      I2 => \vec_rsc_0_7_adr[6]_0\(1),
      I3 => \vec_rsc_0_7_adr[6]_0\(0),
      I4 => \vec_rsc_0_7_adr[6]_0\(2),
      O => \^fsm_onehot_state_var_reg[6]_1\
    );
\tmp_1_lpi_4_dfm[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_6_itm,
      I1 => \^fsm_onehot_state_var_reg[16]_0\(1),
      I2 => VEC_LOOP_VEC_LOOP_and_13_itm,
      O => VEC_LOOP_VEC_LOOP_and_6_itm_reg
    );
\tmp_1_lpi_4_dfm[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^fsm_onehot_state_var_reg[6]_0\,
      I1 => \tmp_1_lpi_4_dfm_reg[31]_0\(10),
      I2 => vec_rsc_0_2_i_bcwt,
      I3 => vec_rsc_0_2_q(10),
      I4 => \^fsm_onehot_state_var_reg[6]_1\,
      I5 => \tmp_1_lpi_4_dfm_reg[12]\,
      O => \^vec_rsc_0_2_i_q_d_bfwt_reg[12]\
    );
\tmp_1_lpi_4_dfm[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEEFE"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[13]\,
      I1 => \^vec_rsc_0_4_i_q_d_bfwt_reg[13]\,
      I2 => vec_rsc_0_2_q(11),
      I3 => vec_rsc_0_2_i_bcwt,
      I4 => \tmp_1_lpi_4_dfm_reg[31]_0\(11),
      I5 => \^fsm_onehot_state_var_reg[6]_0\,
      O => \vec_rsc_0_1_i_q_d_bfwt_reg[31]\(8)
    );
\tmp_1_lpi_4_dfm[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^fsm_onehot_state_var_reg[6]_1\,
      I1 => \tmp_1_lpi_4_dfm_reg[30]\(10),
      I2 => vec_rsc_0_4_i_bcwt,
      I3 => vec_rsc_0_4_q(10),
      I4 => \^vec_loop_acc_10_cse_sva_reg[1]\,
      I5 => \tmp_1_lpi_4_dfm_reg[13]_0\,
      O => \^vec_rsc_0_4_i_q_d_bfwt_reg[13]\
    );
\tmp_1_lpi_4_dfm[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEEFE"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[14]\,
      I1 => \^vec_rsc_0_4_i_q_d_bfwt_reg[14]\,
      I2 => vec_rsc_0_2_q(12),
      I3 => vec_rsc_0_2_i_bcwt,
      I4 => \tmp_1_lpi_4_dfm_reg[31]_0\(12),
      I5 => \^fsm_onehot_state_var_reg[6]_0\,
      O => \vec_rsc_0_1_i_q_d_bfwt_reg[31]\(9)
    );
\tmp_1_lpi_4_dfm[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^fsm_onehot_state_var_reg[6]_1\,
      I1 => \tmp_1_lpi_4_dfm_reg[30]\(11),
      I2 => vec_rsc_0_4_i_bcwt,
      I3 => vec_rsc_0_4_q(11),
      I4 => \^vec_loop_acc_10_cse_sva_reg[1]\,
      I5 => \tmp_1_lpi_4_dfm_reg[14]_0\,
      O => \^vec_rsc_0_4_i_q_d_bfwt_reg[14]\
    );
\tmp_1_lpi_4_dfm[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^fsm_onehot_state_var_reg[6]_0\,
      I1 => \tmp_1_lpi_4_dfm_reg[31]_0\(13),
      I2 => vec_rsc_0_2_i_bcwt,
      I3 => vec_rsc_0_2_q(13),
      I4 => \^fsm_onehot_state_var_reg[6]_1\,
      I5 => \tmp_1_lpi_4_dfm_reg[15]_0\,
      O => \^vec_rsc_0_2_i_q_d_bfwt_reg[15]\
    );
\tmp_1_lpi_4_dfm[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^fsm_onehot_state_var_reg[6]_1\,
      I1 => \tmp_1_lpi_4_dfm_reg[30]\(12),
      I2 => vec_rsc_0_4_i_bcwt,
      I3 => vec_rsc_0_4_q(12),
      I4 => \^fsm_onehot_state_var_reg[6]_0\,
      I5 => \tmp_1_lpi_4_dfm_reg[16]\,
      O => \^vec_rsc_0_4_i_q_d_bfwt_reg[16]\
    );
\tmp_1_lpi_4_dfm[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEEFE"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[17]\,
      I1 => \^vec_rsc_0_4_i_q_d_bfwt_reg[17]\,
      I2 => vec_rsc_0_2_q(14),
      I3 => vec_rsc_0_2_i_bcwt,
      I4 => \tmp_1_lpi_4_dfm_reg[31]_0\(14),
      I5 => \^fsm_onehot_state_var_reg[6]_0\,
      O => \vec_rsc_0_1_i_q_d_bfwt_reg[31]\(10)
    );
\tmp_1_lpi_4_dfm[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^fsm_onehot_state_var_reg[6]_1\,
      I1 => \tmp_1_lpi_4_dfm_reg[30]\(13),
      I2 => vec_rsc_0_4_i_bcwt,
      I3 => vec_rsc_0_4_q(13),
      I4 => \^vec_loop_acc_10_cse_sva_reg[1]\,
      I5 => \tmp_1_lpi_4_dfm_reg[17]_0\,
      O => \^vec_rsc_0_4_i_q_d_bfwt_reg[17]\
    );
\tmp_1_lpi_4_dfm[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^fsm_onehot_state_var_reg[6]_1\,
      I1 => \tmp_1_lpi_4_dfm_reg[30]\(14),
      I2 => vec_rsc_0_4_i_bcwt,
      I3 => vec_rsc_0_4_q(14),
      I4 => \^fsm_onehot_state_var_reg[6]_0\,
      I5 => \tmp_1_lpi_4_dfm_reg[18]\,
      O => \^vec_rsc_0_4_i_q_d_bfwt_reg[18]\
    );
\tmp_1_lpi_4_dfm[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEEFE"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[19]\,
      I1 => \^vec_rsc_0_4_i_q_d_bfwt_reg[19]\,
      I2 => vec_rsc_0_2_q(15),
      I3 => vec_rsc_0_2_i_bcwt,
      I4 => \tmp_1_lpi_4_dfm_reg[31]_0\(15),
      I5 => \^fsm_onehot_state_var_reg[6]_0\,
      O => \vec_rsc_0_1_i_q_d_bfwt_reg[31]\(11)
    );
\tmp_1_lpi_4_dfm[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^fsm_onehot_state_var_reg[6]_1\,
      I1 => \tmp_1_lpi_4_dfm_reg[30]\(15),
      I2 => vec_rsc_0_4_i_bcwt,
      I3 => vec_rsc_0_4_q(15),
      I4 => \^vec_loop_acc_10_cse_sva_reg[1]\,
      I5 => \tmp_1_lpi_4_dfm_reg[19]_0\,
      O => \^vec_rsc_0_4_i_q_d_bfwt_reg[19]\
    );
\tmp_1_lpi_4_dfm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEEFE"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[1]\,
      I1 => \^vec_rsc_0_4_i_q_d_bfwt_reg[1]\,
      I2 => vec_rsc_0_2_q(1),
      I3 => vec_rsc_0_2_i_bcwt,
      I4 => \tmp_1_lpi_4_dfm_reg[31]_0\(1),
      I5 => \^fsm_onehot_state_var_reg[6]_0\,
      O => \vec_rsc_0_1_i_q_d_bfwt_reg[31]\(0)
    );
\tmp_1_lpi_4_dfm[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^fsm_onehot_state_var_reg[6]_1\,
      I1 => \tmp_1_lpi_4_dfm_reg[30]\(0),
      I2 => vec_rsc_0_4_i_bcwt,
      I3 => vec_rsc_0_4_q(0),
      I4 => \^vec_loop_acc_10_cse_sva_reg[1]\,
      I5 => \tmp_1_lpi_4_dfm_reg[1]_0\,
      O => \^vec_rsc_0_4_i_q_d_bfwt_reg[1]\
    );
\tmp_1_lpi_4_dfm[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^fsm_onehot_state_var_reg[6]_0\,
      I1 => \tmp_1_lpi_4_dfm_reg[31]_0\(16),
      I2 => vec_rsc_0_2_i_bcwt,
      I3 => vec_rsc_0_2_q(16),
      I4 => \^fsm_onehot_state_var_reg[6]_1\,
      I5 => \tmp_1_lpi_4_dfm_reg[20]_0\,
      O => \^vec_rsc_0_2_i_q_d_bfwt_reg[20]\
    );
\tmp_1_lpi_4_dfm[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEEFE"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[21]\,
      I1 => \^vec_rsc_0_4_i_q_d_bfwt_reg[21]\,
      I2 => vec_rsc_0_2_q(17),
      I3 => vec_rsc_0_2_i_bcwt,
      I4 => \tmp_1_lpi_4_dfm_reg[31]_0\(17),
      I5 => \^fsm_onehot_state_var_reg[6]_0\,
      O => \vec_rsc_0_1_i_q_d_bfwt_reg[31]\(12)
    );
\tmp_1_lpi_4_dfm[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^fsm_onehot_state_var_reg[6]_1\,
      I1 => \tmp_1_lpi_4_dfm_reg[30]\(16),
      I2 => vec_rsc_0_4_i_bcwt,
      I3 => vec_rsc_0_4_q(16),
      I4 => \^vec_loop_acc_10_cse_sva_reg[1]\,
      I5 => \tmp_1_lpi_4_dfm_reg[21]_0\,
      O => \^vec_rsc_0_4_i_q_d_bfwt_reg[21]\
    );
\tmp_1_lpi_4_dfm[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEEFE"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[22]\,
      I1 => \^vec_rsc_0_4_i_q_d_bfwt_reg[22]\,
      I2 => vec_rsc_0_2_q(18),
      I3 => vec_rsc_0_2_i_bcwt,
      I4 => \tmp_1_lpi_4_dfm_reg[31]_0\(18),
      I5 => \^fsm_onehot_state_var_reg[6]_0\,
      O => \vec_rsc_0_1_i_q_d_bfwt_reg[31]\(13)
    );
\tmp_1_lpi_4_dfm[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^fsm_onehot_state_var_reg[6]_1\,
      I1 => \tmp_1_lpi_4_dfm_reg[30]\(17),
      I2 => vec_rsc_0_4_i_bcwt,
      I3 => vec_rsc_0_4_q(17),
      I4 => \^vec_loop_acc_10_cse_sva_reg[1]\,
      I5 => \tmp_1_lpi_4_dfm_reg[22]_0\,
      O => \^vec_rsc_0_4_i_q_d_bfwt_reg[22]\
    );
\tmp_1_lpi_4_dfm[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEEFE"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[23]\,
      I1 => \^vec_rsc_0_4_i_q_d_bfwt_reg[23]\,
      I2 => vec_rsc_0_2_q(19),
      I3 => vec_rsc_0_2_i_bcwt,
      I4 => \tmp_1_lpi_4_dfm_reg[31]_0\(19),
      I5 => \^fsm_onehot_state_var_reg[6]_0\,
      O => \vec_rsc_0_1_i_q_d_bfwt_reg[31]\(14)
    );
\tmp_1_lpi_4_dfm[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^fsm_onehot_state_var_reg[6]_1\,
      I1 => \tmp_1_lpi_4_dfm_reg[30]\(18),
      I2 => vec_rsc_0_4_i_bcwt,
      I3 => vec_rsc_0_4_q(18),
      I4 => \^vec_loop_acc_10_cse_sva_reg[1]\,
      I5 => \tmp_1_lpi_4_dfm_reg[23]_0\,
      O => \^vec_rsc_0_4_i_q_d_bfwt_reg[23]\
    );
\tmp_1_lpi_4_dfm[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^fsm_onehot_state_var_reg[6]_0\,
      I1 => \tmp_1_lpi_4_dfm_reg[31]_0\(20),
      I2 => vec_rsc_0_2_i_bcwt,
      I3 => vec_rsc_0_2_q(20),
      I4 => \^fsm_onehot_state_var_reg[6]_1\,
      I5 => \tmp_1_lpi_4_dfm_reg[24]\,
      O => \^vec_rsc_0_2_i_q_d_bfwt_reg[24]\
    );
\tmp_1_lpi_4_dfm[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEEFE"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[25]\,
      I1 => \^vec_rsc_0_4_i_q_d_bfwt_reg[25]\,
      I2 => vec_rsc_0_2_q(21),
      I3 => vec_rsc_0_2_i_bcwt,
      I4 => \tmp_1_lpi_4_dfm_reg[31]_0\(21),
      I5 => \^fsm_onehot_state_var_reg[6]_0\,
      O => \vec_rsc_0_1_i_q_d_bfwt_reg[31]\(15)
    );
\tmp_1_lpi_4_dfm[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^fsm_onehot_state_var_reg[6]_1\,
      I1 => \tmp_1_lpi_4_dfm_reg[30]\(19),
      I2 => vec_rsc_0_4_i_bcwt,
      I3 => vec_rsc_0_4_q(19),
      I4 => \^vec_loop_acc_10_cse_sva_reg[1]\,
      I5 => \tmp_1_lpi_4_dfm_reg[25]_0\,
      O => \^vec_rsc_0_4_i_q_d_bfwt_reg[25]\
    );
\tmp_1_lpi_4_dfm[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEEFE"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[26]\,
      I1 => \^vec_rsc_0_4_i_q_d_bfwt_reg[26]\,
      I2 => vec_rsc_0_2_q(22),
      I3 => vec_rsc_0_2_i_bcwt,
      I4 => \tmp_1_lpi_4_dfm_reg[31]_0\(22),
      I5 => \^fsm_onehot_state_var_reg[6]_0\,
      O => \vec_rsc_0_1_i_q_d_bfwt_reg[31]\(16)
    );
\tmp_1_lpi_4_dfm[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^fsm_onehot_state_var_reg[6]_1\,
      I1 => \tmp_1_lpi_4_dfm_reg[30]\(20),
      I2 => vec_rsc_0_4_i_bcwt,
      I3 => vec_rsc_0_4_q(20),
      I4 => \^vec_loop_acc_10_cse_sva_reg[1]\,
      I5 => \tmp_1_lpi_4_dfm_reg[26]_0\,
      O => \^vec_rsc_0_4_i_q_d_bfwt_reg[26]\
    );
\tmp_1_lpi_4_dfm[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEEFE"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[27]\,
      I1 => \^vec_rsc_0_4_i_q_d_bfwt_reg[27]\,
      I2 => vec_rsc_0_2_q(23),
      I3 => vec_rsc_0_2_i_bcwt,
      I4 => \tmp_1_lpi_4_dfm_reg[31]_0\(23),
      I5 => \^fsm_onehot_state_var_reg[6]_0\,
      O => \vec_rsc_0_1_i_q_d_bfwt_reg[31]\(17)
    );
\tmp_1_lpi_4_dfm[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^fsm_onehot_state_var_reg[6]_1\,
      I1 => \tmp_1_lpi_4_dfm_reg[30]\(21),
      I2 => vec_rsc_0_4_i_bcwt,
      I3 => vec_rsc_0_4_q(21),
      I4 => \^vec_loop_acc_10_cse_sva_reg[1]\,
      I5 => \tmp_1_lpi_4_dfm_reg[27]_0\,
      O => \^vec_rsc_0_4_i_q_d_bfwt_reg[27]\
    );
\tmp_1_lpi_4_dfm[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^fsm_onehot_state_var_reg[6]_1\,
      I1 => \tmp_1_lpi_4_dfm_reg[30]\(22),
      I2 => vec_rsc_0_4_i_bcwt,
      I3 => vec_rsc_0_4_q(22),
      I4 => \^fsm_onehot_state_var_reg[6]_0\,
      I5 => \tmp_1_lpi_4_dfm_reg[28]_0\,
      O => \^vec_rsc_0_4_i_q_d_bfwt_reg[28]\
    );
\tmp_1_lpi_4_dfm[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEEFE"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[29]\,
      I1 => \^vec_rsc_0_4_i_q_d_bfwt_reg[29]\,
      I2 => vec_rsc_0_2_q(24),
      I3 => vec_rsc_0_2_i_bcwt,
      I4 => \tmp_1_lpi_4_dfm_reg[31]_0\(24),
      I5 => \^fsm_onehot_state_var_reg[6]_0\,
      O => \vec_rsc_0_1_i_q_d_bfwt_reg[31]\(18)
    );
\tmp_1_lpi_4_dfm[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^fsm_onehot_state_var_reg[6]_1\,
      I1 => \tmp_1_lpi_4_dfm_reg[30]\(23),
      I2 => vec_rsc_0_4_i_bcwt,
      I3 => vec_rsc_0_4_q(23),
      I4 => \^vec_loop_acc_10_cse_sva_reg[1]\,
      I5 => \tmp_1_lpi_4_dfm_reg[29]_0\,
      O => \^vec_rsc_0_4_i_q_d_bfwt_reg[29]\
    );
\tmp_1_lpi_4_dfm[29]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_4_itm,
      I1 => \^fsm_onehot_state_var_reg[16]_0\(1),
      I2 => \FSM_onehot_state_var_reg[16]_2\,
      O => VEC_LOOP_VEC_LOOP_and_4_itm_reg
    );
\tmp_1_lpi_4_dfm[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^fsm_onehot_state_var_reg[6]_1\,
      I1 => \tmp_1_lpi_4_dfm_reg[30]\(1),
      I2 => vec_rsc_0_4_i_bcwt,
      I3 => vec_rsc_0_4_q(1),
      I4 => \^fsm_onehot_state_var_reg[6]_0\,
      I5 => \tmp_1_lpi_4_dfm_reg[2]\,
      O => \^vec_rsc_0_4_i_q_d_bfwt_reg[2]\
    );
\tmp_1_lpi_4_dfm[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEEFE"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[30]_0\,
      I1 => \^vec_rsc_0_4_i_q_d_bfwt_reg[30]\,
      I2 => vec_rsc_0_2_q(25),
      I3 => vec_rsc_0_2_i_bcwt,
      I4 => \tmp_1_lpi_4_dfm_reg[31]_0\(25),
      I5 => \^fsm_onehot_state_var_reg[6]_0\,
      O => \vec_rsc_0_1_i_q_d_bfwt_reg[31]\(19)
    );
\tmp_1_lpi_4_dfm[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^fsm_onehot_state_var_reg[6]_1\,
      I1 => \tmp_1_lpi_4_dfm_reg[30]\(24),
      I2 => vec_rsc_0_4_i_bcwt,
      I3 => vec_rsc_0_4_q(24),
      I4 => \^vec_loop_acc_10_cse_sva_reg[1]\,
      I5 => \tmp_1_lpi_4_dfm_reg[30]_1\,
      O => \^vec_rsc_0_4_i_q_d_bfwt_reg[30]\
    );
\tmp_1_lpi_4_dfm[30]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBB8BB"
    )
        port map (
      I0 => reg_vec_rsc_0_2_i_oswt_cse_reg,
      I1 => \^fsm_onehot_state_var_reg[16]_0\(1),
      I2 => \vec_rsc_0_7_adr[6]_0\(2),
      I3 => \vec_rsc_0_7_adr[6]_0\(1),
      I4 => \vec_rsc_0_7_adr[6]_0\(0),
      O => \^fsm_onehot_state_var_reg[6]_0\
    );
\tmp_1_lpi_4_dfm[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBAAAFFFFFFFF"
    )
        port map (
      I0 => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]\,
      I1 => \^vec_loop_acc_10_cse_sva_reg[1]\,
      I2 => \tmp_1_lpi_4_dfm_reg[31]_1\(0),
      I3 => vec_rsc_0_1_i_bcwt,
      I4 => vec_rsc_0_1_q(0),
      I5 => \tmp_1_lpi_4_dfm_reg[31]_2\,
      O => \vec_rsc_0_1_i_q_d_bfwt_reg[31]\(20)
    );
\tmp_1_lpi_4_dfm[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^fsm_onehot_state_var_reg[6]_0\,
      I1 => \tmp_1_lpi_4_dfm_reg[31]_0\(26),
      I2 => vec_rsc_0_2_i_bcwt,
      I3 => vec_rsc_0_2_q(26),
      I4 => \^fsm_onehot_state_var_reg[6]_1\,
      I5 => \tmp_1_lpi_4_dfm_reg[31]_3\,
      O => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]\
    );
\tmp_1_lpi_4_dfm[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555FFCF"
    )
        port map (
      I0 => reg_vec_rsc_0_1_i_oswt_cse_reg,
      I1 => \vec_rsc_0_7_adr[6]_0\(1),
      I2 => \vec_rsc_0_7_adr[6]_0\(0),
      I3 => \vec_rsc_0_7_adr[6]_0\(2),
      I4 => \^fsm_onehot_state_var_reg[16]_0\(1),
      O => \^vec_loop_acc_10_cse_sva_reg[1]\
    );
\tmp_1_lpi_4_dfm[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_5_itm,
      I1 => \^fsm_onehot_state_var_reg[16]_0\(1),
      I2 => VEC_LOOP_VEC_LOOP_and_12_itm,
      O => VEC_LOOP_VEC_LOOP_and_5_itm_reg
    );
\tmp_1_lpi_4_dfm[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEEFE"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[3]\,
      I1 => \^vec_rsc_0_4_i_q_d_bfwt_reg[3]\,
      I2 => vec_rsc_0_2_q(2),
      I3 => vec_rsc_0_2_i_bcwt,
      I4 => \tmp_1_lpi_4_dfm_reg[31]_0\(2),
      I5 => \^fsm_onehot_state_var_reg[6]_0\,
      O => \vec_rsc_0_1_i_q_d_bfwt_reg[31]\(1)
    );
\tmp_1_lpi_4_dfm[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^fsm_onehot_state_var_reg[6]_1\,
      I1 => \tmp_1_lpi_4_dfm_reg[30]\(2),
      I2 => vec_rsc_0_4_i_bcwt,
      I3 => vec_rsc_0_4_q(2),
      I4 => \^vec_loop_acc_10_cse_sva_reg[1]\,
      I5 => \tmp_1_lpi_4_dfm_reg[3]_0\,
      O => \^vec_rsc_0_4_i_q_d_bfwt_reg[3]\
    );
\tmp_1_lpi_4_dfm[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^fsm_onehot_state_var_reg[6]_0\,
      I1 => \tmp_1_lpi_4_dfm_reg[31]_0\(3),
      I2 => vec_rsc_0_2_i_bcwt,
      I3 => vec_rsc_0_2_q(3),
      I4 => \^fsm_onehot_state_var_reg[6]_1\,
      I5 => \tmp_1_lpi_4_dfm_reg[4]_0\,
      O => \^vec_rsc_0_2_i_q_d_bfwt_reg[4]\
    );
\tmp_1_lpi_4_dfm[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEEFE"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[5]\,
      I1 => \^vec_rsc_0_4_i_q_d_bfwt_reg[5]\,
      I2 => vec_rsc_0_2_q(4),
      I3 => vec_rsc_0_2_i_bcwt,
      I4 => \tmp_1_lpi_4_dfm_reg[31]_0\(4),
      I5 => \^fsm_onehot_state_var_reg[6]_0\,
      O => \vec_rsc_0_1_i_q_d_bfwt_reg[31]\(2)
    );
\tmp_1_lpi_4_dfm[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^fsm_onehot_state_var_reg[6]_1\,
      I1 => \tmp_1_lpi_4_dfm_reg[30]\(3),
      I2 => vec_rsc_0_4_i_bcwt,
      I3 => vec_rsc_0_4_q(3),
      I4 => \^vec_loop_acc_10_cse_sva_reg[1]\,
      I5 => \tmp_1_lpi_4_dfm_reg[5]_0\,
      O => \^vec_rsc_0_4_i_q_d_bfwt_reg[5]\
    );
\tmp_1_lpi_4_dfm[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEEFE"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[6]\,
      I1 => \^vec_rsc_0_4_i_q_d_bfwt_reg[6]\,
      I2 => vec_rsc_0_2_q(5),
      I3 => vec_rsc_0_2_i_bcwt,
      I4 => \tmp_1_lpi_4_dfm_reg[31]_0\(5),
      I5 => \^fsm_onehot_state_var_reg[6]_0\,
      O => \vec_rsc_0_1_i_q_d_bfwt_reg[31]\(3)
    );
\tmp_1_lpi_4_dfm[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^fsm_onehot_state_var_reg[6]_1\,
      I1 => \tmp_1_lpi_4_dfm_reg[30]\(4),
      I2 => vec_rsc_0_4_i_bcwt,
      I3 => vec_rsc_0_4_q(4),
      I4 => \^vec_loop_acc_10_cse_sva_reg[1]\,
      I5 => \tmp_1_lpi_4_dfm_reg[6]_0\,
      O => \^vec_rsc_0_4_i_q_d_bfwt_reg[6]\
    );
\tmp_1_lpi_4_dfm[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEEFE"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[7]\,
      I1 => \^vec_rsc_0_4_i_q_d_bfwt_reg[7]\,
      I2 => vec_rsc_0_2_q(6),
      I3 => vec_rsc_0_2_i_bcwt,
      I4 => \tmp_1_lpi_4_dfm_reg[31]_0\(6),
      I5 => \^fsm_onehot_state_var_reg[6]_0\,
      O => \vec_rsc_0_1_i_q_d_bfwt_reg[31]\(4)
    );
\tmp_1_lpi_4_dfm[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^fsm_onehot_state_var_reg[6]_1\,
      I1 => \tmp_1_lpi_4_dfm_reg[30]\(5),
      I2 => vec_rsc_0_4_i_bcwt,
      I3 => vec_rsc_0_4_q(5),
      I4 => \^vec_loop_acc_10_cse_sva_reg[1]\,
      I5 => \tmp_1_lpi_4_dfm_reg[7]_0\,
      O => \^vec_rsc_0_4_i_q_d_bfwt_reg[7]\
    );
\tmp_1_lpi_4_dfm[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^fsm_onehot_state_var_reg[6]_1\,
      I1 => \tmp_1_lpi_4_dfm_reg[30]\(6),
      I2 => vec_rsc_0_4_i_bcwt,
      I3 => vec_rsc_0_4_q(6),
      I4 => \^fsm_onehot_state_var_reg[6]_0\,
      I5 => \tmp_1_lpi_4_dfm_reg[8]\,
      O => \^vec_rsc_0_4_i_q_d_bfwt_reg[8]\
    );
\tmp_1_lpi_4_dfm[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEEFE"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[9]\,
      I1 => \^vec_rsc_0_4_i_q_d_bfwt_reg[9]\,
      I2 => vec_rsc_0_2_q(7),
      I3 => vec_rsc_0_2_i_bcwt,
      I4 => \tmp_1_lpi_4_dfm_reg[31]_0\(7),
      I5 => \^fsm_onehot_state_var_reg[6]_0\,
      O => \vec_rsc_0_1_i_q_d_bfwt_reg[31]\(5)
    );
\tmp_1_lpi_4_dfm[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^fsm_onehot_state_var_reg[6]_1\,
      I1 => \tmp_1_lpi_4_dfm_reg[30]\(7),
      I2 => vec_rsc_0_4_i_bcwt,
      I3 => vec_rsc_0_4_q(7),
      I4 => \^vec_loop_acc_10_cse_sva_reg[1]\,
      I5 => \tmp_1_lpi_4_dfm_reg[9]_0\,
      O => \^vec_rsc_0_4_i_q_d_bfwt_reg[9]\
    );
vec_rsc_0_0_we_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444544444444"
    )
        port map (
      I0 => vec_rsc_0_0_we_0,
      I1 => vec_rsc_0_0_we_INST_0_i_2_n_0,
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => \vec_rsc_0_7_adr[6]\(1),
      I4 => \vec_rsc_0_7_adr[6]\(2),
      I5 => \^fsm_onehot_state_var_reg[16]_0\(2),
      O => vec_rsc_0_0_we
    );
vec_rsc_0_0_we_INST_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \vec_rsc_0_7_adr[6]_0\(1),
      I1 => \vec_rsc_0_7_adr[6]_0\(0),
      I2 => \^fsm_onehot_state_var_reg[16]_0\(3),
      I3 => \vec_rsc_0_7_adr[6]_0\(2),
      O => vec_rsc_0_0_we_INST_0_i_2_n_0
    );
vec_rsc_0_1_we_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444544444"
    )
        port map (
      I0 => vec_rsc_0_0_we_0,
      I1 => vec_rsc_0_1_we_INST_0_i_1_n_0,
      I2 => \^fsm_onehot_state_var_reg[16]_0\(2),
      I3 => \vec_rsc_0_7_adr[6]\(1),
      I4 => \vec_rsc_0_7_adr[6]\(0),
      I5 => \vec_rsc_0_7_adr[6]\(2),
      O => vec_rsc_0_1_we
    );
vec_rsc_0_1_we_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \vec_rsc_0_7_adr[6]_0\(1),
      I1 => \vec_rsc_0_7_adr[6]_0\(0),
      I2 => \^fsm_onehot_state_var_reg[16]_0\(3),
      I3 => \vec_rsc_0_7_adr[6]_0\(2),
      O => vec_rsc_0_1_we_INST_0_i_1_n_0
    );
vec_rsc_0_2_we_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444454444444444"
    )
        port map (
      I0 => vec_rsc_0_0_we_0,
      I1 => vec_rsc_0_2_we_INST_0_i_1_n_0,
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => \vec_rsc_0_7_adr[6]\(1),
      I4 => \vec_rsc_0_7_adr[6]\(2),
      I5 => \^fsm_onehot_state_var_reg[16]_0\(2),
      O => vec_rsc_0_2_we
    );
vec_rsc_0_2_we_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \vec_rsc_0_7_adr[6]_0\(1),
      I1 => \vec_rsc_0_7_adr[6]_0\(0),
      I2 => \^fsm_onehot_state_var_reg[16]_0\(3),
      I3 => \vec_rsc_0_7_adr[6]_0\(2),
      O => vec_rsc_0_2_we_INST_0_i_1_n_0
    );
vec_rsc_0_3_we_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444544444444444"
    )
        port map (
      I0 => vec_rsc_0_0_we_0,
      I1 => vec_rsc_0_3_we_INST_0_i_1_n_0,
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => \vec_rsc_0_7_adr[6]\(1),
      I4 => \vec_rsc_0_7_adr[6]\(2),
      I5 => \^fsm_onehot_state_var_reg[16]_0\(2),
      O => vec_rsc_0_3_we
    );
vec_rsc_0_3_we_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \vec_rsc_0_7_adr[6]_0\(2),
      I1 => \^fsm_onehot_state_var_reg[16]_0\(3),
      I2 => \vec_rsc_0_7_adr[6]_0\(0),
      I3 => \vec_rsc_0_7_adr[6]_0\(1),
      O => vec_rsc_0_3_we_INST_0_i_1_n_0
    );
vec_rsc_0_4_we_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444445444444444"
    )
        port map (
      I0 => vec_rsc_0_0_we_0,
      I1 => vec_rsc_0_4_we_INST_0_i_1_n_0,
      I2 => \vec_rsc_0_7_adr[6]\(2),
      I3 => \vec_rsc_0_7_adr[6]\(0),
      I4 => \vec_rsc_0_7_adr[6]\(1),
      I5 => \^fsm_onehot_state_var_reg[16]_0\(2),
      O => vec_rsc_0_4_we
    );
vec_rsc_0_4_we_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \vec_rsc_0_7_adr[6]_0\(1),
      I1 => \vec_rsc_0_7_adr[6]_0\(0),
      I2 => \vec_rsc_0_7_adr[6]_0\(2),
      I3 => \^fsm_onehot_state_var_reg[16]_0\(3),
      O => vec_rsc_0_4_we_INST_0_i_1_n_0
    );
vec_rsc_0_5_we_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4454444444444444"
    )
        port map (
      I0 => vec_rsc_0_0_we_0,
      I1 => vec_rsc_0_5_we_INST_0_i_1_n_0,
      I2 => \vec_rsc_0_7_adr[6]\(2),
      I3 => \vec_rsc_0_7_adr[6]\(1),
      I4 => \vec_rsc_0_7_adr[6]\(0),
      I5 => \^fsm_onehot_state_var_reg[16]_0\(2),
      O => vec_rsc_0_5_we
    );
vec_rsc_0_5_we_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \vec_rsc_0_7_adr[6]_0\(1),
      I1 => \vec_rsc_0_7_adr[6]_0\(0),
      I2 => \vec_rsc_0_7_adr[6]_0\(2),
      I3 => \^fsm_onehot_state_var_reg[16]_0\(3),
      O => vec_rsc_0_5_we_INST_0_i_1_n_0
    );
vec_rsc_0_6_we_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4454444444444444"
    )
        port map (
      I0 => vec_rsc_0_0_we_0,
      I1 => vec_rsc_0_6_we_INST_0_i_1_n_0,
      I2 => \vec_rsc_0_7_adr[6]\(2),
      I3 => \vec_rsc_0_7_adr[6]\(0),
      I4 => \vec_rsc_0_7_adr[6]\(1),
      I5 => \^fsm_onehot_state_var_reg[16]_0\(2),
      O => vec_rsc_0_6_we
    );
vec_rsc_0_6_we_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \vec_rsc_0_7_adr[6]_0\(1),
      I1 => \vec_rsc_0_7_adr[6]_0\(0),
      I2 => \vec_rsc_0_7_adr[6]_0\(2),
      I3 => \^fsm_onehot_state_var_reg[16]_0\(3),
      O => vec_rsc_0_6_we_INST_0_i_1_n_0
    );
\vec_rsc_0_7_adr[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \vec_rsc_0_7_adr[6]_INST_0_i_1_n_0\,
      I1 => \vec_rsc_0_7_adr[6]\(3),
      I2 => \^fsm_onehot_state_var_reg[16]_0\(3),
      I3 => \vec_rsc_0_7_adr[6]_0\(3),
      I4 => \^fsm_onehot_state_var_reg[16]_0\(0),
      I5 => O(3),
      O => vec_rsc_0_7_adr(0)
    );
\vec_rsc_0_7_adr[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \vec_rsc_0_7_adr[6]_INST_0_i_1_n_0\,
      I1 => \vec_rsc_0_7_adr[6]\(4),
      I2 => \^fsm_onehot_state_var_reg[16]_0\(0),
      I3 => O(4),
      I4 => \^fsm_onehot_state_var_reg[16]_0\(3),
      I5 => \vec_rsc_0_7_adr[6]_0\(4),
      O => vec_rsc_0_7_adr(1)
    );
\vec_rsc_0_7_adr[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \vec_rsc_0_7_adr[6]_INST_0_i_1_n_0\,
      I1 => \vec_rsc_0_7_adr[6]\(5),
      I2 => \^fsm_onehot_state_var_reg[16]_0\(3),
      I3 => \vec_rsc_0_7_adr[6]_0\(5),
      I4 => \^fsm_onehot_state_var_reg[16]_0\(0),
      I5 => O(5),
      O => vec_rsc_0_7_adr(2)
    );
\vec_rsc_0_7_adr[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \vec_rsc_0_7_adr[6]_INST_0_i_1_n_0\,
      I1 => \vec_rsc_0_7_adr[6]\(6),
      I2 => \^fsm_onehot_state_var_reg[16]_0\(3),
      I3 => \vec_rsc_0_7_adr[6]_0\(6),
      I4 => \^fsm_onehot_state_var_reg[16]_0\(0),
      I5 => O(6),
      O => vec_rsc_0_7_adr(3)
    );
\vec_rsc_0_7_adr[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \vec_rsc_0_7_adr[6]_INST_0_i_1_n_0\,
      I1 => \vec_rsc_0_7_adr[6]\(7),
      I2 => \^fsm_onehot_state_var_reg[16]_0\(3),
      I3 => \vec_rsc_0_7_adr[6]_0\(7),
      I4 => \^fsm_onehot_state_var_reg[16]_0\(0),
      I5 => O(7),
      O => vec_rsc_0_7_adr(4)
    );
\vec_rsc_0_7_adr[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \vec_rsc_0_7_adr[6]_INST_0_i_1_n_0\,
      I1 => \vec_rsc_0_7_adr[6]\(8),
      I2 => \^fsm_onehot_state_var_reg[16]_0\(3),
      I3 => \vec_rsc_0_7_adr[6]_0\(8),
      I4 => \^fsm_onehot_state_var_reg[16]_0\(0),
      I5 => \vec_rsc_0_7_adr[6]_1\(0),
      O => vec_rsc_0_7_adr(5)
    );
\vec_rsc_0_7_adr[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \vec_rsc_0_7_adr[6]_INST_0_i_1_n_0\,
      I1 => \vec_rsc_0_7_adr[6]\(9),
      I2 => \^fsm_onehot_state_var_reg[16]_0\(3),
      I3 => \vec_rsc_0_7_adr[6]_0\(9),
      I4 => \^fsm_onehot_state_var_reg[16]_0\(0),
      I5 => \vec_rsc_0_7_adr[6]_1\(1),
      O => vec_rsc_0_7_adr(6)
    );
\vec_rsc_0_7_adr[6]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^fsm_onehot_state_var_reg[16]_0\(2),
      I1 => p_0_in11_in,
      O => \vec_rsc_0_7_adr[6]_INST_0_i_1_n_0\
    );
vec_rsc_0_7_we_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5444444444444444"
    )
        port map (
      I0 => vec_rsc_0_0_we_0,
      I1 => vec_rsc_0_7_we_INST_0_i_1_n_0,
      I2 => \vec_rsc_0_7_adr[6]\(2),
      I3 => \vec_rsc_0_7_adr[6]\(0),
      I4 => \vec_rsc_0_7_adr[6]\(1),
      I5 => \^fsm_onehot_state_var_reg[16]_0\(2),
      O => vec_rsc_0_7_we
    );
vec_rsc_0_7_we_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \vec_rsc_0_7_adr[6]_0\(2),
      I1 => \^fsm_onehot_state_var_reg[16]_0\(3),
      I2 => \vec_rsc_0_7_adr[6]_0\(0),
      I3 => \vec_rsc_0_7_adr[6]_0\(1),
      O => vec_rsc_0_7_we_INST_0_i_1_n_0
    );
\vector__0_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \vector__0_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \vector__0_i_1_n_0\,
      CO(6) => \vector__0_i_1_n_1\,
      CO(5) => \vector__0_i_1_n_2\,
      CO(4) => \vector__0_i_1_n_3\,
      CO(3) => \vector__0_i_1_n_4\,
      CO(2) => \vector__0_i_1_n_5\,
      CO(1) => \vector__0_i_1_n_6\,
      CO(0) => \vector__0_i_1_n_7\,
      DI(7 downto 0) => C(15 downto 8),
      O(7 downto 0) => \out\(15 downto 8),
      S(7) => \vector__0_i_3_n_0\,
      S(6) => \vector__0_i_4_n_0\,
      S(5) => \vector__0_i_5_n_0\,
      S(4) => \vector__0_i_6_n_0\,
      S(3) => \vector__0_i_7_n_0\,
      S(2) => \vector__0_i_8_n_0\,
      S(1) => \vector__0_i_9_n_0\,
      S(0) => \vector__0_i_10_n_0\
    );
\vector__0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => vector_i_3_0(0),
      I1 => vector_i_3_1(8),
      I2 => C(8),
      O => \vector__0_i_10_n_0\
    );
\vector__0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => vector_i_3_0(0),
      I1 => vector_i_3_1(7),
      I2 => C(7),
      O => \vector__0_i_11_n_0\
    );
\vector__0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => vector_i_3_0(0),
      I1 => vector_i_3_1(6),
      I2 => C(6),
      O => \vector__0_i_12_n_0\
    );
\vector__0_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => vector_i_3_0(0),
      I1 => vector_i_3_1(5),
      I2 => C(5),
      O => \vector__0_i_13_n_0\
    );
\vector__0_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => vector_i_3_0(0),
      I1 => vector_i_3_1(4),
      I2 => C(4),
      O => \vector__0_i_14_n_0\
    );
\vector__0_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => vector_i_3_0(0),
      I1 => vector_i_3_1(3),
      I2 => C(3),
      O => \vector__0_i_15_n_0\
    );
\vector__0_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => vector_i_3_0(0),
      I1 => vector_i_3_1(2),
      I2 => C(2),
      O => \vector__0_i_16_n_0\
    );
\vector__0_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => vector_i_3_0(0),
      I1 => vector_i_3_1(1),
      I2 => C(1),
      O => \vector__0_i_17_n_0\
    );
\vector__0_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => vector_i_3_0(0),
      I1 => vector_i_3_1(0),
      I2 => C(0),
      O => \vector__0_i_18_n_0\
    );
\vector__0_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \vector__0_i_2_n_0\,
      CO(6) => \vector__0_i_2_n_1\,
      CO(5) => \vector__0_i_2_n_2\,
      CO(4) => \vector__0_i_2_n_3\,
      CO(3) => \vector__0_i_2_n_4\,
      CO(2) => \vector__0_i_2_n_5\,
      CO(1) => \vector__0_i_2_n_6\,
      CO(0) => \vector__0_i_2_n_7\,
      DI(7 downto 0) => C(7 downto 0),
      O(7 downto 0) => \out\(7 downto 0),
      S(7) => \vector__0_i_11_n_0\,
      S(6) => \vector__0_i_12_n_0\,
      S(5) => \vector__0_i_13_n_0\,
      S(4) => \vector__0_i_14_n_0\,
      S(3) => \vector__0_i_15_n_0\,
      S(2) => \vector__0_i_16_n_0\,
      S(1) => \vector__0_i_17_n_0\,
      S(0) => \vector__0_i_18_n_0\
    );
\vector__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => vector_i_3_0(0),
      I1 => vector_i_3_1(15),
      I2 => C(15),
      O => \vector__0_i_3_n_0\
    );
\vector__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => vector_i_3_0(0),
      I1 => vector_i_3_1(14),
      I2 => C(14),
      O => \vector__0_i_4_n_0\
    );
\vector__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => vector_i_3_0(0),
      I1 => vector_i_3_1(13),
      I2 => C(13),
      O => \vector__0_i_5_n_0\
    );
\vector__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => vector_i_3_0(0),
      I1 => vector_i_3_1(12),
      I2 => C(12),
      O => \vector__0_i_6_n_0\
    );
\vector__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => vector_i_3_0(0),
      I1 => vector_i_3_1(11),
      I2 => C(11),
      O => \vector__0_i_7_n_0\
    );
\vector__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => vector_i_3_0(0),
      I1 => vector_i_3_1(10),
      I2 => C(10),
      O => \vector__0_i_8_n_0\
    );
\vector__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => vector_i_3_0(0),
      I1 => vector_i_3_1(9),
      I2 => C(9),
      O => \vector__0_i_9_n_0\
    );
\vector__3_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_95,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_96,
      I3 => vector_i_42_n_0,
      I4 => \vector__3_i_20_n_0\,
      O => MUX1HOT_v_32_4_2_return(16)
    );
\vector__3_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_77,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_78,
      I3 => vector_i_42_n_0,
      I4 => \vector__3_i_47_n_0\,
      O => MUX1HOT_v_32_4_2_return(7)
    );
\vector__3_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_75,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_76,
      I3 => vector_i_42_n_0,
      I4 => \vector__3_i_50_n_0\,
      O => MUX1HOT_v_32_4_2_return(6)
    );
\vector__3_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_73,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_74,
      I3 => vector_i_42_n_0,
      I4 => \vector__3_i_53_n_0\,
      O => MUX1HOT_v_32_4_2_return(5)
    );
\vector__3_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_71,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_72,
      I3 => vector_i_42_n_0,
      I4 => \vector__3_i_56_n_0\,
      O => MUX1HOT_v_32_4_2_return(4)
    );
\vector__3_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_69,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_70,
      I3 => vector_i_42_n_0,
      I4 => \vector__3_i_59_n_0\,
      O => MUX1HOT_v_32_4_2_return(3)
    );
\vector__3_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_67,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_68,
      I3 => vector_i_42_n_0,
      I4 => \vector__3_i_62_n_0\,
      O => MUX1HOT_v_32_4_2_return(2)
    );
\vector__3_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_65,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_66,
      I3 => vector_i_42_n_0,
      I4 => \vector__3_i_65_n_0\,
      O => MUX1HOT_v_32_4_2_return(1)
    );
\vector__3_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_63,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_64,
      I3 => vector_i_42_n_0,
      I4 => \vector__3_i_68_n_0\,
      O => MUX1HOT_v_32_4_2_return(0)
    );
\vector__3_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_93,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_94,
      I3 => vector_i_42_n_0,
      I4 => \vector__3_i_23_n_0\,
      O => MUX1HOT_v_32_4_2_return(15)
    );
\vector__3_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => \vector__3_i_1_0\,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => \vector__3_i_1_1\,
      O => \vector__3_i_20_n_0\
    );
\vector__3_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => \vector__3_i_2_0\,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => \vector__3_i_2_1\,
      O => \vector__3_i_23_n_0\
    );
\vector__3_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => \vector__3_i_3_0\,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => \vector__3_i_3_1\,
      O => \vector__3_i_26_n_0\
    );
\vector__3_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => \vector__3_i_4_0\,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => \vector__3_i_4_1\,
      O => \vector__3_i_29_n_0\
    );
\vector__3_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_91,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_92,
      I3 => vector_i_42_n_0,
      I4 => \vector__3_i_26_n_0\,
      O => MUX1HOT_v_32_4_2_return(14)
    );
\vector__3_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => \vector__3_i_5_0\,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => \vector__3_i_5_1\,
      O => \vector__3_i_32_n_0\
    );
\vector__3_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => \vector__3_i_6_0\,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => \vector__3_i_6_1\,
      O => \vector__3_i_35_n_0\
    );
\vector__3_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => \vector__3_i_7_0\,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => \vector__3_i_7_1\,
      O => \vector__3_i_38_n_0\
    );
\vector__3_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_89,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_90,
      I3 => vector_i_42_n_0,
      I4 => \vector__3_i_29_n_0\,
      O => MUX1HOT_v_32_4_2_return(13)
    );
\vector__3_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => \vector__3_i_8_0\,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => \vector__3_i_8_1\,
      O => \vector__3_i_41_n_0\
    );
\vector__3_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => \vector__3_i_9_0\,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => \vector__3_i_9_1\,
      O => \vector__3_i_44_n_0\
    );
\vector__3_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => \vector__3_i_10_0\,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => \vector__3_i_10_1\,
      O => \vector__3_i_47_n_0\
    );
\vector__3_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_87,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_88,
      I3 => vector_i_42_n_0,
      I4 => \vector__3_i_32_n_0\,
      O => MUX1HOT_v_32_4_2_return(12)
    );
\vector__3_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => \vector__3_i_11_0\,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => \vector__3_i_11_1\,
      O => \vector__3_i_50_n_0\
    );
\vector__3_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => \vector__3_i_12_0\,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => \vector__3_i_12_1\,
      O => \vector__3_i_53_n_0\
    );
\vector__3_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => \vector__3_i_13_0\,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => \vector__3_i_13_1\,
      O => \vector__3_i_56_n_0\
    );
\vector__3_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => \vector__3_i_14_0\,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => \vector__3_i_14_1\,
      O => \vector__3_i_59_n_0\
    );
\vector__3_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_85,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_86,
      I3 => vector_i_42_n_0,
      I4 => \vector__3_i_35_n_0\,
      O => MUX1HOT_v_32_4_2_return(11)
    );
\vector__3_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => \vector__3_i_15_0\,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => \vector__3_i_15_1\,
      O => \vector__3_i_62_n_0\
    );
\vector__3_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => \vector__3_i_16_0\,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => \vector__3_i_16_1\,
      O => \vector__3_i_65_n_0\
    );
\vector__3_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => \vector__3_i_17_0\,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => \vector__3_i_17_1\,
      O => \vector__3_i_68_n_0\
    );
\vector__3_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_83,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_84,
      I3 => vector_i_42_n_0,
      I4 => \vector__3_i_38_n_0\,
      O => MUX1HOT_v_32_4_2_return(10)
    );
\vector__3_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_81,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_82,
      I3 => vector_i_42_n_0,
      I4 => \vector__3_i_41_n_0\,
      O => MUX1HOT_v_32_4_2_return(9)
    );
\vector__3_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_79,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_80,
      I3 => vector_i_42_n_0,
      I4 => \vector__3_i_44_n_0\,
      O => MUX1HOT_v_32_4_2_return(8)
    );
vector_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => complete_rsc_vzout,
      I1 => \z_mul_cmp_z_oreg_reg[0]__0\,
      I2 => vector_i_22_n_0,
      O => CEB1
    );
vector_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_21,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_22,
      I3 => vector_i_42_n_0,
      I4 => vector_i_58_n_0,
      O => MUX1HOT_v_32_4_2_return5_out(11)
    );
vector_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_19,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_20,
      I3 => vector_i_42_n_0,
      I4 => vector_i_61_n_0,
      O => MUX1HOT_v_32_4_2_return5_out(10)
    );
vector_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_17,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_18,
      I3 => vector_i_42_n_0,
      I4 => vector_i_64_n_0,
      O => MUX1HOT_v_32_4_2_return5_out(9)
    );
vector_i_128: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^fsm_onehot_state_var_reg[16]_0\(4),
      I1 => \FSM_onehot_state_var_reg_n_0_[17]\,
      O => vector_i_128_n_0
    );
vector_i_129: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => p_0_in11_in,
      I1 => \^fsm_onehot_state_var_reg[16]_0\(0),
      I2 => p_0_in2_in,
      I3 => p_0_in1_in,
      I4 => sel5_in,
      O => vector_i_129_n_0
    );
vector_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_15,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_16,
      I3 => vector_i_42_n_0,
      I4 => vector_i_67_n_0,
      O => MUX1HOT_v_32_4_2_return5_out(8)
    );
vector_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_13,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_14,
      I3 => vector_i_42_n_0,
      I4 => vector_i_70_n_0,
      O => MUX1HOT_v_32_4_2_return5_out(7)
    );
vector_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_11,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_12,
      I3 => vector_i_42_n_0,
      I4 => vector_i_73_n_0,
      O => MUX1HOT_v_32_4_2_return5_out(6)
    );
vector_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_9,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_10,
      I3 => vector_i_42_n_0,
      I4 => vector_i_76_n_0,
      O => MUX1HOT_v_32_4_2_return5_out(5)
    );
vector_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_7,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_8,
      I3 => vector_i_42_n_0,
      I4 => vector_i_79_n_0,
      O => MUX1HOT_v_32_4_2_return5_out(4)
    );
vector_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_5,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_6,
      I3 => vector_i_42_n_0,
      I4 => vector_i_82_n_0,
      O => MUX1HOT_v_32_4_2_return5_out(3)
    );
vector_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_3,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_4,
      I3 => vector_i_42_n_0,
      I4 => vector_i_85_n_0,
      O => MUX1HOT_v_32_4_2_return5_out(2)
    );
vector_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE00FEFE"
    )
        port map (
      I0 => \^fsm_onehot_state_var_reg[16]_0\(2),
      I1 => \^fsm_onehot_state_var_reg[16]_0\(1),
      I2 => reg_ensig_cgo_1_cse,
      I3 => complete_rsc_vzout,
      I4 => \z_mul_cmp_z_oreg_reg[0]__0\,
      O => CEA1
    );
vector_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_2,
      I3 => vector_i_42_n_0,
      I4 => vector_i_88_n_0,
      O => MUX1HOT_v_32_4_2_return5_out(1)
    );
vector_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_0,
      I3 => vector_i_42_n_0,
      I4 => vector_i_91_n_0,
      O => MUX1HOT_v_32_4_2_return5_out(0)
    );
vector_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^p_0_in6_in\,
      I1 => \FSM_onehot_state_var_reg_n_0_[17]\,
      I2 => \^fsm_onehot_state_var_reg[16]_0\(4),
      I3 => p_0_in4_in,
      I4 => sel3_in,
      I5 => vector_i_92_n_0,
      O => vector_i_22_n_0
    );
vector_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => vector_i_3_0(0),
      I1 => vector_i_3_1(30),
      I2 => C(30),
      O => vector_i_24_n_0
    );
vector_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => vector_i_3_0(0),
      I1 => vector_i_3_1(29),
      I2 => C(29),
      O => vector_i_25_n_0
    );
vector_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => vector_i_3_0(0),
      I1 => vector_i_3_1(28),
      I2 => C(28),
      O => vector_i_26_n_0
    );
vector_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => vector_i_3_0(0),
      I1 => vector_i_3_1(27),
      I2 => C(27),
      O => vector_i_27_n_0
    );
vector_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => vector_i_3_0(0),
      I1 => vector_i_3_1(26),
      I2 => C(26),
      O => vector_i_28_n_0
    );
vector_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => vector_i_3_0(0),
      I1 => vector_i_3_1(25),
      I2 => C(25),
      O => vector_i_29_n_0
    );
vector_i_3: unisim.vcomponents.CARRY8
     port map (
      CI => vector_i_4_n_0,
      CI_TOP => '0',
      CO(7) => NLW_vector_i_3_CO_UNCONNECTED(7),
      CO(6) => vector_i_3_n_1,
      CO(5) => vector_i_3_n_2,
      CO(4) => vector_i_3_n_3,
      CO(3) => vector_i_3_n_4,
      CO(2) => vector_i_3_n_5,
      CO(1) => vector_i_3_n_6,
      CO(0) => vector_i_3_n_7,
      DI(7) => '0',
      DI(6 downto 0) => C(30 downto 24),
      O(7 downto 0) => \out\(31 downto 24),
      S(7) => DSP_A_B_DATA_INST_127(0),
      S(6) => vector_i_24_n_0,
      S(5) => vector_i_25_n_0,
      S(4) => vector_i_26_n_0,
      S(3) => vector_i_27_n_0,
      S(2) => vector_i_28_n_0,
      S(1) => vector_i_29_n_0,
      S(0) => vector_i_30_n_0
    );
vector_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => vector_i_3_0(0),
      I1 => vector_i_3_1(24),
      I2 => C(24),
      O => vector_i_30_n_0
    );
vector_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => vector_i_3_0(0),
      I1 => vector_i_3_1(23),
      I2 => C(23),
      O => vector_i_31_n_0
    );
vector_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => vector_i_3_0(0),
      I1 => vector_i_3_1(22),
      I2 => C(22),
      O => vector_i_32_n_0
    );
vector_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => vector_i_3_0(0),
      I1 => vector_i_3_1(21),
      I2 => C(21),
      O => vector_i_33_n_0
    );
vector_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => vector_i_3_0(0),
      I1 => vector_i_3_1(20),
      I2 => C(20),
      O => vector_i_34_n_0
    );
vector_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => vector_i_3_0(0),
      I1 => vector_i_3_1(19),
      I2 => C(19),
      O => vector_i_35_n_0
    );
vector_i_36: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => vector_i_3_0(0),
      I1 => vector_i_3_1(18),
      I2 => C(18),
      O => vector_i_36_n_0
    );
vector_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => vector_i_3_0(0),
      I1 => vector_i_3_1(17),
      I2 => C(17),
      O => vector_i_37_n_0
    );
vector_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => vector_i_3_0(0),
      I1 => vector_i_3_1(16),
      I2 => C(16),
      O => vector_i_38_n_0
    );
vector_i_4: unisim.vcomponents.CARRY8
     port map (
      CI => \vector__0_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => vector_i_4_n_0,
      CO(6) => vector_i_4_n_1,
      CO(5) => vector_i_4_n_2,
      CO(4) => vector_i_4_n_3,
      CO(3) => vector_i_4_n_4,
      CO(2) => vector_i_4_n_5,
      CO(1) => vector_i_4_n_6,
      CO(0) => vector_i_4_n_7,
      DI(7 downto 0) => C(23 downto 16),
      O(7 downto 0) => \out\(23 downto 16),
      S(7) => vector_i_31_n_0,
      S(6) => vector_i_32_n_0,
      S(5) => vector_i_33_n_0,
      S(4) => vector_i_34_n_0,
      S(3) => vector_i_35_n_0,
      S(2) => vector_i_36_n_0,
      S(1) => vector_i_37_n_0,
      S(0) => vector_i_38_n_0
    );
vector_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDFDDDDDDDD"
    )
        port map (
      I0 => \vec_rsc_0_7_adr[6]\(0),
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \FSM_onehot_state_var_reg_n_0_[14]\,
      I3 => sel5_in,
      I4 => p_0_in1_in,
      I5 => vector_i_93_n_0,
      O => vector_i_40_n_0
    );
vector_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDFDDDDDDDD"
    )
        port map (
      I0 => \vec_rsc_0_7_adr[6]\(1),
      I1 => \vec_rsc_0_7_adr[6]\(0),
      I2 => \FSM_onehot_state_var_reg_n_0_[14]\,
      I3 => sel5_in,
      I4 => p_0_in1_in,
      I5 => vector_i_93_n_0,
      O => vector_i_42_n_0
    );
vector_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => vector_i_5_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => vector_i_5_1,
      O => vector_i_43_n_0
    );
vector_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => vector_i_6_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => vector_i_6_1,
      O => vector_i_46_n_0
    );
vector_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => vector_i_7_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => vector_i_7_1,
      O => vector_i_49_n_0
    );
vector_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_31,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_32,
      I3 => vector_i_42_n_0,
      I4 => vector_i_43_n_0,
      O => MUX1HOT_v_32_4_2_return5_out(16)
    );
vector_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => vector_i_8_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => vector_i_8_1,
      O => vector_i_52_n_0
    );
vector_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => vector_i_9_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => vector_i_9_1,
      O => vector_i_55_n_0
    );
vector_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => vector_i_10_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => vector_i_10_1,
      O => vector_i_58_n_0
    );
vector_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_29,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_30,
      I3 => vector_i_42_n_0,
      I4 => vector_i_46_n_0,
      O => MUX1HOT_v_32_4_2_return5_out(15)
    );
vector_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => vector_i_11_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => vector_i_11_1,
      O => vector_i_61_n_0
    );
vector_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => vector_i_12_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => vector_i_12_1,
      O => vector_i_64_n_0
    );
vector_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => vector_i_13_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => vector_i_13_1,
      O => vector_i_67_n_0
    );
vector_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_27,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_28,
      I3 => vector_i_42_n_0,
      I4 => vector_i_49_n_0,
      O => MUX1HOT_v_32_4_2_return5_out(14)
    );
vector_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => vector_i_14_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => vector_i_14_1,
      O => vector_i_70_n_0
    );
vector_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => vector_i_15_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => vector_i_15_1,
      O => vector_i_73_n_0
    );
vector_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => vector_i_16_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => vector_i_16_1,
      O => vector_i_76_n_0
    );
vector_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => vector_i_17_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => vector_i_17_1,
      O => vector_i_79_n_0
    );
vector_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_25,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_26,
      I3 => vector_i_42_n_0,
      I4 => vector_i_52_n_0,
      O => MUX1HOT_v_32_4_2_return5_out(13)
    );
vector_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => vector_i_18_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => vector_i_18_1,
      O => vector_i_82_n_0
    );
vector_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => vector_i_19_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => vector_i_19_1,
      O => vector_i_85_n_0
    );
vector_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => vector_i_20_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => vector_i_20_1,
      O => vector_i_88_n_0
    );
vector_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_23,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_24,
      I3 => vector_i_42_n_0,
      I4 => vector_i_55_n_0,
      O => MUX1HOT_v_32_4_2_return5_out(12)
    );
vector_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => vector_i_21_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => vector_i_21_1,
      O => vector_i_91_n_0
    );
vector_i_92: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_state_var_reg_n_0_[14]\,
      I1 => sel5_in,
      I2 => p_0_in1_in,
      O => vector_i_92_n_0
    );
vector_i_93: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000AA8A0000"
    )
        port map (
      I0 => vector_i_128_n_0,
      I1 => \^or_61_rmff\,
      I2 => vector_i_129_n_0,
      I3 => \FSM_onehot_state_var_reg_n_0_[14]\,
      I4 => reg_run_rsci_oswt_cse_i_3_n_0,
      I5 => reg_run_rsci_oswt_cse_i_4_n_0,
      O => vector_i_93_n_0
    );
z_mul_cmp_z_oreg_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_125,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_126,
      I3 => vector_i_42_n_0,
      I4 => z_mul_cmp_z_oreg_reg_i_18_n_0,
      O => MUX1HOT_v_32_4_2_return(31)
    );
z_mul_cmp_z_oreg_reg_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_107,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_108,
      I3 => vector_i_42_n_0,
      I4 => z_mul_cmp_z_oreg_reg_i_45_n_0,
      O => MUX1HOT_v_32_4_2_return(22)
    );
z_mul_cmp_z_oreg_reg_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_105,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_106,
      I3 => vector_i_42_n_0,
      I4 => z_mul_cmp_z_oreg_reg_i_48_n_0,
      O => MUX1HOT_v_32_4_2_return(21)
    );
z_mul_cmp_z_oreg_reg_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_103,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_104,
      I3 => vector_i_42_n_0,
      I4 => z_mul_cmp_z_oreg_reg_i_51_n_0,
      O => MUX1HOT_v_32_4_2_return(20)
    );
z_mul_cmp_z_oreg_reg_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_101,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_102,
      I3 => vector_i_42_n_0,
      I4 => z_mul_cmp_z_oreg_reg_i_54_n_0,
      O => MUX1HOT_v_32_4_2_return(19)
    );
z_mul_cmp_z_oreg_reg_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_99,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_100,
      I3 => vector_i_42_n_0,
      I4 => z_mul_cmp_z_oreg_reg_i_57_n_0,
      O => MUX1HOT_v_32_4_2_return(18)
    );
z_mul_cmp_z_oreg_reg_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_97,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_98,
      I3 => vector_i_42_n_0,
      I4 => z_mul_cmp_z_oreg_reg_i_60_n_0,
      O => MUX1HOT_v_32_4_2_return(17)
    );
z_mul_cmp_z_oreg_reg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => z_mul_cmp_z_oreg_reg_i_1_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => z_mul_cmp_z_oreg_reg_i_1_1,
      O => z_mul_cmp_z_oreg_reg_i_18_n_0
    );
z_mul_cmp_z_oreg_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_123,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_124,
      I3 => vector_i_42_n_0,
      I4 => z_mul_cmp_z_oreg_reg_i_21_n_0,
      O => MUX1HOT_v_32_4_2_return(30)
    );
z_mul_cmp_z_oreg_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => z_mul_cmp_z_oreg_reg_i_2_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => z_mul_cmp_z_oreg_reg_i_2_1,
      O => z_mul_cmp_z_oreg_reg_i_21_n_0
    );
z_mul_cmp_z_oreg_reg_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => z_mul_cmp_z_oreg_reg_i_3_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => z_mul_cmp_z_oreg_reg_i_3_1,
      O => z_mul_cmp_z_oreg_reg_i_24_n_0
    );
z_mul_cmp_z_oreg_reg_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => z_mul_cmp_z_oreg_reg_i_4_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => z_mul_cmp_z_oreg_reg_i_4_1,
      O => z_mul_cmp_z_oreg_reg_i_27_n_0
    );
z_mul_cmp_z_oreg_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_121,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_122,
      I3 => vector_i_42_n_0,
      I4 => z_mul_cmp_z_oreg_reg_i_24_n_0,
      O => MUX1HOT_v_32_4_2_return(29)
    );
z_mul_cmp_z_oreg_reg_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => z_mul_cmp_z_oreg_reg_i_5_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => z_mul_cmp_z_oreg_reg_i_5_1,
      O => z_mul_cmp_z_oreg_reg_i_30_n_0
    );
z_mul_cmp_z_oreg_reg_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => z_mul_cmp_z_oreg_reg_i_6_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => z_mul_cmp_z_oreg_reg_i_6_1,
      O => z_mul_cmp_z_oreg_reg_i_33_n_0
    );
z_mul_cmp_z_oreg_reg_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => z_mul_cmp_z_oreg_reg_i_7_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => z_mul_cmp_z_oreg_reg_i_7_1,
      O => z_mul_cmp_z_oreg_reg_i_36_n_0
    );
z_mul_cmp_z_oreg_reg_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => z_mul_cmp_z_oreg_reg_i_8_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => z_mul_cmp_z_oreg_reg_i_8_1,
      O => z_mul_cmp_z_oreg_reg_i_39_n_0
    );
z_mul_cmp_z_oreg_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_119,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_120,
      I3 => vector_i_42_n_0,
      I4 => z_mul_cmp_z_oreg_reg_i_27_n_0,
      O => MUX1HOT_v_32_4_2_return(28)
    );
z_mul_cmp_z_oreg_reg_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => z_mul_cmp_z_oreg_reg_i_9_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => z_mul_cmp_z_oreg_reg_i_9_1,
      O => z_mul_cmp_z_oreg_reg_i_42_n_0
    );
z_mul_cmp_z_oreg_reg_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => z_mul_cmp_z_oreg_reg_i_10_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => z_mul_cmp_z_oreg_reg_i_10_1,
      O => z_mul_cmp_z_oreg_reg_i_45_n_0
    );
z_mul_cmp_z_oreg_reg_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => z_mul_cmp_z_oreg_reg_i_11_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => z_mul_cmp_z_oreg_reg_i_11_1,
      O => z_mul_cmp_z_oreg_reg_i_48_n_0
    );
z_mul_cmp_z_oreg_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_117,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_118,
      I3 => vector_i_42_n_0,
      I4 => z_mul_cmp_z_oreg_reg_i_30_n_0,
      O => MUX1HOT_v_32_4_2_return(27)
    );
z_mul_cmp_z_oreg_reg_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => z_mul_cmp_z_oreg_reg_i_12_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => z_mul_cmp_z_oreg_reg_i_12_1,
      O => z_mul_cmp_z_oreg_reg_i_51_n_0
    );
z_mul_cmp_z_oreg_reg_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => z_mul_cmp_z_oreg_reg_i_13_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => z_mul_cmp_z_oreg_reg_i_13_1,
      O => z_mul_cmp_z_oreg_reg_i_54_n_0
    );
z_mul_cmp_z_oreg_reg_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => z_mul_cmp_z_oreg_reg_i_14_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => z_mul_cmp_z_oreg_reg_i_14_1,
      O => z_mul_cmp_z_oreg_reg_i_57_n_0
    );
z_mul_cmp_z_oreg_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_115,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_116,
      I3 => vector_i_42_n_0,
      I4 => z_mul_cmp_z_oreg_reg_i_33_n_0,
      O => MUX1HOT_v_32_4_2_return(26)
    );
z_mul_cmp_z_oreg_reg_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C200C2C202000202"
    )
        port map (
      I0 => z_mul_cmp_z_oreg_reg_i_15_0,
      I1 => \vec_rsc_0_7_adr[6]\(1),
      I2 => \vec_rsc_0_7_adr[6]\(0),
      I3 => vector_i_92_n_0,
      I4 => vector_i_93_n_0,
      I5 => z_mul_cmp_z_oreg_reg_i_15_1,
      O => z_mul_cmp_z_oreg_reg_i_60_n_0
    );
z_mul_cmp_z_oreg_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_113,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_114,
      I3 => vector_i_42_n_0,
      I4 => z_mul_cmp_z_oreg_reg_i_36_n_0,
      O => MUX1HOT_v_32_4_2_return(25)
    );
z_mul_cmp_z_oreg_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_111,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_112,
      I3 => vector_i_42_n_0,
      I4 => z_mul_cmp_z_oreg_reg_i_39_n_0,
      O => MUX1HOT_v_32_4_2_return(24)
    );
z_mul_cmp_z_oreg_reg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_109,
      I1 => vector_i_40_n_0,
      I2 => DSP_A_B_DATA_INST_110,
      I3 => vector_i_42_n_0,
      I4 => z_mul_cmp_z_oreg_reg_i_42_n_0,
      O => MUX1HOT_v_32_4_2_return(23)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp is
  port (
    run_rsci_bcwt : out STD_LOGIC;
    run_rsci_vdin_bfwt : out STD_LOGIC;
    run_rsci_vdin_bfwt_reg_0 : out STD_LOGIC;
    rst : in STD_LOGIC;
    run_rsci_bcwt_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    run_rsci_vdin_bfwt_reg_1 : in STD_LOGIC;
    run_rsc_vzin : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp : entity is "inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp";
end Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp is
  signal \^run_rsci_bcwt\ : STD_LOGIC;
  signal \^run_rsci_vdin_bfwt\ : STD_LOGIC;
begin
  run_rsci_bcwt <= \^run_rsci_bcwt\;
  run_rsci_vdin_bfwt <= \^run_rsci_vdin_bfwt\;
VEC_LOOP_VEC_LOOP_and_11_itm_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^run_rsci_vdin_bfwt\,
      I1 => \^run_rsci_bcwt\,
      I2 => run_rsc_vzin,
      O => run_rsci_vdin_bfwt_reg_0
    );
run_rsci_bcwt_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => run_rsci_bcwt_reg_0,
      Q => \^run_rsci_bcwt\,
      R => rst
    );
run_rsci_vdin_bfwt_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => run_rsci_vdin_bfwt_reg_1,
      Q => \^run_rsci_vdin_bfwt\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_staller is
  port (
    core_wten_reg_reg_0 : out STD_LOGIC;
    core_wten_iff : out STD_LOGIC;
    reg_complete_rsci_oswt_cse_reg : out STD_LOGIC;
    reg_complete_rsci_oswt_cse_reg_0 : out STD_LOGIC;
    reg_complete_rsci_oswt_cse_reg_1 : out STD_LOGIC;
    reg_complete_rsci_oswt_cse_reg_2 : out STD_LOGIC;
    reg_complete_rsci_oswt_cse_reg_3 : out STD_LOGIC;
    reg_complete_rsci_oswt_cse_reg_4 : out STD_LOGIC;
    reg_complete_rsci_oswt_cse_reg_5 : out STD_LOGIC;
    reg_complete_rsci_oswt_cse_reg_6 : out STD_LOGIC;
    reg_complete_rsci_oswt_cse_reg_7 : out STD_LOGIC;
    reg_complete_rsci_oswt_cse_reg_8 : out STD_LOGIC;
    reg_complete_rsci_oswt_cse_reg_9 : out STD_LOGIC;
    reg_complete_rsci_oswt_cse_reg_10 : out STD_LOGIC;
    reg_complete_rsci_oswt_cse_reg_11 : out STD_LOGIC;
    reg_complete_rsci_oswt_cse_reg_12 : out STD_LOGIC;
    reg_complete_rsci_oswt_cse_reg_13 : out STD_LOGIC;
    reg_complete_rsci_oswt_cse_reg_14 : out STD_LOGIC;
    reg_complete_rsci_oswt_cse_reg_15 : out STD_LOGIC;
    vec_rsc_triosy_0_0_lz : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    reg_twiddle_rsc_0_1_i_oswt_cse_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    reg_twiddle_rsc_0_0_i_oswt_cse_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    reg_twiddle_rsc_0_3_i_oswt_cse_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    run_rsc_lzin : out STD_LOGIC;
    reg_vec_rsc_0_0_i_oswt_cse_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    reg_vec_rsc_0_1_i_oswt_cse_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    reg_vec_rsc_0_2_i_oswt_cse_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    reg_vec_rsc_0_3_i_oswt_cse_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    reg_vec_rsc_0_4_i_oswt_cse_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    reg_vec_rsc_0_5_i_oswt_cse_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    reg_vec_rsc_0_6_i_oswt_cse_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    reg_vec_rsc_0_7_i_oswt_cse_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    run_rsci_bcwt_reg : in STD_LOGIC;
    complete_rsc_vzout : in STD_LOGIC;
    reg_run_rsci_oswt_cse : in STD_LOGIC;
    run_rsci_bcwt : in STD_LOGIC;
    reg_vec_rsc_0_0_i_oswt_cse : in STD_LOGIC;
    vec_rsc_0_0_i_bcwt : in STD_LOGIC;
    reg_vec_rsc_0_1_i_oswt_cse : in STD_LOGIC;
    vec_rsc_0_1_i_bcwt : in STD_LOGIC;
    reg_vec_rsc_0_2_i_oswt_cse : in STD_LOGIC;
    vec_rsc_0_2_i_bcwt : in STD_LOGIC;
    reg_vec_rsc_0_3_i_oswt_cse : in STD_LOGIC;
    vec_rsc_0_3_i_bcwt : in STD_LOGIC;
    reg_vec_rsc_0_4_i_oswt_cse : in STD_LOGIC;
    vec_rsc_0_4_i_bcwt : in STD_LOGIC;
    reg_vec_rsc_0_5_i_oswt_cse : in STD_LOGIC;
    vec_rsc_0_5_i_bcwt : in STD_LOGIC;
    reg_vec_rsc_0_6_i_oswt_cse : in STD_LOGIC;
    vec_rsc_0_6_i_bcwt : in STD_LOGIC;
    reg_vec_rsc_0_7_i_oswt_cse : in STD_LOGIC;
    vec_rsc_0_7_i_bcwt : in STD_LOGIC;
    reg_twiddle_rsc_0_0_i_oswt_cse : in STD_LOGIC;
    twiddle_h_rsc_0_0_i_bcwt : in STD_LOGIC;
    twiddle_rsc_0_0_i_bcwt : in STD_LOGIC;
    reg_twiddle_rsc_0_1_i_oswt_cse : in STD_LOGIC;
    twiddle_h_rsc_0_1_i_bcwt : in STD_LOGIC;
    twiddle_rsc_0_1_i_bcwt : in STD_LOGIC;
    reg_twiddle_rsc_0_2_i_oswt_cse : in STD_LOGIC;
    twiddle_h_rsc_0_2_i_bcwt : in STD_LOGIC;
    twiddle_rsc_0_2_i_bcwt : in STD_LOGIC;
    reg_twiddle_rsc_0_3_i_oswt_cse : in STD_LOGIC;
    twiddle_h_rsc_0_3_i_bcwt : in STD_LOGIC;
    twiddle_rsc_0_3_i_bcwt : in STD_LOGIC;
    reg_vec_rsc_triosy_0_7_obj_iswt0_cse : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_staller : entity is "inPlaceNTT_DIF_precomp_core_staller";
end Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_staller;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_staller is
  signal \^core_wten_iff\ : STD_LOGIC;
  signal \^core_wten_reg_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of run_rsc_lzin_INST_0 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of run_rsci_bcwt_i_1 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of twiddle_h_rsc_0_0_i_bcwt_i_1 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of twiddle_h_rsc_0_1_i_bcwt_i_1 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of twiddle_h_rsc_0_2_i_bcwt_i_1 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of twiddle_h_rsc_0_3_i_bcwt_i_1 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of twiddle_h_rsc_triosy_0_3_lz_INST_0 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \twiddle_rsc_0_0_i_qa_d_bfwt_31_0[31]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \twiddle_rsc_0_1_i_qa_d_bfwt_31_0[31]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \twiddle_rsc_0_2_i_qa_d_bfwt_31_0[31]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \twiddle_rsc_0_3_i_qa_d_bfwt_31_0[31]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of vec_rsc_0_0_i_bcwt_i_1 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \vec_rsc_0_0_i_q_d_bfwt[31]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of vec_rsc_0_0_we_INST_0_i_1 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of vec_rsc_0_1_i_bcwt_i_1 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \vec_rsc_0_1_i_q_d_bfwt[31]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of vec_rsc_0_2_i_bcwt_i_1 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \vec_rsc_0_2_i_q_d_bfwt[31]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of vec_rsc_0_3_i_bcwt_i_1 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \vec_rsc_0_3_i_q_d_bfwt[31]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of vec_rsc_0_4_i_bcwt_i_1 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \vec_rsc_0_4_i_q_d_bfwt[31]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of vec_rsc_0_5_i_bcwt_i_1 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \vec_rsc_0_5_i_q_d_bfwt[31]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of vec_rsc_0_6_i_bcwt_i_1 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \vec_rsc_0_6_i_q_d_bfwt[31]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of vec_rsc_0_7_i_bcwt_i_1 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \vec_rsc_0_7_i_q_d_bfwt[31]_i_1\ : label is "soft_lutpair36";
begin
  core_wten_iff <= \^core_wten_iff\;
  core_wten_reg_reg_0 <= \^core_wten_reg_reg_0\;
core_wten_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^core_wten_iff\,
      Q => \^core_wten_reg_reg_0\,
      R => rst
    );
run_rsc_lzin_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_run_rsci_oswt_cse,
      I1 => \^core_wten_reg_reg_0\,
      O => run_rsc_lzin
    );
run_rsci_bcwt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F0020"
    )
        port map (
      I0 => run_rsci_bcwt_reg,
      I1 => complete_rsc_vzout,
      I2 => reg_run_rsci_oswt_cse,
      I3 => \^core_wten_reg_reg_0\,
      I4 => run_rsci_bcwt,
      O => reg_complete_rsci_oswt_cse_reg
    );
twiddle_h_rsc_0_0_i_bcwt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F0020"
    )
        port map (
      I0 => run_rsci_bcwt_reg,
      I1 => complete_rsc_vzout,
      I2 => reg_twiddle_rsc_0_0_i_oswt_cse,
      I3 => \^core_wten_reg_reg_0\,
      I4 => twiddle_h_rsc_0_0_i_bcwt,
      O => reg_complete_rsci_oswt_cse_reg_8
    );
twiddle_h_rsc_0_1_i_bcwt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F0020"
    )
        port map (
      I0 => run_rsci_bcwt_reg,
      I1 => complete_rsc_vzout,
      I2 => reg_twiddle_rsc_0_1_i_oswt_cse,
      I3 => \^core_wten_reg_reg_0\,
      I4 => twiddle_h_rsc_0_1_i_bcwt,
      O => reg_complete_rsci_oswt_cse_reg_10
    );
twiddle_h_rsc_0_2_i_bcwt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F0020"
    )
        port map (
      I0 => run_rsci_bcwt_reg,
      I1 => complete_rsc_vzout,
      I2 => reg_twiddle_rsc_0_2_i_oswt_cse,
      I3 => \^core_wten_reg_reg_0\,
      I4 => twiddle_h_rsc_0_2_i_bcwt,
      O => reg_complete_rsci_oswt_cse_reg_12
    );
twiddle_h_rsc_0_3_i_bcwt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F0020"
    )
        port map (
      I0 => run_rsci_bcwt_reg,
      I1 => complete_rsc_vzout,
      I2 => reg_twiddle_rsc_0_3_i_oswt_cse,
      I3 => \^core_wten_reg_reg_0\,
      I4 => twiddle_h_rsc_0_3_i_bcwt,
      O => reg_complete_rsci_oswt_cse_reg_14
    );
twiddle_h_rsc_triosy_0_3_lz_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_vec_rsc_triosy_0_7_obj_iswt0_cse,
      I1 => \^core_wten_reg_reg_0\,
      O => vec_rsc_triosy_0_0_lz
    );
twiddle_rsc_0_0_i_bcwt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F0020"
    )
        port map (
      I0 => run_rsci_bcwt_reg,
      I1 => complete_rsc_vzout,
      I2 => reg_twiddle_rsc_0_0_i_oswt_cse,
      I3 => \^core_wten_reg_reg_0\,
      I4 => twiddle_rsc_0_0_i_bcwt,
      O => reg_complete_rsci_oswt_cse_reg_9
    );
\twiddle_rsc_0_0_i_qa_d_bfwt_31_0[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_twiddle_rsc_0_0_i_oswt_cse,
      I1 => \^core_wten_reg_reg_0\,
      O => reg_twiddle_rsc_0_0_i_oswt_cse_reg(0)
    );
twiddle_rsc_0_1_i_bcwt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F0020"
    )
        port map (
      I0 => run_rsci_bcwt_reg,
      I1 => complete_rsc_vzout,
      I2 => reg_twiddle_rsc_0_1_i_oswt_cse,
      I3 => \^core_wten_reg_reg_0\,
      I4 => twiddle_rsc_0_1_i_bcwt,
      O => reg_complete_rsci_oswt_cse_reg_11
    );
\twiddle_rsc_0_1_i_qa_d_bfwt_31_0[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_twiddle_rsc_0_1_i_oswt_cse,
      I1 => \^core_wten_reg_reg_0\,
      O => reg_twiddle_rsc_0_1_i_oswt_cse_reg(0)
    );
twiddle_rsc_0_2_i_bcwt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F0020"
    )
        port map (
      I0 => run_rsci_bcwt_reg,
      I1 => complete_rsc_vzout,
      I2 => reg_twiddle_rsc_0_2_i_oswt_cse,
      I3 => \^core_wten_reg_reg_0\,
      I4 => twiddle_rsc_0_2_i_bcwt,
      O => reg_complete_rsci_oswt_cse_reg_13
    );
\twiddle_rsc_0_2_i_qa_d_bfwt_31_0[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_twiddle_rsc_0_2_i_oswt_cse,
      I1 => \^core_wten_reg_reg_0\,
      O => E(0)
    );
twiddle_rsc_0_3_i_bcwt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F0020"
    )
        port map (
      I0 => run_rsci_bcwt_reg,
      I1 => complete_rsc_vzout,
      I2 => reg_twiddle_rsc_0_3_i_oswt_cse,
      I3 => \^core_wten_reg_reg_0\,
      I4 => twiddle_rsc_0_3_i_bcwt,
      O => reg_complete_rsci_oswt_cse_reg_15
    );
\twiddle_rsc_0_3_i_qa_d_bfwt_31_0[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_twiddle_rsc_0_3_i_oswt_cse,
      I1 => \^core_wten_reg_reg_0\,
      O => reg_twiddle_rsc_0_3_i_oswt_cse_reg(0)
    );
vec_rsc_0_0_i_bcwt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F0020"
    )
        port map (
      I0 => run_rsci_bcwt_reg,
      I1 => complete_rsc_vzout,
      I2 => reg_vec_rsc_0_0_i_oswt_cse,
      I3 => \^core_wten_reg_reg_0\,
      I4 => vec_rsc_0_0_i_bcwt,
      O => reg_complete_rsci_oswt_cse_reg_0
    );
\vec_rsc_0_0_i_q_d_bfwt[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_vec_rsc_0_0_i_oswt_cse,
      I1 => \^core_wten_reg_reg_0\,
      O => reg_vec_rsc_0_0_i_oswt_cse_reg(0)
    );
vec_rsc_0_0_we_INST_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => run_rsci_bcwt_reg,
      I1 => complete_rsc_vzout,
      O => \^core_wten_iff\
    );
vec_rsc_0_1_i_bcwt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F0020"
    )
        port map (
      I0 => run_rsci_bcwt_reg,
      I1 => complete_rsc_vzout,
      I2 => reg_vec_rsc_0_1_i_oswt_cse,
      I3 => \^core_wten_reg_reg_0\,
      I4 => vec_rsc_0_1_i_bcwt,
      O => reg_complete_rsci_oswt_cse_reg_1
    );
\vec_rsc_0_1_i_q_d_bfwt[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_vec_rsc_0_1_i_oswt_cse,
      I1 => \^core_wten_reg_reg_0\,
      O => reg_vec_rsc_0_1_i_oswt_cse_reg(0)
    );
vec_rsc_0_2_i_bcwt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F0020"
    )
        port map (
      I0 => run_rsci_bcwt_reg,
      I1 => complete_rsc_vzout,
      I2 => reg_vec_rsc_0_2_i_oswt_cse,
      I3 => \^core_wten_reg_reg_0\,
      I4 => vec_rsc_0_2_i_bcwt,
      O => reg_complete_rsci_oswt_cse_reg_2
    );
\vec_rsc_0_2_i_q_d_bfwt[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_vec_rsc_0_2_i_oswt_cse,
      I1 => \^core_wten_reg_reg_0\,
      O => reg_vec_rsc_0_2_i_oswt_cse_reg(0)
    );
vec_rsc_0_3_i_bcwt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F0020"
    )
        port map (
      I0 => run_rsci_bcwt_reg,
      I1 => complete_rsc_vzout,
      I2 => reg_vec_rsc_0_3_i_oswt_cse,
      I3 => \^core_wten_reg_reg_0\,
      I4 => vec_rsc_0_3_i_bcwt,
      O => reg_complete_rsci_oswt_cse_reg_3
    );
\vec_rsc_0_3_i_q_d_bfwt[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_vec_rsc_0_3_i_oswt_cse,
      I1 => \^core_wten_reg_reg_0\,
      O => reg_vec_rsc_0_3_i_oswt_cse_reg(0)
    );
vec_rsc_0_4_i_bcwt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F0020"
    )
        port map (
      I0 => run_rsci_bcwt_reg,
      I1 => complete_rsc_vzout,
      I2 => reg_vec_rsc_0_4_i_oswt_cse,
      I3 => \^core_wten_reg_reg_0\,
      I4 => vec_rsc_0_4_i_bcwt,
      O => reg_complete_rsci_oswt_cse_reg_4
    );
\vec_rsc_0_4_i_q_d_bfwt[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_vec_rsc_0_4_i_oswt_cse,
      I1 => \^core_wten_reg_reg_0\,
      O => reg_vec_rsc_0_4_i_oswt_cse_reg(0)
    );
vec_rsc_0_5_i_bcwt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F0020"
    )
        port map (
      I0 => run_rsci_bcwt_reg,
      I1 => complete_rsc_vzout,
      I2 => reg_vec_rsc_0_5_i_oswt_cse,
      I3 => \^core_wten_reg_reg_0\,
      I4 => vec_rsc_0_5_i_bcwt,
      O => reg_complete_rsci_oswt_cse_reg_5
    );
\vec_rsc_0_5_i_q_d_bfwt[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_vec_rsc_0_5_i_oswt_cse,
      I1 => \^core_wten_reg_reg_0\,
      O => reg_vec_rsc_0_5_i_oswt_cse_reg(0)
    );
vec_rsc_0_6_i_bcwt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F0020"
    )
        port map (
      I0 => run_rsci_bcwt_reg,
      I1 => complete_rsc_vzout,
      I2 => reg_vec_rsc_0_6_i_oswt_cse,
      I3 => \^core_wten_reg_reg_0\,
      I4 => vec_rsc_0_6_i_bcwt,
      O => reg_complete_rsci_oswt_cse_reg_6
    );
\vec_rsc_0_6_i_q_d_bfwt[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_vec_rsc_0_6_i_oswt_cse,
      I1 => \^core_wten_reg_reg_0\,
      O => reg_vec_rsc_0_6_i_oswt_cse_reg(0)
    );
vec_rsc_0_7_i_bcwt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F0020"
    )
        port map (
      I0 => run_rsci_bcwt_reg,
      I1 => complete_rsc_vzout,
      I2 => reg_vec_rsc_0_7_i_oswt_cse,
      I3 => \^core_wten_reg_reg_0\,
      I4 => vec_rsc_0_7_i_bcwt,
      O => reg_complete_rsci_oswt_cse_reg_7
    );
\vec_rsc_0_7_i_q_d_bfwt[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_vec_rsc_0_7_i_oswt_cse,
      I1 => \^core_wten_reg_reg_0\,
      O => reg_vec_rsc_0_7_i_oswt_cse_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_twiddle_h_rsc_0_0_wait_dp is
  port (
    twiddle_h_rsc_0_0_i_bcwt_reg_0 : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[31]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[30]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[29]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[28]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[27]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[26]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[25]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[24]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[23]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[22]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[21]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[20]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[19]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[18]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[17]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[16]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[15]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[14]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[13]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[12]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[11]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[10]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[9]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[8]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[7]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[6]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[5]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[4]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[3]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[2]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[1]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[0]_0\ : out STD_LOGIC;
    rst : in STD_LOGIC;
    twiddle_h_rsc_0_0_i_bcwt_reg_1 : in STD_LOGIC;
    clk : in STD_LOGIC;
    twiddle_h_rsc_0_0_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_twiddle_h_rsc_0_0_wait_dp : entity is "inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_twiddle_h_rsc_0_0_wait_dp";
end Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_twiddle_h_rsc_0_0_wait_dp;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_twiddle_h_rsc_0_0_wait_dp is
  signal \^twiddle_h_rsc_0_0_i_bcwt_reg_0\ : STD_LOGIC;
  signal twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_61 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_63 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_65 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_67 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_69 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_71 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_73 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_75 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_77 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_79 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_81 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_83 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_85 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_87 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_89 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of vector_i_100 : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of vector_i_102 : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of vector_i_104 : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of vector_i_106 : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of vector_i_108 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of vector_i_110 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of vector_i_112 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of vector_i_114 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of vector_i_116 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of vector_i_118 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of vector_i_120 : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of vector_i_122 : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of vector_i_124 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of vector_i_126 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of vector_i_94 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of vector_i_96 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of vector_i_98 : label is "soft_lutpair50";
begin
  twiddle_h_rsc_0_0_i_bcwt_reg_0 <= \^twiddle_h_rsc_0_0_i_bcwt_reg_0\;
t_mul_cmp_z_oreg_pconst_63_32_reg_i_61: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(31),
      I1 => \^twiddle_h_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_0_qa(31),
      O => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[31]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_63: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(30),
      I1 => \^twiddle_h_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_0_qa(30),
      O => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[30]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_65: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(29),
      I1 => \^twiddle_h_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_0_qa(29),
      O => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[29]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_67: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(28),
      I1 => \^twiddle_h_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_0_qa(28),
      O => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[28]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_69: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(27),
      I1 => \^twiddle_h_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_0_qa(27),
      O => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[27]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_71: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(26),
      I1 => \^twiddle_h_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_0_qa(26),
      O => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[26]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_73: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(25),
      I1 => \^twiddle_h_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_0_qa(25),
      O => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[25]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_75: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(24),
      I1 => \^twiddle_h_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_0_qa(24),
      O => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[24]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_77: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(23),
      I1 => \^twiddle_h_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_0_qa(23),
      O => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[23]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_79: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(22),
      I1 => \^twiddle_h_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_0_qa(22),
      O => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[22]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_81: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(21),
      I1 => \^twiddle_h_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_0_qa(21),
      O => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[21]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_83: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(20),
      I1 => \^twiddle_h_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_0_qa(20),
      O => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[20]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_85: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(19),
      I1 => \^twiddle_h_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_0_qa(19),
      O => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[19]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_87: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(18),
      I1 => \^twiddle_h_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_0_qa(18),
      O => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[18]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_89: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(17),
      I1 => \^twiddle_h_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_0_qa(17),
      O => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[17]_0\
    );
twiddle_h_rsc_0_0_i_bcwt_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => twiddle_h_rsc_0_0_i_bcwt_reg_1,
      Q => \^twiddle_h_rsc_0_0_i_bcwt_reg_0\,
      R => rst
    );
\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_0_qa(0),
      Q => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(0),
      R => '0'
    );
\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_0_qa(10),
      Q => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(10),
      R => '0'
    );
\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_0_qa(11),
      Q => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(11),
      R => '0'
    );
\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_0_qa(12),
      Q => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(12),
      R => '0'
    );
\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_0_qa(13),
      Q => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(13),
      R => '0'
    );
\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_0_qa(14),
      Q => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(14),
      R => '0'
    );
\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_0_qa(15),
      Q => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(15),
      R => '0'
    );
\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_0_qa(16),
      Q => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(16),
      R => '0'
    );
\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_0_qa(17),
      Q => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(17),
      R => '0'
    );
\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_0_qa(18),
      Q => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(18),
      R => '0'
    );
\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_0_qa(19),
      Q => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(19),
      R => '0'
    );
\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_0_qa(1),
      Q => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(1),
      R => '0'
    );
\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_0_qa(20),
      Q => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(20),
      R => '0'
    );
\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_0_qa(21),
      Q => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(21),
      R => '0'
    );
\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_0_qa(22),
      Q => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(22),
      R => '0'
    );
\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_0_qa(23),
      Q => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(23),
      R => '0'
    );
\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_0_qa(24),
      Q => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(24),
      R => '0'
    );
\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_0_qa(25),
      Q => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(25),
      R => '0'
    );
\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_0_qa(26),
      Q => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(26),
      R => '0'
    );
\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_0_qa(27),
      Q => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(27),
      R => '0'
    );
\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_0_qa(28),
      Q => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(28),
      R => '0'
    );
\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_0_qa(29),
      Q => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(29),
      R => '0'
    );
\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_0_qa(2),
      Q => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(2),
      R => '0'
    );
\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_0_qa(30),
      Q => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(30),
      R => '0'
    );
\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_0_qa(31),
      Q => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(31),
      R => '0'
    );
\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_0_qa(3),
      Q => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(3),
      R => '0'
    );
\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_0_qa(4),
      Q => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(4),
      R => '0'
    );
\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_0_qa(5),
      Q => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(5),
      R => '0'
    );
\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_0_qa(6),
      Q => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(6),
      R => '0'
    );
\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_0_qa(7),
      Q => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(7),
      R => '0'
    );
\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_0_qa(8),
      Q => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(8),
      R => '0'
    );
\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_0_qa(9),
      Q => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(9),
      R => '0'
    );
vector_i_100: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(13),
      I1 => \^twiddle_h_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_0_qa(13),
      O => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[13]_0\
    );
vector_i_102: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(12),
      I1 => \^twiddle_h_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_0_qa(12),
      O => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[12]_0\
    );
vector_i_104: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(11),
      I1 => \^twiddle_h_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_0_qa(11),
      O => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[11]_0\
    );
vector_i_106: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(10),
      I1 => \^twiddle_h_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_0_qa(10),
      O => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[10]_0\
    );
vector_i_108: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(9),
      I1 => \^twiddle_h_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_0_qa(9),
      O => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[9]_0\
    );
vector_i_110: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(8),
      I1 => \^twiddle_h_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_0_qa(8),
      O => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[8]_0\
    );
vector_i_112: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(7),
      I1 => \^twiddle_h_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_0_qa(7),
      O => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[7]_0\
    );
vector_i_114: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(6),
      I1 => \^twiddle_h_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_0_qa(6),
      O => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[6]_0\
    );
vector_i_116: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(5),
      I1 => \^twiddle_h_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_0_qa(5),
      O => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[5]_0\
    );
vector_i_118: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(4),
      I1 => \^twiddle_h_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_0_qa(4),
      O => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[4]_0\
    );
vector_i_120: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(3),
      I1 => \^twiddle_h_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_0_qa(3),
      O => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[3]_0\
    );
vector_i_122: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(2),
      I1 => \^twiddle_h_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_0_qa(2),
      O => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[2]_0\
    );
vector_i_124: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(1),
      I1 => \^twiddle_h_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_0_qa(1),
      O => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[1]_0\
    );
vector_i_126: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(0),
      I1 => \^twiddle_h_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_0_qa(0),
      O => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[0]_0\
    );
vector_i_94: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(16),
      I1 => \^twiddle_h_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_0_qa(16),
      O => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[16]_0\
    );
vector_i_96: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(15),
      I1 => \^twiddle_h_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_0_qa(15),
      O => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[15]_0\
    );
vector_i_98: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0(14),
      I1 => \^twiddle_h_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_0_qa(14),
      O => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[14]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_twiddle_h_rsc_0_1_wait_dp is
  port (
    twiddle_h_rsc_0_1_i_bcwt_reg_0 : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[31]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[30]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[29]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[28]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[27]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[26]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[25]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[24]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[23]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[22]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[21]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[20]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[19]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[18]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[17]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[16]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[15]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[14]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[13]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[12]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[11]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[10]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[9]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[8]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[7]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[6]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[5]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[4]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[3]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[2]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[1]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[0]_0\ : out STD_LOGIC;
    rst : in STD_LOGIC;
    twiddle_h_rsc_0_1_i_bcwt_reg_1 : in STD_LOGIC;
    clk : in STD_LOGIC;
    twiddle_h_rsc_0_1_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_twiddle_h_rsc_0_1_wait_dp : entity is "inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_twiddle_h_rsc_0_1_wait_dp";
end Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_twiddle_h_rsc_0_1_wait_dp;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_twiddle_h_rsc_0_1_wait_dp is
  signal \^twiddle_h_rsc_0_1_i_bcwt_reg_0\ : STD_LOGIC;
  signal twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_16 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_19 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_22 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_25 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_28 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_31 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_34 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_37 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_40 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_43 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_46 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_49 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_52 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_55 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_58 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of vector_i_39 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of vector_i_44 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of vector_i_47 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of vector_i_50 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of vector_i_53 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of vector_i_56 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of vector_i_59 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of vector_i_62 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of vector_i_65 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of vector_i_68 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of vector_i_71 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of vector_i_74 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of vector_i_77 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of vector_i_80 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of vector_i_83 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of vector_i_86 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of vector_i_89 : label is "soft_lutpair73";
begin
  twiddle_h_rsc_0_1_i_bcwt_reg_0 <= \^twiddle_h_rsc_0_1_i_bcwt_reg_0\;
t_mul_cmp_z_oreg_pconst_63_32_reg_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(31),
      I1 => \^twiddle_h_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_1_qa(31),
      O => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[31]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(30),
      I1 => \^twiddle_h_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_1_qa(30),
      O => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[30]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(29),
      I1 => \^twiddle_h_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_1_qa(29),
      O => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[29]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(28),
      I1 => \^twiddle_h_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_1_qa(28),
      O => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[28]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(27),
      I1 => \^twiddle_h_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_1_qa(27),
      O => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[27]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(26),
      I1 => \^twiddle_h_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_1_qa(26),
      O => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[26]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(25),
      I1 => \^twiddle_h_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_1_qa(25),
      O => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[25]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(24),
      I1 => \^twiddle_h_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_1_qa(24),
      O => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[24]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_40: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(23),
      I1 => \^twiddle_h_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_1_qa(23),
      O => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[23]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_43: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(22),
      I1 => \^twiddle_h_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_1_qa(22),
      O => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[22]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_46: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(21),
      I1 => \^twiddle_h_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_1_qa(21),
      O => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[21]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_49: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(20),
      I1 => \^twiddle_h_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_1_qa(20),
      O => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[20]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_52: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(19),
      I1 => \^twiddle_h_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_1_qa(19),
      O => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[19]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_55: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(18),
      I1 => \^twiddle_h_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_1_qa(18),
      O => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[18]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_58: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(17),
      I1 => \^twiddle_h_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_1_qa(17),
      O => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[17]_0\
    );
twiddle_h_rsc_0_1_i_bcwt_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => twiddle_h_rsc_0_1_i_bcwt_reg_1,
      Q => \^twiddle_h_rsc_0_1_i_bcwt_reg_0\,
      R => rst
    );
\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_1_qa(0),
      Q => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(0),
      R => '0'
    );
\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_1_qa(10),
      Q => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(10),
      R => '0'
    );
\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_1_qa(11),
      Q => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(11),
      R => '0'
    );
\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_1_qa(12),
      Q => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(12),
      R => '0'
    );
\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_1_qa(13),
      Q => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(13),
      R => '0'
    );
\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_1_qa(14),
      Q => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(14),
      R => '0'
    );
\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_1_qa(15),
      Q => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(15),
      R => '0'
    );
\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_1_qa(16),
      Q => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(16),
      R => '0'
    );
\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_1_qa(17),
      Q => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(17),
      R => '0'
    );
\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_1_qa(18),
      Q => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(18),
      R => '0'
    );
\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_1_qa(19),
      Q => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(19),
      R => '0'
    );
\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_1_qa(1),
      Q => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(1),
      R => '0'
    );
\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_1_qa(20),
      Q => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(20),
      R => '0'
    );
\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_1_qa(21),
      Q => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(21),
      R => '0'
    );
\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_1_qa(22),
      Q => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(22),
      R => '0'
    );
\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_1_qa(23),
      Q => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(23),
      R => '0'
    );
\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_1_qa(24),
      Q => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(24),
      R => '0'
    );
\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_1_qa(25),
      Q => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(25),
      R => '0'
    );
\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_1_qa(26),
      Q => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(26),
      R => '0'
    );
\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_1_qa(27),
      Q => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(27),
      R => '0'
    );
\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_1_qa(28),
      Q => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(28),
      R => '0'
    );
\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_1_qa(29),
      Q => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(29),
      R => '0'
    );
\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_1_qa(2),
      Q => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(2),
      R => '0'
    );
\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_1_qa(30),
      Q => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(30),
      R => '0'
    );
\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_1_qa(31),
      Q => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(31),
      R => '0'
    );
\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_1_qa(3),
      Q => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(3),
      R => '0'
    );
\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_1_qa(4),
      Q => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(4),
      R => '0'
    );
\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_1_qa(5),
      Q => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(5),
      R => '0'
    );
\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_1_qa(6),
      Q => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(6),
      R => '0'
    );
\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_1_qa(7),
      Q => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(7),
      R => '0'
    );
\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_1_qa(8),
      Q => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(8),
      R => '0'
    );
\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_1_qa(9),
      Q => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(9),
      R => '0'
    );
vector_i_39: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(16),
      I1 => \^twiddle_h_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_1_qa(16),
      O => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[16]_0\
    );
vector_i_44: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(15),
      I1 => \^twiddle_h_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_1_qa(15),
      O => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[15]_0\
    );
vector_i_47: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(14),
      I1 => \^twiddle_h_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_1_qa(14),
      O => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[14]_0\
    );
vector_i_50: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(13),
      I1 => \^twiddle_h_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_1_qa(13),
      O => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[13]_0\
    );
vector_i_53: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(12),
      I1 => \^twiddle_h_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_1_qa(12),
      O => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[12]_0\
    );
vector_i_56: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(11),
      I1 => \^twiddle_h_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_1_qa(11),
      O => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[11]_0\
    );
vector_i_59: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(10),
      I1 => \^twiddle_h_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_1_qa(10),
      O => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[10]_0\
    );
vector_i_62: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(9),
      I1 => \^twiddle_h_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_1_qa(9),
      O => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[9]_0\
    );
vector_i_65: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(8),
      I1 => \^twiddle_h_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_1_qa(8),
      O => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[8]_0\
    );
vector_i_68: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(7),
      I1 => \^twiddle_h_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_1_qa(7),
      O => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[7]_0\
    );
vector_i_71: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(6),
      I1 => \^twiddle_h_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_1_qa(6),
      O => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[6]_0\
    );
vector_i_74: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(5),
      I1 => \^twiddle_h_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_1_qa(5),
      O => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[5]_0\
    );
vector_i_77: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(4),
      I1 => \^twiddle_h_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_1_qa(4),
      O => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[4]_0\
    );
vector_i_80: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(3),
      I1 => \^twiddle_h_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_1_qa(3),
      O => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[3]_0\
    );
vector_i_83: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(2),
      I1 => \^twiddle_h_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_1_qa(2),
      O => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[2]_0\
    );
vector_i_86: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(1),
      I1 => \^twiddle_h_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_1_qa(1),
      O => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[1]_0\
    );
vector_i_89: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0(0),
      I1 => \^twiddle_h_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_1_qa(0),
      O => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_twiddle_h_rsc_0_2_wait_dp is
  port (
    twiddle_h_rsc_0_2_i_bcwt_reg_0 : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[31]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[30]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[29]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[28]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[27]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[26]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[25]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[24]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[23]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[22]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[21]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[20]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[19]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[18]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[17]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[16]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[15]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[14]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[13]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[12]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[11]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[10]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[9]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[8]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[7]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[6]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[5]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[4]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[3]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[2]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[1]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[0]_0\ : out STD_LOGIC;
    rst : in STD_LOGIC;
    twiddle_h_rsc_0_2_i_bcwt_reg_1 : in STD_LOGIC;
    clk : in STD_LOGIC;
    twiddle_h_rsc_0_2_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_twiddle_h_rsc_0_2_wait_dp : entity is "inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_twiddle_h_rsc_0_2_wait_dp";
end Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_twiddle_h_rsc_0_2_wait_dp;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_twiddle_h_rsc_0_2_wait_dp is
  signal \^twiddle_h_rsc_0_2_i_bcwt_reg_0\ : STD_LOGIC;
  signal twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_17 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_20 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_23 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_26 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_29 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_32 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_35 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_38 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_41 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_44 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_47 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_50 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_53 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_56 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_59 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of vector_i_41 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of vector_i_45 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of vector_i_48 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of vector_i_51 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of vector_i_54 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of vector_i_57 : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of vector_i_60 : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of vector_i_63 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of vector_i_66 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of vector_i_69 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of vector_i_72 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of vector_i_75 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of vector_i_78 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of vector_i_81 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of vector_i_84 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of vector_i_87 : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of vector_i_90 : label is "soft_lutpair89";
begin
  twiddle_h_rsc_0_2_i_bcwt_reg_0 <= \^twiddle_h_rsc_0_2_i_bcwt_reg_0\;
t_mul_cmp_z_oreg_pconst_63_32_reg_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(31),
      I1 => \^twiddle_h_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_2_qa(31),
      O => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[31]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(30),
      I1 => \^twiddle_h_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_2_qa(30),
      O => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[30]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(29),
      I1 => \^twiddle_h_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_2_qa(29),
      O => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[29]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(28),
      I1 => \^twiddle_h_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_2_qa(28),
      O => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[28]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(27),
      I1 => \^twiddle_h_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_2_qa(27),
      O => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[27]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(26),
      I1 => \^twiddle_h_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_2_qa(26),
      O => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[26]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(25),
      I1 => \^twiddle_h_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_2_qa(25),
      O => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[25]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(24),
      I1 => \^twiddle_h_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_2_qa(24),
      O => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[24]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_41: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(23),
      I1 => \^twiddle_h_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_2_qa(23),
      O => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[23]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_44: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(22),
      I1 => \^twiddle_h_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_2_qa(22),
      O => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[22]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_47: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(21),
      I1 => \^twiddle_h_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_2_qa(21),
      O => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[21]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_50: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(20),
      I1 => \^twiddle_h_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_2_qa(20),
      O => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[20]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_53: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(19),
      I1 => \^twiddle_h_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_2_qa(19),
      O => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[19]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_56: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(18),
      I1 => \^twiddle_h_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_2_qa(18),
      O => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[18]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_59: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(17),
      I1 => \^twiddle_h_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_2_qa(17),
      O => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[17]_0\
    );
twiddle_h_rsc_0_2_i_bcwt_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => twiddle_h_rsc_0_2_i_bcwt_reg_1,
      Q => \^twiddle_h_rsc_0_2_i_bcwt_reg_0\,
      R => rst
    );
\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_2_qa(0),
      Q => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(0),
      R => '0'
    );
\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_2_qa(10),
      Q => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(10),
      R => '0'
    );
\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_2_qa(11),
      Q => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(11),
      R => '0'
    );
\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_2_qa(12),
      Q => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(12),
      R => '0'
    );
\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_2_qa(13),
      Q => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(13),
      R => '0'
    );
\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_2_qa(14),
      Q => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(14),
      R => '0'
    );
\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_2_qa(15),
      Q => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(15),
      R => '0'
    );
\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_2_qa(16),
      Q => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(16),
      R => '0'
    );
\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_2_qa(17),
      Q => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(17),
      R => '0'
    );
\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_2_qa(18),
      Q => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(18),
      R => '0'
    );
\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_2_qa(19),
      Q => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(19),
      R => '0'
    );
\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_2_qa(1),
      Q => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(1),
      R => '0'
    );
\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_2_qa(20),
      Q => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(20),
      R => '0'
    );
\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_2_qa(21),
      Q => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(21),
      R => '0'
    );
\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_2_qa(22),
      Q => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(22),
      R => '0'
    );
\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_2_qa(23),
      Q => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(23),
      R => '0'
    );
\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_2_qa(24),
      Q => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(24),
      R => '0'
    );
\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_2_qa(25),
      Q => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(25),
      R => '0'
    );
\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_2_qa(26),
      Q => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(26),
      R => '0'
    );
\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_2_qa(27),
      Q => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(27),
      R => '0'
    );
\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_2_qa(28),
      Q => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(28),
      R => '0'
    );
\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_2_qa(29),
      Q => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(29),
      R => '0'
    );
\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_2_qa(2),
      Q => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(2),
      R => '0'
    );
\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_2_qa(30),
      Q => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(30),
      R => '0'
    );
\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_2_qa(31),
      Q => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(31),
      R => '0'
    );
\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_2_qa(3),
      Q => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(3),
      R => '0'
    );
\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_2_qa(4),
      Q => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(4),
      R => '0'
    );
\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_2_qa(5),
      Q => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(5),
      R => '0'
    );
\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_2_qa(6),
      Q => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(6),
      R => '0'
    );
\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_2_qa(7),
      Q => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(7),
      R => '0'
    );
\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_2_qa(8),
      Q => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(8),
      R => '0'
    );
\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_2_qa(9),
      Q => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(9),
      R => '0'
    );
vector_i_41: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(16),
      I1 => \^twiddle_h_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_2_qa(16),
      O => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[16]_0\
    );
vector_i_45: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(15),
      I1 => \^twiddle_h_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_2_qa(15),
      O => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[15]_0\
    );
vector_i_48: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(14),
      I1 => \^twiddle_h_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_2_qa(14),
      O => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[14]_0\
    );
vector_i_51: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(13),
      I1 => \^twiddle_h_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_2_qa(13),
      O => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[13]_0\
    );
vector_i_54: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(12),
      I1 => \^twiddle_h_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_2_qa(12),
      O => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[12]_0\
    );
vector_i_57: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(11),
      I1 => \^twiddle_h_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_2_qa(11),
      O => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[11]_0\
    );
vector_i_60: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(10),
      I1 => \^twiddle_h_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_2_qa(10),
      O => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[10]_0\
    );
vector_i_63: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(9),
      I1 => \^twiddle_h_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_2_qa(9),
      O => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[9]_0\
    );
vector_i_66: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(8),
      I1 => \^twiddle_h_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_2_qa(8),
      O => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[8]_0\
    );
vector_i_69: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(7),
      I1 => \^twiddle_h_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_2_qa(7),
      O => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[7]_0\
    );
vector_i_72: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(6),
      I1 => \^twiddle_h_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_2_qa(6),
      O => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[6]_0\
    );
vector_i_75: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(5),
      I1 => \^twiddle_h_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_2_qa(5),
      O => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[5]_0\
    );
vector_i_78: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(4),
      I1 => \^twiddle_h_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_2_qa(4),
      O => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[4]_0\
    );
vector_i_81: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(3),
      I1 => \^twiddle_h_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_2_qa(3),
      O => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[3]_0\
    );
vector_i_84: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(2),
      I1 => \^twiddle_h_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_2_qa(2),
      O => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[2]_0\
    );
vector_i_87: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(1),
      I1 => \^twiddle_h_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_2_qa(1),
      O => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[1]_0\
    );
vector_i_90: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0(0),
      I1 => \^twiddle_h_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_2_qa(0),
      O => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_twiddle_h_rsc_0_3_wait_dp is
  port (
    twiddle_h_rsc_0_3_i_bcwt_reg_0 : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[31]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[30]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[29]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[28]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[27]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[26]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[25]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[24]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[23]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[22]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[21]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[20]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[19]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[18]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[17]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[16]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[15]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[14]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[13]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[12]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[11]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[10]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[9]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[8]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[7]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[6]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[5]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[4]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[3]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[2]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[1]_0\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[0]_0\ : out STD_LOGIC;
    rst : in STD_LOGIC;
    twiddle_h_rsc_0_3_i_bcwt_reg_1 : in STD_LOGIC;
    clk : in STD_LOGIC;
    twiddle_h_rsc_0_3_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_twiddle_h_rsc_0_3_wait_dp : entity is "inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_twiddle_h_rsc_0_3_wait_dp";
end Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_twiddle_h_rsc_0_3_wait_dp;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_twiddle_h_rsc_0_3_wait_dp is
  signal \^twiddle_h_rsc_0_3_i_bcwt_reg_0\ : STD_LOGIC;
  signal twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_62 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_64 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_66 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_68 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_70 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_72 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_74 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_76 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_78 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_80 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_82 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_84 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_86 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_88 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of t_mul_cmp_z_oreg_pconst_63_32_reg_i_90 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of vector_i_101 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of vector_i_103 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of vector_i_105 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of vector_i_107 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of vector_i_109 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of vector_i_111 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of vector_i_113 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of vector_i_115 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of vector_i_117 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of vector_i_119 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of vector_i_121 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of vector_i_123 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of vector_i_125 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of vector_i_127 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of vector_i_95 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of vector_i_97 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of vector_i_99 : label is "soft_lutpair98";
begin
  twiddle_h_rsc_0_3_i_bcwt_reg_0 <= \^twiddle_h_rsc_0_3_i_bcwt_reg_0\;
t_mul_cmp_z_oreg_pconst_63_32_reg_i_62: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(31),
      I1 => \^twiddle_h_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_3_qa(31),
      O => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[31]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_64: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(30),
      I1 => \^twiddle_h_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_3_qa(30),
      O => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[30]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_66: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(29),
      I1 => \^twiddle_h_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_3_qa(29),
      O => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[29]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_68: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(28),
      I1 => \^twiddle_h_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_3_qa(28),
      O => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[28]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_70: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(27),
      I1 => \^twiddle_h_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_3_qa(27),
      O => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[27]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_72: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(26),
      I1 => \^twiddle_h_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_3_qa(26),
      O => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[26]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_74: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(25),
      I1 => \^twiddle_h_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_3_qa(25),
      O => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[25]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_76: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(24),
      I1 => \^twiddle_h_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_3_qa(24),
      O => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[24]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_78: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(23),
      I1 => \^twiddle_h_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_3_qa(23),
      O => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[23]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_80: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(22),
      I1 => \^twiddle_h_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_3_qa(22),
      O => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[22]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_82: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(21),
      I1 => \^twiddle_h_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_3_qa(21),
      O => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[21]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_84: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(20),
      I1 => \^twiddle_h_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_3_qa(20),
      O => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[20]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_86: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(19),
      I1 => \^twiddle_h_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_3_qa(19),
      O => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[19]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_88: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(18),
      I1 => \^twiddle_h_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_3_qa(18),
      O => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[18]_0\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg_i_90: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(17),
      I1 => \^twiddle_h_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_3_qa(17),
      O => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[17]_0\
    );
twiddle_h_rsc_0_3_i_bcwt_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => twiddle_h_rsc_0_3_i_bcwt_reg_1,
      Q => \^twiddle_h_rsc_0_3_i_bcwt_reg_0\,
      R => rst
    );
\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_3_qa(0),
      Q => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(0),
      R => '0'
    );
\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_3_qa(10),
      Q => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(10),
      R => '0'
    );
\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_3_qa(11),
      Q => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(11),
      R => '0'
    );
\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_3_qa(12),
      Q => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(12),
      R => '0'
    );
\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_3_qa(13),
      Q => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(13),
      R => '0'
    );
\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_3_qa(14),
      Q => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(14),
      R => '0'
    );
\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_3_qa(15),
      Q => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(15),
      R => '0'
    );
\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_3_qa(16),
      Q => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(16),
      R => '0'
    );
\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_3_qa(17),
      Q => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(17),
      R => '0'
    );
\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_3_qa(18),
      Q => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(18),
      R => '0'
    );
\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_3_qa(19),
      Q => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(19),
      R => '0'
    );
\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_3_qa(1),
      Q => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(1),
      R => '0'
    );
\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_3_qa(20),
      Q => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(20),
      R => '0'
    );
\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_3_qa(21),
      Q => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(21),
      R => '0'
    );
\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_3_qa(22),
      Q => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(22),
      R => '0'
    );
\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_3_qa(23),
      Q => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(23),
      R => '0'
    );
\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_3_qa(24),
      Q => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(24),
      R => '0'
    );
\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_3_qa(25),
      Q => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(25),
      R => '0'
    );
\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_3_qa(26),
      Q => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(26),
      R => '0'
    );
\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_3_qa(27),
      Q => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(27),
      R => '0'
    );
\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_3_qa(28),
      Q => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(28),
      R => '0'
    );
\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_3_qa(29),
      Q => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(29),
      R => '0'
    );
\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_3_qa(2),
      Q => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(2),
      R => '0'
    );
\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_3_qa(30),
      Q => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(30),
      R => '0'
    );
\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_3_qa(31),
      Q => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(31),
      R => '0'
    );
\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_3_qa(3),
      Q => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(3),
      R => '0'
    );
\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_3_qa(4),
      Q => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(4),
      R => '0'
    );
\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_3_qa(5),
      Q => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(5),
      R => '0'
    );
\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_3_qa(6),
      Q => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(6),
      R => '0'
    );
\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_3_qa(7),
      Q => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(7),
      R => '0'
    );
\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_3_qa(8),
      Q => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(8),
      R => '0'
    );
\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_0_3_qa(9),
      Q => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(9),
      R => '0'
    );
vector_i_101: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(13),
      I1 => \^twiddle_h_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_3_qa(13),
      O => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[13]_0\
    );
vector_i_103: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(12),
      I1 => \^twiddle_h_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_3_qa(12),
      O => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[12]_0\
    );
vector_i_105: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(11),
      I1 => \^twiddle_h_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_3_qa(11),
      O => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[11]_0\
    );
vector_i_107: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(10),
      I1 => \^twiddle_h_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_3_qa(10),
      O => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[10]_0\
    );
vector_i_109: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(9),
      I1 => \^twiddle_h_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_3_qa(9),
      O => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[9]_0\
    );
vector_i_111: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(8),
      I1 => \^twiddle_h_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_3_qa(8),
      O => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[8]_0\
    );
vector_i_113: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(7),
      I1 => \^twiddle_h_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_3_qa(7),
      O => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[7]_0\
    );
vector_i_115: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(6),
      I1 => \^twiddle_h_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_3_qa(6),
      O => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[6]_0\
    );
vector_i_117: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(5),
      I1 => \^twiddle_h_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_3_qa(5),
      O => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[5]_0\
    );
vector_i_119: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(4),
      I1 => \^twiddle_h_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_3_qa(4),
      O => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[4]_0\
    );
vector_i_121: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(3),
      I1 => \^twiddle_h_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_3_qa(3),
      O => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[3]_0\
    );
vector_i_123: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(2),
      I1 => \^twiddle_h_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_3_qa(2),
      O => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[2]_0\
    );
vector_i_125: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(1),
      I1 => \^twiddle_h_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_3_qa(1),
      O => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[1]_0\
    );
vector_i_127: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(0),
      I1 => \^twiddle_h_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_3_qa(0),
      O => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[0]_0\
    );
vector_i_95: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(16),
      I1 => \^twiddle_h_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_3_qa(16),
      O => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[16]_0\
    );
vector_i_97: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(15),
      I1 => \^twiddle_h_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_3_qa(15),
      O => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[15]_0\
    );
vector_i_99: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0(14),
      I1 => \^twiddle_h_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_h_rsc_0_3_qa(14),
      O => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[14]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_twiddle_rsc_0_0_wait_dp is
  port (
    twiddle_rsc_0_0_i_bcwt_reg_0 : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[31]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[30]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[29]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[28]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[27]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[26]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[25]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[24]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[23]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[22]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[21]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[20]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[19]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[18]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[17]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[16]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[15]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[14]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[13]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[12]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[11]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[10]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[9]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[8]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[7]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[6]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[5]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[4]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[3]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[2]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[1]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[0]_0\ : out STD_LOGIC;
    rst : in STD_LOGIC;
    twiddle_rsc_0_0_i_bcwt_reg_1 : in STD_LOGIC;
    clk : in STD_LOGIC;
    twiddle_rsc_0_0_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_twiddle_rsc_0_0_wait_dp : entity is "inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_twiddle_rsc_0_0_wait_dp";
end Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_twiddle_rsc_0_0_wait_dp;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_twiddle_rsc_0_0_wait_dp is
  signal \^twiddle_rsc_0_0_i_bcwt_reg_0\ : STD_LOGIC;
  signal twiddle_rsc_0_0_i_qa_d_bfwt_31_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \vector__3_i_101\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \vector__3_i_69\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \vector__3_i_71\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \vector__3_i_73\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \vector__3_i_75\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \vector__3_i_77\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \vector__3_i_79\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \vector__3_i_81\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \vector__3_i_83\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \vector__3_i_85\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \vector__3_i_87\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \vector__3_i_89\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \vector__3_i_91\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \vector__3_i_93\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \vector__3_i_95\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \vector__3_i_97\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \vector__3_i_99\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_61 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_63 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_65 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_67 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_69 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_71 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_73 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_75 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_77 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_79 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_81 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_83 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_85 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_87 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_89 : label is "soft_lutpair113";
begin
  twiddle_rsc_0_0_i_bcwt_reg_0 <= \^twiddle_rsc_0_0_i_bcwt_reg_0\;
twiddle_rsc_0_0_i_bcwt_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => twiddle_rsc_0_0_i_bcwt_reg_1,
      Q => \^twiddle_rsc_0_0_i_bcwt_reg_0\,
      R => rst
    );
\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_0_qa(0),
      Q => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(0),
      R => '0'
    );
\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_0_qa(10),
      Q => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(10),
      R => '0'
    );
\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_0_qa(11),
      Q => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(11),
      R => '0'
    );
\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_0_qa(12),
      Q => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(12),
      R => '0'
    );
\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_0_qa(13),
      Q => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(13),
      R => '0'
    );
\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_0_qa(14),
      Q => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(14),
      R => '0'
    );
\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_0_qa(15),
      Q => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(15),
      R => '0'
    );
\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_0_qa(16),
      Q => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(16),
      R => '0'
    );
\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_0_qa(17),
      Q => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(17),
      R => '0'
    );
\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_0_qa(18),
      Q => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(18),
      R => '0'
    );
\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_0_qa(19),
      Q => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(19),
      R => '0'
    );
\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_0_qa(1),
      Q => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(1),
      R => '0'
    );
\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_0_qa(20),
      Q => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(20),
      R => '0'
    );
\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_0_qa(21),
      Q => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(21),
      R => '0'
    );
\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_0_qa(22),
      Q => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(22),
      R => '0'
    );
\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_0_qa(23),
      Q => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(23),
      R => '0'
    );
\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_0_qa(24),
      Q => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(24),
      R => '0'
    );
\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_0_qa(25),
      Q => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(25),
      R => '0'
    );
\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_0_qa(26),
      Q => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(26),
      R => '0'
    );
\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_0_qa(27),
      Q => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(27),
      R => '0'
    );
\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_0_qa(28),
      Q => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(28),
      R => '0'
    );
\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_0_qa(29),
      Q => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(29),
      R => '0'
    );
\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_0_qa(2),
      Q => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(2),
      R => '0'
    );
\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_0_qa(30),
      Q => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(30),
      R => '0'
    );
\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_0_qa(31),
      Q => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(31),
      R => '0'
    );
\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_0_qa(3),
      Q => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(3),
      R => '0'
    );
\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_0_qa(4),
      Q => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(4),
      R => '0'
    );
\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_0_qa(5),
      Q => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(5),
      R => '0'
    );
\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_0_qa(6),
      Q => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(6),
      R => '0'
    );
\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_0_qa(7),
      Q => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(7),
      R => '0'
    );
\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_0_qa(8),
      Q => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(8),
      R => '0'
    );
\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_0_qa(9),
      Q => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(9),
      R => '0'
    );
\vector__3_i_101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(0),
      I1 => \^twiddle_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_0_qa(0),
      O => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[0]_0\
    );
\vector__3_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(16),
      I1 => \^twiddle_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_0_qa(16),
      O => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[16]_0\
    );
\vector__3_i_71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(15),
      I1 => \^twiddle_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_0_qa(15),
      O => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[15]_0\
    );
\vector__3_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(14),
      I1 => \^twiddle_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_0_qa(14),
      O => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[14]_0\
    );
\vector__3_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(13),
      I1 => \^twiddle_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_0_qa(13),
      O => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[13]_0\
    );
\vector__3_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(12),
      I1 => \^twiddle_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_0_qa(12),
      O => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[12]_0\
    );
\vector__3_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(11),
      I1 => \^twiddle_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_0_qa(11),
      O => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[11]_0\
    );
\vector__3_i_81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(10),
      I1 => \^twiddle_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_0_qa(10),
      O => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[10]_0\
    );
\vector__3_i_83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(9),
      I1 => \^twiddle_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_0_qa(9),
      O => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[9]_0\
    );
\vector__3_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(8),
      I1 => \^twiddle_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_0_qa(8),
      O => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[8]_0\
    );
\vector__3_i_87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(7),
      I1 => \^twiddle_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_0_qa(7),
      O => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[7]_0\
    );
\vector__3_i_89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(6),
      I1 => \^twiddle_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_0_qa(6),
      O => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[6]_0\
    );
\vector__3_i_91\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(5),
      I1 => \^twiddle_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_0_qa(5),
      O => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[5]_0\
    );
\vector__3_i_93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(4),
      I1 => \^twiddle_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_0_qa(4),
      O => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[4]_0\
    );
\vector__3_i_95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(3),
      I1 => \^twiddle_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_0_qa(3),
      O => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[3]_0\
    );
\vector__3_i_97\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(2),
      I1 => \^twiddle_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_0_qa(2),
      O => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[2]_0\
    );
\vector__3_i_99\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(1),
      I1 => \^twiddle_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_0_qa(1),
      O => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[1]_0\
    );
z_mul_cmp_z_oreg_reg_i_61: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(31),
      I1 => \^twiddle_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_0_qa(31),
      O => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[31]_0\
    );
z_mul_cmp_z_oreg_reg_i_63: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(30),
      I1 => \^twiddle_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_0_qa(30),
      O => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[30]_0\
    );
z_mul_cmp_z_oreg_reg_i_65: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(29),
      I1 => \^twiddle_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_0_qa(29),
      O => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[29]_0\
    );
z_mul_cmp_z_oreg_reg_i_67: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(28),
      I1 => \^twiddle_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_0_qa(28),
      O => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[28]_0\
    );
z_mul_cmp_z_oreg_reg_i_69: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(27),
      I1 => \^twiddle_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_0_qa(27),
      O => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[27]_0\
    );
z_mul_cmp_z_oreg_reg_i_71: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(26),
      I1 => \^twiddle_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_0_qa(26),
      O => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[26]_0\
    );
z_mul_cmp_z_oreg_reg_i_73: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(25),
      I1 => \^twiddle_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_0_qa(25),
      O => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[25]_0\
    );
z_mul_cmp_z_oreg_reg_i_75: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(24),
      I1 => \^twiddle_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_0_qa(24),
      O => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[24]_0\
    );
z_mul_cmp_z_oreg_reg_i_77: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(23),
      I1 => \^twiddle_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_0_qa(23),
      O => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[23]_0\
    );
z_mul_cmp_z_oreg_reg_i_79: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(22),
      I1 => \^twiddle_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_0_qa(22),
      O => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[22]_0\
    );
z_mul_cmp_z_oreg_reg_i_81: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(21),
      I1 => \^twiddle_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_0_qa(21),
      O => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[21]_0\
    );
z_mul_cmp_z_oreg_reg_i_83: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(20),
      I1 => \^twiddle_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_0_qa(20),
      O => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[20]_0\
    );
z_mul_cmp_z_oreg_reg_i_85: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(19),
      I1 => \^twiddle_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_0_qa(19),
      O => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[19]_0\
    );
z_mul_cmp_z_oreg_reg_i_87: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(18),
      I1 => \^twiddle_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_0_qa(18),
      O => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[18]_0\
    );
z_mul_cmp_z_oreg_reg_i_89: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_0_i_qa_d_bfwt_31_0(17),
      I1 => \^twiddle_rsc_0_0_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_0_qa(17),
      O => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[17]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_twiddle_rsc_0_1_wait_dp is
  port (
    twiddle_rsc_0_1_i_bcwt_reg_0 : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[31]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[30]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[29]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[28]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[27]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[26]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[25]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[24]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[23]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[22]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[21]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[20]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[19]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[18]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[17]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[16]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[15]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[14]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[13]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[12]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[11]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[10]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[9]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[8]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[7]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[6]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[5]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[4]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[3]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[2]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[1]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[0]_0\ : out STD_LOGIC;
    rst : in STD_LOGIC;
    twiddle_rsc_0_1_i_bcwt_reg_1 : in STD_LOGIC;
    clk : in STD_LOGIC;
    twiddle_rsc_0_1_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_twiddle_rsc_0_1_wait_dp : entity is "inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_twiddle_rsc_0_1_wait_dp";
end Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_twiddle_rsc_0_1_wait_dp;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_twiddle_rsc_0_1_wait_dp is
  signal \^twiddle_rsc_0_1_i_bcwt_reg_0\ : STD_LOGIC;
  signal twiddle_rsc_0_1_i_qa_d_bfwt_31_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \vector__3_i_18\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \vector__3_i_21\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \vector__3_i_24\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \vector__3_i_27\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \vector__3_i_30\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \vector__3_i_33\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \vector__3_i_36\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \vector__3_i_39\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \vector__3_i_42\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \vector__3_i_45\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \vector__3_i_48\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \vector__3_i_51\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \vector__3_i_54\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \vector__3_i_57\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \vector__3_i_60\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \vector__3_i_63\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \vector__3_i_66\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_16 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_19 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_22 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_25 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_28 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_31 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_34 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_37 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_40 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_43 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_46 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_49 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_52 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_55 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_58 : label is "soft_lutpair129";
begin
  twiddle_rsc_0_1_i_bcwt_reg_0 <= \^twiddle_rsc_0_1_i_bcwt_reg_0\;
twiddle_rsc_0_1_i_bcwt_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => twiddle_rsc_0_1_i_bcwt_reg_1,
      Q => \^twiddle_rsc_0_1_i_bcwt_reg_0\,
      R => rst
    );
\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_1_qa(0),
      Q => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(0),
      R => '0'
    );
\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_1_qa(10),
      Q => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(10),
      R => '0'
    );
\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_1_qa(11),
      Q => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(11),
      R => '0'
    );
\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_1_qa(12),
      Q => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(12),
      R => '0'
    );
\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_1_qa(13),
      Q => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(13),
      R => '0'
    );
\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_1_qa(14),
      Q => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(14),
      R => '0'
    );
\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_1_qa(15),
      Q => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(15),
      R => '0'
    );
\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_1_qa(16),
      Q => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(16),
      R => '0'
    );
\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_1_qa(17),
      Q => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(17),
      R => '0'
    );
\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_1_qa(18),
      Q => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(18),
      R => '0'
    );
\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_1_qa(19),
      Q => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(19),
      R => '0'
    );
\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_1_qa(1),
      Q => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(1),
      R => '0'
    );
\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_1_qa(20),
      Q => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(20),
      R => '0'
    );
\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_1_qa(21),
      Q => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(21),
      R => '0'
    );
\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_1_qa(22),
      Q => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(22),
      R => '0'
    );
\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_1_qa(23),
      Q => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(23),
      R => '0'
    );
\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_1_qa(24),
      Q => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(24),
      R => '0'
    );
\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_1_qa(25),
      Q => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(25),
      R => '0'
    );
\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_1_qa(26),
      Q => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(26),
      R => '0'
    );
\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_1_qa(27),
      Q => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(27),
      R => '0'
    );
\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_1_qa(28),
      Q => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(28),
      R => '0'
    );
\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_1_qa(29),
      Q => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(29),
      R => '0'
    );
\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_1_qa(2),
      Q => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(2),
      R => '0'
    );
\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_1_qa(30),
      Q => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(30),
      R => '0'
    );
\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_1_qa(31),
      Q => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(31),
      R => '0'
    );
\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_1_qa(3),
      Q => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(3),
      R => '0'
    );
\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_1_qa(4),
      Q => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(4),
      R => '0'
    );
\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_1_qa(5),
      Q => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(5),
      R => '0'
    );
\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_1_qa(6),
      Q => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(6),
      R => '0'
    );
\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_1_qa(7),
      Q => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(7),
      R => '0'
    );
\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_1_qa(8),
      Q => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(8),
      R => '0'
    );
\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_1_qa(9),
      Q => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(9),
      R => '0'
    );
\vector__3_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(16),
      I1 => \^twiddle_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_1_qa(16),
      O => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[16]_0\
    );
\vector__3_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(15),
      I1 => \^twiddle_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_1_qa(15),
      O => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[15]_0\
    );
\vector__3_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(14),
      I1 => \^twiddle_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_1_qa(14),
      O => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[14]_0\
    );
\vector__3_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(13),
      I1 => \^twiddle_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_1_qa(13),
      O => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[13]_0\
    );
\vector__3_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(12),
      I1 => \^twiddle_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_1_qa(12),
      O => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[12]_0\
    );
\vector__3_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(11),
      I1 => \^twiddle_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_1_qa(11),
      O => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[11]_0\
    );
\vector__3_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(10),
      I1 => \^twiddle_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_1_qa(10),
      O => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[10]_0\
    );
\vector__3_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(9),
      I1 => \^twiddle_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_1_qa(9),
      O => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[9]_0\
    );
\vector__3_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(8),
      I1 => \^twiddle_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_1_qa(8),
      O => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[8]_0\
    );
\vector__3_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(7),
      I1 => \^twiddle_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_1_qa(7),
      O => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[7]_0\
    );
\vector__3_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(6),
      I1 => \^twiddle_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_1_qa(6),
      O => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[6]_0\
    );
\vector__3_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(5),
      I1 => \^twiddle_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_1_qa(5),
      O => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[5]_0\
    );
\vector__3_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(4),
      I1 => \^twiddle_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_1_qa(4),
      O => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[4]_0\
    );
\vector__3_i_57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(3),
      I1 => \^twiddle_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_1_qa(3),
      O => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[3]_0\
    );
\vector__3_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(2),
      I1 => \^twiddle_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_1_qa(2),
      O => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[2]_0\
    );
\vector__3_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(1),
      I1 => \^twiddle_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_1_qa(1),
      O => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[1]_0\
    );
\vector__3_i_66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(0),
      I1 => \^twiddle_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_1_qa(0),
      O => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[0]_0\
    );
z_mul_cmp_z_oreg_reg_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(31),
      I1 => \^twiddle_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_1_qa(31),
      O => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[31]_0\
    );
z_mul_cmp_z_oreg_reg_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(30),
      I1 => \^twiddle_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_1_qa(30),
      O => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[30]_0\
    );
z_mul_cmp_z_oreg_reg_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(29),
      I1 => \^twiddle_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_1_qa(29),
      O => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[29]_0\
    );
z_mul_cmp_z_oreg_reg_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(28),
      I1 => \^twiddle_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_1_qa(28),
      O => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[28]_0\
    );
z_mul_cmp_z_oreg_reg_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(27),
      I1 => \^twiddle_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_1_qa(27),
      O => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[27]_0\
    );
z_mul_cmp_z_oreg_reg_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(26),
      I1 => \^twiddle_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_1_qa(26),
      O => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[26]_0\
    );
z_mul_cmp_z_oreg_reg_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(25),
      I1 => \^twiddle_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_1_qa(25),
      O => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[25]_0\
    );
z_mul_cmp_z_oreg_reg_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(24),
      I1 => \^twiddle_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_1_qa(24),
      O => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[24]_0\
    );
z_mul_cmp_z_oreg_reg_i_40: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(23),
      I1 => \^twiddle_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_1_qa(23),
      O => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[23]_0\
    );
z_mul_cmp_z_oreg_reg_i_43: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(22),
      I1 => \^twiddle_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_1_qa(22),
      O => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[22]_0\
    );
z_mul_cmp_z_oreg_reg_i_46: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(21),
      I1 => \^twiddle_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_1_qa(21),
      O => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[21]_0\
    );
z_mul_cmp_z_oreg_reg_i_49: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(20),
      I1 => \^twiddle_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_1_qa(20),
      O => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[20]_0\
    );
z_mul_cmp_z_oreg_reg_i_52: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(19),
      I1 => \^twiddle_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_1_qa(19),
      O => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[19]_0\
    );
z_mul_cmp_z_oreg_reg_i_55: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(18),
      I1 => \^twiddle_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_1_qa(18),
      O => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[18]_0\
    );
z_mul_cmp_z_oreg_reg_i_58: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_1_i_qa_d_bfwt_31_0(17),
      I1 => \^twiddle_rsc_0_1_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_1_qa(17),
      O => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[17]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_twiddle_rsc_0_2_wait_dp is
  port (
    twiddle_rsc_0_2_i_bcwt_reg_0 : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[31]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[30]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[29]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[28]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[27]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[26]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[25]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[24]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[23]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[22]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[21]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[20]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[19]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[18]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[17]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[16]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[15]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[14]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[13]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[12]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[11]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[10]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[9]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[8]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[7]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[6]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[5]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[4]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[3]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[2]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[1]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[0]_0\ : out STD_LOGIC;
    rst : in STD_LOGIC;
    twiddle_rsc_0_2_i_bcwt_reg_1 : in STD_LOGIC;
    clk : in STD_LOGIC;
    twiddle_rsc_0_2_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_twiddle_rsc_0_2_wait_dp : entity is "inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_twiddle_rsc_0_2_wait_dp";
end Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_twiddle_rsc_0_2_wait_dp;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_twiddle_rsc_0_2_wait_dp is
  signal \^twiddle_rsc_0_2_i_bcwt_reg_0\ : STD_LOGIC;
  signal twiddle_rsc_0_2_i_qa_d_bfwt_31_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \vector__3_i_19\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \vector__3_i_22\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \vector__3_i_25\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \vector__3_i_28\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \vector__3_i_31\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \vector__3_i_34\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \vector__3_i_37\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \vector__3_i_40\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \vector__3_i_43\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \vector__3_i_46\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \vector__3_i_49\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \vector__3_i_52\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \vector__3_i_55\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \vector__3_i_58\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \vector__3_i_61\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \vector__3_i_64\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \vector__3_i_67\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_17 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_20 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_23 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_26 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_29 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_32 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_35 : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_38 : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_41 : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_44 : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_47 : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_50 : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_53 : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_56 : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_59 : label is "soft_lutpair145";
begin
  twiddle_rsc_0_2_i_bcwt_reg_0 <= \^twiddle_rsc_0_2_i_bcwt_reg_0\;
twiddle_rsc_0_2_i_bcwt_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => twiddle_rsc_0_2_i_bcwt_reg_1,
      Q => \^twiddle_rsc_0_2_i_bcwt_reg_0\,
      R => rst
    );
\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_2_qa(0),
      Q => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(0),
      R => '0'
    );
\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_2_qa(10),
      Q => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(10),
      R => '0'
    );
\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_2_qa(11),
      Q => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(11),
      R => '0'
    );
\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_2_qa(12),
      Q => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(12),
      R => '0'
    );
\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_2_qa(13),
      Q => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(13),
      R => '0'
    );
\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_2_qa(14),
      Q => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(14),
      R => '0'
    );
\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_2_qa(15),
      Q => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(15),
      R => '0'
    );
\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_2_qa(16),
      Q => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(16),
      R => '0'
    );
\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_2_qa(17),
      Q => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(17),
      R => '0'
    );
\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_2_qa(18),
      Q => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(18),
      R => '0'
    );
\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_2_qa(19),
      Q => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(19),
      R => '0'
    );
\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_2_qa(1),
      Q => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(1),
      R => '0'
    );
\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_2_qa(20),
      Q => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(20),
      R => '0'
    );
\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_2_qa(21),
      Q => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(21),
      R => '0'
    );
\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_2_qa(22),
      Q => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(22),
      R => '0'
    );
\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_2_qa(23),
      Q => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(23),
      R => '0'
    );
\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_2_qa(24),
      Q => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(24),
      R => '0'
    );
\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_2_qa(25),
      Q => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(25),
      R => '0'
    );
\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_2_qa(26),
      Q => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(26),
      R => '0'
    );
\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_2_qa(27),
      Q => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(27),
      R => '0'
    );
\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_2_qa(28),
      Q => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(28),
      R => '0'
    );
\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_2_qa(29),
      Q => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(29),
      R => '0'
    );
\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_2_qa(2),
      Q => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(2),
      R => '0'
    );
\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_2_qa(30),
      Q => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(30),
      R => '0'
    );
\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_2_qa(31),
      Q => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(31),
      R => '0'
    );
\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_2_qa(3),
      Q => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(3),
      R => '0'
    );
\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_2_qa(4),
      Q => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(4),
      R => '0'
    );
\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_2_qa(5),
      Q => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(5),
      R => '0'
    );
\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_2_qa(6),
      Q => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(6),
      R => '0'
    );
\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_2_qa(7),
      Q => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(7),
      R => '0'
    );
\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_2_qa(8),
      Q => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(8),
      R => '0'
    );
\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_2_qa(9),
      Q => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(9),
      R => '0'
    );
\vector__3_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(16),
      I1 => \^twiddle_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_2_qa(16),
      O => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[16]_0\
    );
\vector__3_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(15),
      I1 => \^twiddle_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_2_qa(15),
      O => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[15]_0\
    );
\vector__3_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(14),
      I1 => \^twiddle_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_2_qa(14),
      O => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[14]_0\
    );
\vector__3_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(13),
      I1 => \^twiddle_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_2_qa(13),
      O => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[13]_0\
    );
\vector__3_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(12),
      I1 => \^twiddle_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_2_qa(12),
      O => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[12]_0\
    );
\vector__3_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(11),
      I1 => \^twiddle_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_2_qa(11),
      O => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[11]_0\
    );
\vector__3_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(10),
      I1 => \^twiddle_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_2_qa(10),
      O => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[10]_0\
    );
\vector__3_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(9),
      I1 => \^twiddle_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_2_qa(9),
      O => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[9]_0\
    );
\vector__3_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(8),
      I1 => \^twiddle_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_2_qa(8),
      O => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[8]_0\
    );
\vector__3_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(7),
      I1 => \^twiddle_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_2_qa(7),
      O => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[7]_0\
    );
\vector__3_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(6),
      I1 => \^twiddle_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_2_qa(6),
      O => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[6]_0\
    );
\vector__3_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(5),
      I1 => \^twiddle_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_2_qa(5),
      O => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[5]_0\
    );
\vector__3_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(4),
      I1 => \^twiddle_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_2_qa(4),
      O => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[4]_0\
    );
\vector__3_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(3),
      I1 => \^twiddle_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_2_qa(3),
      O => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[3]_0\
    );
\vector__3_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(2),
      I1 => \^twiddle_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_2_qa(2),
      O => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[2]_0\
    );
\vector__3_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(1),
      I1 => \^twiddle_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_2_qa(1),
      O => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[1]_0\
    );
\vector__3_i_67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(0),
      I1 => \^twiddle_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_2_qa(0),
      O => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[0]_0\
    );
z_mul_cmp_z_oreg_reg_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(31),
      I1 => \^twiddle_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_2_qa(31),
      O => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[31]_0\
    );
z_mul_cmp_z_oreg_reg_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(30),
      I1 => \^twiddle_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_2_qa(30),
      O => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[30]_0\
    );
z_mul_cmp_z_oreg_reg_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(29),
      I1 => \^twiddle_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_2_qa(29),
      O => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[29]_0\
    );
z_mul_cmp_z_oreg_reg_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(28),
      I1 => \^twiddle_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_2_qa(28),
      O => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[28]_0\
    );
z_mul_cmp_z_oreg_reg_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(27),
      I1 => \^twiddle_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_2_qa(27),
      O => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[27]_0\
    );
z_mul_cmp_z_oreg_reg_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(26),
      I1 => \^twiddle_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_2_qa(26),
      O => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[26]_0\
    );
z_mul_cmp_z_oreg_reg_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(25),
      I1 => \^twiddle_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_2_qa(25),
      O => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[25]_0\
    );
z_mul_cmp_z_oreg_reg_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(24),
      I1 => \^twiddle_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_2_qa(24),
      O => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[24]_0\
    );
z_mul_cmp_z_oreg_reg_i_41: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(23),
      I1 => \^twiddle_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_2_qa(23),
      O => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[23]_0\
    );
z_mul_cmp_z_oreg_reg_i_44: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(22),
      I1 => \^twiddle_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_2_qa(22),
      O => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[22]_0\
    );
z_mul_cmp_z_oreg_reg_i_47: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(21),
      I1 => \^twiddle_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_2_qa(21),
      O => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[21]_0\
    );
z_mul_cmp_z_oreg_reg_i_50: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(20),
      I1 => \^twiddle_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_2_qa(20),
      O => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[20]_0\
    );
z_mul_cmp_z_oreg_reg_i_53: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(19),
      I1 => \^twiddle_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_2_qa(19),
      O => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[19]_0\
    );
z_mul_cmp_z_oreg_reg_i_56: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(18),
      I1 => \^twiddle_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_2_qa(18),
      O => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[18]_0\
    );
z_mul_cmp_z_oreg_reg_i_59: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_2_i_qa_d_bfwt_31_0(17),
      I1 => \^twiddle_rsc_0_2_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_2_qa(17),
      O => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[17]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_twiddle_rsc_0_3_wait_dp is
  port (
    twiddle_rsc_0_3_i_bcwt_reg_0 : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[31]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[30]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[29]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[28]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[27]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[26]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[25]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[24]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[23]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[22]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[21]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[20]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[19]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[18]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[17]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[16]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[15]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[14]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[13]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[12]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[11]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[10]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[9]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[8]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[7]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[6]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[5]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[4]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[3]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[2]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[1]_0\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[0]_0\ : out STD_LOGIC;
    rst : in STD_LOGIC;
    twiddle_rsc_0_3_i_bcwt_reg_1 : in STD_LOGIC;
    clk : in STD_LOGIC;
    twiddle_rsc_0_3_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_twiddle_rsc_0_3_wait_dp : entity is "inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_twiddle_rsc_0_3_wait_dp";
end Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_twiddle_rsc_0_3_wait_dp;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_twiddle_rsc_0_3_wait_dp is
  signal \^twiddle_rsc_0_3_i_bcwt_reg_0\ : STD_LOGIC;
  signal twiddle_rsc_0_3_i_qa_d_bfwt_31_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \vector__3_i_100\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \vector__3_i_102\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \vector__3_i_70\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \vector__3_i_72\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \vector__3_i_74\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \vector__3_i_76\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \vector__3_i_78\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \vector__3_i_80\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \vector__3_i_82\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \vector__3_i_84\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \vector__3_i_86\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \vector__3_i_88\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \vector__3_i_90\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \vector__3_i_92\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \vector__3_i_94\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \vector__3_i_96\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \vector__3_i_98\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_62 : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_64 : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_66 : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_68 : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_70 : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_72 : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_74 : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_76 : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_78 : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_80 : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_82 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_84 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_86 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_88 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of z_mul_cmp_z_oreg_reg_i_90 : label is "soft_lutpair161";
begin
  twiddle_rsc_0_3_i_bcwt_reg_0 <= \^twiddle_rsc_0_3_i_bcwt_reg_0\;
twiddle_rsc_0_3_i_bcwt_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => twiddle_rsc_0_3_i_bcwt_reg_1,
      Q => \^twiddle_rsc_0_3_i_bcwt_reg_0\,
      R => rst
    );
\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_3_qa(0),
      Q => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(0),
      R => '0'
    );
\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_3_qa(10),
      Q => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(10),
      R => '0'
    );
\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_3_qa(11),
      Q => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(11),
      R => '0'
    );
\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_3_qa(12),
      Q => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(12),
      R => '0'
    );
\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_3_qa(13),
      Q => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(13),
      R => '0'
    );
\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_3_qa(14),
      Q => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(14),
      R => '0'
    );
\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_3_qa(15),
      Q => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(15),
      R => '0'
    );
\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_3_qa(16),
      Q => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(16),
      R => '0'
    );
\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_3_qa(17),
      Q => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(17),
      R => '0'
    );
\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_3_qa(18),
      Q => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(18),
      R => '0'
    );
\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_3_qa(19),
      Q => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(19),
      R => '0'
    );
\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_3_qa(1),
      Q => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(1),
      R => '0'
    );
\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_3_qa(20),
      Q => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(20),
      R => '0'
    );
\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_3_qa(21),
      Q => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(21),
      R => '0'
    );
\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_3_qa(22),
      Q => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(22),
      R => '0'
    );
\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_3_qa(23),
      Q => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(23),
      R => '0'
    );
\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_3_qa(24),
      Q => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(24),
      R => '0'
    );
\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_3_qa(25),
      Q => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(25),
      R => '0'
    );
\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_3_qa(26),
      Q => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(26),
      R => '0'
    );
\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_3_qa(27),
      Q => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(27),
      R => '0'
    );
\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_3_qa(28),
      Q => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(28),
      R => '0'
    );
\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_3_qa(29),
      Q => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(29),
      R => '0'
    );
\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_3_qa(2),
      Q => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(2),
      R => '0'
    );
\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_3_qa(30),
      Q => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(30),
      R => '0'
    );
\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_3_qa(31),
      Q => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(31),
      R => '0'
    );
\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_3_qa(3),
      Q => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(3),
      R => '0'
    );
\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_3_qa(4),
      Q => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(4),
      R => '0'
    );
\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_3_qa(5),
      Q => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(5),
      R => '0'
    );
\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_3_qa(6),
      Q => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(6),
      R => '0'
    );
\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_3_qa(7),
      Q => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(7),
      R => '0'
    );
\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_3_qa(8),
      Q => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(8),
      R => '0'
    );
\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_0_3_qa(9),
      Q => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(9),
      R => '0'
    );
\vector__3_i_100\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(1),
      I1 => \^twiddle_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_3_qa(1),
      O => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[1]_0\
    );
\vector__3_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(0),
      I1 => \^twiddle_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_3_qa(0),
      O => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[0]_0\
    );
\vector__3_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(16),
      I1 => \^twiddle_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_3_qa(16),
      O => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[16]_0\
    );
\vector__3_i_72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(15),
      I1 => \^twiddle_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_3_qa(15),
      O => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[15]_0\
    );
\vector__3_i_74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(14),
      I1 => \^twiddle_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_3_qa(14),
      O => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[14]_0\
    );
\vector__3_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(13),
      I1 => \^twiddle_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_3_qa(13),
      O => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[13]_0\
    );
\vector__3_i_78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(12),
      I1 => \^twiddle_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_3_qa(12),
      O => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[12]_0\
    );
\vector__3_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(11),
      I1 => \^twiddle_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_3_qa(11),
      O => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[11]_0\
    );
\vector__3_i_82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(10),
      I1 => \^twiddle_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_3_qa(10),
      O => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[10]_0\
    );
\vector__3_i_84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(9),
      I1 => \^twiddle_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_3_qa(9),
      O => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[9]_0\
    );
\vector__3_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(8),
      I1 => \^twiddle_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_3_qa(8),
      O => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[8]_0\
    );
\vector__3_i_88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(7),
      I1 => \^twiddle_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_3_qa(7),
      O => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[7]_0\
    );
\vector__3_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(6),
      I1 => \^twiddle_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_3_qa(6),
      O => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[6]_0\
    );
\vector__3_i_92\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(5),
      I1 => \^twiddle_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_3_qa(5),
      O => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[5]_0\
    );
\vector__3_i_94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(4),
      I1 => \^twiddle_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_3_qa(4),
      O => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[4]_0\
    );
\vector__3_i_96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(3),
      I1 => \^twiddle_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_3_qa(3),
      O => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[3]_0\
    );
\vector__3_i_98\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(2),
      I1 => \^twiddle_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_3_qa(2),
      O => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[2]_0\
    );
z_mul_cmp_z_oreg_reg_i_62: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(31),
      I1 => \^twiddle_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_3_qa(31),
      O => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[31]_0\
    );
z_mul_cmp_z_oreg_reg_i_64: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(30),
      I1 => \^twiddle_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_3_qa(30),
      O => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[30]_0\
    );
z_mul_cmp_z_oreg_reg_i_66: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(29),
      I1 => \^twiddle_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_3_qa(29),
      O => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[29]_0\
    );
z_mul_cmp_z_oreg_reg_i_68: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(28),
      I1 => \^twiddle_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_3_qa(28),
      O => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[28]_0\
    );
z_mul_cmp_z_oreg_reg_i_70: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(27),
      I1 => \^twiddle_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_3_qa(27),
      O => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[27]_0\
    );
z_mul_cmp_z_oreg_reg_i_72: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(26),
      I1 => \^twiddle_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_3_qa(26),
      O => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[26]_0\
    );
z_mul_cmp_z_oreg_reg_i_74: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(25),
      I1 => \^twiddle_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_3_qa(25),
      O => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[25]_0\
    );
z_mul_cmp_z_oreg_reg_i_76: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(24),
      I1 => \^twiddle_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_3_qa(24),
      O => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[24]_0\
    );
z_mul_cmp_z_oreg_reg_i_78: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(23),
      I1 => \^twiddle_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_3_qa(23),
      O => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[23]_0\
    );
z_mul_cmp_z_oreg_reg_i_80: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(22),
      I1 => \^twiddle_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_3_qa(22),
      O => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[22]_0\
    );
z_mul_cmp_z_oreg_reg_i_82: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(21),
      I1 => \^twiddle_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_3_qa(21),
      O => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[21]_0\
    );
z_mul_cmp_z_oreg_reg_i_84: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(20),
      I1 => \^twiddle_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_3_qa(20),
      O => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[20]_0\
    );
z_mul_cmp_z_oreg_reg_i_86: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(19),
      I1 => \^twiddle_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_3_qa(19),
      O => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[19]_0\
    );
z_mul_cmp_z_oreg_reg_i_88: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(18),
      I1 => \^twiddle_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_3_qa(18),
      O => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[18]_0\
    );
z_mul_cmp_z_oreg_reg_i_90: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsc_0_3_i_qa_d_bfwt_31_0(17),
      I1 => \^twiddle_rsc_0_3_i_bcwt_reg_0\,
      I2 => twiddle_rsc_0_3_qa(17),
      O => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[17]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_dp is
  port (
    vec_rsc_0_0_i_bcwt_reg_0 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_0 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_1 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_2 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_3 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_4 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_5 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_6 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_7 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_8 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_9 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_10 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_11 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_12 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_13 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_14 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_15 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_16 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_17 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_18 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_19 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_20 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_21 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_22 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_23 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_24 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_25 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_26 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_27 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_28 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_29 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_30 : out STD_LOGIC;
    rst : in STD_LOGIC;
    vec_rsc_0_0_i_bcwt_reg_1 : in STD_LOGIC;
    clk : in STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    VEC_LOOP_VEC_LOOP_nor_itm : in STD_LOGIC;
    vec_rsc_0_0_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_dp : entity is "inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_dp";
end Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_dp;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_dp is
  signal \^vec_rsc_0_0_i_bcwt_reg_0\ : STD_LOGIC;
  signal vec_rsc_0_0_i_q_d_bfwt : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  vec_rsc_0_0_i_bcwt_reg_0 <= \^vec_rsc_0_0_i_bcwt_reg_0\;
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_nor_1_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_nor_itm,
      I3 => vec_rsc_0_0_q(11),
      I4 => \^vec_rsc_0_0_i_bcwt_reg_0\,
      I5 => vec_rsc_0_0_i_q_d_bfwt(11),
      O => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_11
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_nor_1_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_nor_itm,
      I3 => vec_rsc_0_0_q(15),
      I4 => \^vec_rsc_0_0_i_bcwt_reg_0\,
      I5 => vec_rsc_0_0_i_q_d_bfwt(15),
      O => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_15
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_nor_1_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_nor_itm,
      I3 => vec_rsc_0_0_q(14),
      I4 => \^vec_rsc_0_0_i_bcwt_reg_0\,
      I5 => vec_rsc_0_0_i_q_d_bfwt(14),
      O => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_14
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_nor_1_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_nor_itm,
      I3 => vec_rsc_0_0_q(13),
      I4 => \^vec_rsc_0_0_i_bcwt_reg_0\,
      I5 => vec_rsc_0_0_i_q_d_bfwt(13),
      O => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_13
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_nor_1_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_nor_itm,
      I3 => vec_rsc_0_0_q(12),
      I4 => \^vec_rsc_0_0_i_bcwt_reg_0\,
      I5 => vec_rsc_0_0_i_q_d_bfwt(12),
      O => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_12
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_nor_1_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_nor_itm,
      I3 => vec_rsc_0_0_q(10),
      I4 => \^vec_rsc_0_0_i_bcwt_reg_0\,
      I5 => vec_rsc_0_0_i_q_d_bfwt(10),
      O => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_10
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_nor_1_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_nor_itm,
      I3 => vec_rsc_0_0_q(9),
      I4 => \^vec_rsc_0_0_i_bcwt_reg_0\,
      I5 => vec_rsc_0_0_i_q_d_bfwt(9),
      O => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_9
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_nor_1_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_nor_itm,
      I3 => vec_rsc_0_0_q(8),
      I4 => \^vec_rsc_0_0_i_bcwt_reg_0\,
      I5 => vec_rsc_0_0_i_q_d_bfwt(8),
      O => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_8
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_nor_1_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_nor_itm,
      I3 => vec_rsc_0_0_q(23),
      I4 => \^vec_rsc_0_0_i_bcwt_reg_0\,
      I5 => vec_rsc_0_0_i_q_d_bfwt(23),
      O => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_23
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_nor_1_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_nor_itm,
      I3 => vec_rsc_0_0_q(22),
      I4 => \^vec_rsc_0_0_i_bcwt_reg_0\,
      I5 => vec_rsc_0_0_i_q_d_bfwt(22),
      O => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_22
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_nor_1_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_nor_itm,
      I3 => vec_rsc_0_0_q(21),
      I4 => \^vec_rsc_0_0_i_bcwt_reg_0\,
      I5 => vec_rsc_0_0_i_q_d_bfwt(21),
      O => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_21
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_nor_1_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_nor_itm,
      I3 => vec_rsc_0_0_q(20),
      I4 => \^vec_rsc_0_0_i_bcwt_reg_0\,
      I5 => vec_rsc_0_0_i_q_d_bfwt(20),
      O => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_20
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_nor_1_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_nor_itm,
      I3 => vec_rsc_0_0_q(19),
      I4 => \^vec_rsc_0_0_i_bcwt_reg_0\,
      I5 => vec_rsc_0_0_i_q_d_bfwt(19),
      O => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_19
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_nor_1_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_nor_itm,
      I3 => vec_rsc_0_0_q(18),
      I4 => \^vec_rsc_0_0_i_bcwt_reg_0\,
      I5 => vec_rsc_0_0_i_q_d_bfwt(18),
      O => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_18
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_nor_1_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_nor_itm,
      I3 => vec_rsc_0_0_q(17),
      I4 => \^vec_rsc_0_0_i_bcwt_reg_0\,
      I5 => vec_rsc_0_0_i_q_d_bfwt(17),
      O => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_17
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_nor_1_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_nor_itm,
      I3 => vec_rsc_0_0_q(16),
      I4 => \^vec_rsc_0_0_i_bcwt_reg_0\,
      I5 => vec_rsc_0_0_i_q_d_bfwt(16),
      O => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_16
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_nor_1_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_nor_itm,
      I3 => vec_rsc_0_0_q(31),
      I4 => \^vec_rsc_0_0_i_bcwt_reg_0\,
      I5 => vec_rsc_0_0_i_q_d_bfwt(31),
      O => VEC_LOOP_VEC_LOOP_nor_1_itm_reg
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_nor_1_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_nor_itm,
      I3 => vec_rsc_0_0_q(30),
      I4 => \^vec_rsc_0_0_i_bcwt_reg_0\,
      I5 => vec_rsc_0_0_i_q_d_bfwt(30),
      O => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_30
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_nor_1_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_nor_itm,
      I3 => vec_rsc_0_0_q(29),
      I4 => \^vec_rsc_0_0_i_bcwt_reg_0\,
      I5 => vec_rsc_0_0_i_q_d_bfwt(29),
      O => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_29
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_nor_1_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_nor_itm,
      I3 => vec_rsc_0_0_q(28),
      I4 => \^vec_rsc_0_0_i_bcwt_reg_0\,
      I5 => vec_rsc_0_0_i_q_d_bfwt(28),
      O => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_28
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_nor_1_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_nor_itm,
      I3 => vec_rsc_0_0_q(27),
      I4 => \^vec_rsc_0_0_i_bcwt_reg_0\,
      I5 => vec_rsc_0_0_i_q_d_bfwt(27),
      O => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_27
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_nor_1_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_nor_itm,
      I3 => vec_rsc_0_0_q(26),
      I4 => \^vec_rsc_0_0_i_bcwt_reg_0\,
      I5 => vec_rsc_0_0_i_q_d_bfwt(26),
      O => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_26
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_nor_1_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_nor_itm,
      I3 => vec_rsc_0_0_q(25),
      I4 => \^vec_rsc_0_0_i_bcwt_reg_0\,
      I5 => vec_rsc_0_0_i_q_d_bfwt(25),
      O => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_25
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_nor_1_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_nor_itm,
      I3 => vec_rsc_0_0_q(24),
      I4 => \^vec_rsc_0_0_i_bcwt_reg_0\,
      I5 => vec_rsc_0_0_i_q_d_bfwt(24),
      O => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_24
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_nor_1_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_nor_itm,
      I3 => vec_rsc_0_0_q(7),
      I4 => \^vec_rsc_0_0_i_bcwt_reg_0\,
      I5 => vec_rsc_0_0_i_q_d_bfwt(7),
      O => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_7
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_nor_1_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_nor_itm,
      I3 => vec_rsc_0_0_q(6),
      I4 => \^vec_rsc_0_0_i_bcwt_reg_0\,
      I5 => vec_rsc_0_0_i_q_d_bfwt(6),
      O => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_6
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_nor_1_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_nor_itm,
      I3 => vec_rsc_0_0_q(5),
      I4 => \^vec_rsc_0_0_i_bcwt_reg_0\,
      I5 => vec_rsc_0_0_i_q_d_bfwt(5),
      O => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_5
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_nor_1_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_nor_itm,
      I3 => vec_rsc_0_0_q(4),
      I4 => \^vec_rsc_0_0_i_bcwt_reg_0\,
      I5 => vec_rsc_0_0_i_q_d_bfwt(4),
      O => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_4
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_nor_1_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_nor_itm,
      I3 => vec_rsc_0_0_q(3),
      I4 => \^vec_rsc_0_0_i_bcwt_reg_0\,
      I5 => vec_rsc_0_0_i_q_d_bfwt(3),
      O => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_3
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_nor_1_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_nor_itm,
      I3 => vec_rsc_0_0_q(2),
      I4 => \^vec_rsc_0_0_i_bcwt_reg_0\,
      I5 => vec_rsc_0_0_i_q_d_bfwt(2),
      O => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_2
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_nor_1_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_nor_itm,
      I3 => vec_rsc_0_0_q(1),
      I4 => \^vec_rsc_0_0_i_bcwt_reg_0\,
      I5 => vec_rsc_0_0_i_q_d_bfwt(1),
      O => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_1
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_nor_1_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_nor_itm,
      I3 => vec_rsc_0_0_q(0),
      I4 => \^vec_rsc_0_0_i_bcwt_reg_0\,
      I5 => vec_rsc_0_0_i_q_d_bfwt(0),
      O => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_0
    );
vec_rsc_0_0_i_bcwt_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => vec_rsc_0_0_i_bcwt_reg_1,
      Q => \^vec_rsc_0_0_i_bcwt_reg_0\,
      R => rst
    );
\vec_rsc_0_0_i_q_d_bfwt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_0_q(0),
      Q => vec_rsc_0_0_i_q_d_bfwt(0),
      R => '0'
    );
\vec_rsc_0_0_i_q_d_bfwt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_0_q(10),
      Q => vec_rsc_0_0_i_q_d_bfwt(10),
      R => '0'
    );
\vec_rsc_0_0_i_q_d_bfwt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_0_q(11),
      Q => vec_rsc_0_0_i_q_d_bfwt(11),
      R => '0'
    );
\vec_rsc_0_0_i_q_d_bfwt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_0_q(12),
      Q => vec_rsc_0_0_i_q_d_bfwt(12),
      R => '0'
    );
\vec_rsc_0_0_i_q_d_bfwt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_0_q(13),
      Q => vec_rsc_0_0_i_q_d_bfwt(13),
      R => '0'
    );
\vec_rsc_0_0_i_q_d_bfwt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_0_q(14),
      Q => vec_rsc_0_0_i_q_d_bfwt(14),
      R => '0'
    );
\vec_rsc_0_0_i_q_d_bfwt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_0_q(15),
      Q => vec_rsc_0_0_i_q_d_bfwt(15),
      R => '0'
    );
\vec_rsc_0_0_i_q_d_bfwt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_0_q(16),
      Q => vec_rsc_0_0_i_q_d_bfwt(16),
      R => '0'
    );
\vec_rsc_0_0_i_q_d_bfwt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_0_q(17),
      Q => vec_rsc_0_0_i_q_d_bfwt(17),
      R => '0'
    );
\vec_rsc_0_0_i_q_d_bfwt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_0_q(18),
      Q => vec_rsc_0_0_i_q_d_bfwt(18),
      R => '0'
    );
\vec_rsc_0_0_i_q_d_bfwt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_0_q(19),
      Q => vec_rsc_0_0_i_q_d_bfwt(19),
      R => '0'
    );
\vec_rsc_0_0_i_q_d_bfwt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_0_q(1),
      Q => vec_rsc_0_0_i_q_d_bfwt(1),
      R => '0'
    );
\vec_rsc_0_0_i_q_d_bfwt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_0_q(20),
      Q => vec_rsc_0_0_i_q_d_bfwt(20),
      R => '0'
    );
\vec_rsc_0_0_i_q_d_bfwt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_0_q(21),
      Q => vec_rsc_0_0_i_q_d_bfwt(21),
      R => '0'
    );
\vec_rsc_0_0_i_q_d_bfwt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_0_q(22),
      Q => vec_rsc_0_0_i_q_d_bfwt(22),
      R => '0'
    );
\vec_rsc_0_0_i_q_d_bfwt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_0_q(23),
      Q => vec_rsc_0_0_i_q_d_bfwt(23),
      R => '0'
    );
\vec_rsc_0_0_i_q_d_bfwt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_0_q(24),
      Q => vec_rsc_0_0_i_q_d_bfwt(24),
      R => '0'
    );
\vec_rsc_0_0_i_q_d_bfwt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_0_q(25),
      Q => vec_rsc_0_0_i_q_d_bfwt(25),
      R => '0'
    );
\vec_rsc_0_0_i_q_d_bfwt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_0_q(26),
      Q => vec_rsc_0_0_i_q_d_bfwt(26),
      R => '0'
    );
\vec_rsc_0_0_i_q_d_bfwt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_0_q(27),
      Q => vec_rsc_0_0_i_q_d_bfwt(27),
      R => '0'
    );
\vec_rsc_0_0_i_q_d_bfwt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_0_q(28),
      Q => vec_rsc_0_0_i_q_d_bfwt(28),
      R => '0'
    );
\vec_rsc_0_0_i_q_d_bfwt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_0_q(29),
      Q => vec_rsc_0_0_i_q_d_bfwt(29),
      R => '0'
    );
\vec_rsc_0_0_i_q_d_bfwt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_0_q(2),
      Q => vec_rsc_0_0_i_q_d_bfwt(2),
      R => '0'
    );
\vec_rsc_0_0_i_q_d_bfwt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_0_q(30),
      Q => vec_rsc_0_0_i_q_d_bfwt(30),
      R => '0'
    );
\vec_rsc_0_0_i_q_d_bfwt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_0_q(31),
      Q => vec_rsc_0_0_i_q_d_bfwt(31),
      R => '0'
    );
\vec_rsc_0_0_i_q_d_bfwt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_0_q(3),
      Q => vec_rsc_0_0_i_q_d_bfwt(3),
      R => '0'
    );
\vec_rsc_0_0_i_q_d_bfwt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_0_q(4),
      Q => vec_rsc_0_0_i_q_d_bfwt(4),
      R => '0'
    );
\vec_rsc_0_0_i_q_d_bfwt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_0_q(5),
      Q => vec_rsc_0_0_i_q_d_bfwt(5),
      R => '0'
    );
\vec_rsc_0_0_i_q_d_bfwt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_0_q(6),
      Q => vec_rsc_0_0_i_q_d_bfwt(6),
      R => '0'
    );
\vec_rsc_0_0_i_q_d_bfwt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_0_q(7),
      Q => vec_rsc_0_0_i_q_d_bfwt(7),
      R => '0'
    );
\vec_rsc_0_0_i_q_d_bfwt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_0_q(8),
      Q => vec_rsc_0_0_i_q_d_bfwt(8),
      R => '0'
    );
\vec_rsc_0_0_i_q_d_bfwt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_0_q(9),
      Q => vec_rsc_0_0_i_q_d_bfwt(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_dp is
  port (
    vec_rsc_0_1_i_bcwt_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    vec_rsc_0_1_q_0_sp_1 : out STD_LOGIC;
    vec_rsc_0_1_q_2_sp_1 : out STD_LOGIC;
    vec_rsc_0_1_q_4_sp_1 : out STD_LOGIC;
    vec_rsc_0_1_q_8_sp_1 : out STD_LOGIC;
    vec_rsc_0_1_q_12_sp_1 : out STD_LOGIC;
    vec_rsc_0_1_q_15_sp_1 : out STD_LOGIC;
    vec_rsc_0_1_q_16_sp_1 : out STD_LOGIC;
    vec_rsc_0_1_q_18_sp_1 : out STD_LOGIC;
    vec_rsc_0_1_q_20_sp_1 : out STD_LOGIC;
    vec_rsc_0_1_q_24_sp_1 : out STD_LOGIC;
    vec_rsc_0_1_q_28_sp_1 : out STD_LOGIC;
    vec_rsc_0_1_q_31_sp_1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \vec_rsc_0_1_i_q_d_bfwt_reg[30]_0\ : out STD_LOGIC;
    \vec_rsc_0_1_i_q_d_bfwt_reg[29]_0\ : out STD_LOGIC;
    \vec_rsc_0_1_i_q_d_bfwt_reg[27]_0\ : out STD_LOGIC;
    \vec_rsc_0_1_i_q_d_bfwt_reg[26]_0\ : out STD_LOGIC;
    \vec_rsc_0_1_i_q_d_bfwt_reg[25]_0\ : out STD_LOGIC;
    \vec_rsc_0_1_i_q_d_bfwt_reg[23]_0\ : out STD_LOGIC;
    \vec_rsc_0_1_i_q_d_bfwt_reg[22]_0\ : out STD_LOGIC;
    \vec_rsc_0_1_i_q_d_bfwt_reg[21]_0\ : out STD_LOGIC;
    \vec_rsc_0_1_i_q_d_bfwt_reg[19]_0\ : out STD_LOGIC;
    \vec_rsc_0_1_i_q_d_bfwt_reg[17]_0\ : out STD_LOGIC;
    \vec_rsc_0_1_i_q_d_bfwt_reg[14]_0\ : out STD_LOGIC;
    \vec_rsc_0_1_i_q_d_bfwt_reg[13]_0\ : out STD_LOGIC;
    \vec_rsc_0_1_i_q_d_bfwt_reg[11]_0\ : out STD_LOGIC;
    \vec_rsc_0_1_i_q_d_bfwt_reg[10]_0\ : out STD_LOGIC;
    \vec_rsc_0_1_i_q_d_bfwt_reg[9]_0\ : out STD_LOGIC;
    \vec_rsc_0_1_i_q_d_bfwt_reg[7]_0\ : out STD_LOGIC;
    \vec_rsc_0_1_i_q_d_bfwt_reg[6]_0\ : out STD_LOGIC;
    \vec_rsc_0_1_i_q_d_bfwt_reg[5]_0\ : out STD_LOGIC;
    \vec_rsc_0_1_i_q_d_bfwt_reg[3]_0\ : out STD_LOGIC;
    \vec_rsc_0_1_i_q_d_bfwt_reg[1]_0\ : out STD_LOGIC;
    rst : in STD_LOGIC;
    vec_rsc_0_1_i_bcwt_reg_1 : in STD_LOGIC;
    clk : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[0]\ : in STD_LOGIC;
    vec_rsc_0_1_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_1_lpi_4_dfm_reg[28]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[0]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[2]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[2]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[4]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[4]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[8]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[8]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[12]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[12]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[15]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[15]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[16]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[16]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[18]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[18]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[20]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[20]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[24]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[24]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[28]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[28]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_dp : entity is "inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_dp";
end Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_dp;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_dp is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^vec_rsc_0_1_i_bcwt_reg_0\ : STD_LOGIC;
  signal vec_rsc_0_1_i_q_d_bfwt : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal vec_rsc_0_1_q_0_sn_1 : STD_LOGIC;
  signal vec_rsc_0_1_q_12_sn_1 : STD_LOGIC;
  signal vec_rsc_0_1_q_15_sn_1 : STD_LOGIC;
  signal vec_rsc_0_1_q_16_sn_1 : STD_LOGIC;
  signal vec_rsc_0_1_q_18_sn_1 : STD_LOGIC;
  signal vec_rsc_0_1_q_20_sn_1 : STD_LOGIC;
  signal vec_rsc_0_1_q_24_sn_1 : STD_LOGIC;
  signal vec_rsc_0_1_q_28_sn_1 : STD_LOGIC;
  signal vec_rsc_0_1_q_2_sn_1 : STD_LOGIC;
  signal vec_rsc_0_1_q_31_sn_1 : STD_LOGIC;
  signal vec_rsc_0_1_q_4_sn_1 : STD_LOGIC;
  signal vec_rsc_0_1_q_8_sn_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_1_lpi_4_dfm[10]_i_4\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \tmp_1_lpi_4_dfm[11]_i_6\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \tmp_1_lpi_4_dfm[13]_i_4\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \tmp_1_lpi_4_dfm[14]_i_4\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \tmp_1_lpi_4_dfm[17]_i_4\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \tmp_1_lpi_4_dfm[19]_i_4\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \tmp_1_lpi_4_dfm[1]_i_4\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \tmp_1_lpi_4_dfm[21]_i_4\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \tmp_1_lpi_4_dfm[22]_i_4\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \tmp_1_lpi_4_dfm[23]_i_4\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \tmp_1_lpi_4_dfm[25]_i_4\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \tmp_1_lpi_4_dfm[26]_i_4\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \tmp_1_lpi_4_dfm[27]_i_4\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \tmp_1_lpi_4_dfm[29]_i_5\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \tmp_1_lpi_4_dfm[30]_i_5\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \tmp_1_lpi_4_dfm[3]_i_4\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \tmp_1_lpi_4_dfm[5]_i_4\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \tmp_1_lpi_4_dfm[6]_i_4\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \tmp_1_lpi_4_dfm[7]_i_4\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \tmp_1_lpi_4_dfm[9]_i_4\ : label is "soft_lutpair177";
begin
  Q(0) <= \^q\(0);
  vec_rsc_0_1_i_bcwt_reg_0 <= \^vec_rsc_0_1_i_bcwt_reg_0\;
  vec_rsc_0_1_q_0_sp_1 <= vec_rsc_0_1_q_0_sn_1;
  vec_rsc_0_1_q_12_sp_1 <= vec_rsc_0_1_q_12_sn_1;
  vec_rsc_0_1_q_15_sp_1 <= vec_rsc_0_1_q_15_sn_1;
  vec_rsc_0_1_q_16_sp_1 <= vec_rsc_0_1_q_16_sn_1;
  vec_rsc_0_1_q_18_sp_1 <= vec_rsc_0_1_q_18_sn_1;
  vec_rsc_0_1_q_20_sp_1 <= vec_rsc_0_1_q_20_sn_1;
  vec_rsc_0_1_q_24_sp_1 <= vec_rsc_0_1_q_24_sn_1;
  vec_rsc_0_1_q_28_sp_1 <= vec_rsc_0_1_q_28_sn_1;
  vec_rsc_0_1_q_2_sp_1 <= vec_rsc_0_1_q_2_sn_1;
  vec_rsc_0_1_q_31_sp_1 <= vec_rsc_0_1_q_31_sn_1;
  vec_rsc_0_1_q_4_sp_1 <= vec_rsc_0_1_q_4_sn_1;
  vec_rsc_0_1_q_8_sp_1 <= vec_rsc_0_1_q_8_sn_1;
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => vec_rsc_0_1_q(12),
      I1 => \^vec_rsc_0_1_i_bcwt_reg_0\,
      I2 => vec_rsc_0_1_i_q_d_bfwt(12),
      I3 => \tmp_1_lpi_4_dfm_reg[28]\,
      O => vec_rsc_0_1_q_12_sn_1
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => vec_rsc_0_1_q(8),
      I1 => \^vec_rsc_0_1_i_bcwt_reg_0\,
      I2 => vec_rsc_0_1_i_q_d_bfwt(8),
      I3 => \tmp_1_lpi_4_dfm_reg[28]\,
      O => vec_rsc_0_1_q_8_sn_1
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => vec_rsc_0_1_q(15),
      I1 => \^vec_rsc_0_1_i_bcwt_reg_0\,
      I2 => vec_rsc_0_1_i_q_d_bfwt(15),
      I3 => \tmp_1_lpi_4_dfm_reg[28]\,
      O => vec_rsc_0_1_q_15_sn_1
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => vec_rsc_0_1_q(20),
      I1 => \^vec_rsc_0_1_i_bcwt_reg_0\,
      I2 => vec_rsc_0_1_i_q_d_bfwt(20),
      I3 => \tmp_1_lpi_4_dfm_reg[28]\,
      O => vec_rsc_0_1_q_20_sn_1
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => vec_rsc_0_1_q(18),
      I1 => \^vec_rsc_0_1_i_bcwt_reg_0\,
      I2 => vec_rsc_0_1_i_q_d_bfwt(18),
      I3 => \tmp_1_lpi_4_dfm_reg[28]\,
      O => vec_rsc_0_1_q_18_sn_1
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => vec_rsc_0_1_q(16),
      I1 => \^vec_rsc_0_1_i_bcwt_reg_0\,
      I2 => vec_rsc_0_1_i_q_d_bfwt(16),
      I3 => \tmp_1_lpi_4_dfm_reg[28]\,
      O => vec_rsc_0_1_q_16_sn_1
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => vec_rsc_0_1_q(31),
      I1 => \^vec_rsc_0_1_i_bcwt_reg_0\,
      I2 => \^q\(0),
      I3 => \tmp_1_lpi_4_dfm_reg[28]\,
      O => vec_rsc_0_1_q_31_sn_1
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => vec_rsc_0_1_q(28),
      I1 => \^vec_rsc_0_1_i_bcwt_reg_0\,
      I2 => vec_rsc_0_1_i_q_d_bfwt(28),
      I3 => \tmp_1_lpi_4_dfm_reg[28]\,
      O => vec_rsc_0_1_q_28_sn_1
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => vec_rsc_0_1_q(24),
      I1 => \^vec_rsc_0_1_i_bcwt_reg_0\,
      I2 => vec_rsc_0_1_i_q_d_bfwt(24),
      I3 => \tmp_1_lpi_4_dfm_reg[28]\,
      O => vec_rsc_0_1_q_24_sn_1
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => vec_rsc_0_1_q(4),
      I1 => \^vec_rsc_0_1_i_bcwt_reg_0\,
      I2 => vec_rsc_0_1_i_q_d_bfwt(4),
      I3 => \tmp_1_lpi_4_dfm_reg[28]\,
      O => vec_rsc_0_1_q_4_sn_1
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => vec_rsc_0_1_q(2),
      I1 => \^vec_rsc_0_1_i_bcwt_reg_0\,
      I2 => vec_rsc_0_1_i_q_d_bfwt(2),
      I3 => \tmp_1_lpi_4_dfm_reg[28]\,
      O => vec_rsc_0_1_q_2_sn_1
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => vec_rsc_0_1_q(0),
      I1 => \^vec_rsc_0_1_i_bcwt_reg_0\,
      I2 => vec_rsc_0_1_i_q_d_bfwt(0),
      I3 => \tmp_1_lpi_4_dfm_reg[28]\,
      O => vec_rsc_0_1_q_0_sn_1
    );
\tmp_1_lpi_4_dfm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAFEAE"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[0]\,
      I1 => vec_rsc_0_1_q(0),
      I2 => \^vec_rsc_0_1_i_bcwt_reg_0\,
      I3 => vec_rsc_0_1_i_q_d_bfwt(0),
      I4 => \tmp_1_lpi_4_dfm_reg[28]\,
      I5 => \tmp_1_lpi_4_dfm_reg[0]_0\,
      O => D(0)
    );
\tmp_1_lpi_4_dfm[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsc_0_1_i_q_d_bfwt(10),
      I1 => \^vec_rsc_0_1_i_bcwt_reg_0\,
      I2 => vec_rsc_0_1_q(10),
      O => \vec_rsc_0_1_i_q_d_bfwt_reg[10]_0\
    );
\tmp_1_lpi_4_dfm[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsc_0_1_i_q_d_bfwt(11),
      I1 => \^vec_rsc_0_1_i_bcwt_reg_0\,
      I2 => vec_rsc_0_1_q(11),
      O => \vec_rsc_0_1_i_q_d_bfwt_reg[11]_0\
    );
\tmp_1_lpi_4_dfm[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAFEAE"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[12]\,
      I1 => vec_rsc_0_1_q(12),
      I2 => \^vec_rsc_0_1_i_bcwt_reg_0\,
      I3 => vec_rsc_0_1_i_q_d_bfwt(12),
      I4 => \tmp_1_lpi_4_dfm_reg[28]\,
      I5 => \tmp_1_lpi_4_dfm_reg[12]_0\,
      O => D(4)
    );
\tmp_1_lpi_4_dfm[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsc_0_1_i_q_d_bfwt(13),
      I1 => \^vec_rsc_0_1_i_bcwt_reg_0\,
      I2 => vec_rsc_0_1_q(13),
      O => \vec_rsc_0_1_i_q_d_bfwt_reg[13]_0\
    );
\tmp_1_lpi_4_dfm[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsc_0_1_i_q_d_bfwt(14),
      I1 => \^vec_rsc_0_1_i_bcwt_reg_0\,
      I2 => vec_rsc_0_1_q(14),
      O => \vec_rsc_0_1_i_q_d_bfwt_reg[14]_0\
    );
\tmp_1_lpi_4_dfm[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAFEAE"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[15]\,
      I1 => vec_rsc_0_1_q(15),
      I2 => \^vec_rsc_0_1_i_bcwt_reg_0\,
      I3 => vec_rsc_0_1_i_q_d_bfwt(15),
      I4 => \tmp_1_lpi_4_dfm_reg[28]\,
      I5 => \tmp_1_lpi_4_dfm_reg[15]_0\,
      O => D(5)
    );
\tmp_1_lpi_4_dfm[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAFEAE"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[16]\,
      I1 => vec_rsc_0_1_q(16),
      I2 => \^vec_rsc_0_1_i_bcwt_reg_0\,
      I3 => vec_rsc_0_1_i_q_d_bfwt(16),
      I4 => \tmp_1_lpi_4_dfm_reg[28]\,
      I5 => \tmp_1_lpi_4_dfm_reg[16]_0\,
      O => D(6)
    );
\tmp_1_lpi_4_dfm[17]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsc_0_1_i_q_d_bfwt(17),
      I1 => \^vec_rsc_0_1_i_bcwt_reg_0\,
      I2 => vec_rsc_0_1_q(17),
      O => \vec_rsc_0_1_i_q_d_bfwt_reg[17]_0\
    );
\tmp_1_lpi_4_dfm[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAFEAE"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[18]\,
      I1 => vec_rsc_0_1_q(18),
      I2 => \^vec_rsc_0_1_i_bcwt_reg_0\,
      I3 => vec_rsc_0_1_i_q_d_bfwt(18),
      I4 => \tmp_1_lpi_4_dfm_reg[28]\,
      I5 => \tmp_1_lpi_4_dfm_reg[18]_0\,
      O => D(7)
    );
\tmp_1_lpi_4_dfm[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsc_0_1_i_q_d_bfwt(19),
      I1 => \^vec_rsc_0_1_i_bcwt_reg_0\,
      I2 => vec_rsc_0_1_q(19),
      O => \vec_rsc_0_1_i_q_d_bfwt_reg[19]_0\
    );
\tmp_1_lpi_4_dfm[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsc_0_1_i_q_d_bfwt(1),
      I1 => \^vec_rsc_0_1_i_bcwt_reg_0\,
      I2 => vec_rsc_0_1_q(1),
      O => \vec_rsc_0_1_i_q_d_bfwt_reg[1]_0\
    );
\tmp_1_lpi_4_dfm[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAFEAE"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[20]\,
      I1 => vec_rsc_0_1_q(20),
      I2 => \^vec_rsc_0_1_i_bcwt_reg_0\,
      I3 => vec_rsc_0_1_i_q_d_bfwt(20),
      I4 => \tmp_1_lpi_4_dfm_reg[28]\,
      I5 => \tmp_1_lpi_4_dfm_reg[20]_0\,
      O => D(8)
    );
\tmp_1_lpi_4_dfm[21]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsc_0_1_i_q_d_bfwt(21),
      I1 => \^vec_rsc_0_1_i_bcwt_reg_0\,
      I2 => vec_rsc_0_1_q(21),
      O => \vec_rsc_0_1_i_q_d_bfwt_reg[21]_0\
    );
\tmp_1_lpi_4_dfm[22]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsc_0_1_i_q_d_bfwt(22),
      I1 => \^vec_rsc_0_1_i_bcwt_reg_0\,
      I2 => vec_rsc_0_1_q(22),
      O => \vec_rsc_0_1_i_q_d_bfwt_reg[22]_0\
    );
\tmp_1_lpi_4_dfm[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsc_0_1_i_q_d_bfwt(23),
      I1 => \^vec_rsc_0_1_i_bcwt_reg_0\,
      I2 => vec_rsc_0_1_q(23),
      O => \vec_rsc_0_1_i_q_d_bfwt_reg[23]_0\
    );
\tmp_1_lpi_4_dfm[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAFEAE"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[24]\,
      I1 => vec_rsc_0_1_q(24),
      I2 => \^vec_rsc_0_1_i_bcwt_reg_0\,
      I3 => vec_rsc_0_1_i_q_d_bfwt(24),
      I4 => \tmp_1_lpi_4_dfm_reg[28]\,
      I5 => \tmp_1_lpi_4_dfm_reg[24]_0\,
      O => D(9)
    );
\tmp_1_lpi_4_dfm[25]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsc_0_1_i_q_d_bfwt(25),
      I1 => \^vec_rsc_0_1_i_bcwt_reg_0\,
      I2 => vec_rsc_0_1_q(25),
      O => \vec_rsc_0_1_i_q_d_bfwt_reg[25]_0\
    );
\tmp_1_lpi_4_dfm[26]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsc_0_1_i_q_d_bfwt(26),
      I1 => \^vec_rsc_0_1_i_bcwt_reg_0\,
      I2 => vec_rsc_0_1_q(26),
      O => \vec_rsc_0_1_i_q_d_bfwt_reg[26]_0\
    );
\tmp_1_lpi_4_dfm[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsc_0_1_i_q_d_bfwt(27),
      I1 => \^vec_rsc_0_1_i_bcwt_reg_0\,
      I2 => vec_rsc_0_1_q(27),
      O => \vec_rsc_0_1_i_q_d_bfwt_reg[27]_0\
    );
\tmp_1_lpi_4_dfm[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAFEAE"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[28]_0\,
      I1 => vec_rsc_0_1_q(28),
      I2 => \^vec_rsc_0_1_i_bcwt_reg_0\,
      I3 => vec_rsc_0_1_i_q_d_bfwt(28),
      I4 => \tmp_1_lpi_4_dfm_reg[28]\,
      I5 => \tmp_1_lpi_4_dfm_reg[28]_1\,
      O => D(10)
    );
\tmp_1_lpi_4_dfm[29]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsc_0_1_i_q_d_bfwt(29),
      I1 => \^vec_rsc_0_1_i_bcwt_reg_0\,
      I2 => vec_rsc_0_1_q(29),
      O => \vec_rsc_0_1_i_q_d_bfwt_reg[29]_0\
    );
\tmp_1_lpi_4_dfm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAFEAE"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[2]\,
      I1 => vec_rsc_0_1_q(2),
      I2 => \^vec_rsc_0_1_i_bcwt_reg_0\,
      I3 => vec_rsc_0_1_i_q_d_bfwt(2),
      I4 => \tmp_1_lpi_4_dfm_reg[28]\,
      I5 => \tmp_1_lpi_4_dfm_reg[2]_0\,
      O => D(1)
    );
\tmp_1_lpi_4_dfm[30]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsc_0_1_i_q_d_bfwt(30),
      I1 => \^vec_rsc_0_1_i_bcwt_reg_0\,
      I2 => vec_rsc_0_1_q(30),
      O => \vec_rsc_0_1_i_q_d_bfwt_reg[30]_0\
    );
\tmp_1_lpi_4_dfm[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsc_0_1_i_q_d_bfwt(3),
      I1 => \^vec_rsc_0_1_i_bcwt_reg_0\,
      I2 => vec_rsc_0_1_q(3),
      O => \vec_rsc_0_1_i_q_d_bfwt_reg[3]_0\
    );
\tmp_1_lpi_4_dfm[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAFEAE"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[4]\,
      I1 => vec_rsc_0_1_q(4),
      I2 => \^vec_rsc_0_1_i_bcwt_reg_0\,
      I3 => vec_rsc_0_1_i_q_d_bfwt(4),
      I4 => \tmp_1_lpi_4_dfm_reg[28]\,
      I5 => \tmp_1_lpi_4_dfm_reg[4]_0\,
      O => D(2)
    );
\tmp_1_lpi_4_dfm[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsc_0_1_i_q_d_bfwt(5),
      I1 => \^vec_rsc_0_1_i_bcwt_reg_0\,
      I2 => vec_rsc_0_1_q(5),
      O => \vec_rsc_0_1_i_q_d_bfwt_reg[5]_0\
    );
\tmp_1_lpi_4_dfm[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsc_0_1_i_q_d_bfwt(6),
      I1 => \^vec_rsc_0_1_i_bcwt_reg_0\,
      I2 => vec_rsc_0_1_q(6),
      O => \vec_rsc_0_1_i_q_d_bfwt_reg[6]_0\
    );
\tmp_1_lpi_4_dfm[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsc_0_1_i_q_d_bfwt(7),
      I1 => \^vec_rsc_0_1_i_bcwt_reg_0\,
      I2 => vec_rsc_0_1_q(7),
      O => \vec_rsc_0_1_i_q_d_bfwt_reg[7]_0\
    );
\tmp_1_lpi_4_dfm[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAFEAE"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[8]\,
      I1 => vec_rsc_0_1_q(8),
      I2 => \^vec_rsc_0_1_i_bcwt_reg_0\,
      I3 => vec_rsc_0_1_i_q_d_bfwt(8),
      I4 => \tmp_1_lpi_4_dfm_reg[28]\,
      I5 => \tmp_1_lpi_4_dfm_reg[8]_0\,
      O => D(3)
    );
\tmp_1_lpi_4_dfm[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsc_0_1_i_q_d_bfwt(9),
      I1 => \^vec_rsc_0_1_i_bcwt_reg_0\,
      I2 => vec_rsc_0_1_q(9),
      O => \vec_rsc_0_1_i_q_d_bfwt_reg[9]_0\
    );
vec_rsc_0_1_i_bcwt_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => vec_rsc_0_1_i_bcwt_reg_1,
      Q => \^vec_rsc_0_1_i_bcwt_reg_0\,
      R => rst
    );
\vec_rsc_0_1_i_q_d_bfwt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_1_q(0),
      Q => vec_rsc_0_1_i_q_d_bfwt(0),
      R => '0'
    );
\vec_rsc_0_1_i_q_d_bfwt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_1_q(10),
      Q => vec_rsc_0_1_i_q_d_bfwt(10),
      R => '0'
    );
\vec_rsc_0_1_i_q_d_bfwt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_1_q(11),
      Q => vec_rsc_0_1_i_q_d_bfwt(11),
      R => '0'
    );
\vec_rsc_0_1_i_q_d_bfwt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_1_q(12),
      Q => vec_rsc_0_1_i_q_d_bfwt(12),
      R => '0'
    );
\vec_rsc_0_1_i_q_d_bfwt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_1_q(13),
      Q => vec_rsc_0_1_i_q_d_bfwt(13),
      R => '0'
    );
\vec_rsc_0_1_i_q_d_bfwt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_1_q(14),
      Q => vec_rsc_0_1_i_q_d_bfwt(14),
      R => '0'
    );
\vec_rsc_0_1_i_q_d_bfwt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_1_q(15),
      Q => vec_rsc_0_1_i_q_d_bfwt(15),
      R => '0'
    );
\vec_rsc_0_1_i_q_d_bfwt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_1_q(16),
      Q => vec_rsc_0_1_i_q_d_bfwt(16),
      R => '0'
    );
\vec_rsc_0_1_i_q_d_bfwt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_1_q(17),
      Q => vec_rsc_0_1_i_q_d_bfwt(17),
      R => '0'
    );
\vec_rsc_0_1_i_q_d_bfwt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_1_q(18),
      Q => vec_rsc_0_1_i_q_d_bfwt(18),
      R => '0'
    );
\vec_rsc_0_1_i_q_d_bfwt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_1_q(19),
      Q => vec_rsc_0_1_i_q_d_bfwt(19),
      R => '0'
    );
\vec_rsc_0_1_i_q_d_bfwt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_1_q(1),
      Q => vec_rsc_0_1_i_q_d_bfwt(1),
      R => '0'
    );
\vec_rsc_0_1_i_q_d_bfwt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_1_q(20),
      Q => vec_rsc_0_1_i_q_d_bfwt(20),
      R => '0'
    );
\vec_rsc_0_1_i_q_d_bfwt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_1_q(21),
      Q => vec_rsc_0_1_i_q_d_bfwt(21),
      R => '0'
    );
\vec_rsc_0_1_i_q_d_bfwt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_1_q(22),
      Q => vec_rsc_0_1_i_q_d_bfwt(22),
      R => '0'
    );
\vec_rsc_0_1_i_q_d_bfwt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_1_q(23),
      Q => vec_rsc_0_1_i_q_d_bfwt(23),
      R => '0'
    );
\vec_rsc_0_1_i_q_d_bfwt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_1_q(24),
      Q => vec_rsc_0_1_i_q_d_bfwt(24),
      R => '0'
    );
\vec_rsc_0_1_i_q_d_bfwt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_1_q(25),
      Q => vec_rsc_0_1_i_q_d_bfwt(25),
      R => '0'
    );
\vec_rsc_0_1_i_q_d_bfwt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_1_q(26),
      Q => vec_rsc_0_1_i_q_d_bfwt(26),
      R => '0'
    );
\vec_rsc_0_1_i_q_d_bfwt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_1_q(27),
      Q => vec_rsc_0_1_i_q_d_bfwt(27),
      R => '0'
    );
\vec_rsc_0_1_i_q_d_bfwt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_1_q(28),
      Q => vec_rsc_0_1_i_q_d_bfwt(28),
      R => '0'
    );
\vec_rsc_0_1_i_q_d_bfwt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_1_q(29),
      Q => vec_rsc_0_1_i_q_d_bfwt(29),
      R => '0'
    );
\vec_rsc_0_1_i_q_d_bfwt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_1_q(2),
      Q => vec_rsc_0_1_i_q_d_bfwt(2),
      R => '0'
    );
\vec_rsc_0_1_i_q_d_bfwt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_1_q(30),
      Q => vec_rsc_0_1_i_q_d_bfwt(30),
      R => '0'
    );
\vec_rsc_0_1_i_q_d_bfwt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_1_q(31),
      Q => \^q\(0),
      R => '0'
    );
\vec_rsc_0_1_i_q_d_bfwt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_1_q(3),
      Q => vec_rsc_0_1_i_q_d_bfwt(3),
      R => '0'
    );
\vec_rsc_0_1_i_q_d_bfwt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_1_q(4),
      Q => vec_rsc_0_1_i_q_d_bfwt(4),
      R => '0'
    );
\vec_rsc_0_1_i_q_d_bfwt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_1_q(5),
      Q => vec_rsc_0_1_i_q_d_bfwt(5),
      R => '0'
    );
\vec_rsc_0_1_i_q_d_bfwt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_1_q(6),
      Q => vec_rsc_0_1_i_q_d_bfwt(6),
      R => '0'
    );
\vec_rsc_0_1_i_q_d_bfwt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_1_q(7),
      Q => vec_rsc_0_1_i_q_d_bfwt(7),
      R => '0'
    );
\vec_rsc_0_1_i_q_d_bfwt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_1_q(8),
      Q => vec_rsc_0_1_i_q_d_bfwt(8),
      R => '0'
    );
\vec_rsc_0_1_i_q_d_bfwt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_1_q(9),
      Q => vec_rsc_0_1_i_q_d_bfwt(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_dp is
  port (
    vec_rsc_0_2_i_bcwt_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    vec_rsc_0_2_q_1_sp_1 : out STD_LOGIC;
    \vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    vec_rsc_0_2_q_3_sp_1 : out STD_LOGIC;
    vec_rsc_0_2_q_5_sp_1 : out STD_LOGIC;
    vec_rsc_0_2_q_6_sp_1 : out STD_LOGIC;
    vec_rsc_0_2_q_7_sp_1 : out STD_LOGIC;
    vec_rsc_0_2_q_9_sp_1 : out STD_LOGIC;
    vec_rsc_0_2_q_10_sp_1 : out STD_LOGIC;
    vec_rsc_0_2_q_13_sp_1 : out STD_LOGIC;
    vec_rsc_0_2_q_14_sp_1 : out STD_LOGIC;
    vec_rsc_0_2_q_17_sp_1 : out STD_LOGIC;
    vec_rsc_0_2_q_19_sp_1 : out STD_LOGIC;
    vec_rsc_0_2_q_21_sp_1 : out STD_LOGIC;
    vec_rsc_0_2_q_22_sp_1 : out STD_LOGIC;
    vec_rsc_0_2_q_23_sp_1 : out STD_LOGIC;
    vec_rsc_0_2_q_25_sp_1 : out STD_LOGIC;
    vec_rsc_0_2_q_26_sp_1 : out STD_LOGIC;
    vec_rsc_0_2_q_27_sp_1 : out STD_LOGIC;
    vec_rsc_0_2_q_29_sp_1 : out STD_LOGIC;
    vec_rsc_0_2_q_30_sp_1 : out STD_LOGIC;
    \vec_rsc_0_2_i_q_d_bfwt_reg[28]_0\ : out STD_LOGIC;
    \vec_rsc_0_2_i_q_d_bfwt_reg[18]_0\ : out STD_LOGIC;
    \vec_rsc_0_2_i_q_d_bfwt_reg[16]_0\ : out STD_LOGIC;
    \vec_rsc_0_2_i_q_d_bfwt_reg[8]_0\ : out STD_LOGIC;
    \vec_rsc_0_2_i_q_d_bfwt_reg[2]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_1_lpi_4_dfm_reg[14]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_1_lpi_4_dfm_reg[23]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_1_lpi_4_dfm_reg[30]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rst : in STD_LOGIC;
    vec_rsc_0_2_i_bcwt_reg_1 : in STD_LOGIC;
    clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \return_rsci_d_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    vec_rsc_0_2_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    nl_modulo_sub_cmp_base_rsc_dat_carry_i_7 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_0 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_1 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_2 : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    nl_modulo_add_cmp_base_rsc_dat_carry_3 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_4 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_5 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_6 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_7 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_8 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_9 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_10 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_11 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_12 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_13 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_14 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_15 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_16 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_17 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_18 : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_1\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_2\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_3\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_4\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_5\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_6\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_7\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_8\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_9\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_10\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_11\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_12\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_13\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_14\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_1\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_2\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_3\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_4\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_5\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_6\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_7\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_8\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_9\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_10\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_11\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_12\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_13\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_14\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_15\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_16\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_17\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_18\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_1\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_2\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_3\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_4\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_5\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_6\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_7\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_8\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_9\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_10\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_11\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_12\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_13\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_14\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_15\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_16\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_17\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_18\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_19\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_dp : entity is "inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_dp";
end Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_dp;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_dp is
  signal \return_rsci_d[31]_i_2_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_3_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_4_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_5_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_6_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_7_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_8_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_9_n_0\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \^vec_rsc_0_2_i_bcwt_reg_0\ : STD_LOGIC;
  signal vec_rsc_0_2_i_q_d_bfwt : STD_LOGIC_VECTOR ( 28 downto 2 );
  signal \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal vec_rsc_0_2_q_10_sn_1 : STD_LOGIC;
  signal vec_rsc_0_2_q_13_sn_1 : STD_LOGIC;
  signal vec_rsc_0_2_q_14_sn_1 : STD_LOGIC;
  signal vec_rsc_0_2_q_17_sn_1 : STD_LOGIC;
  signal vec_rsc_0_2_q_19_sn_1 : STD_LOGIC;
  signal vec_rsc_0_2_q_1_sn_1 : STD_LOGIC;
  signal vec_rsc_0_2_q_21_sn_1 : STD_LOGIC;
  signal vec_rsc_0_2_q_22_sn_1 : STD_LOGIC;
  signal vec_rsc_0_2_q_23_sn_1 : STD_LOGIC;
  signal vec_rsc_0_2_q_25_sn_1 : STD_LOGIC;
  signal vec_rsc_0_2_q_26_sn_1 : STD_LOGIC;
  signal vec_rsc_0_2_q_27_sn_1 : STD_LOGIC;
  signal vec_rsc_0_2_q_29_sn_1 : STD_LOGIC;
  signal vec_rsc_0_2_q_30_sn_1 : STD_LOGIC;
  signal vec_rsc_0_2_q_3_sn_1 : STD_LOGIC;
  signal vec_rsc_0_2_q_5_sn_1 : STD_LOGIC;
  signal vec_rsc_0_2_q_6_sn_1 : STD_LOGIC;
  signal vec_rsc_0_2_q_7_sn_1 : STD_LOGIC;
  signal vec_rsc_0_2_q_9_sn_1 : STD_LOGIC;
  signal \NLW_return_rsci_d_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_1_lpi_4_dfm[16]_i_4\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \tmp_1_lpi_4_dfm[18]_i_4\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \tmp_1_lpi_4_dfm[28]_i_4\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \tmp_1_lpi_4_dfm[8]_i_4\ : label is "soft_lutpair181";
begin
  vec_rsc_0_2_i_bcwt_reg_0 <= \^vec_rsc_0_2_i_bcwt_reg_0\;
  \vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(26 downto 0) <= \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(26 downto 0);
  vec_rsc_0_2_q_10_sp_1 <= vec_rsc_0_2_q_10_sn_1;
  vec_rsc_0_2_q_13_sp_1 <= vec_rsc_0_2_q_13_sn_1;
  vec_rsc_0_2_q_14_sp_1 <= vec_rsc_0_2_q_14_sn_1;
  vec_rsc_0_2_q_17_sp_1 <= vec_rsc_0_2_q_17_sn_1;
  vec_rsc_0_2_q_19_sp_1 <= vec_rsc_0_2_q_19_sn_1;
  vec_rsc_0_2_q_1_sp_1 <= vec_rsc_0_2_q_1_sn_1;
  vec_rsc_0_2_q_21_sp_1 <= vec_rsc_0_2_q_21_sn_1;
  vec_rsc_0_2_q_22_sp_1 <= vec_rsc_0_2_q_22_sn_1;
  vec_rsc_0_2_q_23_sp_1 <= vec_rsc_0_2_q_23_sn_1;
  vec_rsc_0_2_q_25_sp_1 <= vec_rsc_0_2_q_25_sn_1;
  vec_rsc_0_2_q_26_sp_1 <= vec_rsc_0_2_q_26_sn_1;
  vec_rsc_0_2_q_27_sp_1 <= vec_rsc_0_2_q_27_sn_1;
  vec_rsc_0_2_q_29_sp_1 <= vec_rsc_0_2_q_29_sn_1;
  vec_rsc_0_2_q_30_sp_1 <= vec_rsc_0_2_q_30_sn_1;
  vec_rsc_0_2_q_3_sp_1 <= vec_rsc_0_2_q_3_sn_1;
  vec_rsc_0_2_q_5_sp_1 <= vec_rsc_0_2_q_5_sn_1;
  vec_rsc_0_2_q_6_sp_1 <= vec_rsc_0_2_q_6_sn_1;
  vec_rsc_0_2_q_7_sp_1 <= vec_rsc_0_2_q_7_sn_1;
  vec_rsc_0_2_q_9_sp_1 <= vec_rsc_0_2_q_9_sn_1;
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => vec_rsc_0_2_q(14),
      I1 => \^vec_rsc_0_2_i_bcwt_reg_0\,
      I2 => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(12),
      I3 => nl_modulo_sub_cmp_base_rsc_dat_carry_i_7,
      O => vec_rsc_0_2_q_14_sn_1
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => vec_rsc_0_2_q(13),
      I1 => \^vec_rsc_0_2_i_bcwt_reg_0\,
      I2 => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(11),
      I3 => nl_modulo_sub_cmp_base_rsc_dat_carry_i_7,
      O => vec_rsc_0_2_q_13_sn_1
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => vec_rsc_0_2_q_14_sn_1,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_11\,
      I2 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_12\,
      I3 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_13\,
      I4 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_14\,
      I5 => \nl_modulo_add_cmp_base_rsc_dat_carry__2\(8),
      O => \tmp_1_lpi_4_dfm_reg[14]\(3)
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => vec_rsc_0_2_q(10),
      I1 => \^vec_rsc_0_2_i_bcwt_reg_0\,
      I2 => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(8),
      I3 => nl_modulo_sub_cmp_base_rsc_dat_carry_i_7,
      O => vec_rsc_0_2_q_10_sn_1
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => vec_rsc_0_2_q_13_sn_1,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_7\,
      I2 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_8\,
      I3 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_9\,
      I4 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_10\,
      I5 => \nl_modulo_add_cmp_base_rsc_dat_carry__2\(7),
      O => \tmp_1_lpi_4_dfm_reg[14]\(2)
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => vec_rsc_0_2_q(9),
      I1 => \^vec_rsc_0_2_i_bcwt_reg_0\,
      I2 => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(7),
      I3 => nl_modulo_sub_cmp_base_rsc_dat_carry_i_7,
      O => vec_rsc_0_2_q_9_sn_1
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => vec_rsc_0_2_q_10_sn_1,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_3\,
      I2 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_4\,
      I3 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_5\,
      I4 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_6\,
      I5 => \nl_modulo_add_cmp_base_rsc_dat_carry__2\(6),
      O => \tmp_1_lpi_4_dfm_reg[14]\(1)
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => vec_rsc_0_2_q_9_sn_1,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__0\,
      I2 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_0\,
      I3 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_1\,
      I4 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_2\,
      I5 => \nl_modulo_add_cmp_base_rsc_dat_carry__2\(5),
      O => \tmp_1_lpi_4_dfm_reg[14]\(0)
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => vec_rsc_0_2_q_23_sn_1,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_15\,
      I2 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_16\,
      I3 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_17\,
      I4 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_18\,
      I5 => \nl_modulo_add_cmp_base_rsc_dat_carry__2\(13),
      O => \tmp_1_lpi_4_dfm_reg[23]\(4)
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => vec_rsc_0_2_q(22),
      I1 => \^vec_rsc_0_2_i_bcwt_reg_0\,
      I2 => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(18),
      I3 => nl_modulo_sub_cmp_base_rsc_dat_carry_i_7,
      O => vec_rsc_0_2_q_22_sn_1
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => vec_rsc_0_2_q(21),
      I1 => \^vec_rsc_0_2_i_bcwt_reg_0\,
      I2 => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(17),
      I3 => nl_modulo_sub_cmp_base_rsc_dat_carry_i_7,
      O => vec_rsc_0_2_q_21_sn_1
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => vec_rsc_0_2_q_22_sn_1,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_11\,
      I2 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_12\,
      I3 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_13\,
      I4 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_14\,
      I5 => \nl_modulo_add_cmp_base_rsc_dat_carry__2\(12),
      O => \tmp_1_lpi_4_dfm_reg[23]\(3)
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => vec_rsc_0_2_q(19),
      I1 => \^vec_rsc_0_2_i_bcwt_reg_0\,
      I2 => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(15),
      I3 => nl_modulo_sub_cmp_base_rsc_dat_carry_i_7,
      O => vec_rsc_0_2_q_19_sn_1
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => vec_rsc_0_2_q_21_sn_1,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_7\,
      I2 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_8\,
      I3 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_9\,
      I4 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_10\,
      I5 => \nl_modulo_add_cmp_base_rsc_dat_carry__2\(11),
      O => \tmp_1_lpi_4_dfm_reg[23]\(2)
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => vec_rsc_0_2_q(17),
      I1 => \^vec_rsc_0_2_i_bcwt_reg_0\,
      I2 => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(14),
      I3 => nl_modulo_sub_cmp_base_rsc_dat_carry_i_7,
      O => vec_rsc_0_2_q_17_sn_1
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => vec_rsc_0_2_q_19_sn_1,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_3\,
      I2 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_4\,
      I3 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_5\,
      I4 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_6\,
      I5 => \nl_modulo_add_cmp_base_rsc_dat_carry__2\(10),
      O => \tmp_1_lpi_4_dfm_reg[23]\(1)
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => vec_rsc_0_2_q_17_sn_1,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__1\,
      I2 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_0\,
      I3 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_1\,
      I4 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_2\,
      I5 => \nl_modulo_add_cmp_base_rsc_dat_carry__2\(9),
      O => \tmp_1_lpi_4_dfm_reg[23]\(0)
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => vec_rsc_0_2_q(23),
      I1 => \^vec_rsc_0_2_i_bcwt_reg_0\,
      I2 => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(19),
      I3 => nl_modulo_sub_cmp_base_rsc_dat_carry_i_7,
      O => vec_rsc_0_2_q_23_sn_1
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => vec_rsc_0_2_q(30),
      I1 => \^vec_rsc_0_2_i_bcwt_reg_0\,
      I2 => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(25),
      I3 => nl_modulo_sub_cmp_base_rsc_dat_carry_i_7,
      O => vec_rsc_0_2_q_30_sn_1
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => vec_rsc_0_2_q(29),
      I1 => \^vec_rsc_0_2_i_bcwt_reg_0\,
      I2 => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(24),
      I3 => nl_modulo_sub_cmp_base_rsc_dat_carry_i_7,
      O => vec_rsc_0_2_q_29_sn_1
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => vec_rsc_0_2_q_30_sn_1,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_16\,
      I2 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_17\,
      I3 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_18\,
      I4 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_19\,
      I5 => \nl_modulo_add_cmp_base_rsc_dat_carry__2\(18),
      O => \tmp_1_lpi_4_dfm_reg[30]\(4)
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => vec_rsc_0_2_q(27),
      I1 => \^vec_rsc_0_2_i_bcwt_reg_0\,
      I2 => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(23),
      I3 => nl_modulo_sub_cmp_base_rsc_dat_carry_i_7,
      O => vec_rsc_0_2_q_27_sn_1
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => vec_rsc_0_2_q(26),
      I1 => \^vec_rsc_0_2_i_bcwt_reg_0\,
      I2 => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(22),
      I3 => nl_modulo_sub_cmp_base_rsc_dat_carry_i_7,
      O => vec_rsc_0_2_q_26_sn_1
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => vec_rsc_0_2_q_29_sn_1,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_12\,
      I2 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_13\,
      I3 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_14\,
      I4 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_15\,
      I5 => \nl_modulo_add_cmp_base_rsc_dat_carry__2\(17),
      O => \tmp_1_lpi_4_dfm_reg[30]\(3)
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => vec_rsc_0_2_q(25),
      I1 => \^vec_rsc_0_2_i_bcwt_reg_0\,
      I2 => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(21),
      I3 => nl_modulo_sub_cmp_base_rsc_dat_carry_i_7,
      O => vec_rsc_0_2_q_25_sn_1
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => vec_rsc_0_2_q_27_sn_1,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_8\,
      I2 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_9\,
      I3 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_10\,
      I4 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_11\,
      I5 => \nl_modulo_add_cmp_base_rsc_dat_carry__2\(16),
      O => \tmp_1_lpi_4_dfm_reg[30]\(2)
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => vec_rsc_0_2_q_26_sn_1,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_4\,
      I2 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_5\,
      I3 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_6\,
      I4 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_7\,
      I5 => \nl_modulo_add_cmp_base_rsc_dat_carry__2\(15),
      O => \tmp_1_lpi_4_dfm_reg[30]\(1)
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => vec_rsc_0_2_q_25_sn_1,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_0\,
      I2 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_1\,
      I3 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_2\,
      I4 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_3\,
      I5 => \nl_modulo_add_cmp_base_rsc_dat_carry__2\(14),
      O => \tmp_1_lpi_4_dfm_reg[30]\(0)
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => vec_rsc_0_2_q_7_sn_1,
      I1 => nl_modulo_add_cmp_base_rsc_dat_carry_15,
      I2 => nl_modulo_add_cmp_base_rsc_dat_carry_16,
      I3 => nl_modulo_add_cmp_base_rsc_dat_carry_17,
      I4 => nl_modulo_add_cmp_base_rsc_dat_carry_18,
      I5 => \nl_modulo_add_cmp_base_rsc_dat_carry__2\(4),
      O => S(4)
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => vec_rsc_0_2_q(6),
      I1 => \^vec_rsc_0_2_i_bcwt_reg_0\,
      I2 => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(5),
      I3 => nl_modulo_sub_cmp_base_rsc_dat_carry_i_7,
      O => vec_rsc_0_2_q_6_sn_1
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => vec_rsc_0_2_q(5),
      I1 => \^vec_rsc_0_2_i_bcwt_reg_0\,
      I2 => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(4),
      I3 => nl_modulo_sub_cmp_base_rsc_dat_carry_i_7,
      O => vec_rsc_0_2_q_5_sn_1
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => vec_rsc_0_2_q_6_sn_1,
      I1 => nl_modulo_add_cmp_base_rsc_dat_carry_11,
      I2 => nl_modulo_add_cmp_base_rsc_dat_carry_12,
      I3 => nl_modulo_add_cmp_base_rsc_dat_carry_13,
      I4 => nl_modulo_add_cmp_base_rsc_dat_carry_14,
      I5 => \nl_modulo_add_cmp_base_rsc_dat_carry__2\(3),
      O => S(3)
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => vec_rsc_0_2_q(3),
      I1 => \^vec_rsc_0_2_i_bcwt_reg_0\,
      I2 => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(2),
      I3 => nl_modulo_sub_cmp_base_rsc_dat_carry_i_7,
      O => vec_rsc_0_2_q_3_sn_1
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => vec_rsc_0_2_q_5_sn_1,
      I1 => nl_modulo_add_cmp_base_rsc_dat_carry_7,
      I2 => nl_modulo_add_cmp_base_rsc_dat_carry_8,
      I3 => nl_modulo_add_cmp_base_rsc_dat_carry_9,
      I4 => nl_modulo_add_cmp_base_rsc_dat_carry_10,
      I5 => \nl_modulo_add_cmp_base_rsc_dat_carry__2\(2),
      O => S(2)
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => vec_rsc_0_2_q(1),
      I1 => \^vec_rsc_0_2_i_bcwt_reg_0\,
      I2 => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(1),
      I3 => nl_modulo_sub_cmp_base_rsc_dat_carry_i_7,
      O => vec_rsc_0_2_q_1_sn_1
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => vec_rsc_0_2_q_3_sn_1,
      I1 => nl_modulo_add_cmp_base_rsc_dat_carry_3,
      I2 => nl_modulo_add_cmp_base_rsc_dat_carry_4,
      I3 => nl_modulo_add_cmp_base_rsc_dat_carry_5,
      I4 => nl_modulo_add_cmp_base_rsc_dat_carry_6,
      I5 => \nl_modulo_add_cmp_base_rsc_dat_carry__2\(1),
      O => S(1)
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => vec_rsc_0_2_q_1_sn_1,
      I1 => nl_modulo_add_cmp_base_rsc_dat_carry,
      I2 => nl_modulo_add_cmp_base_rsc_dat_carry_0,
      I3 => nl_modulo_add_cmp_base_rsc_dat_carry_1,
      I4 => nl_modulo_add_cmp_base_rsc_dat_carry_2,
      I5 => \nl_modulo_add_cmp_base_rsc_dat_carry__2\(0),
      O => S(0)
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => vec_rsc_0_2_q(7),
      I1 => \^vec_rsc_0_2_i_bcwt_reg_0\,
      I2 => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(6),
      I3 => nl_modulo_sub_cmp_base_rsc_dat_carry_i_7,
      O => vec_rsc_0_2_q_7_sn_1
    );
\return_rsci_d[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \return_rsci_d_reg[31]\(0),
      I1 => Q(7),
      I2 => O(7),
      O => \return_rsci_d[31]_i_2_n_0\
    );
\return_rsci_d[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \return_rsci_d_reg[31]\(0),
      I1 => Q(6),
      I2 => O(6),
      O => \return_rsci_d[31]_i_3_n_0\
    );
\return_rsci_d[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \return_rsci_d_reg[31]\(0),
      I1 => Q(5),
      I2 => O(5),
      O => \return_rsci_d[31]_i_4_n_0\
    );
\return_rsci_d[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \return_rsci_d_reg[31]\(0),
      I1 => Q(4),
      I2 => O(4),
      O => \return_rsci_d[31]_i_5_n_0\
    );
\return_rsci_d[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \return_rsci_d_reg[31]\(0),
      I1 => Q(3),
      I2 => O(3),
      O => \return_rsci_d[31]_i_6_n_0\
    );
\return_rsci_d[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \return_rsci_d_reg[31]\(0),
      I1 => Q(2),
      I2 => O(2),
      O => \return_rsci_d[31]_i_7_n_0\
    );
\return_rsci_d[31]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \return_rsci_d_reg[31]\(0),
      I1 => Q(1),
      I2 => O(1),
      O => \return_rsci_d[31]_i_8_n_0\
    );
\return_rsci_d[31]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \return_rsci_d_reg[31]\(0),
      I1 => Q(0),
      I2 => O(0),
      O => \return_rsci_d[31]_i_9_n_0\
    );
\return_rsci_d_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => CO(0),
      CI_TOP => '0',
      CO(7) => \NLW_return_rsci_d_reg[31]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \return_rsci_d_reg[31]_i_1_n_1\,
      CO(5) => \return_rsci_d_reg[31]_i_1_n_2\,
      CO(4) => \return_rsci_d_reg[31]_i_1_n_3\,
      CO(3) => \return_rsci_d_reg[31]_i_1_n_4\,
      CO(2) => \return_rsci_d_reg[31]_i_1_n_5\,
      CO(1) => \return_rsci_d_reg[31]_i_1_n_6\,
      CO(0) => \return_rsci_d_reg[31]_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => O(6 downto 0),
      O(7 downto 0) => D(7 downto 0),
      S(7) => \return_rsci_d[31]_i_2_n_0\,
      S(6) => \return_rsci_d[31]_i_3_n_0\,
      S(5) => \return_rsci_d[31]_i_4_n_0\,
      S(4) => \return_rsci_d[31]_i_5_n_0\,
      S(3) => \return_rsci_d[31]_i_6_n_0\,
      S(2) => \return_rsci_d[31]_i_7_n_0\,
      S(1) => \return_rsci_d[31]_i_8_n_0\,
      S(0) => \return_rsci_d[31]_i_9_n_0\
    );
\tmp_1_lpi_4_dfm[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsc_0_2_i_q_d_bfwt(16),
      I1 => \^vec_rsc_0_2_i_bcwt_reg_0\,
      I2 => vec_rsc_0_2_q(16),
      O => \vec_rsc_0_2_i_q_d_bfwt_reg[16]_0\
    );
\tmp_1_lpi_4_dfm[18]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsc_0_2_i_q_d_bfwt(18),
      I1 => \^vec_rsc_0_2_i_bcwt_reg_0\,
      I2 => vec_rsc_0_2_q(18),
      O => \vec_rsc_0_2_i_q_d_bfwt_reg[18]_0\
    );
\tmp_1_lpi_4_dfm[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsc_0_2_i_q_d_bfwt(28),
      I1 => \^vec_rsc_0_2_i_bcwt_reg_0\,
      I2 => vec_rsc_0_2_q(28),
      O => \vec_rsc_0_2_i_q_d_bfwt_reg[28]_0\
    );
\tmp_1_lpi_4_dfm[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsc_0_2_i_q_d_bfwt(2),
      I1 => \^vec_rsc_0_2_i_bcwt_reg_0\,
      I2 => vec_rsc_0_2_q(2),
      O => \vec_rsc_0_2_i_q_d_bfwt_reg[2]_0\
    );
\tmp_1_lpi_4_dfm[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsc_0_2_i_q_d_bfwt(8),
      I1 => \^vec_rsc_0_2_i_bcwt_reg_0\,
      I2 => vec_rsc_0_2_q(8),
      O => \vec_rsc_0_2_i_q_d_bfwt_reg[8]_0\
    );
vec_rsc_0_2_i_bcwt_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => vec_rsc_0_2_i_bcwt_reg_1,
      Q => \^vec_rsc_0_2_i_bcwt_reg_0\,
      R => rst
    );
\vec_rsc_0_2_i_q_d_bfwt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_2_q(0),
      Q => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(0),
      R => '0'
    );
\vec_rsc_0_2_i_q_d_bfwt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_2_q(10),
      Q => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(8),
      R => '0'
    );
\vec_rsc_0_2_i_q_d_bfwt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_2_q(11),
      Q => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(9),
      R => '0'
    );
\vec_rsc_0_2_i_q_d_bfwt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_2_q(12),
      Q => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(10),
      R => '0'
    );
\vec_rsc_0_2_i_q_d_bfwt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_2_q(13),
      Q => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(11),
      R => '0'
    );
\vec_rsc_0_2_i_q_d_bfwt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_2_q(14),
      Q => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(12),
      R => '0'
    );
\vec_rsc_0_2_i_q_d_bfwt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_2_q(15),
      Q => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(13),
      R => '0'
    );
\vec_rsc_0_2_i_q_d_bfwt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_2_q(16),
      Q => vec_rsc_0_2_i_q_d_bfwt(16),
      R => '0'
    );
\vec_rsc_0_2_i_q_d_bfwt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_2_q(17),
      Q => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(14),
      R => '0'
    );
\vec_rsc_0_2_i_q_d_bfwt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_2_q(18),
      Q => vec_rsc_0_2_i_q_d_bfwt(18),
      R => '0'
    );
\vec_rsc_0_2_i_q_d_bfwt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_2_q(19),
      Q => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(15),
      R => '0'
    );
\vec_rsc_0_2_i_q_d_bfwt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_2_q(1),
      Q => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(1),
      R => '0'
    );
\vec_rsc_0_2_i_q_d_bfwt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_2_q(20),
      Q => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(16),
      R => '0'
    );
\vec_rsc_0_2_i_q_d_bfwt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_2_q(21),
      Q => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(17),
      R => '0'
    );
\vec_rsc_0_2_i_q_d_bfwt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_2_q(22),
      Q => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(18),
      R => '0'
    );
\vec_rsc_0_2_i_q_d_bfwt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_2_q(23),
      Q => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(19),
      R => '0'
    );
\vec_rsc_0_2_i_q_d_bfwt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_2_q(24),
      Q => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(20),
      R => '0'
    );
\vec_rsc_0_2_i_q_d_bfwt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_2_q(25),
      Q => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(21),
      R => '0'
    );
\vec_rsc_0_2_i_q_d_bfwt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_2_q(26),
      Q => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(22),
      R => '0'
    );
\vec_rsc_0_2_i_q_d_bfwt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_2_q(27),
      Q => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(23),
      R => '0'
    );
\vec_rsc_0_2_i_q_d_bfwt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_2_q(28),
      Q => vec_rsc_0_2_i_q_d_bfwt(28),
      R => '0'
    );
\vec_rsc_0_2_i_q_d_bfwt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_2_q(29),
      Q => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(24),
      R => '0'
    );
\vec_rsc_0_2_i_q_d_bfwt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_2_q(2),
      Q => vec_rsc_0_2_i_q_d_bfwt(2),
      R => '0'
    );
\vec_rsc_0_2_i_q_d_bfwt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_2_q(30),
      Q => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(25),
      R => '0'
    );
\vec_rsc_0_2_i_q_d_bfwt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_2_q(31),
      Q => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(26),
      R => '0'
    );
\vec_rsc_0_2_i_q_d_bfwt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_2_q(3),
      Q => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(2),
      R => '0'
    );
\vec_rsc_0_2_i_q_d_bfwt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_2_q(4),
      Q => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(3),
      R => '0'
    );
\vec_rsc_0_2_i_q_d_bfwt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_2_q(5),
      Q => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(4),
      R => '0'
    );
\vec_rsc_0_2_i_q_d_bfwt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_2_q(6),
      Q => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(5),
      R => '0'
    );
\vec_rsc_0_2_i_q_d_bfwt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_2_q(7),
      Q => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(6),
      R => '0'
    );
\vec_rsc_0_2_i_q_d_bfwt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_2_q(8),
      Q => vec_rsc_0_2_i_q_d_bfwt(8),
      R => '0'
    );
\vec_rsc_0_2_i_q_d_bfwt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_2_q(9),
      Q => \^vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_dp is
  port (
    vec_rsc_0_3_i_bcwt_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \vec_rsc_0_3_i_q_d_bfwt_reg[0]_0\ : out STD_LOGIC;
    \vec_rsc_0_3_i_q_d_bfwt_reg[4]_0\ : out STD_LOGIC;
    \vec_rsc_0_3_i_q_d_bfwt_reg[5]_0\ : out STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \vec_rsc_0_3_i_q_d_bfwt_reg[9]_0\ : out STD_LOGIC;
    \vec_rsc_0_3_i_q_d_bfwt_reg[10]_0\ : out STD_LOGIC;
    \vec_rsc_0_3_i_q_d_bfwt_reg[12]_0\ : out STD_LOGIC;
    \vec_rsc_0_3_i_q_d_bfwt_reg[15]_0\ : out STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[22]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \vec_rsc_0_3_i_q_d_bfwt_reg[17]_0\ : out STD_LOGIC;
    \vec_rsc_0_3_i_q_d_bfwt_reg[19]_0\ : out STD_LOGIC;
    \vec_rsc_0_3_i_q_d_bfwt_reg[20]_0\ : out STD_LOGIC;
    \vec_rsc_0_3_i_q_d_bfwt_reg[22]_0\ : out STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[29]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \vec_rsc_0_3_i_q_d_bfwt_reg[24]_0\ : out STD_LOGIC;
    \vec_rsc_0_3_i_q_d_bfwt_reg[25]_0\ : out STD_LOGIC;
    \vec_rsc_0_3_i_q_d_bfwt_reg[26]_0\ : out STD_LOGIC;
    \vec_rsc_0_3_i_q_d_bfwt_reg[29]_0\ : out STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \vec_rsc_0_3_i_q_d_bfwt_reg[31]_0\ : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_9_itm_reg : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_0 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_1 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_2 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_3 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_4 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_5 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_6 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_7 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_8 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_9 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_10 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_11 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_12 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_13 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_14 : out STD_LOGIC;
    rst : in STD_LOGIC;
    vec_rsc_0_3_i_bcwt_reg_1 : in STD_LOGIC;
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    nl_modulo_sub_cmp_base_rsc_dat_carry : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_0 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_1 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_2 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_3 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_4 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_5 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_6 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_7 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_8 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_9 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_10 : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_0\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_1\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_2\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_3\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_4\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_5\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_6\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_7\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_8\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_9\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_10\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_11\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_12\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_13\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_14\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_0\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_1\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_2\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_3\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_4\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_5\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_6\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_7\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_8\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_9\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_10\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_11\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_12\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_13\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_14\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_0\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_1\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_2\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_3\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_4\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_5\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_6\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_7\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_8\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_9\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_10\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_11\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_12\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_13\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_14\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_1\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_2\ : in STD_LOGIC;
    vec_rsc_0_3_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1_0\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1_1\ : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_i_8 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_i_8_0 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_i_4 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_i_4_0 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_i_3 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_i_3_0 : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_7\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_7_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_6\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_6_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_4\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_4_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_1\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_1_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_7\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_7_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_5\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_5_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_4\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_4_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_2\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_2_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_8\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_8_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_7\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_7_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_6\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_6_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_3\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_3_0\ : in STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_9_itm : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_i_36 : in STD_LOGIC_VECTOR ( 0 to 0 );
    VEC_LOOP_VEC_LOOP_and_2_itm : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_dp : entity is "inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_dp";
end Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_dp;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_dp is
  signal \^vec_rsc_0_3_i_bcwt_reg_0\ : STD_LOGIC;
  signal vec_rsc_0_3_i_q_d_bfwt : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^vec_rsc_0_3_i_q_d_bfwt_reg[0]_0\ : STD_LOGIC;
  signal \^vec_rsc_0_3_i_q_d_bfwt_reg[10]_0\ : STD_LOGIC;
  signal \^vec_rsc_0_3_i_q_d_bfwt_reg[12]_0\ : STD_LOGIC;
  signal \^vec_rsc_0_3_i_q_d_bfwt_reg[15]_0\ : STD_LOGIC;
  signal \^vec_rsc_0_3_i_q_d_bfwt_reg[17]_0\ : STD_LOGIC;
  signal \^vec_rsc_0_3_i_q_d_bfwt_reg[19]_0\ : STD_LOGIC;
  signal \^vec_rsc_0_3_i_q_d_bfwt_reg[20]_0\ : STD_LOGIC;
  signal \^vec_rsc_0_3_i_q_d_bfwt_reg[22]_0\ : STD_LOGIC;
  signal \^vec_rsc_0_3_i_q_d_bfwt_reg[24]_0\ : STD_LOGIC;
  signal \^vec_rsc_0_3_i_q_d_bfwt_reg[25]_0\ : STD_LOGIC;
  signal \^vec_rsc_0_3_i_q_d_bfwt_reg[26]_0\ : STD_LOGIC;
  signal \^vec_rsc_0_3_i_q_d_bfwt_reg[29]_0\ : STD_LOGIC;
  signal \^vec_rsc_0_3_i_q_d_bfwt_reg[31]_0\ : STD_LOGIC;
  signal \^vec_rsc_0_3_i_q_d_bfwt_reg[4]_0\ : STD_LOGIC;
  signal \^vec_rsc_0_3_i_q_d_bfwt_reg[5]_0\ : STD_LOGIC;
  signal \^vec_rsc_0_3_i_q_d_bfwt_reg[9]_0\ : STD_LOGIC;
begin
  vec_rsc_0_3_i_bcwt_reg_0 <= \^vec_rsc_0_3_i_bcwt_reg_0\;
  \vec_rsc_0_3_i_q_d_bfwt_reg[0]_0\ <= \^vec_rsc_0_3_i_q_d_bfwt_reg[0]_0\;
  \vec_rsc_0_3_i_q_d_bfwt_reg[10]_0\ <= \^vec_rsc_0_3_i_q_d_bfwt_reg[10]_0\;
  \vec_rsc_0_3_i_q_d_bfwt_reg[12]_0\ <= \^vec_rsc_0_3_i_q_d_bfwt_reg[12]_0\;
  \vec_rsc_0_3_i_q_d_bfwt_reg[15]_0\ <= \^vec_rsc_0_3_i_q_d_bfwt_reg[15]_0\;
  \vec_rsc_0_3_i_q_d_bfwt_reg[17]_0\ <= \^vec_rsc_0_3_i_q_d_bfwt_reg[17]_0\;
  \vec_rsc_0_3_i_q_d_bfwt_reg[19]_0\ <= \^vec_rsc_0_3_i_q_d_bfwt_reg[19]_0\;
  \vec_rsc_0_3_i_q_d_bfwt_reg[20]_0\ <= \^vec_rsc_0_3_i_q_d_bfwt_reg[20]_0\;
  \vec_rsc_0_3_i_q_d_bfwt_reg[22]_0\ <= \^vec_rsc_0_3_i_q_d_bfwt_reg[22]_0\;
  \vec_rsc_0_3_i_q_d_bfwt_reg[24]_0\ <= \^vec_rsc_0_3_i_q_d_bfwt_reg[24]_0\;
  \vec_rsc_0_3_i_q_d_bfwt_reg[25]_0\ <= \^vec_rsc_0_3_i_q_d_bfwt_reg[25]_0\;
  \vec_rsc_0_3_i_q_d_bfwt_reg[26]_0\ <= \^vec_rsc_0_3_i_q_d_bfwt_reg[26]_0\;
  \vec_rsc_0_3_i_q_d_bfwt_reg[29]_0\ <= \^vec_rsc_0_3_i_q_d_bfwt_reg[29]_0\;
  \vec_rsc_0_3_i_q_d_bfwt_reg[31]_0\ <= \^vec_rsc_0_3_i_q_d_bfwt_reg[31]_0\;
  \vec_rsc_0_3_i_q_d_bfwt_reg[4]_0\ <= \^vec_rsc_0_3_i_q_d_bfwt_reg[4]_0\;
  \vec_rsc_0_3_i_q_d_bfwt_reg[5]_0\ <= \^vec_rsc_0_3_i_q_d_bfwt_reg[5]_0\;
  \vec_rsc_0_3_i_q_d_bfwt_reg[9]_0\ <= \^vec_rsc_0_3_i_q_d_bfwt_reg[9]_0\;
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFB800"
    )
        port map (
      I0 => vec_rsc_0_3_i_q_d_bfwt(15),
      I1 => \^vec_rsc_0_3_i_bcwt_reg_0\,
      I2 => vec_rsc_0_3_q(15),
      I3 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\,
      I4 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_1\,
      I5 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_1_0\,
      O => \^vec_rsc_0_3_i_q_d_bfwt_reg[15]_0\
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFB800"
    )
        port map (
      I0 => vec_rsc_0_3_i_q_d_bfwt(12),
      I1 => \^vec_rsc_0_3_i_bcwt_reg_0\,
      I2 => vec_rsc_0_3_q(12),
      I3 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\,
      I4 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_4\,
      I5 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_4_0\,
      O => \^vec_rsc_0_3_i_q_d_bfwt_reg[12]_0\
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFB800"
    )
        port map (
      I0 => vec_rsc_0_3_i_q_d_bfwt(10),
      I1 => \^vec_rsc_0_3_i_bcwt_reg_0\,
      I2 => vec_rsc_0_3_q(10),
      I3 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\,
      I4 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_6\,
      I5 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_6_0\,
      O => \^vec_rsc_0_3_i_q_d_bfwt_reg[10]_0\
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFB800"
    )
        port map (
      I0 => vec_rsc_0_3_i_q_d_bfwt(9),
      I1 => \^vec_rsc_0_3_i_bcwt_reg_0\,
      I2 => vec_rsc_0_3_q(9),
      I3 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\,
      I4 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_7\,
      I5 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_7_0\,
      O => \^vec_rsc_0_3_i_q_d_bfwt_reg[9]_0\
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_9_itm,
      I1 => nl_modulo_add_cmp_base_rsc_dat_carry_i_36(0),
      I2 => VEC_LOOP_VEC_LOOP_and_2_itm,
      I3 => vec_rsc_0_3_q(14),
      I4 => \^vec_rsc_0_3_i_bcwt_reg_0\,
      I5 => vec_rsc_0_3_i_q_d_bfwt(14),
      O => VEC_LOOP_VEC_LOOP_and_9_itm_reg_7
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_9_itm,
      I1 => nl_modulo_add_cmp_base_rsc_dat_carry_i_36(0),
      I2 => VEC_LOOP_VEC_LOOP_and_2_itm,
      I3 => vec_rsc_0_3_q(13),
      I4 => \^vec_rsc_0_3_i_bcwt_reg_0\,
      I5 => vec_rsc_0_3_i_q_d_bfwt(13),
      O => VEC_LOOP_VEC_LOOP_and_9_itm_reg_6
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_9_itm,
      I1 => nl_modulo_add_cmp_base_rsc_dat_carry_i_36(0),
      I2 => VEC_LOOP_VEC_LOOP_and_2_itm,
      I3 => vec_rsc_0_3_q(11),
      I4 => \^vec_rsc_0_3_i_bcwt_reg_0\,
      I5 => vec_rsc_0_3_i_q_d_bfwt(11),
      O => VEC_LOOP_VEC_LOOP_and_9_itm_reg_5
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_9_itm,
      I1 => nl_modulo_add_cmp_base_rsc_dat_carry_i_36(0),
      I2 => VEC_LOOP_VEC_LOOP_and_2_itm,
      I3 => vec_rsc_0_3_q(8),
      I4 => \^vec_rsc_0_3_i_bcwt_reg_0\,
      I5 => vec_rsc_0_3_i_q_d_bfwt(8),
      O => VEC_LOOP_VEC_LOOP_and_9_itm_reg_4
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFB800"
    )
        port map (
      I0 => vec_rsc_0_3_i_q_d_bfwt(22),
      I1 => \^vec_rsc_0_3_i_bcwt_reg_0\,
      I2 => vec_rsc_0_3_q(22),
      I3 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\,
      I4 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_2\,
      I5 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_2_0\,
      O => \^vec_rsc_0_3_i_q_d_bfwt_reg[22]_0\
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFB800"
    )
        port map (
      I0 => vec_rsc_0_3_i_q_d_bfwt(20),
      I1 => \^vec_rsc_0_3_i_bcwt_reg_0\,
      I2 => vec_rsc_0_3_q(20),
      I3 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\,
      I4 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_4\,
      I5 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_4_0\,
      O => \^vec_rsc_0_3_i_q_d_bfwt_reg[20]_0\
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFB800"
    )
        port map (
      I0 => vec_rsc_0_3_i_q_d_bfwt(19),
      I1 => \^vec_rsc_0_3_i_bcwt_reg_0\,
      I2 => vec_rsc_0_3_q(19),
      I3 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\,
      I4 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_5\,
      I5 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_5_0\,
      O => \^vec_rsc_0_3_i_q_d_bfwt_reg[19]_0\
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFB800"
    )
        port map (
      I0 => vec_rsc_0_3_i_q_d_bfwt(17),
      I1 => \^vec_rsc_0_3_i_bcwt_reg_0\,
      I2 => vec_rsc_0_3_q(17),
      I3 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\,
      I4 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_7\,
      I5 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_7_0\,
      O => \^vec_rsc_0_3_i_q_d_bfwt_reg[17]_0\
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_9_itm,
      I1 => nl_modulo_add_cmp_base_rsc_dat_carry_i_36(0),
      I2 => VEC_LOOP_VEC_LOOP_and_2_itm,
      I3 => vec_rsc_0_3_q(23),
      I4 => \^vec_rsc_0_3_i_bcwt_reg_0\,
      I5 => vec_rsc_0_3_i_q_d_bfwt(23),
      O => VEC_LOOP_VEC_LOOP_and_9_itm_reg_11
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_9_itm,
      I1 => nl_modulo_add_cmp_base_rsc_dat_carry_i_36(0),
      I2 => VEC_LOOP_VEC_LOOP_and_2_itm,
      I3 => vec_rsc_0_3_q(21),
      I4 => \^vec_rsc_0_3_i_bcwt_reg_0\,
      I5 => vec_rsc_0_3_i_q_d_bfwt(21),
      O => VEC_LOOP_VEC_LOOP_and_9_itm_reg_10
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_9_itm,
      I1 => nl_modulo_add_cmp_base_rsc_dat_carry_i_36(0),
      I2 => VEC_LOOP_VEC_LOOP_and_2_itm,
      I3 => vec_rsc_0_3_q(18),
      I4 => \^vec_rsc_0_3_i_bcwt_reg_0\,
      I5 => vec_rsc_0_3_i_q_d_bfwt(18),
      O => VEC_LOOP_VEC_LOOP_and_9_itm_reg_9
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_9_itm,
      I1 => nl_modulo_add_cmp_base_rsc_dat_carry_i_36(0),
      I2 => VEC_LOOP_VEC_LOOP_and_2_itm,
      I3 => vec_rsc_0_3_q(16),
      I4 => \^vec_rsc_0_3_i_bcwt_reg_0\,
      I5 => vec_rsc_0_3_i_q_d_bfwt(16),
      O => VEC_LOOP_VEC_LOOP_and_9_itm_reg_8
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \^vec_rsc_0_3_i_q_d_bfwt_reg[31]_0\,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2\,
      I2 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_0\,
      I3 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_1\,
      I4 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_2\,
      I5 => Q(15),
      O => \tmp_1_lpi_4_dfm_reg[31]\(0)
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFB800"
    )
        port map (
      I0 => vec_rsc_0_3_i_q_d_bfwt(29),
      I1 => \^vec_rsc_0_3_i_bcwt_reg_0\,
      I2 => vec_rsc_0_3_q(29),
      I3 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\,
      I4 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_3\,
      I5 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_3_0\,
      O => \^vec_rsc_0_3_i_q_d_bfwt_reg[29]_0\
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFB800"
    )
        port map (
      I0 => vec_rsc_0_3_i_q_d_bfwt(26),
      I1 => \^vec_rsc_0_3_i_bcwt_reg_0\,
      I2 => vec_rsc_0_3_q(26),
      I3 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\,
      I4 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_6\,
      I5 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_6_0\,
      O => \^vec_rsc_0_3_i_q_d_bfwt_reg[26]_0\
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFB800"
    )
        port map (
      I0 => vec_rsc_0_3_i_q_d_bfwt(25),
      I1 => \^vec_rsc_0_3_i_bcwt_reg_0\,
      I2 => vec_rsc_0_3_q(25),
      I3 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\,
      I4 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_7\,
      I5 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_7_0\,
      O => \^vec_rsc_0_3_i_q_d_bfwt_reg[25]_0\
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFB800"
    )
        port map (
      I0 => vec_rsc_0_3_i_q_d_bfwt(24),
      I1 => \^vec_rsc_0_3_i_bcwt_reg_0\,
      I2 => vec_rsc_0_3_q(24),
      I3 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\,
      I4 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_8\,
      I5 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_8_0\,
      O => \^vec_rsc_0_3_i_q_d_bfwt_reg[24]_0\
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_9_itm,
      I1 => nl_modulo_add_cmp_base_rsc_dat_carry_i_36(0),
      I2 => VEC_LOOP_VEC_LOOP_and_2_itm,
      I3 => vec_rsc_0_3_q(30),
      I4 => \^vec_rsc_0_3_i_bcwt_reg_0\,
      I5 => vec_rsc_0_3_i_q_d_bfwt(30),
      O => VEC_LOOP_VEC_LOOP_and_9_itm_reg_14
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_9_itm,
      I1 => nl_modulo_add_cmp_base_rsc_dat_carry_i_36(0),
      I2 => VEC_LOOP_VEC_LOOP_and_2_itm,
      I3 => vec_rsc_0_3_q(28),
      I4 => \^vec_rsc_0_3_i_bcwt_reg_0\,
      I5 => vec_rsc_0_3_i_q_d_bfwt(28),
      O => VEC_LOOP_VEC_LOOP_and_9_itm_reg_13
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_9_itm,
      I1 => nl_modulo_add_cmp_base_rsc_dat_carry_i_36(0),
      I2 => VEC_LOOP_VEC_LOOP_and_2_itm,
      I3 => vec_rsc_0_3_q(27),
      I4 => \^vec_rsc_0_3_i_bcwt_reg_0\,
      I5 => vec_rsc_0_3_i_q_d_bfwt(27),
      O => VEC_LOOP_VEC_LOOP_and_9_itm_reg_12
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFB800"
    )
        port map (
      I0 => vec_rsc_0_3_i_q_d_bfwt(31),
      I1 => \^vec_rsc_0_3_i_bcwt_reg_0\,
      I2 => vec_rsc_0_3_q(31),
      I3 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\,
      I4 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1_0\,
      I5 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1_1\,
      O => \^vec_rsc_0_3_i_q_d_bfwt_reg[31]_0\
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFB800"
    )
        port map (
      I0 => vec_rsc_0_3_i_q_d_bfwt(5),
      I1 => \^vec_rsc_0_3_i_bcwt_reg_0\,
      I2 => vec_rsc_0_3_q(5),
      I3 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\,
      I4 => nl_modulo_add_cmp_base_rsc_dat_carry_i_3,
      I5 => nl_modulo_add_cmp_base_rsc_dat_carry_i_3_0,
      O => \^vec_rsc_0_3_i_q_d_bfwt_reg[5]_0\
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFB800"
    )
        port map (
      I0 => vec_rsc_0_3_i_q_d_bfwt(4),
      I1 => \^vec_rsc_0_3_i_bcwt_reg_0\,
      I2 => vec_rsc_0_3_q(4),
      I3 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\,
      I4 => nl_modulo_add_cmp_base_rsc_dat_carry_i_4,
      I5 => nl_modulo_add_cmp_base_rsc_dat_carry_i_4_0,
      O => \^vec_rsc_0_3_i_q_d_bfwt_reg[4]_0\
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFB800"
    )
        port map (
      I0 => vec_rsc_0_3_i_q_d_bfwt(0),
      I1 => \^vec_rsc_0_3_i_bcwt_reg_0\,
      I2 => vec_rsc_0_3_q(0),
      I3 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\,
      I4 => nl_modulo_add_cmp_base_rsc_dat_carry_i_8,
      I5 => nl_modulo_add_cmp_base_rsc_dat_carry_i_8_0,
      O => \^vec_rsc_0_3_i_q_d_bfwt_reg[0]_0\
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_9_itm,
      I1 => nl_modulo_add_cmp_base_rsc_dat_carry_i_36(0),
      I2 => VEC_LOOP_VEC_LOOP_and_2_itm,
      I3 => vec_rsc_0_3_q(7),
      I4 => \^vec_rsc_0_3_i_bcwt_reg_0\,
      I5 => vec_rsc_0_3_i_q_d_bfwt(7),
      O => VEC_LOOP_VEC_LOOP_and_9_itm_reg_3
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_9_itm,
      I1 => nl_modulo_add_cmp_base_rsc_dat_carry_i_36(0),
      I2 => VEC_LOOP_VEC_LOOP_and_2_itm,
      I3 => vec_rsc_0_3_q(6),
      I4 => \^vec_rsc_0_3_i_bcwt_reg_0\,
      I5 => vec_rsc_0_3_i_q_d_bfwt(6),
      O => VEC_LOOP_VEC_LOOP_and_9_itm_reg_2
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_9_itm,
      I1 => nl_modulo_add_cmp_base_rsc_dat_carry_i_36(0),
      I2 => VEC_LOOP_VEC_LOOP_and_2_itm,
      I3 => vec_rsc_0_3_q(3),
      I4 => \^vec_rsc_0_3_i_bcwt_reg_0\,
      I5 => vec_rsc_0_3_i_q_d_bfwt(3),
      O => VEC_LOOP_VEC_LOOP_and_9_itm_reg_1
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_9_itm,
      I1 => nl_modulo_add_cmp_base_rsc_dat_carry_i_36(0),
      I2 => VEC_LOOP_VEC_LOOP_and_2_itm,
      I3 => vec_rsc_0_3_q(2),
      I4 => \^vec_rsc_0_3_i_bcwt_reg_0\,
      I5 => vec_rsc_0_3_i_q_d_bfwt(2),
      O => VEC_LOOP_VEC_LOOP_and_9_itm_reg_0
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_9_itm,
      I1 => nl_modulo_add_cmp_base_rsc_dat_carry_i_36(0),
      I2 => VEC_LOOP_VEC_LOOP_and_2_itm,
      I3 => vec_rsc_0_3_q(1),
      I4 => \^vec_rsc_0_3_i_bcwt_reg_0\,
      I5 => vec_rsc_0_3_i_q_d_bfwt(1),
      O => VEC_LOOP_VEC_LOOP_and_9_itm_reg
    );
\nl_modulo_sub_cmp_base_rsc_dat_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => Q(6),
      I1 => \^vec_rsc_0_3_i_q_d_bfwt_reg[15]_0\,
      I2 => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_11\,
      I3 => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_12\,
      I4 => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_13\,
      I5 => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_14\,
      O => \tmp_1_lpi_4_dfm_reg[15]\(3)
    );
\nl_modulo_sub_cmp_base_rsc_dat_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => Q(5),
      I1 => \^vec_rsc_0_3_i_q_d_bfwt_reg[12]_0\,
      I2 => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_7\,
      I3 => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_8\,
      I4 => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_9\,
      I5 => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_10\,
      O => \tmp_1_lpi_4_dfm_reg[15]\(2)
    );
\nl_modulo_sub_cmp_base_rsc_dat_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => Q(4),
      I1 => \^vec_rsc_0_3_i_q_d_bfwt_reg[10]_0\,
      I2 => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_3\,
      I3 => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_4\,
      I4 => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_5\,
      I5 => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_6\,
      O => \tmp_1_lpi_4_dfm_reg[15]\(1)
    );
\nl_modulo_sub_cmp_base_rsc_dat_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => Q(3),
      I1 => \^vec_rsc_0_3_i_q_d_bfwt_reg[9]_0\,
      I2 => \nl_modulo_sub_cmp_base_rsc_dat_carry__0\,
      I3 => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_0\,
      I4 => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_1\,
      I5 => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_2\,
      O => \tmp_1_lpi_4_dfm_reg[15]\(0)
    );
\nl_modulo_sub_cmp_base_rsc_dat_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => Q(10),
      I1 => \^vec_rsc_0_3_i_q_d_bfwt_reg[22]_0\,
      I2 => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_11\,
      I3 => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_12\,
      I4 => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_13\,
      I5 => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_14\,
      O => \tmp_1_lpi_4_dfm_reg[22]\(3)
    );
\nl_modulo_sub_cmp_base_rsc_dat_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => Q(9),
      I1 => \^vec_rsc_0_3_i_q_d_bfwt_reg[20]_0\,
      I2 => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_7\,
      I3 => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_8\,
      I4 => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_9\,
      I5 => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_10\,
      O => \tmp_1_lpi_4_dfm_reg[22]\(2)
    );
\nl_modulo_sub_cmp_base_rsc_dat_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => Q(8),
      I1 => \^vec_rsc_0_3_i_q_d_bfwt_reg[19]_0\,
      I2 => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_3\,
      I3 => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_4\,
      I4 => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_5\,
      I5 => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_6\,
      O => \tmp_1_lpi_4_dfm_reg[22]\(1)
    );
\nl_modulo_sub_cmp_base_rsc_dat_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => Q(7),
      I1 => \^vec_rsc_0_3_i_q_d_bfwt_reg[17]_0\,
      I2 => \nl_modulo_sub_cmp_base_rsc_dat_carry__1\,
      I3 => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_0\,
      I4 => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_1\,
      I5 => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_2\,
      O => \tmp_1_lpi_4_dfm_reg[22]\(0)
    );
\nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => Q(14),
      I1 => \^vec_rsc_0_3_i_q_d_bfwt_reg[29]_0\,
      I2 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_11\,
      I3 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_12\,
      I4 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_13\,
      I5 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_14\,
      O => \tmp_1_lpi_4_dfm_reg[29]\(3)
    );
\nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => Q(13),
      I1 => \^vec_rsc_0_3_i_q_d_bfwt_reg[26]_0\,
      I2 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_7\,
      I3 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_8\,
      I4 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_9\,
      I5 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_10\,
      O => \tmp_1_lpi_4_dfm_reg[29]\(2)
    );
\nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => Q(12),
      I1 => \^vec_rsc_0_3_i_q_d_bfwt_reg[25]_0\,
      I2 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_3\,
      I3 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_4\,
      I4 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_5\,
      I5 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_6\,
      O => \tmp_1_lpi_4_dfm_reg[29]\(1)
    );
\nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => Q(11),
      I1 => \^vec_rsc_0_3_i_q_d_bfwt_reg[24]_0\,
      I2 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2\,
      I3 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_0\,
      I4 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_1\,
      I5 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_2\,
      O => \tmp_1_lpi_4_dfm_reg[29]\(0)
    );
nl_modulo_sub_cmp_base_rsc_dat_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => Q(2),
      I1 => \^vec_rsc_0_3_i_q_d_bfwt_reg[5]_0\,
      I2 => nl_modulo_sub_cmp_base_rsc_dat_carry_7,
      I3 => nl_modulo_sub_cmp_base_rsc_dat_carry_8,
      I4 => nl_modulo_sub_cmp_base_rsc_dat_carry_9,
      I5 => nl_modulo_sub_cmp_base_rsc_dat_carry_10,
      O => S(2)
    );
nl_modulo_sub_cmp_base_rsc_dat_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => Q(1),
      I1 => \^vec_rsc_0_3_i_q_d_bfwt_reg[4]_0\,
      I2 => nl_modulo_sub_cmp_base_rsc_dat_carry_3,
      I3 => nl_modulo_sub_cmp_base_rsc_dat_carry_4,
      I4 => nl_modulo_sub_cmp_base_rsc_dat_carry_5,
      I5 => nl_modulo_sub_cmp_base_rsc_dat_carry_6,
      O => S(1)
    );
nl_modulo_sub_cmp_base_rsc_dat_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => Q(0),
      I1 => \^vec_rsc_0_3_i_q_d_bfwt_reg[0]_0\,
      I2 => nl_modulo_sub_cmp_base_rsc_dat_carry,
      I3 => nl_modulo_sub_cmp_base_rsc_dat_carry_0,
      I4 => nl_modulo_sub_cmp_base_rsc_dat_carry_1,
      I5 => nl_modulo_sub_cmp_base_rsc_dat_carry_2,
      O => S(0)
    );
vec_rsc_0_3_i_bcwt_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => vec_rsc_0_3_i_bcwt_reg_1,
      Q => \^vec_rsc_0_3_i_bcwt_reg_0\,
      R => rst
    );
\vec_rsc_0_3_i_q_d_bfwt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_3_q(0),
      Q => vec_rsc_0_3_i_q_d_bfwt(0),
      R => '0'
    );
\vec_rsc_0_3_i_q_d_bfwt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_3_q(10),
      Q => vec_rsc_0_3_i_q_d_bfwt(10),
      R => '0'
    );
\vec_rsc_0_3_i_q_d_bfwt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_3_q(11),
      Q => vec_rsc_0_3_i_q_d_bfwt(11),
      R => '0'
    );
\vec_rsc_0_3_i_q_d_bfwt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_3_q(12),
      Q => vec_rsc_0_3_i_q_d_bfwt(12),
      R => '0'
    );
\vec_rsc_0_3_i_q_d_bfwt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_3_q(13),
      Q => vec_rsc_0_3_i_q_d_bfwt(13),
      R => '0'
    );
\vec_rsc_0_3_i_q_d_bfwt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_3_q(14),
      Q => vec_rsc_0_3_i_q_d_bfwt(14),
      R => '0'
    );
\vec_rsc_0_3_i_q_d_bfwt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_3_q(15),
      Q => vec_rsc_0_3_i_q_d_bfwt(15),
      R => '0'
    );
\vec_rsc_0_3_i_q_d_bfwt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_3_q(16),
      Q => vec_rsc_0_3_i_q_d_bfwt(16),
      R => '0'
    );
\vec_rsc_0_3_i_q_d_bfwt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_3_q(17),
      Q => vec_rsc_0_3_i_q_d_bfwt(17),
      R => '0'
    );
\vec_rsc_0_3_i_q_d_bfwt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_3_q(18),
      Q => vec_rsc_0_3_i_q_d_bfwt(18),
      R => '0'
    );
\vec_rsc_0_3_i_q_d_bfwt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_3_q(19),
      Q => vec_rsc_0_3_i_q_d_bfwt(19),
      R => '0'
    );
\vec_rsc_0_3_i_q_d_bfwt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_3_q(1),
      Q => vec_rsc_0_3_i_q_d_bfwt(1),
      R => '0'
    );
\vec_rsc_0_3_i_q_d_bfwt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_3_q(20),
      Q => vec_rsc_0_3_i_q_d_bfwt(20),
      R => '0'
    );
\vec_rsc_0_3_i_q_d_bfwt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_3_q(21),
      Q => vec_rsc_0_3_i_q_d_bfwt(21),
      R => '0'
    );
\vec_rsc_0_3_i_q_d_bfwt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_3_q(22),
      Q => vec_rsc_0_3_i_q_d_bfwt(22),
      R => '0'
    );
\vec_rsc_0_3_i_q_d_bfwt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_3_q(23),
      Q => vec_rsc_0_3_i_q_d_bfwt(23),
      R => '0'
    );
\vec_rsc_0_3_i_q_d_bfwt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_3_q(24),
      Q => vec_rsc_0_3_i_q_d_bfwt(24),
      R => '0'
    );
\vec_rsc_0_3_i_q_d_bfwt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_3_q(25),
      Q => vec_rsc_0_3_i_q_d_bfwt(25),
      R => '0'
    );
\vec_rsc_0_3_i_q_d_bfwt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_3_q(26),
      Q => vec_rsc_0_3_i_q_d_bfwt(26),
      R => '0'
    );
\vec_rsc_0_3_i_q_d_bfwt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_3_q(27),
      Q => vec_rsc_0_3_i_q_d_bfwt(27),
      R => '0'
    );
\vec_rsc_0_3_i_q_d_bfwt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_3_q(28),
      Q => vec_rsc_0_3_i_q_d_bfwt(28),
      R => '0'
    );
\vec_rsc_0_3_i_q_d_bfwt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_3_q(29),
      Q => vec_rsc_0_3_i_q_d_bfwt(29),
      R => '0'
    );
\vec_rsc_0_3_i_q_d_bfwt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_3_q(2),
      Q => vec_rsc_0_3_i_q_d_bfwt(2),
      R => '0'
    );
\vec_rsc_0_3_i_q_d_bfwt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_3_q(30),
      Q => vec_rsc_0_3_i_q_d_bfwt(30),
      R => '0'
    );
\vec_rsc_0_3_i_q_d_bfwt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_3_q(31),
      Q => vec_rsc_0_3_i_q_d_bfwt(31),
      R => '0'
    );
\vec_rsc_0_3_i_q_d_bfwt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_3_q(3),
      Q => vec_rsc_0_3_i_q_d_bfwt(3),
      R => '0'
    );
\vec_rsc_0_3_i_q_d_bfwt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_3_q(4),
      Q => vec_rsc_0_3_i_q_d_bfwt(4),
      R => '0'
    );
\vec_rsc_0_3_i_q_d_bfwt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_3_q(5),
      Q => vec_rsc_0_3_i_q_d_bfwt(5),
      R => '0'
    );
\vec_rsc_0_3_i_q_d_bfwt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_3_q(6),
      Q => vec_rsc_0_3_i_q_d_bfwt(6),
      R => '0'
    );
\vec_rsc_0_3_i_q_d_bfwt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_3_q(7),
      Q => vec_rsc_0_3_i_q_d_bfwt(7),
      R => '0'
    );
\vec_rsc_0_3_i_q_d_bfwt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_3_q(8),
      Q => vec_rsc_0_3_i_q_d_bfwt(8),
      R => '0'
    );
\vec_rsc_0_3_i_q_d_bfwt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_3_q(9),
      Q => vec_rsc_0_3_i_q_d_bfwt(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_dp is
  port (
    vec_rsc_0_4_i_bcwt_reg_0 : out STD_LOGIC;
    vec_rsc_0_4_q_11_sp_1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \vec_rsc_0_4_i_q_d_bfwt_reg[31]_0\ : out STD_LOGIC;
    \vec_rsc_0_4_i_q_d_bfwt_reg[24]_0\ : out STD_LOGIC;
    \vec_rsc_0_4_i_q_d_bfwt_reg[20]_0\ : out STD_LOGIC;
    \vec_rsc_0_4_i_q_d_bfwt_reg[15]_0\ : out STD_LOGIC;
    \vec_rsc_0_4_i_q_d_bfwt_reg[12]_0\ : out STD_LOGIC;
    \vec_rsc_0_4_i_q_d_bfwt_reg[4]_0\ : out STD_LOGIC;
    \vec_rsc_0_4_i_q_d_bfwt_reg[0]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    vec_rsc_0_4_i_bcwt_reg_1 : in STD_LOGIC;
    clk : in STD_LOGIC;
    vec_rsc_0_4_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_i_5\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_1\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_2\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_dp : entity is "inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_dp";
end Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_dp;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_dp is
  signal \^q\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \^vec_rsc_0_4_i_bcwt_reg_0\ : STD_LOGIC;
  signal vec_rsc_0_4_i_q_d_bfwt : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal vec_rsc_0_4_q_11_sn_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_1_lpi_4_dfm[12]_i_4\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \tmp_1_lpi_4_dfm[15]_i_4\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \tmp_1_lpi_4_dfm[20]_i_4\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \tmp_1_lpi_4_dfm[24]_i_4\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \tmp_1_lpi_4_dfm[31]_i_5\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \tmp_1_lpi_4_dfm[4]_i_4\ : label is "soft_lutpair184";
begin
  Q(24 downto 0) <= \^q\(24 downto 0);
  vec_rsc_0_4_i_bcwt_reg_0 <= \^vec_rsc_0_4_i_bcwt_reg_0\;
  vec_rsc_0_4_q_11_sp_1 <= vec_rsc_0_4_q_11_sn_1;
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => vec_rsc_0_4_q(11),
      I1 => \^vec_rsc_0_4_i_bcwt_reg_0\,
      I2 => \^q\(9),
      I3 => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_i_5\,
      O => vec_rsc_0_4_q_11_sn_1
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => vec_rsc_0_4_q_11_sn_1,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__0\,
      I2 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_0\,
      I3 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_1\,
      I4 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_2\,
      I5 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_3\(0),
      O => S(0)
    );
\tmp_1_lpi_4_dfm[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsc_0_4_i_q_d_bfwt(0),
      I1 => \^vec_rsc_0_4_i_bcwt_reg_0\,
      I2 => vec_rsc_0_4_q(0),
      O => \vec_rsc_0_4_i_q_d_bfwt_reg[0]_0\
    );
\tmp_1_lpi_4_dfm[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsc_0_4_i_q_d_bfwt(12),
      I1 => \^vec_rsc_0_4_i_bcwt_reg_0\,
      I2 => vec_rsc_0_4_q(12),
      O => \vec_rsc_0_4_i_q_d_bfwt_reg[12]_0\
    );
\tmp_1_lpi_4_dfm[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsc_0_4_i_q_d_bfwt(15),
      I1 => \^vec_rsc_0_4_i_bcwt_reg_0\,
      I2 => vec_rsc_0_4_q(15),
      O => \vec_rsc_0_4_i_q_d_bfwt_reg[15]_0\
    );
\tmp_1_lpi_4_dfm[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsc_0_4_i_q_d_bfwt(20),
      I1 => \^vec_rsc_0_4_i_bcwt_reg_0\,
      I2 => vec_rsc_0_4_q(20),
      O => \vec_rsc_0_4_i_q_d_bfwt_reg[20]_0\
    );
\tmp_1_lpi_4_dfm[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsc_0_4_i_q_d_bfwt(24),
      I1 => \^vec_rsc_0_4_i_bcwt_reg_0\,
      I2 => vec_rsc_0_4_q(24),
      O => \vec_rsc_0_4_i_q_d_bfwt_reg[24]_0\
    );
\tmp_1_lpi_4_dfm[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsc_0_4_i_q_d_bfwt(31),
      I1 => \^vec_rsc_0_4_i_bcwt_reg_0\,
      I2 => vec_rsc_0_4_q(31),
      O => \vec_rsc_0_4_i_q_d_bfwt_reg[31]_0\
    );
\tmp_1_lpi_4_dfm[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsc_0_4_i_q_d_bfwt(4),
      I1 => \^vec_rsc_0_4_i_bcwt_reg_0\,
      I2 => vec_rsc_0_4_q(4),
      O => \vec_rsc_0_4_i_q_d_bfwt_reg[4]_0\
    );
vec_rsc_0_4_i_bcwt_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => vec_rsc_0_4_i_bcwt_reg_1,
      Q => \^vec_rsc_0_4_i_bcwt_reg_0\,
      R => rst
    );
\vec_rsc_0_4_i_q_d_bfwt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_4_q(0),
      Q => vec_rsc_0_4_i_q_d_bfwt(0),
      R => '0'
    );
\vec_rsc_0_4_i_q_d_bfwt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_4_q(10),
      Q => \^q\(8),
      R => '0'
    );
\vec_rsc_0_4_i_q_d_bfwt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_4_q(11),
      Q => \^q\(9),
      R => '0'
    );
\vec_rsc_0_4_i_q_d_bfwt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_4_q(12),
      Q => vec_rsc_0_4_i_q_d_bfwt(12),
      R => '0'
    );
\vec_rsc_0_4_i_q_d_bfwt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_4_q(13),
      Q => \^q\(10),
      R => '0'
    );
\vec_rsc_0_4_i_q_d_bfwt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_4_q(14),
      Q => \^q\(11),
      R => '0'
    );
\vec_rsc_0_4_i_q_d_bfwt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_4_q(15),
      Q => vec_rsc_0_4_i_q_d_bfwt(15),
      R => '0'
    );
\vec_rsc_0_4_i_q_d_bfwt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_4_q(16),
      Q => \^q\(12),
      R => '0'
    );
\vec_rsc_0_4_i_q_d_bfwt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_4_q(17),
      Q => \^q\(13),
      R => '0'
    );
\vec_rsc_0_4_i_q_d_bfwt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_4_q(18),
      Q => \^q\(14),
      R => '0'
    );
\vec_rsc_0_4_i_q_d_bfwt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_4_q(19),
      Q => \^q\(15),
      R => '0'
    );
\vec_rsc_0_4_i_q_d_bfwt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_4_q(1),
      Q => \^q\(0),
      R => '0'
    );
\vec_rsc_0_4_i_q_d_bfwt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_4_q(20),
      Q => vec_rsc_0_4_i_q_d_bfwt(20),
      R => '0'
    );
\vec_rsc_0_4_i_q_d_bfwt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_4_q(21),
      Q => \^q\(16),
      R => '0'
    );
\vec_rsc_0_4_i_q_d_bfwt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_4_q(22),
      Q => \^q\(17),
      R => '0'
    );
\vec_rsc_0_4_i_q_d_bfwt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_4_q(23),
      Q => \^q\(18),
      R => '0'
    );
\vec_rsc_0_4_i_q_d_bfwt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_4_q(24),
      Q => vec_rsc_0_4_i_q_d_bfwt(24),
      R => '0'
    );
\vec_rsc_0_4_i_q_d_bfwt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_4_q(25),
      Q => \^q\(19),
      R => '0'
    );
\vec_rsc_0_4_i_q_d_bfwt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_4_q(26),
      Q => \^q\(20),
      R => '0'
    );
\vec_rsc_0_4_i_q_d_bfwt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_4_q(27),
      Q => \^q\(21),
      R => '0'
    );
\vec_rsc_0_4_i_q_d_bfwt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_4_q(28),
      Q => \^q\(22),
      R => '0'
    );
\vec_rsc_0_4_i_q_d_bfwt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_4_q(29),
      Q => \^q\(23),
      R => '0'
    );
\vec_rsc_0_4_i_q_d_bfwt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_4_q(2),
      Q => \^q\(1),
      R => '0'
    );
\vec_rsc_0_4_i_q_d_bfwt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_4_q(30),
      Q => \^q\(24),
      R => '0'
    );
\vec_rsc_0_4_i_q_d_bfwt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_4_q(31),
      Q => vec_rsc_0_4_i_q_d_bfwt(31),
      R => '0'
    );
\vec_rsc_0_4_i_q_d_bfwt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_4_q(3),
      Q => \^q\(2),
      R => '0'
    );
\vec_rsc_0_4_i_q_d_bfwt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_4_q(4),
      Q => vec_rsc_0_4_i_q_d_bfwt(4),
      R => '0'
    );
\vec_rsc_0_4_i_q_d_bfwt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_4_q(5),
      Q => \^q\(3),
      R => '0'
    );
\vec_rsc_0_4_i_q_d_bfwt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_4_q(6),
      Q => \^q\(4),
      R => '0'
    );
\vec_rsc_0_4_i_q_d_bfwt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_4_q(7),
      Q => \^q\(5),
      R => '0'
    );
\vec_rsc_0_4_i_q_d_bfwt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_4_q(8),
      Q => \^q\(6),
      R => '0'
    );
\vec_rsc_0_4_i_q_d_bfwt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_4_q(9),
      Q => \^q\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_dp is
  port (
    vec_rsc_0_5_i_bcwt_reg_0 : out STD_LOGIC;
    vec_rsc_0_5_q_0_sp_1 : out STD_LOGIC;
    vec_rsc_0_5_q_4_sp_1 : out STD_LOGIC;
    vec_rsc_0_5_q_5_sp_1 : out STD_LOGIC;
    vec_rsc_0_5_q_9_sp_1 : out STD_LOGIC;
    vec_rsc_0_5_q_10_sp_1 : out STD_LOGIC;
    vec_rsc_0_5_q_12_sp_1 : out STD_LOGIC;
    vec_rsc_0_5_q_17_sp_1 : out STD_LOGIC;
    vec_rsc_0_5_q_20_sp_1 : out STD_LOGIC;
    vec_rsc_0_5_q_22_sp_1 : out STD_LOGIC;
    vec_rsc_0_5_q_24_sp_1 : out STD_LOGIC;
    vec_rsc_0_5_q_25_sp_1 : out STD_LOGIC;
    vec_rsc_0_5_q_26_sp_1 : out STD_LOGIC;
    vec_rsc_0_5_q_29_sp_1 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_0 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_1 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_2 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_3 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_4 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_5 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_6 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_7 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_8 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_9 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_10 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_11 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_12 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_13 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_14 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_15 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_16 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_17 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_18 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_19 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_20 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_21 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_22 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_23 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_24 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_25 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_26 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_27 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_28 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_29 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_30 : out STD_LOGIC;
    rst : in STD_LOGIC;
    vec_rsc_0_5_i_bcwt_reg_1 : in STD_LOGIC;
    clk : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[0]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[29]\ : in STD_LOGIC;
    vec_rsc_0_5_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_1_lpi_4_dfm_reg[0]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[4]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[4]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[5]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[5]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[9]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[9]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[10]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[10]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[12]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[12]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[17]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[17]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[20]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[20]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[22]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[22]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[24]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[24]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[25]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[25]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[26]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[26]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[29]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[29]_1\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    VEC_LOOP_VEC_LOOP_and_4_itm : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_dp : entity is "inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_dp";
end Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_dp;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_dp is
  signal \^vec_rsc_0_5_i_bcwt_reg_0\ : STD_LOGIC;
  signal vec_rsc_0_5_i_q_d_bfwt : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal vec_rsc_0_5_q_0_sn_1 : STD_LOGIC;
  signal vec_rsc_0_5_q_10_sn_1 : STD_LOGIC;
  signal vec_rsc_0_5_q_12_sn_1 : STD_LOGIC;
  signal vec_rsc_0_5_q_17_sn_1 : STD_LOGIC;
  signal vec_rsc_0_5_q_20_sn_1 : STD_LOGIC;
  signal vec_rsc_0_5_q_22_sn_1 : STD_LOGIC;
  signal vec_rsc_0_5_q_24_sn_1 : STD_LOGIC;
  signal vec_rsc_0_5_q_25_sn_1 : STD_LOGIC;
  signal vec_rsc_0_5_q_26_sn_1 : STD_LOGIC;
  signal vec_rsc_0_5_q_29_sn_1 : STD_LOGIC;
  signal vec_rsc_0_5_q_4_sn_1 : STD_LOGIC;
  signal vec_rsc_0_5_q_5_sn_1 : STD_LOGIC;
  signal vec_rsc_0_5_q_9_sn_1 : STD_LOGIC;
begin
  vec_rsc_0_5_i_bcwt_reg_0 <= \^vec_rsc_0_5_i_bcwt_reg_0\;
  vec_rsc_0_5_q_0_sp_1 <= vec_rsc_0_5_q_0_sn_1;
  vec_rsc_0_5_q_10_sp_1 <= vec_rsc_0_5_q_10_sn_1;
  vec_rsc_0_5_q_12_sp_1 <= vec_rsc_0_5_q_12_sn_1;
  vec_rsc_0_5_q_17_sp_1 <= vec_rsc_0_5_q_17_sn_1;
  vec_rsc_0_5_q_20_sp_1 <= vec_rsc_0_5_q_20_sn_1;
  vec_rsc_0_5_q_22_sp_1 <= vec_rsc_0_5_q_22_sn_1;
  vec_rsc_0_5_q_24_sp_1 <= vec_rsc_0_5_q_24_sn_1;
  vec_rsc_0_5_q_25_sp_1 <= vec_rsc_0_5_q_25_sn_1;
  vec_rsc_0_5_q_26_sp_1 <= vec_rsc_0_5_q_26_sn_1;
  vec_rsc_0_5_q_29_sp_1 <= vec_rsc_0_5_q_29_sn_1;
  vec_rsc_0_5_q_4_sp_1 <= vec_rsc_0_5_q_4_sn_1;
  vec_rsc_0_5_q_5_sp_1 <= vec_rsc_0_5_q_5_sn_1;
  vec_rsc_0_5_q_9_sp_1 <= vec_rsc_0_5_q_9_sn_1;
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_4_itm,
      I3 => vec_rsc_0_5_q(15),
      I4 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I5 => vec_rsc_0_5_i_q_d_bfwt(15),
      O => VEC_LOOP_VEC_LOOP_and_11_itm_reg_15
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_4_itm,
      I3 => vec_rsc_0_5_q(14),
      I4 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I5 => vec_rsc_0_5_i_q_d_bfwt(14),
      O => VEC_LOOP_VEC_LOOP_and_11_itm_reg_14
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_4_itm,
      I3 => vec_rsc_0_5_q(13),
      I4 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I5 => vec_rsc_0_5_i_q_d_bfwt(13),
      O => VEC_LOOP_VEC_LOOP_and_11_itm_reg_13
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_4_itm,
      I3 => vec_rsc_0_5_q(12),
      I4 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I5 => vec_rsc_0_5_i_q_d_bfwt(12),
      O => VEC_LOOP_VEC_LOOP_and_11_itm_reg_12
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_4_itm,
      I3 => vec_rsc_0_5_q(10),
      I4 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I5 => vec_rsc_0_5_i_q_d_bfwt(10),
      O => VEC_LOOP_VEC_LOOP_and_11_itm_reg_10
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_4_itm,
      I3 => vec_rsc_0_5_q(9),
      I4 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I5 => vec_rsc_0_5_i_q_d_bfwt(9),
      O => VEC_LOOP_VEC_LOOP_and_11_itm_reg_9
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_4_itm,
      I3 => vec_rsc_0_5_q(8),
      I4 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I5 => vec_rsc_0_5_i_q_d_bfwt(8),
      O => VEC_LOOP_VEC_LOOP_and_11_itm_reg_8
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_4_itm,
      I3 => vec_rsc_0_5_q(11),
      I4 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I5 => vec_rsc_0_5_i_q_d_bfwt(11),
      O => VEC_LOOP_VEC_LOOP_and_11_itm_reg_11
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_4_itm,
      I3 => vec_rsc_0_5_q(23),
      I4 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I5 => vec_rsc_0_5_i_q_d_bfwt(23),
      O => VEC_LOOP_VEC_LOOP_and_11_itm_reg_23
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_4_itm,
      I3 => vec_rsc_0_5_q(22),
      I4 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I5 => vec_rsc_0_5_i_q_d_bfwt(22),
      O => VEC_LOOP_VEC_LOOP_and_11_itm_reg_22
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_4_itm,
      I3 => vec_rsc_0_5_q(21),
      I4 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I5 => vec_rsc_0_5_i_q_d_bfwt(21),
      O => VEC_LOOP_VEC_LOOP_and_11_itm_reg_21
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_4_itm,
      I3 => vec_rsc_0_5_q(20),
      I4 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I5 => vec_rsc_0_5_i_q_d_bfwt(20),
      O => VEC_LOOP_VEC_LOOP_and_11_itm_reg_20
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_4_itm,
      I3 => vec_rsc_0_5_q(19),
      I4 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I5 => vec_rsc_0_5_i_q_d_bfwt(19),
      O => VEC_LOOP_VEC_LOOP_and_11_itm_reg_19
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_4_itm,
      I3 => vec_rsc_0_5_q(18),
      I4 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I5 => vec_rsc_0_5_i_q_d_bfwt(18),
      O => VEC_LOOP_VEC_LOOP_and_11_itm_reg_18
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_4_itm,
      I3 => vec_rsc_0_5_q(17),
      I4 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I5 => vec_rsc_0_5_i_q_d_bfwt(17),
      O => VEC_LOOP_VEC_LOOP_and_11_itm_reg_17
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_4_itm,
      I3 => vec_rsc_0_5_q(16),
      I4 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I5 => vec_rsc_0_5_i_q_d_bfwt(16),
      O => VEC_LOOP_VEC_LOOP_and_11_itm_reg_16
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_4_itm,
      I3 => vec_rsc_0_5_q(31),
      I4 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I5 => vec_rsc_0_5_i_q_d_bfwt(31),
      O => VEC_LOOP_VEC_LOOP_and_11_itm_reg
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_4_itm,
      I3 => vec_rsc_0_5_q(30),
      I4 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I5 => vec_rsc_0_5_i_q_d_bfwt(30),
      O => VEC_LOOP_VEC_LOOP_and_11_itm_reg_30
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_4_itm,
      I3 => vec_rsc_0_5_q(29),
      I4 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I5 => vec_rsc_0_5_i_q_d_bfwt(29),
      O => VEC_LOOP_VEC_LOOP_and_11_itm_reg_29
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_4_itm,
      I3 => vec_rsc_0_5_q(28),
      I4 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I5 => vec_rsc_0_5_i_q_d_bfwt(28),
      O => VEC_LOOP_VEC_LOOP_and_11_itm_reg_28
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_4_itm,
      I3 => vec_rsc_0_5_q(27),
      I4 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I5 => vec_rsc_0_5_i_q_d_bfwt(27),
      O => VEC_LOOP_VEC_LOOP_and_11_itm_reg_27
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_4_itm,
      I3 => vec_rsc_0_5_q(26),
      I4 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I5 => vec_rsc_0_5_i_q_d_bfwt(26),
      O => VEC_LOOP_VEC_LOOP_and_11_itm_reg_26
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_4_itm,
      I3 => vec_rsc_0_5_q(25),
      I4 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I5 => vec_rsc_0_5_i_q_d_bfwt(25),
      O => VEC_LOOP_VEC_LOOP_and_11_itm_reg_25
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_4_itm,
      I3 => vec_rsc_0_5_q(24),
      I4 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I5 => vec_rsc_0_5_i_q_d_bfwt(24),
      O => VEC_LOOP_VEC_LOOP_and_11_itm_reg_24
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_4_itm,
      I3 => vec_rsc_0_5_q(7),
      I4 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I5 => vec_rsc_0_5_i_q_d_bfwt(7),
      O => VEC_LOOP_VEC_LOOP_and_11_itm_reg_7
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_4_itm,
      I3 => vec_rsc_0_5_q(6),
      I4 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I5 => vec_rsc_0_5_i_q_d_bfwt(6),
      O => VEC_LOOP_VEC_LOOP_and_11_itm_reg_6
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_4_itm,
      I3 => vec_rsc_0_5_q(5),
      I4 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I5 => vec_rsc_0_5_i_q_d_bfwt(5),
      O => VEC_LOOP_VEC_LOOP_and_11_itm_reg_5
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_4_itm,
      I3 => vec_rsc_0_5_q(4),
      I4 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I5 => vec_rsc_0_5_i_q_d_bfwt(4),
      O => VEC_LOOP_VEC_LOOP_and_11_itm_reg_4
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_4_itm,
      I3 => vec_rsc_0_5_q(3),
      I4 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I5 => vec_rsc_0_5_i_q_d_bfwt(3),
      O => VEC_LOOP_VEC_LOOP_and_11_itm_reg_3
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_4_itm,
      I3 => vec_rsc_0_5_q(2),
      I4 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I5 => vec_rsc_0_5_i_q_d_bfwt(2),
      O => VEC_LOOP_VEC_LOOP_and_11_itm_reg_2
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_4_itm,
      I3 => vec_rsc_0_5_q(1),
      I4 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I5 => vec_rsc_0_5_i_q_d_bfwt(1),
      O => VEC_LOOP_VEC_LOOP_and_11_itm_reg_1
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_4_itm,
      I3 => vec_rsc_0_5_q(0),
      I4 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I5 => vec_rsc_0_5_i_q_d_bfwt(0),
      O => VEC_LOOP_VEC_LOOP_and_11_itm_reg_0
    );
\tmp_1_lpi_4_dfm[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[0]\,
      I1 => \tmp_1_lpi_4_dfm_reg[29]\,
      I2 => vec_rsc_0_5_q(0),
      I3 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I4 => vec_rsc_0_5_i_q_d_bfwt(0),
      I5 => \tmp_1_lpi_4_dfm_reg[0]_0\,
      O => vec_rsc_0_5_q_0_sn_1
    );
\tmp_1_lpi_4_dfm[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[10]\,
      I1 => \tmp_1_lpi_4_dfm_reg[29]\,
      I2 => vec_rsc_0_5_q(10),
      I3 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I4 => vec_rsc_0_5_i_q_d_bfwt(10),
      I5 => \tmp_1_lpi_4_dfm_reg[10]_0\,
      O => vec_rsc_0_5_q_10_sn_1
    );
\tmp_1_lpi_4_dfm[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[12]\,
      I1 => \tmp_1_lpi_4_dfm_reg[29]\,
      I2 => vec_rsc_0_5_q(12),
      I3 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I4 => vec_rsc_0_5_i_q_d_bfwt(12),
      I5 => \tmp_1_lpi_4_dfm_reg[12]_0\,
      O => vec_rsc_0_5_q_12_sn_1
    );
\tmp_1_lpi_4_dfm[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[17]\,
      I1 => \tmp_1_lpi_4_dfm_reg[29]\,
      I2 => vec_rsc_0_5_q(17),
      I3 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I4 => vec_rsc_0_5_i_q_d_bfwt(17),
      I5 => \tmp_1_lpi_4_dfm_reg[17]_0\,
      O => vec_rsc_0_5_q_17_sn_1
    );
\tmp_1_lpi_4_dfm[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[20]\,
      I1 => \tmp_1_lpi_4_dfm_reg[29]\,
      I2 => vec_rsc_0_5_q(20),
      I3 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I4 => vec_rsc_0_5_i_q_d_bfwt(20),
      I5 => \tmp_1_lpi_4_dfm_reg[20]_0\,
      O => vec_rsc_0_5_q_20_sn_1
    );
\tmp_1_lpi_4_dfm[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[22]\,
      I1 => \tmp_1_lpi_4_dfm_reg[29]\,
      I2 => vec_rsc_0_5_q(22),
      I3 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I4 => vec_rsc_0_5_i_q_d_bfwt(22),
      I5 => \tmp_1_lpi_4_dfm_reg[22]_0\,
      O => vec_rsc_0_5_q_22_sn_1
    );
\tmp_1_lpi_4_dfm[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[24]\,
      I1 => \tmp_1_lpi_4_dfm_reg[29]\,
      I2 => vec_rsc_0_5_q(24),
      I3 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I4 => vec_rsc_0_5_i_q_d_bfwt(24),
      I5 => \tmp_1_lpi_4_dfm_reg[24]_0\,
      O => vec_rsc_0_5_q_24_sn_1
    );
\tmp_1_lpi_4_dfm[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[25]\,
      I1 => \tmp_1_lpi_4_dfm_reg[29]\,
      I2 => vec_rsc_0_5_q(25),
      I3 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I4 => vec_rsc_0_5_i_q_d_bfwt(25),
      I5 => \tmp_1_lpi_4_dfm_reg[25]_0\,
      O => vec_rsc_0_5_q_25_sn_1
    );
\tmp_1_lpi_4_dfm[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[26]\,
      I1 => \tmp_1_lpi_4_dfm_reg[29]\,
      I2 => vec_rsc_0_5_q(26),
      I3 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I4 => vec_rsc_0_5_i_q_d_bfwt(26),
      I5 => \tmp_1_lpi_4_dfm_reg[26]_0\,
      O => vec_rsc_0_5_q_26_sn_1
    );
\tmp_1_lpi_4_dfm[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[29]_0\,
      I1 => \tmp_1_lpi_4_dfm_reg[29]\,
      I2 => vec_rsc_0_5_q(29),
      I3 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I4 => vec_rsc_0_5_i_q_d_bfwt(29),
      I5 => \tmp_1_lpi_4_dfm_reg[29]_1\,
      O => vec_rsc_0_5_q_29_sn_1
    );
\tmp_1_lpi_4_dfm[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[4]\,
      I1 => \tmp_1_lpi_4_dfm_reg[29]\,
      I2 => vec_rsc_0_5_q(4),
      I3 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I4 => vec_rsc_0_5_i_q_d_bfwt(4),
      I5 => \tmp_1_lpi_4_dfm_reg[4]_0\,
      O => vec_rsc_0_5_q_4_sn_1
    );
\tmp_1_lpi_4_dfm[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[5]\,
      I1 => \tmp_1_lpi_4_dfm_reg[29]\,
      I2 => vec_rsc_0_5_q(5),
      I3 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I4 => vec_rsc_0_5_i_q_d_bfwt(5),
      I5 => \tmp_1_lpi_4_dfm_reg[5]_0\,
      O => vec_rsc_0_5_q_5_sn_1
    );
\tmp_1_lpi_4_dfm[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[9]\,
      I1 => \tmp_1_lpi_4_dfm_reg[29]\,
      I2 => vec_rsc_0_5_q(9),
      I3 => \^vec_rsc_0_5_i_bcwt_reg_0\,
      I4 => vec_rsc_0_5_i_q_d_bfwt(9),
      I5 => \tmp_1_lpi_4_dfm_reg[9]_0\,
      O => vec_rsc_0_5_q_9_sn_1
    );
vec_rsc_0_5_i_bcwt_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => vec_rsc_0_5_i_bcwt_reg_1,
      Q => \^vec_rsc_0_5_i_bcwt_reg_0\,
      R => rst
    );
\vec_rsc_0_5_i_q_d_bfwt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_5_q(0),
      Q => vec_rsc_0_5_i_q_d_bfwt(0),
      R => '0'
    );
\vec_rsc_0_5_i_q_d_bfwt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_5_q(10),
      Q => vec_rsc_0_5_i_q_d_bfwt(10),
      R => '0'
    );
\vec_rsc_0_5_i_q_d_bfwt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_5_q(11),
      Q => vec_rsc_0_5_i_q_d_bfwt(11),
      R => '0'
    );
\vec_rsc_0_5_i_q_d_bfwt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_5_q(12),
      Q => vec_rsc_0_5_i_q_d_bfwt(12),
      R => '0'
    );
\vec_rsc_0_5_i_q_d_bfwt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_5_q(13),
      Q => vec_rsc_0_5_i_q_d_bfwt(13),
      R => '0'
    );
\vec_rsc_0_5_i_q_d_bfwt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_5_q(14),
      Q => vec_rsc_0_5_i_q_d_bfwt(14),
      R => '0'
    );
\vec_rsc_0_5_i_q_d_bfwt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_5_q(15),
      Q => vec_rsc_0_5_i_q_d_bfwt(15),
      R => '0'
    );
\vec_rsc_0_5_i_q_d_bfwt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_5_q(16),
      Q => vec_rsc_0_5_i_q_d_bfwt(16),
      R => '0'
    );
\vec_rsc_0_5_i_q_d_bfwt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_5_q(17),
      Q => vec_rsc_0_5_i_q_d_bfwt(17),
      R => '0'
    );
\vec_rsc_0_5_i_q_d_bfwt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_5_q(18),
      Q => vec_rsc_0_5_i_q_d_bfwt(18),
      R => '0'
    );
\vec_rsc_0_5_i_q_d_bfwt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_5_q(19),
      Q => vec_rsc_0_5_i_q_d_bfwt(19),
      R => '0'
    );
\vec_rsc_0_5_i_q_d_bfwt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_5_q(1),
      Q => vec_rsc_0_5_i_q_d_bfwt(1),
      R => '0'
    );
\vec_rsc_0_5_i_q_d_bfwt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_5_q(20),
      Q => vec_rsc_0_5_i_q_d_bfwt(20),
      R => '0'
    );
\vec_rsc_0_5_i_q_d_bfwt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_5_q(21),
      Q => vec_rsc_0_5_i_q_d_bfwt(21),
      R => '0'
    );
\vec_rsc_0_5_i_q_d_bfwt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_5_q(22),
      Q => vec_rsc_0_5_i_q_d_bfwt(22),
      R => '0'
    );
\vec_rsc_0_5_i_q_d_bfwt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_5_q(23),
      Q => vec_rsc_0_5_i_q_d_bfwt(23),
      R => '0'
    );
\vec_rsc_0_5_i_q_d_bfwt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_5_q(24),
      Q => vec_rsc_0_5_i_q_d_bfwt(24),
      R => '0'
    );
\vec_rsc_0_5_i_q_d_bfwt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_5_q(25),
      Q => vec_rsc_0_5_i_q_d_bfwt(25),
      R => '0'
    );
\vec_rsc_0_5_i_q_d_bfwt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_5_q(26),
      Q => vec_rsc_0_5_i_q_d_bfwt(26),
      R => '0'
    );
\vec_rsc_0_5_i_q_d_bfwt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_5_q(27),
      Q => vec_rsc_0_5_i_q_d_bfwt(27),
      R => '0'
    );
\vec_rsc_0_5_i_q_d_bfwt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_5_q(28),
      Q => vec_rsc_0_5_i_q_d_bfwt(28),
      R => '0'
    );
\vec_rsc_0_5_i_q_d_bfwt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_5_q(29),
      Q => vec_rsc_0_5_i_q_d_bfwt(29),
      R => '0'
    );
\vec_rsc_0_5_i_q_d_bfwt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_5_q(2),
      Q => vec_rsc_0_5_i_q_d_bfwt(2),
      R => '0'
    );
\vec_rsc_0_5_i_q_d_bfwt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_5_q(30),
      Q => vec_rsc_0_5_i_q_d_bfwt(30),
      R => '0'
    );
\vec_rsc_0_5_i_q_d_bfwt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_5_q(31),
      Q => vec_rsc_0_5_i_q_d_bfwt(31),
      R => '0'
    );
\vec_rsc_0_5_i_q_d_bfwt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_5_q(3),
      Q => vec_rsc_0_5_i_q_d_bfwt(3),
      R => '0'
    );
\vec_rsc_0_5_i_q_d_bfwt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_5_q(4),
      Q => vec_rsc_0_5_i_q_d_bfwt(4),
      R => '0'
    );
\vec_rsc_0_5_i_q_d_bfwt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_5_q(5),
      Q => vec_rsc_0_5_i_q_d_bfwt(5),
      R => '0'
    );
\vec_rsc_0_5_i_q_d_bfwt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_5_q(6),
      Q => vec_rsc_0_5_i_q_d_bfwt(6),
      R => '0'
    );
\vec_rsc_0_5_i_q_d_bfwt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_5_q(7),
      Q => vec_rsc_0_5_i_q_d_bfwt(7),
      R => '0'
    );
\vec_rsc_0_5_i_q_d_bfwt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_5_q(8),
      Q => vec_rsc_0_5_i_q_d_bfwt(8),
      R => '0'
    );
\vec_rsc_0_5_i_q_d_bfwt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_5_q(9),
      Q => vec_rsc_0_5_i_q_d_bfwt(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_dp is
  port (
    vec_rsc_0_6_i_bcwt_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    vec_rsc_0_6_q_11_sp_1 : out STD_LOGIC;
    vec_rsc_0_6_q_31_sp_1 : out STD_LOGIC;
    vec_rsc_0_6_q_1_sp_1 : out STD_LOGIC;
    vec_rsc_0_6_q_2_sp_1 : out STD_LOGIC;
    vec_rsc_0_6_q_3_sp_1 : out STD_LOGIC;
    vec_rsc_0_6_q_6_sp_1 : out STD_LOGIC;
    vec_rsc_0_6_q_7_sp_1 : out STD_LOGIC;
    vec_rsc_0_6_q_8_sp_1 : out STD_LOGIC;
    vec_rsc_0_6_q_13_sp_1 : out STD_LOGIC;
    vec_rsc_0_6_q_14_sp_1 : out STD_LOGIC;
    vec_rsc_0_6_q_15_sp_1 : out STD_LOGIC;
    vec_rsc_0_6_q_16_sp_1 : out STD_LOGIC;
    vec_rsc_0_6_q_18_sp_1 : out STD_LOGIC;
    vec_rsc_0_6_q_19_sp_1 : out STD_LOGIC;
    vec_rsc_0_6_q_21_sp_1 : out STD_LOGIC;
    vec_rsc_0_6_q_23_sp_1 : out STD_LOGIC;
    vec_rsc_0_6_q_27_sp_1 : out STD_LOGIC;
    vec_rsc_0_6_q_28_sp_1 : out STD_LOGIC;
    vec_rsc_0_6_q_30_sp_1 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_0 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_1 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_2 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_3 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_4 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_5 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_6 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_7 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_8 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_9 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_10 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_11 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_12 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_13 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_14 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_15 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_16 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_17 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_18 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_19 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_20 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_21 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_22 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_23 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_24 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_25 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_26 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_27 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_28 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_29 : out STD_LOGIC;
    rst : in STD_LOGIC;
    vec_rsc_0_6_i_bcwt_reg_1 : in STD_LOGIC;
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_0\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_1\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_2\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[31]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[30]\ : in STD_LOGIC;
    vec_rsc_0_6_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_1_lpi_4_dfm_reg[31]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[1]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[1]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[2]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[2]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[3]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[3]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[6]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[6]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[7]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[7]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[8]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[8]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[13]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[13]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[14]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[14]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[15]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[15]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[16]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[16]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[18]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[18]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[19]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[19]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[21]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[21]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[23]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[23]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[27]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[27]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[28]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[28]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[30]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[30]_1\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_5\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_5_0\ : in STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    VEC_LOOP_VEC_LOOP_and_5_itm : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_dp : entity is "inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_dp";
end Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_dp;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_dp is
  signal \^vec_rsc_0_6_i_bcwt_reg_0\ : STD_LOGIC;
  signal vec_rsc_0_6_i_q_d_bfwt : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal vec_rsc_0_6_q_11_sn_1 : STD_LOGIC;
  signal vec_rsc_0_6_q_13_sn_1 : STD_LOGIC;
  signal vec_rsc_0_6_q_14_sn_1 : STD_LOGIC;
  signal vec_rsc_0_6_q_15_sn_1 : STD_LOGIC;
  signal vec_rsc_0_6_q_16_sn_1 : STD_LOGIC;
  signal vec_rsc_0_6_q_18_sn_1 : STD_LOGIC;
  signal vec_rsc_0_6_q_19_sn_1 : STD_LOGIC;
  signal vec_rsc_0_6_q_1_sn_1 : STD_LOGIC;
  signal vec_rsc_0_6_q_21_sn_1 : STD_LOGIC;
  signal vec_rsc_0_6_q_23_sn_1 : STD_LOGIC;
  signal vec_rsc_0_6_q_27_sn_1 : STD_LOGIC;
  signal vec_rsc_0_6_q_28_sn_1 : STD_LOGIC;
  signal vec_rsc_0_6_q_2_sn_1 : STD_LOGIC;
  signal vec_rsc_0_6_q_30_sn_1 : STD_LOGIC;
  signal vec_rsc_0_6_q_31_sn_1 : STD_LOGIC;
  signal vec_rsc_0_6_q_3_sn_1 : STD_LOGIC;
  signal vec_rsc_0_6_q_6_sn_1 : STD_LOGIC;
  signal vec_rsc_0_6_q_7_sn_1 : STD_LOGIC;
  signal vec_rsc_0_6_q_8_sn_1 : STD_LOGIC;
begin
  vec_rsc_0_6_i_bcwt_reg_0 <= \^vec_rsc_0_6_i_bcwt_reg_0\;
  vec_rsc_0_6_q_11_sp_1 <= vec_rsc_0_6_q_11_sn_1;
  vec_rsc_0_6_q_13_sp_1 <= vec_rsc_0_6_q_13_sn_1;
  vec_rsc_0_6_q_14_sp_1 <= vec_rsc_0_6_q_14_sn_1;
  vec_rsc_0_6_q_15_sp_1 <= vec_rsc_0_6_q_15_sn_1;
  vec_rsc_0_6_q_16_sp_1 <= vec_rsc_0_6_q_16_sn_1;
  vec_rsc_0_6_q_18_sp_1 <= vec_rsc_0_6_q_18_sn_1;
  vec_rsc_0_6_q_19_sp_1 <= vec_rsc_0_6_q_19_sn_1;
  vec_rsc_0_6_q_1_sp_1 <= vec_rsc_0_6_q_1_sn_1;
  vec_rsc_0_6_q_21_sp_1 <= vec_rsc_0_6_q_21_sn_1;
  vec_rsc_0_6_q_23_sp_1 <= vec_rsc_0_6_q_23_sn_1;
  vec_rsc_0_6_q_27_sp_1 <= vec_rsc_0_6_q_27_sn_1;
  vec_rsc_0_6_q_28_sp_1 <= vec_rsc_0_6_q_28_sn_1;
  vec_rsc_0_6_q_2_sp_1 <= vec_rsc_0_6_q_2_sn_1;
  vec_rsc_0_6_q_30_sp_1 <= vec_rsc_0_6_q_30_sn_1;
  vec_rsc_0_6_q_31_sp_1 <= vec_rsc_0_6_q_31_sn_1;
  vec_rsc_0_6_q_3_sp_1 <= vec_rsc_0_6_q_3_sn_1;
  vec_rsc_0_6_q_6_sp_1 <= vec_rsc_0_6_q_6_sn_1;
  vec_rsc_0_6_q_7_sp_1 <= vec_rsc_0_6_q_7_sn_1;
  vec_rsc_0_6_q_8_sp_1 <= vec_rsc_0_6_q_8_sn_1;
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_12_itm,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_5_itm,
      I3 => vec_rsc_0_6_q(15),
      I4 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I5 => vec_rsc_0_6_i_q_d_bfwt(15),
      O => VEC_LOOP_VEC_LOOP_and_12_itm_reg_14
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_12_itm,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_5_itm,
      I3 => vec_rsc_0_6_q(14),
      I4 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I5 => vec_rsc_0_6_i_q_d_bfwt(14),
      O => VEC_LOOP_VEC_LOOP_and_12_itm_reg_13
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_12_itm,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_5_itm,
      I3 => vec_rsc_0_6_q(13),
      I4 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I5 => vec_rsc_0_6_i_q_d_bfwt(13),
      O => VEC_LOOP_VEC_LOOP_and_12_itm_reg_12
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_12_itm,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_5_itm,
      I3 => vec_rsc_0_6_q(12),
      I4 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I5 => vec_rsc_0_6_i_q_d_bfwt(12),
      O => VEC_LOOP_VEC_LOOP_and_12_itm_reg_11
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_5\,
      I1 => \tmp_1_lpi_4_dfm_reg[30]\,
      I2 => vec_rsc_0_6_q(11),
      I3 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I4 => vec_rsc_0_6_i_q_d_bfwt(11),
      I5 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_5_0\,
      O => vec_rsc_0_6_q_11_sn_1
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_12_itm,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_5_itm,
      I3 => vec_rsc_0_6_q(10),
      I4 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I5 => vec_rsc_0_6_i_q_d_bfwt(10),
      O => VEC_LOOP_VEC_LOOP_and_12_itm_reg_10
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_12_itm,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_5_itm,
      I3 => vec_rsc_0_6_q(9),
      I4 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I5 => vec_rsc_0_6_i_q_d_bfwt(9),
      O => VEC_LOOP_VEC_LOOP_and_12_itm_reg_9
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_12_itm,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_5_itm,
      I3 => vec_rsc_0_6_q(8),
      I4 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I5 => vec_rsc_0_6_i_q_d_bfwt(8),
      O => VEC_LOOP_VEC_LOOP_and_12_itm_reg_8
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_12_itm,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_5_itm,
      I3 => vec_rsc_0_6_q(23),
      I4 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I5 => vec_rsc_0_6_i_q_d_bfwt(23),
      O => VEC_LOOP_VEC_LOOP_and_12_itm_reg_22
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_12_itm,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_5_itm,
      I3 => vec_rsc_0_6_q(22),
      I4 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I5 => vec_rsc_0_6_i_q_d_bfwt(22),
      O => VEC_LOOP_VEC_LOOP_and_12_itm_reg_21
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_12_itm,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_5_itm,
      I3 => vec_rsc_0_6_q(21),
      I4 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I5 => vec_rsc_0_6_i_q_d_bfwt(21),
      O => VEC_LOOP_VEC_LOOP_and_12_itm_reg_20
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_12_itm,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_5_itm,
      I3 => vec_rsc_0_6_q(20),
      I4 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I5 => vec_rsc_0_6_i_q_d_bfwt(20),
      O => VEC_LOOP_VEC_LOOP_and_12_itm_reg_19
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_12_itm,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_5_itm,
      I3 => vec_rsc_0_6_q(19),
      I4 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I5 => vec_rsc_0_6_i_q_d_bfwt(19),
      O => VEC_LOOP_VEC_LOOP_and_12_itm_reg_18
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_12_itm,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_5_itm,
      I3 => vec_rsc_0_6_q(18),
      I4 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I5 => vec_rsc_0_6_i_q_d_bfwt(18),
      O => VEC_LOOP_VEC_LOOP_and_12_itm_reg_17
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_12_itm,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_5_itm,
      I3 => vec_rsc_0_6_q(17),
      I4 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I5 => vec_rsc_0_6_i_q_d_bfwt(17),
      O => VEC_LOOP_VEC_LOOP_and_12_itm_reg_16
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_12_itm,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_5_itm,
      I3 => vec_rsc_0_6_q(16),
      I4 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I5 => vec_rsc_0_6_i_q_d_bfwt(16),
      O => VEC_LOOP_VEC_LOOP_and_12_itm_reg_15
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_12_itm,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_5_itm,
      I3 => vec_rsc_0_6_q(31),
      I4 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I5 => vec_rsc_0_6_i_q_d_bfwt(31),
      O => VEC_LOOP_VEC_LOOP_and_12_itm_reg
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_12_itm,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_5_itm,
      I3 => vec_rsc_0_6_q(30),
      I4 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I5 => vec_rsc_0_6_i_q_d_bfwt(30),
      O => VEC_LOOP_VEC_LOOP_and_12_itm_reg_29
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_12_itm,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_5_itm,
      I3 => vec_rsc_0_6_q(29),
      I4 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I5 => vec_rsc_0_6_i_q_d_bfwt(29),
      O => VEC_LOOP_VEC_LOOP_and_12_itm_reg_28
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_12_itm,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_5_itm,
      I3 => vec_rsc_0_6_q(28),
      I4 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I5 => vec_rsc_0_6_i_q_d_bfwt(28),
      O => VEC_LOOP_VEC_LOOP_and_12_itm_reg_27
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_12_itm,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_5_itm,
      I3 => vec_rsc_0_6_q(27),
      I4 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I5 => vec_rsc_0_6_i_q_d_bfwt(27),
      O => VEC_LOOP_VEC_LOOP_and_12_itm_reg_26
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_12_itm,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_5_itm,
      I3 => vec_rsc_0_6_q(26),
      I4 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I5 => vec_rsc_0_6_i_q_d_bfwt(26),
      O => VEC_LOOP_VEC_LOOP_and_12_itm_reg_25
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_12_itm,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_5_itm,
      I3 => vec_rsc_0_6_q(25),
      I4 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I5 => vec_rsc_0_6_i_q_d_bfwt(25),
      O => VEC_LOOP_VEC_LOOP_and_12_itm_reg_24
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_12_itm,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_5_itm,
      I3 => vec_rsc_0_6_q(24),
      I4 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I5 => vec_rsc_0_6_i_q_d_bfwt(24),
      O => VEC_LOOP_VEC_LOOP_and_12_itm_reg_23
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_12_itm,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_5_itm,
      I3 => vec_rsc_0_6_q(7),
      I4 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I5 => vec_rsc_0_6_i_q_d_bfwt(7),
      O => VEC_LOOP_VEC_LOOP_and_12_itm_reg_7
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_12_itm,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_5_itm,
      I3 => vec_rsc_0_6_q(6),
      I4 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I5 => vec_rsc_0_6_i_q_d_bfwt(6),
      O => VEC_LOOP_VEC_LOOP_and_12_itm_reg_6
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_12_itm,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_5_itm,
      I3 => vec_rsc_0_6_q(5),
      I4 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I5 => vec_rsc_0_6_i_q_d_bfwt(5),
      O => VEC_LOOP_VEC_LOOP_and_12_itm_reg_5
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_12_itm,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_5_itm,
      I3 => vec_rsc_0_6_q(4),
      I4 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I5 => vec_rsc_0_6_i_q_d_bfwt(4),
      O => VEC_LOOP_VEC_LOOP_and_12_itm_reg_4
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_12_itm,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_5_itm,
      I3 => vec_rsc_0_6_q(3),
      I4 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I5 => vec_rsc_0_6_i_q_d_bfwt(3),
      O => VEC_LOOP_VEC_LOOP_and_12_itm_reg_3
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_12_itm,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_5_itm,
      I3 => vec_rsc_0_6_q(2),
      I4 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I5 => vec_rsc_0_6_i_q_d_bfwt(2),
      O => VEC_LOOP_VEC_LOOP_and_12_itm_reg_2
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_12_itm,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_5_itm,
      I3 => vec_rsc_0_6_q(1),
      I4 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I5 => vec_rsc_0_6_i_q_d_bfwt(1),
      O => VEC_LOOP_VEC_LOOP_and_12_itm_reg_1
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_12_itm,
      I1 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_5_itm,
      I3 => vec_rsc_0_6_q(0),
      I4 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I5 => vec_rsc_0_6_i_q_d_bfwt(0),
      O => VEC_LOOP_VEC_LOOP_and_12_itm_reg_0
    );
\nl_modulo_sub_cmp_base_rsc_dat_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => Q(0),
      I1 => vec_rsc_0_6_q_11_sn_1,
      I2 => \nl_modulo_sub_cmp_base_rsc_dat_carry__0\,
      I3 => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_0\,
      I4 => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_1\,
      I5 => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_2\,
      O => S(0)
    );
\tmp_1_lpi_4_dfm[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[13]\,
      I1 => \tmp_1_lpi_4_dfm_reg[30]\,
      I2 => vec_rsc_0_6_q(13),
      I3 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I4 => vec_rsc_0_6_i_q_d_bfwt(13),
      I5 => \tmp_1_lpi_4_dfm_reg[13]_0\,
      O => vec_rsc_0_6_q_13_sn_1
    );
\tmp_1_lpi_4_dfm[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[14]\,
      I1 => \tmp_1_lpi_4_dfm_reg[30]\,
      I2 => vec_rsc_0_6_q(14),
      I3 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I4 => vec_rsc_0_6_i_q_d_bfwt(14),
      I5 => \tmp_1_lpi_4_dfm_reg[14]_0\,
      O => vec_rsc_0_6_q_14_sn_1
    );
\tmp_1_lpi_4_dfm[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[15]\,
      I1 => \tmp_1_lpi_4_dfm_reg[30]\,
      I2 => vec_rsc_0_6_q(15),
      I3 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I4 => vec_rsc_0_6_i_q_d_bfwt(15),
      I5 => \tmp_1_lpi_4_dfm_reg[15]_0\,
      O => vec_rsc_0_6_q_15_sn_1
    );
\tmp_1_lpi_4_dfm[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[16]\,
      I1 => \tmp_1_lpi_4_dfm_reg[30]\,
      I2 => vec_rsc_0_6_q(16),
      I3 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I4 => vec_rsc_0_6_i_q_d_bfwt(16),
      I5 => \tmp_1_lpi_4_dfm_reg[16]_0\,
      O => vec_rsc_0_6_q_16_sn_1
    );
\tmp_1_lpi_4_dfm[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[18]\,
      I1 => \tmp_1_lpi_4_dfm_reg[30]\,
      I2 => vec_rsc_0_6_q(18),
      I3 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I4 => vec_rsc_0_6_i_q_d_bfwt(18),
      I5 => \tmp_1_lpi_4_dfm_reg[18]_0\,
      O => vec_rsc_0_6_q_18_sn_1
    );
\tmp_1_lpi_4_dfm[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[19]\,
      I1 => \tmp_1_lpi_4_dfm_reg[30]\,
      I2 => vec_rsc_0_6_q(19),
      I3 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I4 => vec_rsc_0_6_i_q_d_bfwt(19),
      I5 => \tmp_1_lpi_4_dfm_reg[19]_0\,
      O => vec_rsc_0_6_q_19_sn_1
    );
\tmp_1_lpi_4_dfm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[1]\,
      I1 => \tmp_1_lpi_4_dfm_reg[30]\,
      I2 => vec_rsc_0_6_q(1),
      I3 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I4 => vec_rsc_0_6_i_q_d_bfwt(1),
      I5 => \tmp_1_lpi_4_dfm_reg[1]_0\,
      O => vec_rsc_0_6_q_1_sn_1
    );
\tmp_1_lpi_4_dfm[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[21]\,
      I1 => \tmp_1_lpi_4_dfm_reg[30]\,
      I2 => vec_rsc_0_6_q(21),
      I3 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I4 => vec_rsc_0_6_i_q_d_bfwt(21),
      I5 => \tmp_1_lpi_4_dfm_reg[21]_0\,
      O => vec_rsc_0_6_q_21_sn_1
    );
\tmp_1_lpi_4_dfm[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[23]\,
      I1 => \tmp_1_lpi_4_dfm_reg[30]\,
      I2 => vec_rsc_0_6_q(23),
      I3 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I4 => vec_rsc_0_6_i_q_d_bfwt(23),
      I5 => \tmp_1_lpi_4_dfm_reg[23]_0\,
      O => vec_rsc_0_6_q_23_sn_1
    );
\tmp_1_lpi_4_dfm[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[27]\,
      I1 => \tmp_1_lpi_4_dfm_reg[30]\,
      I2 => vec_rsc_0_6_q(27),
      I3 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I4 => vec_rsc_0_6_i_q_d_bfwt(27),
      I5 => \tmp_1_lpi_4_dfm_reg[27]_0\,
      O => vec_rsc_0_6_q_27_sn_1
    );
\tmp_1_lpi_4_dfm[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[28]\,
      I1 => \tmp_1_lpi_4_dfm_reg[30]\,
      I2 => vec_rsc_0_6_q(28),
      I3 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I4 => vec_rsc_0_6_i_q_d_bfwt(28),
      I5 => \tmp_1_lpi_4_dfm_reg[28]_0\,
      O => vec_rsc_0_6_q_28_sn_1
    );
\tmp_1_lpi_4_dfm[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[2]\,
      I1 => \tmp_1_lpi_4_dfm_reg[30]\,
      I2 => vec_rsc_0_6_q(2),
      I3 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I4 => vec_rsc_0_6_i_q_d_bfwt(2),
      I5 => \tmp_1_lpi_4_dfm_reg[2]_0\,
      O => vec_rsc_0_6_q_2_sn_1
    );
\tmp_1_lpi_4_dfm[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[30]_0\,
      I1 => \tmp_1_lpi_4_dfm_reg[30]\,
      I2 => vec_rsc_0_6_q(30),
      I3 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I4 => vec_rsc_0_6_i_q_d_bfwt(30),
      I5 => \tmp_1_lpi_4_dfm_reg[30]_1\,
      O => vec_rsc_0_6_q_30_sn_1
    );
\tmp_1_lpi_4_dfm[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011155515"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[31]\,
      I1 => \tmp_1_lpi_4_dfm_reg[30]\,
      I2 => vec_rsc_0_6_q(31),
      I3 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I4 => vec_rsc_0_6_i_q_d_bfwt(31),
      I5 => \tmp_1_lpi_4_dfm_reg[31]_0\,
      O => vec_rsc_0_6_q_31_sn_1
    );
\tmp_1_lpi_4_dfm[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[3]\,
      I1 => \tmp_1_lpi_4_dfm_reg[30]\,
      I2 => vec_rsc_0_6_q(3),
      I3 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I4 => vec_rsc_0_6_i_q_d_bfwt(3),
      I5 => \tmp_1_lpi_4_dfm_reg[3]_0\,
      O => vec_rsc_0_6_q_3_sn_1
    );
\tmp_1_lpi_4_dfm[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[6]\,
      I1 => \tmp_1_lpi_4_dfm_reg[30]\,
      I2 => vec_rsc_0_6_q(6),
      I3 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I4 => vec_rsc_0_6_i_q_d_bfwt(6),
      I5 => \tmp_1_lpi_4_dfm_reg[6]_0\,
      O => vec_rsc_0_6_q_6_sn_1
    );
\tmp_1_lpi_4_dfm[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[7]\,
      I1 => \tmp_1_lpi_4_dfm_reg[30]\,
      I2 => vec_rsc_0_6_q(7),
      I3 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I4 => vec_rsc_0_6_i_q_d_bfwt(7),
      I5 => \tmp_1_lpi_4_dfm_reg[7]_0\,
      O => vec_rsc_0_6_q_7_sn_1
    );
\tmp_1_lpi_4_dfm[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[8]\,
      I1 => \tmp_1_lpi_4_dfm_reg[30]\,
      I2 => vec_rsc_0_6_q(8),
      I3 => \^vec_rsc_0_6_i_bcwt_reg_0\,
      I4 => vec_rsc_0_6_i_q_d_bfwt(8),
      I5 => \tmp_1_lpi_4_dfm_reg[8]_0\,
      O => vec_rsc_0_6_q_8_sn_1
    );
vec_rsc_0_6_i_bcwt_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => vec_rsc_0_6_i_bcwt_reg_1,
      Q => \^vec_rsc_0_6_i_bcwt_reg_0\,
      R => rst
    );
\vec_rsc_0_6_i_q_d_bfwt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_6_q(0),
      Q => vec_rsc_0_6_i_q_d_bfwt(0),
      R => '0'
    );
\vec_rsc_0_6_i_q_d_bfwt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_6_q(10),
      Q => vec_rsc_0_6_i_q_d_bfwt(10),
      R => '0'
    );
\vec_rsc_0_6_i_q_d_bfwt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_6_q(11),
      Q => vec_rsc_0_6_i_q_d_bfwt(11),
      R => '0'
    );
\vec_rsc_0_6_i_q_d_bfwt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_6_q(12),
      Q => vec_rsc_0_6_i_q_d_bfwt(12),
      R => '0'
    );
\vec_rsc_0_6_i_q_d_bfwt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_6_q(13),
      Q => vec_rsc_0_6_i_q_d_bfwt(13),
      R => '0'
    );
\vec_rsc_0_6_i_q_d_bfwt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_6_q(14),
      Q => vec_rsc_0_6_i_q_d_bfwt(14),
      R => '0'
    );
\vec_rsc_0_6_i_q_d_bfwt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_6_q(15),
      Q => vec_rsc_0_6_i_q_d_bfwt(15),
      R => '0'
    );
\vec_rsc_0_6_i_q_d_bfwt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_6_q(16),
      Q => vec_rsc_0_6_i_q_d_bfwt(16),
      R => '0'
    );
\vec_rsc_0_6_i_q_d_bfwt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_6_q(17),
      Q => vec_rsc_0_6_i_q_d_bfwt(17),
      R => '0'
    );
\vec_rsc_0_6_i_q_d_bfwt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_6_q(18),
      Q => vec_rsc_0_6_i_q_d_bfwt(18),
      R => '0'
    );
\vec_rsc_0_6_i_q_d_bfwt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_6_q(19),
      Q => vec_rsc_0_6_i_q_d_bfwt(19),
      R => '0'
    );
\vec_rsc_0_6_i_q_d_bfwt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_6_q(1),
      Q => vec_rsc_0_6_i_q_d_bfwt(1),
      R => '0'
    );
\vec_rsc_0_6_i_q_d_bfwt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_6_q(20),
      Q => vec_rsc_0_6_i_q_d_bfwt(20),
      R => '0'
    );
\vec_rsc_0_6_i_q_d_bfwt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_6_q(21),
      Q => vec_rsc_0_6_i_q_d_bfwt(21),
      R => '0'
    );
\vec_rsc_0_6_i_q_d_bfwt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_6_q(22),
      Q => vec_rsc_0_6_i_q_d_bfwt(22),
      R => '0'
    );
\vec_rsc_0_6_i_q_d_bfwt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_6_q(23),
      Q => vec_rsc_0_6_i_q_d_bfwt(23),
      R => '0'
    );
\vec_rsc_0_6_i_q_d_bfwt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_6_q(24),
      Q => vec_rsc_0_6_i_q_d_bfwt(24),
      R => '0'
    );
\vec_rsc_0_6_i_q_d_bfwt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_6_q(25),
      Q => vec_rsc_0_6_i_q_d_bfwt(25),
      R => '0'
    );
\vec_rsc_0_6_i_q_d_bfwt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_6_q(26),
      Q => vec_rsc_0_6_i_q_d_bfwt(26),
      R => '0'
    );
\vec_rsc_0_6_i_q_d_bfwt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_6_q(27),
      Q => vec_rsc_0_6_i_q_d_bfwt(27),
      R => '0'
    );
\vec_rsc_0_6_i_q_d_bfwt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_6_q(28),
      Q => vec_rsc_0_6_i_q_d_bfwt(28),
      R => '0'
    );
\vec_rsc_0_6_i_q_d_bfwt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_6_q(29),
      Q => vec_rsc_0_6_i_q_d_bfwt(29),
      R => '0'
    );
\vec_rsc_0_6_i_q_d_bfwt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_6_q(2),
      Q => vec_rsc_0_6_i_q_d_bfwt(2),
      R => '0'
    );
\vec_rsc_0_6_i_q_d_bfwt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_6_q(30),
      Q => vec_rsc_0_6_i_q_d_bfwt(30),
      R => '0'
    );
\vec_rsc_0_6_i_q_d_bfwt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_6_q(31),
      Q => vec_rsc_0_6_i_q_d_bfwt(31),
      R => '0'
    );
\vec_rsc_0_6_i_q_d_bfwt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_6_q(3),
      Q => vec_rsc_0_6_i_q_d_bfwt(3),
      R => '0'
    );
\vec_rsc_0_6_i_q_d_bfwt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_6_q(4),
      Q => vec_rsc_0_6_i_q_d_bfwt(4),
      R => '0'
    );
\vec_rsc_0_6_i_q_d_bfwt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_6_q(5),
      Q => vec_rsc_0_6_i_q_d_bfwt(5),
      R => '0'
    );
\vec_rsc_0_6_i_q_d_bfwt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_6_q(6),
      Q => vec_rsc_0_6_i_q_d_bfwt(6),
      R => '0'
    );
\vec_rsc_0_6_i_q_d_bfwt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_6_q(7),
      Q => vec_rsc_0_6_i_q_d_bfwt(7),
      R => '0'
    );
\vec_rsc_0_6_i_q_d_bfwt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_6_q(8),
      Q => vec_rsc_0_6_i_q_d_bfwt(8),
      R => '0'
    );
\vec_rsc_0_6_i_q_d_bfwt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_6_q(9),
      Q => vec_rsc_0_6_i_q_d_bfwt(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_dp is
  port (
    vec_rsc_0_7_i_bcwt_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 4 downto 0 );
    vec_rsc_0_7_q_1_sp_1 : out STD_LOGIC;
    vec_rsc_0_7_q_2_sp_1 : out STD_LOGIC;
    vec_rsc_0_7_q_3_sp_1 : out STD_LOGIC;
    vec_rsc_0_7_q_6_sp_1 : out STD_LOGIC;
    vec_rsc_0_7_q_7_sp_1 : out STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[14]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    vec_rsc_0_7_q_8_sp_1 : out STD_LOGIC;
    vec_rsc_0_7_q_13_sp_1 : out STD_LOGIC;
    vec_rsc_0_7_q_14_sp_1 : out STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    vec_rsc_0_7_q_16_sp_1 : out STD_LOGIC;
    vec_rsc_0_7_q_18_sp_1 : out STD_LOGIC;
    vec_rsc_0_7_q_21_sp_1 : out STD_LOGIC;
    vec_rsc_0_7_q_23_sp_1 : out STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[30]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    vec_rsc_0_7_q_27_sp_1 : out STD_LOGIC;
    vec_rsc_0_7_q_28_sp_1 : out STD_LOGIC;
    vec_rsc_0_7_q_30_sp_1 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_13_itm_reg : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_0 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_1 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_2 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_3 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_4 : out STD_LOGIC;
    vec_rsc_0_7_q_11_sp_1 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_5 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_6 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_7 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_8 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_9 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_10 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_11 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_12 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_13 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_14 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_15 : out STD_LOGIC;
    rst : in STD_LOGIC;
    vec_rsc_0_7_i_bcwt_reg_1 : in STD_LOGIC;
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    nl_modulo_sub_cmp_base_rsc_dat_carry : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_0 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_1 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_2 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_3 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_4 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_5 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_6 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_7 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_8 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_9 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_10 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_11 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_12 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_13 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_14 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_15 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_16 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_17 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_18 : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_0\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_1\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_2\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_3\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_4\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_5\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_6\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_7\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_8\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_9\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_10\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_0\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_1\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_2\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_3\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_4\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_5\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_6\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_7\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_8\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_9\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_10\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_11\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_12\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_13\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_14\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_0\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_1\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_2\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_3\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_4\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_5\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_6\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_7\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_8\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_9\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_10\ : in STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_13_itm : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    VEC_LOOP_VEC_LOOP_and_6_itm : in STD_LOGIC;
    vec_rsc_0_7_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    nl_modulo_add_cmp_base_rsc_dat_carry_i_7 : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[11]\ : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_i_7_0 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_i_6 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_i_6_0 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_i_5 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_i_5_0 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_i_2 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_i_2_0 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_i_1 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_i_1_0 : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_8\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_8_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[11]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[11]_1\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_3\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_3_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_2\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_2_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_8\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_8_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_6\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_6_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_3\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_3_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_1\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_1_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_5\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_5_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_4\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_4_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_dp : entity is "inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_dp";
end Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_dp;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_dp is
  signal \^vec_rsc_0_7_i_bcwt_reg_0\ : STD_LOGIC;
  signal vec_rsc_0_7_i_q_d_bfwt : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal vec_rsc_0_7_q_11_sn_1 : STD_LOGIC;
  signal vec_rsc_0_7_q_13_sn_1 : STD_LOGIC;
  signal vec_rsc_0_7_q_14_sn_1 : STD_LOGIC;
  signal vec_rsc_0_7_q_16_sn_1 : STD_LOGIC;
  signal vec_rsc_0_7_q_18_sn_1 : STD_LOGIC;
  signal vec_rsc_0_7_q_1_sn_1 : STD_LOGIC;
  signal vec_rsc_0_7_q_21_sn_1 : STD_LOGIC;
  signal vec_rsc_0_7_q_23_sn_1 : STD_LOGIC;
  signal vec_rsc_0_7_q_27_sn_1 : STD_LOGIC;
  signal vec_rsc_0_7_q_28_sn_1 : STD_LOGIC;
  signal vec_rsc_0_7_q_2_sn_1 : STD_LOGIC;
  signal vec_rsc_0_7_q_30_sn_1 : STD_LOGIC;
  signal vec_rsc_0_7_q_3_sn_1 : STD_LOGIC;
  signal vec_rsc_0_7_q_6_sn_1 : STD_LOGIC;
  signal vec_rsc_0_7_q_7_sn_1 : STD_LOGIC;
  signal vec_rsc_0_7_q_8_sn_1 : STD_LOGIC;
begin
  vec_rsc_0_7_i_bcwt_reg_0 <= \^vec_rsc_0_7_i_bcwt_reg_0\;
  vec_rsc_0_7_q_11_sp_1 <= vec_rsc_0_7_q_11_sn_1;
  vec_rsc_0_7_q_13_sp_1 <= vec_rsc_0_7_q_13_sn_1;
  vec_rsc_0_7_q_14_sp_1 <= vec_rsc_0_7_q_14_sn_1;
  vec_rsc_0_7_q_16_sp_1 <= vec_rsc_0_7_q_16_sn_1;
  vec_rsc_0_7_q_18_sp_1 <= vec_rsc_0_7_q_18_sn_1;
  vec_rsc_0_7_q_1_sp_1 <= vec_rsc_0_7_q_1_sn_1;
  vec_rsc_0_7_q_21_sp_1 <= vec_rsc_0_7_q_21_sn_1;
  vec_rsc_0_7_q_23_sp_1 <= vec_rsc_0_7_q_23_sn_1;
  vec_rsc_0_7_q_27_sp_1 <= vec_rsc_0_7_q_27_sn_1;
  vec_rsc_0_7_q_28_sp_1 <= vec_rsc_0_7_q_28_sn_1;
  vec_rsc_0_7_q_2_sp_1 <= vec_rsc_0_7_q_2_sn_1;
  vec_rsc_0_7_q_30_sp_1 <= vec_rsc_0_7_q_30_sn_1;
  vec_rsc_0_7_q_3_sp_1 <= vec_rsc_0_7_q_3_sn_1;
  vec_rsc_0_7_q_6_sp_1 <= vec_rsc_0_7_q_6_sn_1;
  vec_rsc_0_7_q_7_sp_1 <= vec_rsc_0_7_q_7_sn_1;
  vec_rsc_0_7_q_8_sp_1 <= vec_rsc_0_7_q_8_sn_1;
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_2\,
      I1 => \tmp_1_lpi_4_dfm_reg[11]\,
      I2 => vec_rsc_0_7_q(14),
      I3 => \^vec_rsc_0_7_i_bcwt_reg_0\,
      I4 => vec_rsc_0_7_i_q_d_bfwt(14),
      I5 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_2_0\,
      O => vec_rsc_0_7_q_14_sn_1
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_3\,
      I1 => \tmp_1_lpi_4_dfm_reg[11]\,
      I2 => vec_rsc_0_7_q(13),
      I3 => \^vec_rsc_0_7_i_bcwt_reg_0\,
      I4 => vec_rsc_0_7_i_q_d_bfwt(13),
      I5 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_3_0\,
      O => vec_rsc_0_7_q_13_sn_1
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_13_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_6_itm,
      I3 => vec_rsc_0_7_q(11),
      I4 => \^vec_rsc_0_7_i_bcwt_reg_0\,
      I5 => vec_rsc_0_7_i_q_d_bfwt(11),
      O => VEC_LOOP_VEC_LOOP_and_13_itm_reg_5
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_8\,
      I1 => \tmp_1_lpi_4_dfm_reg[11]\,
      I2 => vec_rsc_0_7_q(8),
      I3 => \^vec_rsc_0_7_i_bcwt_reg_0\,
      I4 => vec_rsc_0_7_i_q_d_bfwt(8),
      I5 => \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_8_0\,
      O => vec_rsc_0_7_q_8_sn_1
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_13_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_6_itm,
      I3 => vec_rsc_0_7_q(15),
      I4 => \^vec_rsc_0_7_i_bcwt_reg_0\,
      I5 => vec_rsc_0_7_i_q_d_bfwt(15),
      O => VEC_LOOP_VEC_LOOP_and_13_itm_reg_7
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_13_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_6_itm,
      I3 => vec_rsc_0_7_q(12),
      I4 => \^vec_rsc_0_7_i_bcwt_reg_0\,
      I5 => vec_rsc_0_7_i_q_d_bfwt(12),
      O => VEC_LOOP_VEC_LOOP_and_13_itm_reg_6
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_13_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_6_itm,
      I3 => vec_rsc_0_7_q(10),
      I4 => \^vec_rsc_0_7_i_bcwt_reg_0\,
      I5 => vec_rsc_0_7_i_q_d_bfwt(10),
      O => VEC_LOOP_VEC_LOOP_and_13_itm_reg_4
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_13_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_6_itm,
      I3 => vec_rsc_0_7_q(9),
      I4 => \^vec_rsc_0_7_i_bcwt_reg_0\,
      I5 => vec_rsc_0_7_i_q_d_bfwt(9),
      O => VEC_LOOP_VEC_LOOP_and_13_itm_reg_3
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_1\,
      I1 => \tmp_1_lpi_4_dfm_reg[11]\,
      I2 => vec_rsc_0_7_q(23),
      I3 => \^vec_rsc_0_7_i_bcwt_reg_0\,
      I4 => vec_rsc_0_7_i_q_d_bfwt(23),
      I5 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_1_0\,
      O => vec_rsc_0_7_q_23_sn_1
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_3\,
      I1 => \tmp_1_lpi_4_dfm_reg[11]\,
      I2 => vec_rsc_0_7_q(21),
      I3 => \^vec_rsc_0_7_i_bcwt_reg_0\,
      I4 => vec_rsc_0_7_i_q_d_bfwt(21),
      I5 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_3_0\,
      O => vec_rsc_0_7_q_21_sn_1
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_6\,
      I1 => \tmp_1_lpi_4_dfm_reg[11]\,
      I2 => vec_rsc_0_7_q(18),
      I3 => \^vec_rsc_0_7_i_bcwt_reg_0\,
      I4 => vec_rsc_0_7_i_q_d_bfwt(18),
      I5 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_6_0\,
      O => vec_rsc_0_7_q_18_sn_1
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_8\,
      I1 => \tmp_1_lpi_4_dfm_reg[11]\,
      I2 => vec_rsc_0_7_q(16),
      I3 => \^vec_rsc_0_7_i_bcwt_reg_0\,
      I4 => vec_rsc_0_7_i_q_d_bfwt(16),
      I5 => \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_8_0\,
      O => vec_rsc_0_7_q_16_sn_1
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_13_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_6_itm,
      I3 => vec_rsc_0_7_q(22),
      I4 => \^vec_rsc_0_7_i_bcwt_reg_0\,
      I5 => vec_rsc_0_7_i_q_d_bfwt(22),
      O => VEC_LOOP_VEC_LOOP_and_13_itm_reg_11
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_13_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_6_itm,
      I3 => vec_rsc_0_7_q(20),
      I4 => \^vec_rsc_0_7_i_bcwt_reg_0\,
      I5 => vec_rsc_0_7_i_q_d_bfwt(20),
      O => VEC_LOOP_VEC_LOOP_and_13_itm_reg_10
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_13_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_6_itm,
      I3 => vec_rsc_0_7_q(19),
      I4 => \^vec_rsc_0_7_i_bcwt_reg_0\,
      I5 => vec_rsc_0_7_i_q_d_bfwt(19),
      O => VEC_LOOP_VEC_LOOP_and_13_itm_reg_9
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_13_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_6_itm,
      I3 => vec_rsc_0_7_q(17),
      I4 => \^vec_rsc_0_7_i_bcwt_reg_0\,
      I5 => vec_rsc_0_7_i_q_d_bfwt(17),
      O => VEC_LOOP_VEC_LOOP_and_13_itm_reg_8
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\,
      I1 => \tmp_1_lpi_4_dfm_reg[11]\,
      I2 => vec_rsc_0_7_q(30),
      I3 => \^vec_rsc_0_7_i_bcwt_reg_0\,
      I4 => vec_rsc_0_7_i_q_d_bfwt(30),
      I5 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2_0\,
      O => vec_rsc_0_7_q_30_sn_1
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_4\,
      I1 => \tmp_1_lpi_4_dfm_reg[11]\,
      I2 => vec_rsc_0_7_q(28),
      I3 => \^vec_rsc_0_7_i_bcwt_reg_0\,
      I4 => vec_rsc_0_7_i_q_d_bfwt(28),
      I5 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_4_0\,
      O => vec_rsc_0_7_q_28_sn_1
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_5\,
      I1 => \tmp_1_lpi_4_dfm_reg[11]\,
      I2 => vec_rsc_0_7_q(27),
      I3 => \^vec_rsc_0_7_i_bcwt_reg_0\,
      I4 => vec_rsc_0_7_i_q_d_bfwt(27),
      I5 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_5_0\,
      O => vec_rsc_0_7_q_27_sn_1
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_13_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_6_itm,
      I3 => vec_rsc_0_7_q(31),
      I4 => \^vec_rsc_0_7_i_bcwt_reg_0\,
      I5 => vec_rsc_0_7_i_q_d_bfwt(31),
      O => VEC_LOOP_VEC_LOOP_and_13_itm_reg
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_13_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_6_itm,
      I3 => vec_rsc_0_7_q(29),
      I4 => \^vec_rsc_0_7_i_bcwt_reg_0\,
      I5 => vec_rsc_0_7_i_q_d_bfwt(29),
      O => VEC_LOOP_VEC_LOOP_and_13_itm_reg_15
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_13_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_6_itm,
      I3 => vec_rsc_0_7_q(26),
      I4 => \^vec_rsc_0_7_i_bcwt_reg_0\,
      I5 => vec_rsc_0_7_i_q_d_bfwt(26),
      O => VEC_LOOP_VEC_LOOP_and_13_itm_reg_14
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_13_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_6_itm,
      I3 => vec_rsc_0_7_q(25),
      I4 => \^vec_rsc_0_7_i_bcwt_reg_0\,
      I5 => vec_rsc_0_7_i_q_d_bfwt(25),
      O => VEC_LOOP_VEC_LOOP_and_13_itm_reg_13
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_13_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_6_itm,
      I3 => vec_rsc_0_7_q(24),
      I4 => \^vec_rsc_0_7_i_bcwt_reg_0\,
      I5 => vec_rsc_0_7_i_q_d_bfwt(24),
      O => VEC_LOOP_VEC_LOOP_and_13_itm_reg_12
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => nl_modulo_add_cmp_base_rsc_dat_carry_i_1,
      I1 => \tmp_1_lpi_4_dfm_reg[11]\,
      I2 => vec_rsc_0_7_q(7),
      I3 => \^vec_rsc_0_7_i_bcwt_reg_0\,
      I4 => vec_rsc_0_7_i_q_d_bfwt(7),
      I5 => nl_modulo_add_cmp_base_rsc_dat_carry_i_1_0,
      O => vec_rsc_0_7_q_7_sn_1
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => nl_modulo_add_cmp_base_rsc_dat_carry_i_2,
      I1 => \tmp_1_lpi_4_dfm_reg[11]\,
      I2 => vec_rsc_0_7_q(6),
      I3 => \^vec_rsc_0_7_i_bcwt_reg_0\,
      I4 => vec_rsc_0_7_i_q_d_bfwt(6),
      I5 => nl_modulo_add_cmp_base_rsc_dat_carry_i_2_0,
      O => vec_rsc_0_7_q_6_sn_1
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => nl_modulo_add_cmp_base_rsc_dat_carry_i_5,
      I1 => \tmp_1_lpi_4_dfm_reg[11]\,
      I2 => vec_rsc_0_7_q(3),
      I3 => \^vec_rsc_0_7_i_bcwt_reg_0\,
      I4 => vec_rsc_0_7_i_q_d_bfwt(3),
      I5 => nl_modulo_add_cmp_base_rsc_dat_carry_i_5_0,
      O => vec_rsc_0_7_q_3_sn_1
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => nl_modulo_add_cmp_base_rsc_dat_carry_i_6,
      I1 => \tmp_1_lpi_4_dfm_reg[11]\,
      I2 => vec_rsc_0_7_q(2),
      I3 => \^vec_rsc_0_7_i_bcwt_reg_0\,
      I4 => vec_rsc_0_7_i_q_d_bfwt(2),
      I5 => nl_modulo_add_cmp_base_rsc_dat_carry_i_6_0,
      O => vec_rsc_0_7_q_2_sn_1
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => nl_modulo_add_cmp_base_rsc_dat_carry_i_7,
      I1 => \tmp_1_lpi_4_dfm_reg[11]\,
      I2 => vec_rsc_0_7_q(1),
      I3 => \^vec_rsc_0_7_i_bcwt_reg_0\,
      I4 => vec_rsc_0_7_i_q_d_bfwt(1),
      I5 => nl_modulo_add_cmp_base_rsc_dat_carry_i_7_0,
      O => vec_rsc_0_7_q_1_sn_1
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_13_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_6_itm,
      I3 => vec_rsc_0_7_q(5),
      I4 => \^vec_rsc_0_7_i_bcwt_reg_0\,
      I5 => vec_rsc_0_7_i_q_d_bfwt(5),
      O => VEC_LOOP_VEC_LOOP_and_13_itm_reg_2
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_13_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_6_itm,
      I3 => vec_rsc_0_7_q(4),
      I4 => \^vec_rsc_0_7_i_bcwt_reg_0\,
      I5 => vec_rsc_0_7_i_q_d_bfwt(4),
      O => VEC_LOOP_VEC_LOOP_and_13_itm_reg_1
    );
nl_modulo_add_cmp_base_rsc_dat_carry_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => VEC_LOOP_VEC_LOOP_and_13_itm,
      I1 => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      I2 => VEC_LOOP_VEC_LOOP_and_6_itm,
      I3 => vec_rsc_0_7_q(0),
      I4 => \^vec_rsc_0_7_i_bcwt_reg_0\,
      I5 => vec_rsc_0_7_i_q_d_bfwt(0),
      O => VEC_LOOP_VEC_LOOP_and_13_itm_reg_0
    );
\nl_modulo_sub_cmp_base_rsc_dat_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => Q(7),
      I1 => vec_rsc_0_7_q_14_sn_1,
      I2 => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_7\,
      I3 => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_8\,
      I4 => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_9\,
      I5 => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_10\,
      O => \tmp_1_lpi_4_dfm_reg[14]\(2)
    );
\nl_modulo_sub_cmp_base_rsc_dat_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => Q(6),
      I1 => vec_rsc_0_7_q_13_sn_1,
      I2 => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_3\,
      I3 => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_4\,
      I4 => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_5\,
      I5 => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_6\,
      O => \tmp_1_lpi_4_dfm_reg[14]\(1)
    );
\nl_modulo_sub_cmp_base_rsc_dat_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => Q(5),
      I1 => vec_rsc_0_7_q_8_sn_1,
      I2 => \nl_modulo_sub_cmp_base_rsc_dat_carry__0\,
      I3 => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_0\,
      I4 => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_1\,
      I5 => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_2\,
      O => \tmp_1_lpi_4_dfm_reg[14]\(0)
    );
\nl_modulo_sub_cmp_base_rsc_dat_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => Q(11),
      I1 => vec_rsc_0_7_q_23_sn_1,
      I2 => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_11\,
      I3 => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_12\,
      I4 => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_13\,
      I5 => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_14\,
      O => \tmp_1_lpi_4_dfm_reg[23]\(3)
    );
\nl_modulo_sub_cmp_base_rsc_dat_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => Q(10),
      I1 => vec_rsc_0_7_q_21_sn_1,
      I2 => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_7\,
      I3 => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_8\,
      I4 => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_9\,
      I5 => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_10\,
      O => \tmp_1_lpi_4_dfm_reg[23]\(2)
    );
\nl_modulo_sub_cmp_base_rsc_dat_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => Q(9),
      I1 => vec_rsc_0_7_q_18_sn_1,
      I2 => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_3\,
      I3 => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_4\,
      I4 => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_5\,
      I5 => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_6\,
      O => \tmp_1_lpi_4_dfm_reg[23]\(1)
    );
\nl_modulo_sub_cmp_base_rsc_dat_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => Q(8),
      I1 => vec_rsc_0_7_q_16_sn_1,
      I2 => \nl_modulo_sub_cmp_base_rsc_dat_carry__1\,
      I3 => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_0\,
      I4 => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_1\,
      I5 => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_2\,
      O => \tmp_1_lpi_4_dfm_reg[23]\(0)
    );
\nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => Q(14),
      I1 => vec_rsc_0_7_q_30_sn_1,
      I2 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_7\,
      I3 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_8\,
      I4 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_9\,
      I5 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_10\,
      O => \tmp_1_lpi_4_dfm_reg[30]\(2)
    );
\nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => Q(13),
      I1 => vec_rsc_0_7_q_28_sn_1,
      I2 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_3\,
      I3 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_4\,
      I4 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_5\,
      I5 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_6\,
      O => \tmp_1_lpi_4_dfm_reg[30]\(1)
    );
\nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => Q(12),
      I1 => vec_rsc_0_7_q_27_sn_1,
      I2 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2\,
      I3 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_0\,
      I4 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_1\,
      I5 => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_2\,
      O => \tmp_1_lpi_4_dfm_reg[30]\(0)
    );
nl_modulo_sub_cmp_base_rsc_dat_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => Q(4),
      I1 => vec_rsc_0_7_q_7_sn_1,
      I2 => nl_modulo_sub_cmp_base_rsc_dat_carry_15,
      I3 => nl_modulo_sub_cmp_base_rsc_dat_carry_16,
      I4 => nl_modulo_sub_cmp_base_rsc_dat_carry_17,
      I5 => nl_modulo_sub_cmp_base_rsc_dat_carry_18,
      O => S(4)
    );
nl_modulo_sub_cmp_base_rsc_dat_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => Q(3),
      I1 => vec_rsc_0_7_q_6_sn_1,
      I2 => nl_modulo_sub_cmp_base_rsc_dat_carry_11,
      I3 => nl_modulo_sub_cmp_base_rsc_dat_carry_12,
      I4 => nl_modulo_sub_cmp_base_rsc_dat_carry_13,
      I5 => nl_modulo_sub_cmp_base_rsc_dat_carry_14,
      O => S(3)
    );
nl_modulo_sub_cmp_base_rsc_dat_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => Q(2),
      I1 => vec_rsc_0_7_q_3_sn_1,
      I2 => nl_modulo_sub_cmp_base_rsc_dat_carry_7,
      I3 => nl_modulo_sub_cmp_base_rsc_dat_carry_8,
      I4 => nl_modulo_sub_cmp_base_rsc_dat_carry_9,
      I5 => nl_modulo_sub_cmp_base_rsc_dat_carry_10,
      O => S(2)
    );
nl_modulo_sub_cmp_base_rsc_dat_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => Q(1),
      I1 => vec_rsc_0_7_q_2_sn_1,
      I2 => nl_modulo_sub_cmp_base_rsc_dat_carry_3,
      I3 => nl_modulo_sub_cmp_base_rsc_dat_carry_4,
      I4 => nl_modulo_sub_cmp_base_rsc_dat_carry_5,
      I5 => nl_modulo_sub_cmp_base_rsc_dat_carry_6,
      O => S(1)
    );
nl_modulo_sub_cmp_base_rsc_dat_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => Q(0),
      I1 => vec_rsc_0_7_q_1_sn_1,
      I2 => nl_modulo_sub_cmp_base_rsc_dat_carry,
      I3 => nl_modulo_sub_cmp_base_rsc_dat_carry_0,
      I4 => nl_modulo_sub_cmp_base_rsc_dat_carry_1,
      I5 => nl_modulo_sub_cmp_base_rsc_dat_carry_2,
      O => S(0)
    );
\tmp_1_lpi_4_dfm[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \tmp_1_lpi_4_dfm_reg[11]_0\,
      I1 => \tmp_1_lpi_4_dfm_reg[11]\,
      I2 => vec_rsc_0_7_q(11),
      I3 => \^vec_rsc_0_7_i_bcwt_reg_0\,
      I4 => vec_rsc_0_7_i_q_d_bfwt(11),
      I5 => \tmp_1_lpi_4_dfm_reg[11]_1\,
      O => vec_rsc_0_7_q_11_sn_1
    );
vec_rsc_0_7_i_bcwt_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => vec_rsc_0_7_i_bcwt_reg_1,
      Q => \^vec_rsc_0_7_i_bcwt_reg_0\,
      R => rst
    );
\vec_rsc_0_7_i_q_d_bfwt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_7_q(0),
      Q => vec_rsc_0_7_i_q_d_bfwt(0),
      R => '0'
    );
\vec_rsc_0_7_i_q_d_bfwt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_7_q(10),
      Q => vec_rsc_0_7_i_q_d_bfwt(10),
      R => '0'
    );
\vec_rsc_0_7_i_q_d_bfwt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_7_q(11),
      Q => vec_rsc_0_7_i_q_d_bfwt(11),
      R => '0'
    );
\vec_rsc_0_7_i_q_d_bfwt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_7_q(12),
      Q => vec_rsc_0_7_i_q_d_bfwt(12),
      R => '0'
    );
\vec_rsc_0_7_i_q_d_bfwt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_7_q(13),
      Q => vec_rsc_0_7_i_q_d_bfwt(13),
      R => '0'
    );
\vec_rsc_0_7_i_q_d_bfwt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_7_q(14),
      Q => vec_rsc_0_7_i_q_d_bfwt(14),
      R => '0'
    );
\vec_rsc_0_7_i_q_d_bfwt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_7_q(15),
      Q => vec_rsc_0_7_i_q_d_bfwt(15),
      R => '0'
    );
\vec_rsc_0_7_i_q_d_bfwt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_7_q(16),
      Q => vec_rsc_0_7_i_q_d_bfwt(16),
      R => '0'
    );
\vec_rsc_0_7_i_q_d_bfwt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_7_q(17),
      Q => vec_rsc_0_7_i_q_d_bfwt(17),
      R => '0'
    );
\vec_rsc_0_7_i_q_d_bfwt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_7_q(18),
      Q => vec_rsc_0_7_i_q_d_bfwt(18),
      R => '0'
    );
\vec_rsc_0_7_i_q_d_bfwt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_7_q(19),
      Q => vec_rsc_0_7_i_q_d_bfwt(19),
      R => '0'
    );
\vec_rsc_0_7_i_q_d_bfwt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_7_q(1),
      Q => vec_rsc_0_7_i_q_d_bfwt(1),
      R => '0'
    );
\vec_rsc_0_7_i_q_d_bfwt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_7_q(20),
      Q => vec_rsc_0_7_i_q_d_bfwt(20),
      R => '0'
    );
\vec_rsc_0_7_i_q_d_bfwt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_7_q(21),
      Q => vec_rsc_0_7_i_q_d_bfwt(21),
      R => '0'
    );
\vec_rsc_0_7_i_q_d_bfwt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_7_q(22),
      Q => vec_rsc_0_7_i_q_d_bfwt(22),
      R => '0'
    );
\vec_rsc_0_7_i_q_d_bfwt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_7_q(23),
      Q => vec_rsc_0_7_i_q_d_bfwt(23),
      R => '0'
    );
\vec_rsc_0_7_i_q_d_bfwt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_7_q(24),
      Q => vec_rsc_0_7_i_q_d_bfwt(24),
      R => '0'
    );
\vec_rsc_0_7_i_q_d_bfwt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_7_q(25),
      Q => vec_rsc_0_7_i_q_d_bfwt(25),
      R => '0'
    );
\vec_rsc_0_7_i_q_d_bfwt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_7_q(26),
      Q => vec_rsc_0_7_i_q_d_bfwt(26),
      R => '0'
    );
\vec_rsc_0_7_i_q_d_bfwt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_7_q(27),
      Q => vec_rsc_0_7_i_q_d_bfwt(27),
      R => '0'
    );
\vec_rsc_0_7_i_q_d_bfwt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_7_q(28),
      Q => vec_rsc_0_7_i_q_d_bfwt(28),
      R => '0'
    );
\vec_rsc_0_7_i_q_d_bfwt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_7_q(29),
      Q => vec_rsc_0_7_i_q_d_bfwt(29),
      R => '0'
    );
\vec_rsc_0_7_i_q_d_bfwt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_7_q(2),
      Q => vec_rsc_0_7_i_q_d_bfwt(2),
      R => '0'
    );
\vec_rsc_0_7_i_q_d_bfwt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_7_q(30),
      Q => vec_rsc_0_7_i_q_d_bfwt(30),
      R => '0'
    );
\vec_rsc_0_7_i_q_d_bfwt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_7_q(31),
      Q => vec_rsc_0_7_i_q_d_bfwt(31),
      R => '0'
    );
\vec_rsc_0_7_i_q_d_bfwt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_7_q(3),
      Q => vec_rsc_0_7_i_q_d_bfwt(3),
      R => '0'
    );
\vec_rsc_0_7_i_q_d_bfwt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_7_q(4),
      Q => vec_rsc_0_7_i_q_d_bfwt(4),
      R => '0'
    );
\vec_rsc_0_7_i_q_d_bfwt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_7_q(5),
      Q => vec_rsc_0_7_i_q_d_bfwt(5),
      R => '0'
    );
\vec_rsc_0_7_i_q_d_bfwt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_7_q(6),
      Q => vec_rsc_0_7_i_q_d_bfwt(6),
      R => '0'
    );
\vec_rsc_0_7_i_q_d_bfwt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_7_q(7),
      Q => vec_rsc_0_7_i_q_d_bfwt(7),
      R => '0'
    );
\vec_rsc_0_7_i_q_d_bfwt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_7_q(8),
      Q => vec_rsc_0_7_i_q_d_bfwt(8),
      R => '0'
    );
\vec_rsc_0_7_i_q_d_bfwt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_0_7_q(9),
      Q => vec_rsc_0_7_i_q_d_bfwt(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0_modulo_add_core is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_sva_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \return_rsci_d_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    nl_modulo_add_cmp_base_rsc_dat : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CEA1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Board_inPlaceNTT_DIF_preco_0_0_modulo_add_core : entity is "modulo_add_core";
end Board_inPlaceNTT_DIF_preco_0_0_modulo_add_core;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0_modulo_add_core is
  signal \^p_sva_reg[31]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \return_rsci_d[15]_i_2_n_0\ : STD_LOGIC;
  signal \return_rsci_d[15]_i_3_n_0\ : STD_LOGIC;
  signal \return_rsci_d[15]_i_4_n_0\ : STD_LOGIC;
  signal \return_rsci_d[15]_i_5_n_0\ : STD_LOGIC;
  signal \return_rsci_d[15]_i_6_n_0\ : STD_LOGIC;
  signal \return_rsci_d[15]_i_7_n_0\ : STD_LOGIC;
  signal \return_rsci_d[15]_i_8_n_0\ : STD_LOGIC;
  signal \return_rsci_d[15]_i_9_n_0\ : STD_LOGIC;
  signal \return_rsci_d[23]_i_2_n_0\ : STD_LOGIC;
  signal \return_rsci_d[23]_i_3_n_0\ : STD_LOGIC;
  signal \return_rsci_d[23]_i_4_n_0\ : STD_LOGIC;
  signal \return_rsci_d[23]_i_5_n_0\ : STD_LOGIC;
  signal \return_rsci_d[23]_i_6_n_0\ : STD_LOGIC;
  signal \return_rsci_d[23]_i_7_n_0\ : STD_LOGIC;
  signal \return_rsci_d[23]_i_8_n_0\ : STD_LOGIC;
  signal \return_rsci_d[23]_i_9_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_12_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_14_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_15_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_16_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_17_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_18_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_19_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_20_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_21_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_23_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_24_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_25_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_26_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_27_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_28_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_29_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_30_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_32_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_33_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_34_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_35_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_36_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_37_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_38_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_39_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_40_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_41_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_42_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_43_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_44_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_45_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_46_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_47_n_0\ : STD_LOGIC;
  signal \return_rsci_d[7]_i_10_n_0\ : STD_LOGIC;
  signal \return_rsci_d[7]_i_2_n_0\ : STD_LOGIC;
  signal \return_rsci_d[7]_i_3_n_0\ : STD_LOGIC;
  signal \return_rsci_d[7]_i_4_n_0\ : STD_LOGIC;
  signal \return_rsci_d[7]_i_5_n_0\ : STD_LOGIC;
  signal \return_rsci_d[7]_i_6_n_0\ : STD_LOGIC;
  signal \return_rsci_d[7]_i_7_n_0\ : STD_LOGIC;
  signal \return_rsci_d[7]_i_8_n_0\ : STD_LOGIC;
  signal \return_rsci_d[7]_i_9_n_0\ : STD_LOGIC;
  signal \return_rsci_d_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \return_rsci_d_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \return_rsci_d_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \return_rsci_d_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \return_rsci_d_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \return_rsci_d_reg[15]_i_1_n_13\ : STD_LOGIC;
  signal \return_rsci_d_reg[15]_i_1_n_14\ : STD_LOGIC;
  signal \return_rsci_d_reg[15]_i_1_n_15\ : STD_LOGIC;
  signal \return_rsci_d_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \return_rsci_d_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \return_rsci_d_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \return_rsci_d_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \return_rsci_d_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \return_rsci_d_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \return_rsci_d_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \return_rsci_d_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \return_rsci_d_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \return_rsci_d_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \return_rsci_d_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \return_rsci_d_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \return_rsci_d_reg[23]_i_1_n_13\ : STD_LOGIC;
  signal \return_rsci_d_reg[23]_i_1_n_14\ : STD_LOGIC;
  signal \return_rsci_d_reg[23]_i_1_n_15\ : STD_LOGIC;
  signal \return_rsci_d_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \return_rsci_d_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \return_rsci_d_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \return_rsci_d_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \return_rsci_d_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \return_rsci_d_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \return_rsci_d_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \return_rsci_d_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_11_n_0\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_11_n_1\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_11_n_2\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_11_n_3\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_11_n_4\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_11_n_5\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_11_n_6\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_11_n_7\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_13_n_0\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_13_n_1\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_13_n_2\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_13_n_3\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_13_n_4\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_13_n_5\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_13_n_6\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_13_n_7\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_22_n_0\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_22_n_1\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_22_n_2\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_22_n_3\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_22_n_4\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_22_n_5\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_22_n_6\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_22_n_7\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_31_n_0\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_31_n_1\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_31_n_2\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_31_n_3\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_31_n_4\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_31_n_5\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_31_n_6\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_31_n_7\ : STD_LOGIC;
  signal \return_rsci_d_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \return_rsci_d_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \return_rsci_d_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \return_rsci_d_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \return_rsci_d_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \return_rsci_d_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \return_rsci_d_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \return_rsci_d_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \return_rsci_d_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \return_rsci_d_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \return_rsci_d_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \return_rsci_d_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \return_rsci_d_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \return_rsci_d_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \return_rsci_d_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \return_rsci_d_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_return_rsci_d_reg[31]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_return_rsci_d_reg[31]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_return_rsci_d_reg[31]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_return_rsci_d_reg[31]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_return_rsci_d_reg[31]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_return_rsci_d_reg[31]_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  \p_sva_reg[31]\(0) <= \^p_sva_reg[31]\(0);
\return_rsci_d[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^p_sva_reg[31]\(0),
      I1 => Q(15),
      I2 => nl_modulo_add_cmp_base_rsc_dat(15),
      O => \return_rsci_d[15]_i_2_n_0\
    );
\return_rsci_d[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^p_sva_reg[31]\(0),
      I1 => Q(14),
      I2 => nl_modulo_add_cmp_base_rsc_dat(14),
      O => \return_rsci_d[15]_i_3_n_0\
    );
\return_rsci_d[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^p_sva_reg[31]\(0),
      I1 => Q(13),
      I2 => nl_modulo_add_cmp_base_rsc_dat(13),
      O => \return_rsci_d[15]_i_4_n_0\
    );
\return_rsci_d[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^p_sva_reg[31]\(0),
      I1 => Q(12),
      I2 => nl_modulo_add_cmp_base_rsc_dat(12),
      O => \return_rsci_d[15]_i_5_n_0\
    );
\return_rsci_d[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^p_sva_reg[31]\(0),
      I1 => Q(11),
      I2 => nl_modulo_add_cmp_base_rsc_dat(11),
      O => \return_rsci_d[15]_i_6_n_0\
    );
\return_rsci_d[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^p_sva_reg[31]\(0),
      I1 => Q(10),
      I2 => nl_modulo_add_cmp_base_rsc_dat(10),
      O => \return_rsci_d[15]_i_7_n_0\
    );
\return_rsci_d[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^p_sva_reg[31]\(0),
      I1 => Q(9),
      I2 => nl_modulo_add_cmp_base_rsc_dat(9),
      O => \return_rsci_d[15]_i_8_n_0\
    );
\return_rsci_d[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^p_sva_reg[31]\(0),
      I1 => Q(8),
      I2 => nl_modulo_add_cmp_base_rsc_dat(8),
      O => \return_rsci_d[15]_i_9_n_0\
    );
\return_rsci_d[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^p_sva_reg[31]\(0),
      I1 => Q(23),
      I2 => nl_modulo_add_cmp_base_rsc_dat(23),
      O => \return_rsci_d[23]_i_2_n_0\
    );
\return_rsci_d[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^p_sva_reg[31]\(0),
      I1 => Q(22),
      I2 => nl_modulo_add_cmp_base_rsc_dat(22),
      O => \return_rsci_d[23]_i_3_n_0\
    );
\return_rsci_d[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^p_sva_reg[31]\(0),
      I1 => Q(21),
      I2 => nl_modulo_add_cmp_base_rsc_dat(21),
      O => \return_rsci_d[23]_i_4_n_0\
    );
\return_rsci_d[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^p_sva_reg[31]\(0),
      I1 => Q(20),
      I2 => nl_modulo_add_cmp_base_rsc_dat(20),
      O => \return_rsci_d[23]_i_5_n_0\
    );
\return_rsci_d[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^p_sva_reg[31]\(0),
      I1 => Q(19),
      I2 => nl_modulo_add_cmp_base_rsc_dat(19),
      O => \return_rsci_d[23]_i_6_n_0\
    );
\return_rsci_d[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^p_sva_reg[31]\(0),
      I1 => Q(18),
      I2 => nl_modulo_add_cmp_base_rsc_dat(18),
      O => \return_rsci_d[23]_i_7_n_0\
    );
\return_rsci_d[23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^p_sva_reg[31]\(0),
      I1 => Q(17),
      I2 => nl_modulo_add_cmp_base_rsc_dat(17),
      O => \return_rsci_d[23]_i_8_n_0\
    );
\return_rsci_d[23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^p_sva_reg[31]\(0),
      I1 => Q(16),
      I2 => nl_modulo_add_cmp_base_rsc_dat(16),
      O => \return_rsci_d[23]_i_9_n_0\
    );
\return_rsci_d[31]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nl_modulo_add_cmp_base_rsc_dat(31),
      O => \return_rsci_d[31]_i_12_n_0\
    );
\return_rsci_d[31]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_modulo_add_cmp_base_rsc_dat(31),
      I1 => Q(31),
      O => \return_rsci_d[31]_i_14_n_0\
    );
\return_rsci_d[31]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(30),
      I1 => nl_modulo_add_cmp_base_rsc_dat(30),
      O => \return_rsci_d[31]_i_15_n_0\
    );
\return_rsci_d[31]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(29),
      I1 => nl_modulo_add_cmp_base_rsc_dat(29),
      O => \return_rsci_d[31]_i_16_n_0\
    );
\return_rsci_d[31]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(28),
      I1 => nl_modulo_add_cmp_base_rsc_dat(28),
      O => \return_rsci_d[31]_i_17_n_0\
    );
\return_rsci_d[31]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(27),
      I1 => nl_modulo_add_cmp_base_rsc_dat(27),
      O => \return_rsci_d[31]_i_18_n_0\
    );
\return_rsci_d[31]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(26),
      I1 => nl_modulo_add_cmp_base_rsc_dat(26),
      O => \return_rsci_d[31]_i_19_n_0\
    );
\return_rsci_d[31]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(25),
      I1 => nl_modulo_add_cmp_base_rsc_dat(25),
      O => \return_rsci_d[31]_i_20_n_0\
    );
\return_rsci_d[31]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(24),
      I1 => nl_modulo_add_cmp_base_rsc_dat(24),
      O => \return_rsci_d[31]_i_21_n_0\
    );
\return_rsci_d[31]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(23),
      I1 => nl_modulo_add_cmp_base_rsc_dat(23),
      O => \return_rsci_d[31]_i_23_n_0\
    );
\return_rsci_d[31]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(22),
      I1 => nl_modulo_add_cmp_base_rsc_dat(22),
      O => \return_rsci_d[31]_i_24_n_0\
    );
\return_rsci_d[31]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(21),
      I1 => nl_modulo_add_cmp_base_rsc_dat(21),
      O => \return_rsci_d[31]_i_25_n_0\
    );
\return_rsci_d[31]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(20),
      I1 => nl_modulo_add_cmp_base_rsc_dat(20),
      O => \return_rsci_d[31]_i_26_n_0\
    );
\return_rsci_d[31]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(19),
      I1 => nl_modulo_add_cmp_base_rsc_dat(19),
      O => \return_rsci_d[31]_i_27_n_0\
    );
\return_rsci_d[31]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(18),
      I1 => nl_modulo_add_cmp_base_rsc_dat(18),
      O => \return_rsci_d[31]_i_28_n_0\
    );
\return_rsci_d[31]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(17),
      I1 => nl_modulo_add_cmp_base_rsc_dat(17),
      O => \return_rsci_d[31]_i_29_n_0\
    );
\return_rsci_d[31]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(16),
      I1 => nl_modulo_add_cmp_base_rsc_dat(16),
      O => \return_rsci_d[31]_i_30_n_0\
    );
\return_rsci_d[31]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(15),
      I1 => nl_modulo_add_cmp_base_rsc_dat(15),
      O => \return_rsci_d[31]_i_32_n_0\
    );
\return_rsci_d[31]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(14),
      I1 => nl_modulo_add_cmp_base_rsc_dat(14),
      O => \return_rsci_d[31]_i_33_n_0\
    );
\return_rsci_d[31]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(13),
      I1 => nl_modulo_add_cmp_base_rsc_dat(13),
      O => \return_rsci_d[31]_i_34_n_0\
    );
\return_rsci_d[31]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(12),
      I1 => nl_modulo_add_cmp_base_rsc_dat(12),
      O => \return_rsci_d[31]_i_35_n_0\
    );
\return_rsci_d[31]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(11),
      I1 => nl_modulo_add_cmp_base_rsc_dat(11),
      O => \return_rsci_d[31]_i_36_n_0\
    );
\return_rsci_d[31]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(10),
      I1 => nl_modulo_add_cmp_base_rsc_dat(10),
      O => \return_rsci_d[31]_i_37_n_0\
    );
\return_rsci_d[31]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(9),
      I1 => nl_modulo_add_cmp_base_rsc_dat(9),
      O => \return_rsci_d[31]_i_38_n_0\
    );
\return_rsci_d[31]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(8),
      I1 => nl_modulo_add_cmp_base_rsc_dat(8),
      O => \return_rsci_d[31]_i_39_n_0\
    );
\return_rsci_d[31]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(7),
      I1 => nl_modulo_add_cmp_base_rsc_dat(7),
      O => \return_rsci_d[31]_i_40_n_0\
    );
\return_rsci_d[31]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(6),
      I1 => nl_modulo_add_cmp_base_rsc_dat(6),
      O => \return_rsci_d[31]_i_41_n_0\
    );
\return_rsci_d[31]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(5),
      I1 => nl_modulo_add_cmp_base_rsc_dat(5),
      O => \return_rsci_d[31]_i_42_n_0\
    );
\return_rsci_d[31]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(4),
      I1 => nl_modulo_add_cmp_base_rsc_dat(4),
      O => \return_rsci_d[31]_i_43_n_0\
    );
\return_rsci_d[31]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => nl_modulo_add_cmp_base_rsc_dat(3),
      O => \return_rsci_d[31]_i_44_n_0\
    );
\return_rsci_d[31]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => nl_modulo_add_cmp_base_rsc_dat(2),
      O => \return_rsci_d[31]_i_45_n_0\
    );
\return_rsci_d[31]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => nl_modulo_add_cmp_base_rsc_dat(1),
      O => \return_rsci_d[31]_i_46_n_0\
    );
\return_rsci_d[31]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => nl_modulo_add_cmp_base_rsc_dat(0),
      O => \return_rsci_d[31]_i_47_n_0\
    );
\return_rsci_d[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^p_sva_reg[31]\(0),
      I1 => Q(0),
      I2 => nl_modulo_add_cmp_base_rsc_dat(0),
      O => \return_rsci_d[7]_i_10_n_0\
    );
\return_rsci_d[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p_sva_reg[31]\(0),
      O => \return_rsci_d[7]_i_2_n_0\
    );
\return_rsci_d[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^p_sva_reg[31]\(0),
      I1 => Q(7),
      I2 => nl_modulo_add_cmp_base_rsc_dat(7),
      O => \return_rsci_d[7]_i_3_n_0\
    );
\return_rsci_d[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^p_sva_reg[31]\(0),
      I1 => Q(6),
      I2 => nl_modulo_add_cmp_base_rsc_dat(6),
      O => \return_rsci_d[7]_i_4_n_0\
    );
\return_rsci_d[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^p_sva_reg[31]\(0),
      I1 => Q(5),
      I2 => nl_modulo_add_cmp_base_rsc_dat(5),
      O => \return_rsci_d[7]_i_5_n_0\
    );
\return_rsci_d[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^p_sva_reg[31]\(0),
      I1 => Q(4),
      I2 => nl_modulo_add_cmp_base_rsc_dat(4),
      O => \return_rsci_d[7]_i_6_n_0\
    );
\return_rsci_d[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^p_sva_reg[31]\(0),
      I1 => Q(3),
      I2 => nl_modulo_add_cmp_base_rsc_dat(3),
      O => \return_rsci_d[7]_i_7_n_0\
    );
\return_rsci_d[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^p_sva_reg[31]\(0),
      I1 => Q(2),
      I2 => nl_modulo_add_cmp_base_rsc_dat(2),
      O => \return_rsci_d[7]_i_8_n_0\
    );
\return_rsci_d[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^p_sva_reg[31]\(0),
      I1 => Q(1),
      I2 => nl_modulo_add_cmp_base_rsc_dat(1),
      O => \return_rsci_d[7]_i_9_n_0\
    );
\return_rsci_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => CEA1,
      D => \return_rsci_d_reg[7]_i_1_n_15\,
      Q => \return_rsci_d_reg[31]_0\(0),
      R => '0'
    );
\return_rsci_d_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => CEA1,
      D => \return_rsci_d_reg[15]_i_1_n_13\,
      Q => \return_rsci_d_reg[31]_0\(10),
      R => '0'
    );
\return_rsci_d_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => CEA1,
      D => \return_rsci_d_reg[15]_i_1_n_12\,
      Q => \return_rsci_d_reg[31]_0\(11),
      R => '0'
    );
\return_rsci_d_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => CEA1,
      D => \return_rsci_d_reg[15]_i_1_n_11\,
      Q => \return_rsci_d_reg[31]_0\(12),
      R => '0'
    );
\return_rsci_d_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => CEA1,
      D => \return_rsci_d_reg[15]_i_1_n_10\,
      Q => \return_rsci_d_reg[31]_0\(13),
      R => '0'
    );
\return_rsci_d_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => CEA1,
      D => \return_rsci_d_reg[15]_i_1_n_9\,
      Q => \return_rsci_d_reg[31]_0\(14),
      R => '0'
    );
\return_rsci_d_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => CEA1,
      D => \return_rsci_d_reg[15]_i_1_n_8\,
      Q => \return_rsci_d_reg[31]_0\(15),
      R => '0'
    );
\return_rsci_d_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \return_rsci_d_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \return_rsci_d_reg[15]_i_1_n_0\,
      CO(6) => \return_rsci_d_reg[15]_i_1_n_1\,
      CO(5) => \return_rsci_d_reg[15]_i_1_n_2\,
      CO(4) => \return_rsci_d_reg[15]_i_1_n_3\,
      CO(3) => \return_rsci_d_reg[15]_i_1_n_4\,
      CO(2) => \return_rsci_d_reg[15]_i_1_n_5\,
      CO(1) => \return_rsci_d_reg[15]_i_1_n_6\,
      CO(0) => \return_rsci_d_reg[15]_i_1_n_7\,
      DI(7 downto 0) => nl_modulo_add_cmp_base_rsc_dat(15 downto 8),
      O(7) => \return_rsci_d_reg[15]_i_1_n_8\,
      O(6) => \return_rsci_d_reg[15]_i_1_n_9\,
      O(5) => \return_rsci_d_reg[15]_i_1_n_10\,
      O(4) => \return_rsci_d_reg[15]_i_1_n_11\,
      O(3) => \return_rsci_d_reg[15]_i_1_n_12\,
      O(2) => \return_rsci_d_reg[15]_i_1_n_13\,
      O(1) => \return_rsci_d_reg[15]_i_1_n_14\,
      O(0) => \return_rsci_d_reg[15]_i_1_n_15\,
      S(7) => \return_rsci_d[15]_i_2_n_0\,
      S(6) => \return_rsci_d[15]_i_3_n_0\,
      S(5) => \return_rsci_d[15]_i_4_n_0\,
      S(4) => \return_rsci_d[15]_i_5_n_0\,
      S(3) => \return_rsci_d[15]_i_6_n_0\,
      S(2) => \return_rsci_d[15]_i_7_n_0\,
      S(1) => \return_rsci_d[15]_i_8_n_0\,
      S(0) => \return_rsci_d[15]_i_9_n_0\
    );
\return_rsci_d_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => CEA1,
      D => \return_rsci_d_reg[23]_i_1_n_15\,
      Q => \return_rsci_d_reg[31]_0\(16),
      R => '0'
    );
\return_rsci_d_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => CEA1,
      D => \return_rsci_d_reg[23]_i_1_n_14\,
      Q => \return_rsci_d_reg[31]_0\(17),
      R => '0'
    );
\return_rsci_d_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => CEA1,
      D => \return_rsci_d_reg[23]_i_1_n_13\,
      Q => \return_rsci_d_reg[31]_0\(18),
      R => '0'
    );
\return_rsci_d_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => CEA1,
      D => \return_rsci_d_reg[23]_i_1_n_12\,
      Q => \return_rsci_d_reg[31]_0\(19),
      R => '0'
    );
\return_rsci_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => CEA1,
      D => \return_rsci_d_reg[7]_i_1_n_14\,
      Q => \return_rsci_d_reg[31]_0\(1),
      R => '0'
    );
\return_rsci_d_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => CEA1,
      D => \return_rsci_d_reg[23]_i_1_n_11\,
      Q => \return_rsci_d_reg[31]_0\(20),
      R => '0'
    );
\return_rsci_d_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => CEA1,
      D => \return_rsci_d_reg[23]_i_1_n_10\,
      Q => \return_rsci_d_reg[31]_0\(21),
      R => '0'
    );
\return_rsci_d_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => CEA1,
      D => \return_rsci_d_reg[23]_i_1_n_9\,
      Q => \return_rsci_d_reg[31]_0\(22),
      R => '0'
    );
\return_rsci_d_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => CEA1,
      D => \return_rsci_d_reg[23]_i_1_n_8\,
      Q => \return_rsci_d_reg[31]_0\(23),
      R => '0'
    );
\return_rsci_d_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \return_rsci_d_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => CO(0),
      CO(6) => \return_rsci_d_reg[23]_i_1_n_1\,
      CO(5) => \return_rsci_d_reg[23]_i_1_n_2\,
      CO(4) => \return_rsci_d_reg[23]_i_1_n_3\,
      CO(3) => \return_rsci_d_reg[23]_i_1_n_4\,
      CO(2) => \return_rsci_d_reg[23]_i_1_n_5\,
      CO(1) => \return_rsci_d_reg[23]_i_1_n_6\,
      CO(0) => \return_rsci_d_reg[23]_i_1_n_7\,
      DI(7 downto 0) => nl_modulo_add_cmp_base_rsc_dat(23 downto 16),
      O(7) => \return_rsci_d_reg[23]_i_1_n_8\,
      O(6) => \return_rsci_d_reg[23]_i_1_n_9\,
      O(5) => \return_rsci_d_reg[23]_i_1_n_10\,
      O(4) => \return_rsci_d_reg[23]_i_1_n_11\,
      O(3) => \return_rsci_d_reg[23]_i_1_n_12\,
      O(2) => \return_rsci_d_reg[23]_i_1_n_13\,
      O(1) => \return_rsci_d_reg[23]_i_1_n_14\,
      O(0) => \return_rsci_d_reg[23]_i_1_n_15\,
      S(7) => \return_rsci_d[23]_i_2_n_0\,
      S(6) => \return_rsci_d[23]_i_3_n_0\,
      S(5) => \return_rsci_d[23]_i_4_n_0\,
      S(4) => \return_rsci_d[23]_i_5_n_0\,
      S(3) => \return_rsci_d[23]_i_6_n_0\,
      S(2) => \return_rsci_d[23]_i_7_n_0\,
      S(1) => \return_rsci_d[23]_i_8_n_0\,
      S(0) => \return_rsci_d[23]_i_9_n_0\
    );
\return_rsci_d_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => CEA1,
      D => D(0),
      Q => \return_rsci_d_reg[31]_0\(24),
      R => '0'
    );
\return_rsci_d_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => CEA1,
      D => D(1),
      Q => \return_rsci_d_reg[31]_0\(25),
      R => '0'
    );
\return_rsci_d_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => CEA1,
      D => D(2),
      Q => \return_rsci_d_reg[31]_0\(26),
      R => '0'
    );
\return_rsci_d_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => CEA1,
      D => D(3),
      Q => \return_rsci_d_reg[31]_0\(27),
      R => '0'
    );
\return_rsci_d_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => CEA1,
      D => D(4),
      Q => \return_rsci_d_reg[31]_0\(28),
      R => '0'
    );
\return_rsci_d_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => CEA1,
      D => D(5),
      Q => \return_rsci_d_reg[31]_0\(29),
      R => '0'
    );
\return_rsci_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => CEA1,
      D => \return_rsci_d_reg[7]_i_1_n_13\,
      Q => \return_rsci_d_reg[31]_0\(2),
      R => '0'
    );
\return_rsci_d_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => CEA1,
      D => D(6),
      Q => \return_rsci_d_reg[31]_0\(30),
      R => '0'
    );
\return_rsci_d_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => CEA1,
      D => D(7),
      Q => \return_rsci_d_reg[31]_0\(31),
      R => '0'
    );
\return_rsci_d_reg[31]_i_10\: unisim.vcomponents.CARRY8
     port map (
      CI => \return_rsci_d_reg[31]_i_11_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_return_rsci_d_reg[31]_i_10_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \^p_sva_reg[31]\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => nl_modulo_add_cmp_base_rsc_dat(31),
      O(7 downto 0) => \NLW_return_rsci_d_reg[31]_i_10_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \return_rsci_d[31]_i_12_n_0\
    );
\return_rsci_d_reg[31]_i_11\: unisim.vcomponents.CARRY8
     port map (
      CI => \return_rsci_d_reg[31]_i_13_n_0\,
      CI_TOP => '0',
      CO(7) => \return_rsci_d_reg[31]_i_11_n_0\,
      CO(6) => \return_rsci_d_reg[31]_i_11_n_1\,
      CO(5) => \return_rsci_d_reg[31]_i_11_n_2\,
      CO(4) => \return_rsci_d_reg[31]_i_11_n_3\,
      CO(3) => \return_rsci_d_reg[31]_i_11_n_4\,
      CO(2) => \return_rsci_d_reg[31]_i_11_n_5\,
      CO(1) => \return_rsci_d_reg[31]_i_11_n_6\,
      CO(0) => \return_rsci_d_reg[31]_i_11_n_7\,
      DI(7 downto 0) => Q(31 downto 24),
      O(7 downto 0) => \NLW_return_rsci_d_reg[31]_i_11_O_UNCONNECTED\(7 downto 0),
      S(7) => \return_rsci_d[31]_i_14_n_0\,
      S(6) => \return_rsci_d[31]_i_15_n_0\,
      S(5) => \return_rsci_d[31]_i_16_n_0\,
      S(4) => \return_rsci_d[31]_i_17_n_0\,
      S(3) => \return_rsci_d[31]_i_18_n_0\,
      S(2) => \return_rsci_d[31]_i_19_n_0\,
      S(1) => \return_rsci_d[31]_i_20_n_0\,
      S(0) => \return_rsci_d[31]_i_21_n_0\
    );
\return_rsci_d_reg[31]_i_13\: unisim.vcomponents.CARRY8
     port map (
      CI => \return_rsci_d_reg[31]_i_22_n_0\,
      CI_TOP => '0',
      CO(7) => \return_rsci_d_reg[31]_i_13_n_0\,
      CO(6) => \return_rsci_d_reg[31]_i_13_n_1\,
      CO(5) => \return_rsci_d_reg[31]_i_13_n_2\,
      CO(4) => \return_rsci_d_reg[31]_i_13_n_3\,
      CO(3) => \return_rsci_d_reg[31]_i_13_n_4\,
      CO(2) => \return_rsci_d_reg[31]_i_13_n_5\,
      CO(1) => \return_rsci_d_reg[31]_i_13_n_6\,
      CO(0) => \return_rsci_d_reg[31]_i_13_n_7\,
      DI(7 downto 0) => Q(23 downto 16),
      O(7 downto 0) => \NLW_return_rsci_d_reg[31]_i_13_O_UNCONNECTED\(7 downto 0),
      S(7) => \return_rsci_d[31]_i_23_n_0\,
      S(6) => \return_rsci_d[31]_i_24_n_0\,
      S(5) => \return_rsci_d[31]_i_25_n_0\,
      S(4) => \return_rsci_d[31]_i_26_n_0\,
      S(3) => \return_rsci_d[31]_i_27_n_0\,
      S(2) => \return_rsci_d[31]_i_28_n_0\,
      S(1) => \return_rsci_d[31]_i_29_n_0\,
      S(0) => \return_rsci_d[31]_i_30_n_0\
    );
\return_rsci_d_reg[31]_i_22\: unisim.vcomponents.CARRY8
     port map (
      CI => \return_rsci_d_reg[31]_i_31_n_0\,
      CI_TOP => '0',
      CO(7) => \return_rsci_d_reg[31]_i_22_n_0\,
      CO(6) => \return_rsci_d_reg[31]_i_22_n_1\,
      CO(5) => \return_rsci_d_reg[31]_i_22_n_2\,
      CO(4) => \return_rsci_d_reg[31]_i_22_n_3\,
      CO(3) => \return_rsci_d_reg[31]_i_22_n_4\,
      CO(2) => \return_rsci_d_reg[31]_i_22_n_5\,
      CO(1) => \return_rsci_d_reg[31]_i_22_n_6\,
      CO(0) => \return_rsci_d_reg[31]_i_22_n_7\,
      DI(7 downto 0) => Q(15 downto 8),
      O(7 downto 0) => \NLW_return_rsci_d_reg[31]_i_22_O_UNCONNECTED\(7 downto 0),
      S(7) => \return_rsci_d[31]_i_32_n_0\,
      S(6) => \return_rsci_d[31]_i_33_n_0\,
      S(5) => \return_rsci_d[31]_i_34_n_0\,
      S(4) => \return_rsci_d[31]_i_35_n_0\,
      S(3) => \return_rsci_d[31]_i_36_n_0\,
      S(2) => \return_rsci_d[31]_i_37_n_0\,
      S(1) => \return_rsci_d[31]_i_38_n_0\,
      S(0) => \return_rsci_d[31]_i_39_n_0\
    );
\return_rsci_d_reg[31]_i_31\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \return_rsci_d_reg[31]_i_31_n_0\,
      CO(6) => \return_rsci_d_reg[31]_i_31_n_1\,
      CO(5) => \return_rsci_d_reg[31]_i_31_n_2\,
      CO(4) => \return_rsci_d_reg[31]_i_31_n_3\,
      CO(3) => \return_rsci_d_reg[31]_i_31_n_4\,
      CO(2) => \return_rsci_d_reg[31]_i_31_n_5\,
      CO(1) => \return_rsci_d_reg[31]_i_31_n_6\,
      CO(0) => \return_rsci_d_reg[31]_i_31_n_7\,
      DI(7 downto 0) => Q(7 downto 0),
      O(7 downto 0) => \NLW_return_rsci_d_reg[31]_i_31_O_UNCONNECTED\(7 downto 0),
      S(7) => \return_rsci_d[31]_i_40_n_0\,
      S(6) => \return_rsci_d[31]_i_41_n_0\,
      S(5) => \return_rsci_d[31]_i_42_n_0\,
      S(4) => \return_rsci_d[31]_i_43_n_0\,
      S(3) => \return_rsci_d[31]_i_44_n_0\,
      S(2) => \return_rsci_d[31]_i_45_n_0\,
      S(1) => \return_rsci_d[31]_i_46_n_0\,
      S(0) => \return_rsci_d[31]_i_47_n_0\
    );
\return_rsci_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => CEA1,
      D => \return_rsci_d_reg[7]_i_1_n_12\,
      Q => \return_rsci_d_reg[31]_0\(3),
      R => '0'
    );
\return_rsci_d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => CEA1,
      D => \return_rsci_d_reg[7]_i_1_n_11\,
      Q => \return_rsci_d_reg[31]_0\(4),
      R => '0'
    );
\return_rsci_d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => CEA1,
      D => \return_rsci_d_reg[7]_i_1_n_10\,
      Q => \return_rsci_d_reg[31]_0\(5),
      R => '0'
    );
\return_rsci_d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => CEA1,
      D => \return_rsci_d_reg[7]_i_1_n_9\,
      Q => \return_rsci_d_reg[31]_0\(6),
      R => '0'
    );
\return_rsci_d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => CEA1,
      D => \return_rsci_d_reg[7]_i_1_n_8\,
      Q => \return_rsci_d_reg[31]_0\(7),
      R => '0'
    );
\return_rsci_d_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \return_rsci_d[7]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \return_rsci_d_reg[7]_i_1_n_0\,
      CO(6) => \return_rsci_d_reg[7]_i_1_n_1\,
      CO(5) => \return_rsci_d_reg[7]_i_1_n_2\,
      CO(4) => \return_rsci_d_reg[7]_i_1_n_3\,
      CO(3) => \return_rsci_d_reg[7]_i_1_n_4\,
      CO(2) => \return_rsci_d_reg[7]_i_1_n_5\,
      CO(1) => \return_rsci_d_reg[7]_i_1_n_6\,
      CO(0) => \return_rsci_d_reg[7]_i_1_n_7\,
      DI(7 downto 0) => nl_modulo_add_cmp_base_rsc_dat(7 downto 0),
      O(7) => \return_rsci_d_reg[7]_i_1_n_8\,
      O(6) => \return_rsci_d_reg[7]_i_1_n_9\,
      O(5) => \return_rsci_d_reg[7]_i_1_n_10\,
      O(4) => \return_rsci_d_reg[7]_i_1_n_11\,
      O(3) => \return_rsci_d_reg[7]_i_1_n_12\,
      O(2) => \return_rsci_d_reg[7]_i_1_n_13\,
      O(1) => \return_rsci_d_reg[7]_i_1_n_14\,
      O(0) => \return_rsci_d_reg[7]_i_1_n_15\,
      S(7) => \return_rsci_d[7]_i_3_n_0\,
      S(6) => \return_rsci_d[7]_i_4_n_0\,
      S(5) => \return_rsci_d[7]_i_5_n_0\,
      S(4) => \return_rsci_d[7]_i_6_n_0\,
      S(3) => \return_rsci_d[7]_i_7_n_0\,
      S(2) => \return_rsci_d[7]_i_8_n_0\,
      S(1) => \return_rsci_d[7]_i_9_n_0\,
      S(0) => \return_rsci_d[7]_i_10_n_0\
    );
\return_rsci_d_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => CEA1,
      D => \return_rsci_d_reg[15]_i_1_n_15\,
      Q => \return_rsci_d_reg[31]_0\(8),
      R => '0'
    );
\return_rsci_d_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => CEA1,
      D => \return_rsci_d_reg[15]_i_1_n_14\,
      Q => \return_rsci_d_reg[31]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0_mult_core_wait_dp is
  port (
    P : out STD_LOGIC_VECTOR ( 29 downto 0 );
    p_1_in : out STD_LOGIC_VECTOR ( 46 downto 0 );
    clk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk_1 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk_2 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \COMP_LOOP_twiddle_f_mul_cse_sva_reg[2]\ : out STD_LOGIC;
    \COMP_LOOP_twiddle_f_mul_cse_sva_reg[1]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \z_asn_itm_2_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_sva_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \z_mul_cmp_1_z_oreg_reg[7]__0_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \COMP_LOOP_twiddle_f_mul_cse_sva_reg[2]_0\ : out STD_LOGIC;
    clk_3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk_4 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \z_mul_cmp_1_z_oreg_reg[14]__0_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \z_mul_cmp_1_z_oreg_reg[15]__0_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \z_mul_cmp_1_z_oreg_reg[15]__0_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_buf_sva_4_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \t_mul_cmp_z_oreg_pconst_63_32_reg[16]_0\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \z_mul_cmp_z_oreg_reg[16]__0_0\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    CEA1 : in STD_LOGIC;
    \z_mul_cmp_z_oreg_reg[0]__0_0\ : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    clk : in STD_LOGIC;
    MUX1HOT_v_32_4_2_return5_out : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \t_mul_cmp_z_oreg_pconst_63_32_reg[16]__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_OUTPUT_INST : in STD_LOGIC_VECTOR ( 47 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    ACOUT : in STD_LOGIC_VECTOR ( 29 downto 0 );
    DSP_OUTPUT_INST_0 : in STD_LOGIC_VECTOR ( 47 downto 0 );
    MUX1HOT_v_32_4_2_return : in STD_LOGIC_VECTOR ( 14 downto 0 );
    DSP_OUTPUT_INST_1 : in STD_LOGIC_VECTOR ( 47 downto 0 );
    reg_vec_rsc_0_1_i_oswt_cse_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \nl_if_acc_nl__0_carry__1\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    vector_i_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    vector_i_3_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    complete_rsc_vzout : in STD_LOGIC;
    \p_buf_sva_2_reg[31]\ : in STD_LOGIC;
    or_61_rmff : in STD_LOGIC;
    reg_ensig_cgo_cse : in STD_LOGIC;
    asn_itm_1 : in STD_LOGIC;
    main_stage_0_2 : in STD_LOGIC;
    \nl_if_acc_nl__0_carry__1_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \vector_inferred__0/i__carry__0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \z_mul_cmp_1_z_oreg_reg__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \z_mul_cmp_1_z_oreg_reg[16]__0_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \z_mul_cmp_z_oreg_reg[16]__0_1\ : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Board_inPlaceNTT_DIF_preco_0_0_mult_core_wait_dp : entity is "mult_core_wait_dp";
end Board_inPlaceNTT_DIF_preco_0_0_mult_core_wait_dp;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0_mult_core_wait_dp is
  signal \^di\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^clk_1\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \t_mul_cmp_z_oreg_pconst_63_32_reg__0_n_58\ : STD_LOGIC;
  signal t_mul_cmp_z_oreg_pconst_63_32_reg_n_58 : STD_LOGIC;
  signal t_mul_cmp_z_oreg_pconst_63_32_reg_n_59 : STD_LOGIC;
  signal t_mul_cmp_z_oreg_pconst_63_32_reg_n_60 : STD_LOGIC;
  signal t_mul_cmp_z_oreg_pconst_63_32_reg_n_61 : STD_LOGIC;
  signal t_mul_cmp_z_oreg_pconst_63_32_reg_n_62 : STD_LOGIC;
  signal t_mul_cmp_z_oreg_pconst_63_32_reg_n_63 : STD_LOGIC;
  signal t_mul_cmp_z_oreg_pconst_63_32_reg_n_64 : STD_LOGIC;
  signal t_mul_cmp_z_oreg_pconst_63_32_reg_n_65 : STD_LOGIC;
  signal t_mul_cmp_z_oreg_pconst_63_32_reg_n_66 : STD_LOGIC;
  signal t_mul_cmp_z_oreg_pconst_63_32_reg_n_67 : STD_LOGIC;
  signal t_mul_cmp_z_oreg_pconst_63_32_reg_n_68 : STD_LOGIC;
  signal t_mul_cmp_z_oreg_pconst_63_32_reg_n_69 : STD_LOGIC;
  signal t_mul_cmp_z_oreg_pconst_63_32_reg_n_70 : STD_LOGIC;
  signal t_mul_cmp_z_oreg_pconst_63_32_reg_n_71 : STD_LOGIC;
  signal t_mul_cmp_z_oreg_pconst_63_32_reg_n_72 : STD_LOGIC;
  signal t_mul_cmp_z_oreg_pconst_63_32_reg_n_73 : STD_LOGIC;
  signal t_mul_cmp_z_oreg_pconst_63_32_reg_n_74 : STD_LOGIC;
  signal t_mul_cmp_z_oreg_pconst_63_32_reg_n_75 : STD_LOGIC;
  signal \z_mul_cmp_1_z_oreg_reg[0]__0_n_0\ : STD_LOGIC;
  signal \z_mul_cmp_1_z_oreg_reg[10]__0_n_0\ : STD_LOGIC;
  signal \z_mul_cmp_1_z_oreg_reg[11]__0_n_0\ : STD_LOGIC;
  signal \z_mul_cmp_1_z_oreg_reg[12]__0_n_0\ : STD_LOGIC;
  signal \z_mul_cmp_1_z_oreg_reg[13]__0_n_0\ : STD_LOGIC;
  signal \^z_mul_cmp_1_z_oreg_reg[14]__0_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \z_mul_cmp_1_z_oreg_reg[14]__0_n_0\ : STD_LOGIC;
  signal \^z_mul_cmp_1_z_oreg_reg[15]__0_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \z_mul_cmp_1_z_oreg_reg[15]__0_n_0\ : STD_LOGIC;
  signal \z_mul_cmp_1_z_oreg_reg[1]__0_n_0\ : STD_LOGIC;
  signal \z_mul_cmp_1_z_oreg_reg[2]__0_n_0\ : STD_LOGIC;
  signal \z_mul_cmp_1_z_oreg_reg[3]__0_n_0\ : STD_LOGIC;
  signal \z_mul_cmp_1_z_oreg_reg[4]__0_n_0\ : STD_LOGIC;
  signal \z_mul_cmp_1_z_oreg_reg[5]__0_n_0\ : STD_LOGIC;
  signal \z_mul_cmp_1_z_oreg_reg[6]__0_n_0\ : STD_LOGIC;
  signal \z_mul_cmp_1_z_oreg_reg[7]__0_n_0\ : STD_LOGIC;
  signal \z_mul_cmp_1_z_oreg_reg[8]__0_n_0\ : STD_LOGIC;
  signal \z_mul_cmp_1_z_oreg_reg[9]__0_n_0\ : STD_LOGIC;
  signal z_mul_cmp_1_z_oreg_reg_n_58 : STD_LOGIC;
  signal z_mul_cmp_1_z_oreg_reg_n_59 : STD_LOGIC;
  signal z_mul_cmp_1_z_oreg_reg_n_60 : STD_LOGIC;
  signal z_mul_cmp_1_z_oreg_reg_n_61 : STD_LOGIC;
  signal z_mul_cmp_1_z_oreg_reg_n_62 : STD_LOGIC;
  signal z_mul_cmp_1_z_oreg_reg_n_63 : STD_LOGIC;
  signal z_mul_cmp_1_z_oreg_reg_n_64 : STD_LOGIC;
  signal z_mul_cmp_1_z_oreg_reg_n_65 : STD_LOGIC;
  signal z_mul_cmp_1_z_oreg_reg_n_66 : STD_LOGIC;
  signal z_mul_cmp_1_z_oreg_reg_n_67 : STD_LOGIC;
  signal z_mul_cmp_1_z_oreg_reg_n_68 : STD_LOGIC;
  signal z_mul_cmp_1_z_oreg_reg_n_69 : STD_LOGIC;
  signal z_mul_cmp_1_z_oreg_reg_n_70 : STD_LOGIC;
  signal z_mul_cmp_1_z_oreg_reg_n_71 : STD_LOGIC;
  signal z_mul_cmp_1_z_oreg_reg_n_72 : STD_LOGIC;
  signal z_mul_cmp_1_z_oreg_reg_n_73 : STD_LOGIC;
  signal z_mul_cmp_1_z_oreg_reg_n_74 : STD_LOGIC;
  signal z_mul_cmp_1_z_oreg_reg_n_75 : STD_LOGIC;
  signal z_mul_cmp_1_z_oreg_reg_n_76 : STD_LOGIC;
  signal z_mul_cmp_1_z_oreg_reg_n_77 : STD_LOGIC;
  signal z_mul_cmp_1_z_oreg_reg_n_78 : STD_LOGIC;
  signal z_mul_cmp_1_z_oreg_reg_n_79 : STD_LOGIC;
  signal z_mul_cmp_1_z_oreg_reg_n_80 : STD_LOGIC;
  signal z_mul_cmp_1_z_oreg_reg_n_81 : STD_LOGIC;
  signal z_mul_cmp_1_z_oreg_reg_n_82 : STD_LOGIC;
  signal z_mul_cmp_1_z_oreg_reg_n_83 : STD_LOGIC;
  signal z_mul_cmp_1_z_oreg_reg_n_84 : STD_LOGIC;
  signal z_mul_cmp_1_z_oreg_reg_n_85 : STD_LOGIC;
  signal z_mul_cmp_1_z_oreg_reg_n_86 : STD_LOGIC;
  signal z_mul_cmp_1_z_oreg_reg_n_87 : STD_LOGIC;
  signal z_mul_cmp_1_z_oreg_reg_n_88 : STD_LOGIC;
  signal z_mul_cmp_1_z_oreg_reg_n_89 : STD_LOGIC;
  signal z_mul_cmp_1_z_oreg_reg_n_90 : STD_LOGIC;
  signal z_mul_cmp_1_z_oreg_reg_n_91 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_n_58 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_n_59 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_n_60 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_n_61 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_n_62 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_n_63 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_n_64 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_n_65 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_n_66 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_n_67 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_n_68 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_n_69 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_n_70 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_n_71 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_n_72 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_n_73 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_n_74 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_n_75 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_n_76 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_n_77 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_n_78 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_n_79 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_n_80 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_n_81 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_n_82 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_n_83 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_n_84 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_n_85 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_n_86 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_n_87 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_n_88 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_n_89 : STD_LOGIC;
  signal z_mul_cmp_z_oreg_reg_n_90 : STD_LOGIC;
  signal NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_z_mul_cmp_1_z_oreg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_z_mul_cmp_1_z_oreg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_z_mul_cmp_1_z_oreg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_z_mul_cmp_1_z_oreg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_z_mul_cmp_1_z_oreg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_z_mul_cmp_1_z_oreg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_z_mul_cmp_1_z_oreg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_z_mul_cmp_1_z_oreg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_z_mul_cmp_1_z_oreg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_z_mul_cmp_1_z_oreg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_z_mul_cmp_1_z_oreg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_z_mul_cmp_z_oreg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_z_mul_cmp_z_oreg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_z_mul_cmp_z_oreg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_z_mul_cmp_z_oreg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_z_mul_cmp_z_oreg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_z_mul_cmp_z_oreg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_z_mul_cmp_z_oreg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_z_mul_cmp_z_oreg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_z_mul_cmp_z_oreg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_z_mul_cmp_z_oreg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_z_mul_cmp_z_oreg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \nl_if_acc_nl__0_carry__0_i_1\ : label is "lutpair13";
  attribute HLUTNM of \nl_if_acc_nl__0_carry__0_i_10\ : label is "lutpair13";
  attribute HLUTNM of \nl_if_acc_nl__0_carry__0_i_11\ : label is "lutpair12";
  attribute HLUTNM of \nl_if_acc_nl__0_carry__0_i_12\ : label is "lutpair11";
  attribute HLUTNM of \nl_if_acc_nl__0_carry__0_i_13\ : label is "lutpair10";
  attribute HLUTNM of \nl_if_acc_nl__0_carry__0_i_14\ : label is "lutpair9";
  attribute HLUTNM of \nl_if_acc_nl__0_carry__0_i_15\ : label is "lutpair8";
  attribute HLUTNM of \nl_if_acc_nl__0_carry__0_i_16\ : label is "lutpair7";
  attribute HLUTNM of \nl_if_acc_nl__0_carry__0_i_2\ : label is "lutpair12";
  attribute HLUTNM of \nl_if_acc_nl__0_carry__0_i_3\ : label is "lutpair11";
  attribute HLUTNM of \nl_if_acc_nl__0_carry__0_i_4\ : label is "lutpair10";
  attribute HLUTNM of \nl_if_acc_nl__0_carry__0_i_5\ : label is "lutpair9";
  attribute HLUTNM of \nl_if_acc_nl__0_carry__0_i_6\ : label is "lutpair8";
  attribute HLUTNM of \nl_if_acc_nl__0_carry__0_i_7\ : label is "lutpair7";
  attribute HLUTNM of \nl_if_acc_nl__0_carry__0_i_8\ : label is "lutpair6";
  attribute HLUTNM of \nl_if_acc_nl__0_carry__0_i_9\ : label is "lutpair14";
  attribute HLUTNM of \nl_if_acc_nl__0_carry__1_i_16\ : label is "lutpair15";
  attribute HLUTNM of \nl_if_acc_nl__0_carry__1_i_8\ : label is "lutpair14";
  attribute HLUTNM of \nl_if_acc_nl__0_carry_i_1\ : label is "lutpair5";
  attribute HLUTNM of \nl_if_acc_nl__0_carry_i_10\ : label is "lutpair4";
  attribute HLUTNM of \nl_if_acc_nl__0_carry_i_11\ : label is "lutpair3";
  attribute HLUTNM of \nl_if_acc_nl__0_carry_i_12\ : label is "lutpair2";
  attribute HLUTNM of \nl_if_acc_nl__0_carry_i_13\ : label is "lutpair1";
  attribute HLUTNM of \nl_if_acc_nl__0_carry_i_14\ : label is "lutpair0";
  attribute HLUTNM of \nl_if_acc_nl__0_carry_i_15\ : label is "lutpair29";
  attribute HLUTNM of \nl_if_acc_nl__0_carry_i_2\ : label is "lutpair4";
  attribute HLUTNM of \nl_if_acc_nl__0_carry_i_3\ : label is "lutpair3";
  attribute HLUTNM of \nl_if_acc_nl__0_carry_i_4\ : label is "lutpair2";
  attribute HLUTNM of \nl_if_acc_nl__0_carry_i_5\ : label is "lutpair1";
  attribute HLUTNM of \nl_if_acc_nl__0_carry_i_6\ : label is "lutpair0";
  attribute HLUTNM of \nl_if_acc_nl__0_carry_i_7\ : label is "lutpair29";
  attribute HLUTNM of \nl_if_acc_nl__0_carry_i_8\ : label is "lutpair6";
  attribute HLUTNM of \nl_if_acc_nl__0_carry_i_9\ : label is "lutpair5";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of reg_vec_rsc_0_1_i_oswt_cse_i_2 : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of reg_vec_rsc_0_4_i_oswt_cse_i_2 : label is "soft_lutpair185";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of t_mul_cmp_z_oreg_pconst_63_32_reg : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of t_mul_cmp_z_oreg_pconst_63_32_reg : label is "{SYNTH-10 {cell *THIS*} {string 16x16 4}}";
  attribute KEEP_HIERARCHY of \t_mul_cmp_z_oreg_pconst_63_32_reg__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \t_mul_cmp_z_oreg_pconst_63_32_reg__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x16 4}}";
  attribute KEEP_HIERARCHY of z_mul_cmp_1_z_oreg_reg : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of z_mul_cmp_1_z_oreg_reg : label is "{SYNTH-10 {cell *THIS*} {string 18x16 4}}";
  attribute KEEP_HIERARCHY of z_mul_cmp_z_oreg_reg : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of z_mul_cmp_z_oreg_reg : label is "{SYNTH-10 {cell *THIS*} {string 18x16 4}}";
begin
  DI(6 downto 0) <= \^di\(6 downto 0);
  E(0) <= \^e\(0);
  clk_1(13 downto 0) <= \^clk_1\(13 downto 0);
  \z_mul_cmp_1_z_oreg_reg[14]__0_0\(7 downto 0) <= \^z_mul_cmp_1_z_oreg_reg[14]__0_0\(7 downto 0);
  \z_mul_cmp_1_z_oreg_reg[15]__0_1\(0) <= \^z_mul_cmp_1_z_oreg_reg[15]__0_1\(0);
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z_mul_cmp_1_z_oreg_reg_n_91,
      I1 => \vector_inferred__0/i__carry__0\(14),
      O => clk_4(7)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^clk_1\(13),
      I1 => \vector_inferred__0/i__carry__0\(13),
      O => clk_4(6)
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^clk_1\(12),
      I1 => \vector_inferred__0/i__carry__0\(12),
      O => clk_4(5)
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^clk_1\(11),
      I1 => \vector_inferred__0/i__carry__0\(11),
      O => clk_4(4)
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^clk_1\(10),
      I1 => \vector_inferred__0/i__carry__0\(10),
      O => clk_4(3)
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^clk_1\(9),
      I1 => \vector_inferred__0/i__carry__0\(9),
      O => clk_4(2)
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^clk_1\(8),
      I1 => \vector_inferred__0/i__carry__0\(8),
      O => clk_4(1)
    );
\i__carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^clk_1\(7),
      I1 => \vector_inferred__0/i__carry__0\(7),
      O => clk_4(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^clk_1\(6),
      I1 => \vector_inferred__0/i__carry__0\(6),
      O => clk_3(7)
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^clk_1\(5),
      I1 => \vector_inferred__0/i__carry__0\(5),
      O => clk_3(6)
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^clk_1\(4),
      I1 => \vector_inferred__0/i__carry__0\(4),
      O => clk_3(5)
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^clk_1\(3),
      I1 => \vector_inferred__0/i__carry__0\(3),
      O => clk_3(4)
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^clk_1\(2),
      I1 => \vector_inferred__0/i__carry__0\(2),
      O => clk_3(3)
    );
\i__carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^clk_1\(1),
      I1 => \vector_inferred__0/i__carry__0\(1),
      O => clk_3(2)
    );
\i__carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^clk_1\(0),
      I1 => \vector_inferred__0/i__carry__0\(0),
      O => clk_3(1)
    );
\nl_if_acc_nl__0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg[14]__0_n_0\,
      I1 => \nl_if_acc_nl__0_carry__1_0\(14),
      I2 => \nl_if_acc_nl__0_carry__1\(14),
      O => \^z_mul_cmp_1_z_oreg_reg[14]__0_0\(7)
    );
\nl_if_acc_nl__0_carry__0_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg[14]__0_n_0\,
      I1 => \nl_if_acc_nl__0_carry__1_0\(14),
      I2 => \nl_if_acc_nl__0_carry__1\(14),
      I3 => \^z_mul_cmp_1_z_oreg_reg[14]__0_0\(6),
      O => \z_mul_cmp_1_z_oreg_reg[15]__0_0\(6)
    );
\nl_if_acc_nl__0_carry__0_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg[13]__0_n_0\,
      I1 => \nl_if_acc_nl__0_carry__1_0\(13),
      I2 => \nl_if_acc_nl__0_carry__1\(13),
      I3 => \^z_mul_cmp_1_z_oreg_reg[14]__0_0\(5),
      O => \z_mul_cmp_1_z_oreg_reg[15]__0_0\(5)
    );
\nl_if_acc_nl__0_carry__0_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg[12]__0_n_0\,
      I1 => \nl_if_acc_nl__0_carry__1_0\(12),
      I2 => \nl_if_acc_nl__0_carry__1\(12),
      I3 => \^z_mul_cmp_1_z_oreg_reg[14]__0_0\(4),
      O => \z_mul_cmp_1_z_oreg_reg[15]__0_0\(4)
    );
\nl_if_acc_nl__0_carry__0_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg[11]__0_n_0\,
      I1 => \nl_if_acc_nl__0_carry__1_0\(11),
      I2 => \nl_if_acc_nl__0_carry__1\(11),
      I3 => \^z_mul_cmp_1_z_oreg_reg[14]__0_0\(3),
      O => \z_mul_cmp_1_z_oreg_reg[15]__0_0\(3)
    );
\nl_if_acc_nl__0_carry__0_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg[10]__0_n_0\,
      I1 => \nl_if_acc_nl__0_carry__1_0\(10),
      I2 => \nl_if_acc_nl__0_carry__1\(10),
      I3 => \^z_mul_cmp_1_z_oreg_reg[14]__0_0\(2),
      O => \z_mul_cmp_1_z_oreg_reg[15]__0_0\(2)
    );
\nl_if_acc_nl__0_carry__0_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg[9]__0_n_0\,
      I1 => \nl_if_acc_nl__0_carry__1_0\(9),
      I2 => \nl_if_acc_nl__0_carry__1\(9),
      I3 => \^z_mul_cmp_1_z_oreg_reg[14]__0_0\(1),
      O => \z_mul_cmp_1_z_oreg_reg[15]__0_0\(1)
    );
\nl_if_acc_nl__0_carry__0_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg[8]__0_n_0\,
      I1 => \nl_if_acc_nl__0_carry__1_0\(8),
      I2 => \nl_if_acc_nl__0_carry__1\(8),
      I3 => \^z_mul_cmp_1_z_oreg_reg[14]__0_0\(0),
      O => \z_mul_cmp_1_z_oreg_reg[15]__0_0\(0)
    );
\nl_if_acc_nl__0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg[13]__0_n_0\,
      I1 => \nl_if_acc_nl__0_carry__1_0\(13),
      I2 => \nl_if_acc_nl__0_carry__1\(13),
      O => \^z_mul_cmp_1_z_oreg_reg[14]__0_0\(6)
    );
\nl_if_acc_nl__0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg[12]__0_n_0\,
      I1 => \nl_if_acc_nl__0_carry__1_0\(12),
      I2 => \nl_if_acc_nl__0_carry__1\(12),
      O => \^z_mul_cmp_1_z_oreg_reg[14]__0_0\(5)
    );
\nl_if_acc_nl__0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg[11]__0_n_0\,
      I1 => \nl_if_acc_nl__0_carry__1_0\(11),
      I2 => \nl_if_acc_nl__0_carry__1\(11),
      O => \^z_mul_cmp_1_z_oreg_reg[14]__0_0\(4)
    );
\nl_if_acc_nl__0_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg[10]__0_n_0\,
      I1 => \nl_if_acc_nl__0_carry__1_0\(10),
      I2 => \nl_if_acc_nl__0_carry__1\(10),
      O => \^z_mul_cmp_1_z_oreg_reg[14]__0_0\(3)
    );
\nl_if_acc_nl__0_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg[9]__0_n_0\,
      I1 => \nl_if_acc_nl__0_carry__1_0\(9),
      I2 => \nl_if_acc_nl__0_carry__1\(9),
      O => \^z_mul_cmp_1_z_oreg_reg[14]__0_0\(2)
    );
\nl_if_acc_nl__0_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg[8]__0_n_0\,
      I1 => \nl_if_acc_nl__0_carry__1_0\(8),
      I2 => \nl_if_acc_nl__0_carry__1\(8),
      O => \^z_mul_cmp_1_z_oreg_reg[14]__0_0\(1)
    );
\nl_if_acc_nl__0_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg[7]__0_n_0\,
      I1 => \nl_if_acc_nl__0_carry__1_0\(7),
      I2 => \nl_if_acc_nl__0_carry__1\(7),
      O => \^z_mul_cmp_1_z_oreg_reg[14]__0_0\(0)
    );
\nl_if_acc_nl__0_carry__0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg[15]__0_n_0\,
      I1 => \nl_if_acc_nl__0_carry__1_0\(15),
      I2 => \nl_if_acc_nl__0_carry__1\(15),
      I3 => \^z_mul_cmp_1_z_oreg_reg[14]__0_0\(7),
      O => \z_mul_cmp_1_z_oreg_reg[15]__0_0\(7)
    );
\nl_if_acc_nl__0_carry__1_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg__1\(0),
      I1 => \nl_if_acc_nl__0_carry__1_0\(16),
      I2 => \nl_if_acc_nl__0_carry__1\(16),
      I3 => \^z_mul_cmp_1_z_oreg_reg[15]__0_1\(0),
      O => \p_buf_sva_4_reg[16]\(0)
    );
\nl_if_acc_nl__0_carry__1_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg[15]__0_n_0\,
      I1 => \nl_if_acc_nl__0_carry__1_0\(15),
      I2 => \nl_if_acc_nl__0_carry__1\(15),
      O => \^z_mul_cmp_1_z_oreg_reg[15]__0_1\(0)
    );
\nl_if_acc_nl__0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg[6]__0_n_0\,
      I1 => \nl_if_acc_nl__0_carry__1_0\(6),
      I2 => \nl_if_acc_nl__0_carry__1\(6),
      O => \^di\(6)
    );
\nl_if_acc_nl__0_carry_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg[5]__0_n_0\,
      I1 => \nl_if_acc_nl__0_carry__1_0\(5),
      I2 => \nl_if_acc_nl__0_carry__1\(5),
      I3 => \^di\(4),
      O => \z_mul_cmp_1_z_oreg_reg[7]__0_0\(5)
    );
\nl_if_acc_nl__0_carry_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg[4]__0_n_0\,
      I1 => \nl_if_acc_nl__0_carry__1_0\(4),
      I2 => \nl_if_acc_nl__0_carry__1\(4),
      I3 => \^di\(3),
      O => \z_mul_cmp_1_z_oreg_reg[7]__0_0\(4)
    );
\nl_if_acc_nl__0_carry_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg[3]__0_n_0\,
      I1 => \nl_if_acc_nl__0_carry__1_0\(3),
      I2 => \nl_if_acc_nl__0_carry__1\(3),
      I3 => \^di\(2),
      O => \z_mul_cmp_1_z_oreg_reg[7]__0_0\(3)
    );
\nl_if_acc_nl__0_carry_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg[2]__0_n_0\,
      I1 => \nl_if_acc_nl__0_carry__1_0\(2),
      I2 => \nl_if_acc_nl__0_carry__1\(2),
      I3 => \^di\(1),
      O => \z_mul_cmp_1_z_oreg_reg[7]__0_0\(2)
    );
\nl_if_acc_nl__0_carry_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg[1]__0_n_0\,
      I1 => \nl_if_acc_nl__0_carry__1_0\(1),
      I2 => \nl_if_acc_nl__0_carry__1\(1),
      I3 => \^di\(0),
      O => \z_mul_cmp_1_z_oreg_reg[7]__0_0\(1)
    );
\nl_if_acc_nl__0_carry_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg[0]__0_n_0\,
      I1 => \nl_if_acc_nl__0_carry__1_0\(0),
      I2 => \nl_if_acc_nl__0_carry__1\(0),
      O => \z_mul_cmp_1_z_oreg_reg[7]__0_0\(0)
    );
\nl_if_acc_nl__0_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg[5]__0_n_0\,
      I1 => \nl_if_acc_nl__0_carry__1_0\(5),
      I2 => \nl_if_acc_nl__0_carry__1\(5),
      O => \^di\(5)
    );
\nl_if_acc_nl__0_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg[4]__0_n_0\,
      I1 => \nl_if_acc_nl__0_carry__1_0\(4),
      I2 => \nl_if_acc_nl__0_carry__1\(4),
      O => \^di\(4)
    );
\nl_if_acc_nl__0_carry_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg[3]__0_n_0\,
      I1 => \nl_if_acc_nl__0_carry__1_0\(3),
      I2 => \nl_if_acc_nl__0_carry__1\(3),
      O => \^di\(3)
    );
\nl_if_acc_nl__0_carry_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg[2]__0_n_0\,
      I1 => \nl_if_acc_nl__0_carry__1_0\(2),
      I2 => \nl_if_acc_nl__0_carry__1\(2),
      O => \^di\(2)
    );
\nl_if_acc_nl__0_carry_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg[1]__0_n_0\,
      I1 => \nl_if_acc_nl__0_carry__1_0\(1),
      I2 => \nl_if_acc_nl__0_carry__1\(1),
      O => \^di\(1)
    );
\nl_if_acc_nl__0_carry_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg[0]__0_n_0\,
      I1 => \nl_if_acc_nl__0_carry__1_0\(0),
      I2 => \nl_if_acc_nl__0_carry__1\(0),
      O => \^di\(0)
    );
\nl_if_acc_nl__0_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg[7]__0_n_0\,
      I1 => \nl_if_acc_nl__0_carry__1_0\(7),
      I2 => \nl_if_acc_nl__0_carry__1\(7),
      I3 => \^di\(6),
      O => \z_mul_cmp_1_z_oreg_reg[7]__0_0\(7)
    );
\nl_if_acc_nl__0_carry_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg[6]__0_n_0\,
      I1 => \nl_if_acc_nl__0_carry__1_0\(6),
      I2 => \nl_if_acc_nl__0_carry__1\(6),
      I3 => \^di\(5),
      O => \z_mul_cmp_1_z_oreg_reg[7]__0_0\(6)
    );
\nl_res_sva_1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \nl_if_acc_nl__0_carry__1\(15),
      I1 => \z_mul_cmp_1_z_oreg_reg[15]__0_n_0\,
      O => \z_asn_itm_2_reg[15]\(7)
    );
\nl_res_sva_1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \nl_if_acc_nl__0_carry__1\(14),
      I1 => \z_mul_cmp_1_z_oreg_reg[14]__0_n_0\,
      O => \z_asn_itm_2_reg[15]\(6)
    );
\nl_res_sva_1_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \nl_if_acc_nl__0_carry__1\(13),
      I1 => \z_mul_cmp_1_z_oreg_reg[13]__0_n_0\,
      O => \z_asn_itm_2_reg[15]\(5)
    );
\nl_res_sva_1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \nl_if_acc_nl__0_carry__1\(12),
      I1 => \z_mul_cmp_1_z_oreg_reg[12]__0_n_0\,
      O => \z_asn_itm_2_reg[15]\(4)
    );
\nl_res_sva_1_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \nl_if_acc_nl__0_carry__1\(11),
      I1 => \z_mul_cmp_1_z_oreg_reg[11]__0_n_0\,
      O => \z_asn_itm_2_reg[15]\(3)
    );
\nl_res_sva_1_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \nl_if_acc_nl__0_carry__1\(10),
      I1 => \z_mul_cmp_1_z_oreg_reg[10]__0_n_0\,
      O => \z_asn_itm_2_reg[15]\(2)
    );
\nl_res_sva_1_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \nl_if_acc_nl__0_carry__1\(9),
      I1 => \z_mul_cmp_1_z_oreg_reg[9]__0_n_0\,
      O => \z_asn_itm_2_reg[15]\(1)
    );
\nl_res_sva_1_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \nl_if_acc_nl__0_carry__1\(8),
      I1 => \z_mul_cmp_1_z_oreg_reg[8]__0_n_0\,
      O => \z_asn_itm_2_reg[15]\(0)
    );
nl_res_sva_1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \nl_if_acc_nl__0_carry__1\(7),
      I1 => \z_mul_cmp_1_z_oreg_reg[7]__0_n_0\,
      O => S(7)
    );
nl_res_sva_1_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \nl_if_acc_nl__0_carry__1\(6),
      I1 => \z_mul_cmp_1_z_oreg_reg[6]__0_n_0\,
      O => S(6)
    );
nl_res_sva_1_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \nl_if_acc_nl__0_carry__1\(5),
      I1 => \z_mul_cmp_1_z_oreg_reg[5]__0_n_0\,
      O => S(5)
    );
nl_res_sva_1_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \nl_if_acc_nl__0_carry__1\(4),
      I1 => \z_mul_cmp_1_z_oreg_reg[4]__0_n_0\,
      O => S(4)
    );
nl_res_sva_1_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \nl_if_acc_nl__0_carry__1\(3),
      I1 => \z_mul_cmp_1_z_oreg_reg[3]__0_n_0\,
      O => S(3)
    );
nl_res_sva_1_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \nl_if_acc_nl__0_carry__1\(2),
      I1 => \z_mul_cmp_1_z_oreg_reg[2]__0_n_0\,
      O => S(2)
    );
nl_res_sva_1_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \nl_if_acc_nl__0_carry__1\(1),
      I1 => \z_mul_cmp_1_z_oreg_reg[1]__0_n_0\,
      O => S(1)
    );
nl_res_sva_1_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \nl_if_acc_nl__0_carry__1\(0),
      I1 => \z_mul_cmp_1_z_oreg_reg[0]__0_n_0\,
      O => S(0)
    );
\p_buf_sva_2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB0000000000000"
    )
        port map (
      I0 => complete_rsc_vzout,
      I1 => \p_buf_sva_2_reg[31]\,
      I2 => or_61_rmff,
      I3 => reg_ensig_cgo_cse,
      I4 => asn_itm_1,
      I5 => main_stage_0_2,
      O => \^e\(0)
    );
reg_vec_rsc_0_1_i_oswt_cse_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => reg_vec_rsc_0_1_i_oswt_cse_reg(2),
      I1 => reg_vec_rsc_0_1_i_oswt_cse_reg(0),
      I2 => reg_vec_rsc_0_1_i_oswt_cse_reg(1),
      O => \COMP_LOOP_twiddle_f_mul_cse_sva_reg[2]\
    );
reg_vec_rsc_0_2_i_oswt_cse_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => reg_vec_rsc_0_1_i_oswt_cse_reg(2),
      I1 => reg_vec_rsc_0_1_i_oswt_cse_reg(1),
      I2 => reg_vec_rsc_0_1_i_oswt_cse_reg(0),
      O => \COMP_LOOP_twiddle_f_mul_cse_sva_reg[2]_0\
    );
reg_vec_rsc_0_4_i_oswt_cse_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => reg_vec_rsc_0_1_i_oswt_cse_reg(1),
      I1 => reg_vec_rsc_0_1_i_oswt_cse_reg(0),
      I2 => reg_vec_rsc_0_1_i_oswt_cse_reg(2),
      O => \COMP_LOOP_twiddle_f_mul_cse_sva_reg[1]\
    );
t_mul_cmp_z_oreg_pconst_63_32_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14 downto 0) => \out\(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => MUX1HOT_v_32_4_2_return5_out(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEA1,
      CEA2 => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      CLK => clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_OVERFLOW_UNCONNECTED,
      P(47) => t_mul_cmp_z_oreg_pconst_63_32_reg_n_58,
      P(46) => t_mul_cmp_z_oreg_pconst_63_32_reg_n_59,
      P(45) => t_mul_cmp_z_oreg_pconst_63_32_reg_n_60,
      P(44) => t_mul_cmp_z_oreg_pconst_63_32_reg_n_61,
      P(43) => t_mul_cmp_z_oreg_pconst_63_32_reg_n_62,
      P(42) => t_mul_cmp_z_oreg_pconst_63_32_reg_n_63,
      P(41) => t_mul_cmp_z_oreg_pconst_63_32_reg_n_64,
      P(40) => t_mul_cmp_z_oreg_pconst_63_32_reg_n_65,
      P(39) => t_mul_cmp_z_oreg_pconst_63_32_reg_n_66,
      P(38) => t_mul_cmp_z_oreg_pconst_63_32_reg_n_67,
      P(37) => t_mul_cmp_z_oreg_pconst_63_32_reg_n_68,
      P(36) => t_mul_cmp_z_oreg_pconst_63_32_reg_n_69,
      P(35) => t_mul_cmp_z_oreg_pconst_63_32_reg_n_70,
      P(34) => t_mul_cmp_z_oreg_pconst_63_32_reg_n_71,
      P(33) => t_mul_cmp_z_oreg_pconst_63_32_reg_n_72,
      P(32) => t_mul_cmp_z_oreg_pconst_63_32_reg_n_73,
      P(31) => t_mul_cmp_z_oreg_pconst_63_32_reg_n_74,
      P(30) => t_mul_cmp_z_oreg_pconst_63_32_reg_n_75,
      P(29 downto 0) => P(29 downto 0),
      PATTERNBDETECT => NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\t_mul_cmp_z_oreg_pconst_63_32_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => D(0),
      Q => \t_mul_cmp_z_oreg_pconst_63_32_reg[16]_0\(0),
      R => '0'
    );
\t_mul_cmp_z_oreg_pconst_63_32_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => D(10),
      Q => \t_mul_cmp_z_oreg_pconst_63_32_reg[16]_0\(10),
      R => '0'
    );
\t_mul_cmp_z_oreg_pconst_63_32_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => D(11),
      Q => \t_mul_cmp_z_oreg_pconst_63_32_reg[16]_0\(11),
      R => '0'
    );
\t_mul_cmp_z_oreg_pconst_63_32_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => D(12),
      Q => \t_mul_cmp_z_oreg_pconst_63_32_reg[16]_0\(12),
      R => '0'
    );
\t_mul_cmp_z_oreg_pconst_63_32_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => D(13),
      Q => \t_mul_cmp_z_oreg_pconst_63_32_reg[16]_0\(13),
      R => '0'
    );
\t_mul_cmp_z_oreg_pconst_63_32_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => D(14),
      Q => \t_mul_cmp_z_oreg_pconst_63_32_reg[16]_0\(14),
      R => '0'
    );
\t_mul_cmp_z_oreg_pconst_63_32_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => D(15),
      Q => \t_mul_cmp_z_oreg_pconst_63_32_reg[16]_0\(15),
      R => '0'
    );
\t_mul_cmp_z_oreg_pconst_63_32_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => D(16),
      Q => \t_mul_cmp_z_oreg_pconst_63_32_reg[16]_0\(16),
      R => '0'
    );
\t_mul_cmp_z_oreg_pconst_63_32_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => \t_mul_cmp_z_oreg_pconst_63_32_reg[16]__0_0\(0),
      Q => p_1_in(0),
      R => '0'
    );
\t_mul_cmp_z_oreg_pconst_63_32_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => D(1),
      Q => \t_mul_cmp_z_oreg_pconst_63_32_reg[16]_0\(1),
      R => '0'
    );
\t_mul_cmp_z_oreg_pconst_63_32_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => D(2),
      Q => \t_mul_cmp_z_oreg_pconst_63_32_reg[16]_0\(2),
      R => '0'
    );
\t_mul_cmp_z_oreg_pconst_63_32_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => D(3),
      Q => \t_mul_cmp_z_oreg_pconst_63_32_reg[16]_0\(3),
      R => '0'
    );
\t_mul_cmp_z_oreg_pconst_63_32_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => D(4),
      Q => \t_mul_cmp_z_oreg_pconst_63_32_reg[16]_0\(4),
      R => '0'
    );
\t_mul_cmp_z_oreg_pconst_63_32_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => D(5),
      Q => \t_mul_cmp_z_oreg_pconst_63_32_reg[16]_0\(5),
      R => '0'
    );
\t_mul_cmp_z_oreg_pconst_63_32_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => D(6),
      Q => \t_mul_cmp_z_oreg_pconst_63_32_reg[16]_0\(6),
      R => '0'
    );
\t_mul_cmp_z_oreg_pconst_63_32_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => D(7),
      Q => \t_mul_cmp_z_oreg_pconst_63_32_reg[16]_0\(7),
      R => '0'
    );
\t_mul_cmp_z_oreg_pconst_63_32_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => D(8),
      Q => \t_mul_cmp_z_oreg_pconst_63_32_reg[16]_0\(8),
      R => '0'
    );
\t_mul_cmp_z_oreg_pconst_63_32_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => D(9),
      Q => \t_mul_cmp_z_oreg_pconst_63_32_reg[16]_0\(9),
      R => '0'
    );
\t_mul_cmp_z_oreg_pconst_63_32_reg__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \out\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => MUX1HOT_v_32_4_2_return5_out(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => CEA1,
      CEA2 => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      CLK => clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \t_mul_cmp_z_oreg_pconst_63_32_reg__0_n_58\,
      P(46) => clk_0(0),
      P(45 downto 0) => p_1_in(46 downto 1),
      PATTERNBDETECT => \NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => DSP_OUTPUT_INST(47 downto 0),
      PCOUT(47 downto 0) => \NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
vector_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => vector_i_3(0),
      I1 => vector_i_3_0(0),
      O => \p_sva_reg[31]\(0)
    );
z_mul_cmp_1_z_oreg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => ACOUT(29 downto 0),
      ACOUT(29 downto 0) => NLW_z_mul_cmp_1_z_oreg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => Q(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_z_mul_cmp_1_z_oreg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_z_mul_cmp_1_z_oreg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_z_mul_cmp_1_z_oreg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^e\(0),
      CEB2 => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      CLK => clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_z_mul_cmp_1_z_oreg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => NLW_z_mul_cmp_1_z_oreg_reg_OVERFLOW_UNCONNECTED,
      P(47) => z_mul_cmp_1_z_oreg_reg_n_58,
      P(46) => z_mul_cmp_1_z_oreg_reg_n_59,
      P(45) => z_mul_cmp_1_z_oreg_reg_n_60,
      P(44) => z_mul_cmp_1_z_oreg_reg_n_61,
      P(43) => z_mul_cmp_1_z_oreg_reg_n_62,
      P(42) => z_mul_cmp_1_z_oreg_reg_n_63,
      P(41) => z_mul_cmp_1_z_oreg_reg_n_64,
      P(40) => z_mul_cmp_1_z_oreg_reg_n_65,
      P(39) => z_mul_cmp_1_z_oreg_reg_n_66,
      P(38) => z_mul_cmp_1_z_oreg_reg_n_67,
      P(37) => z_mul_cmp_1_z_oreg_reg_n_68,
      P(36) => z_mul_cmp_1_z_oreg_reg_n_69,
      P(35) => z_mul_cmp_1_z_oreg_reg_n_70,
      P(34) => z_mul_cmp_1_z_oreg_reg_n_71,
      P(33) => z_mul_cmp_1_z_oreg_reg_n_72,
      P(32) => z_mul_cmp_1_z_oreg_reg_n_73,
      P(31) => z_mul_cmp_1_z_oreg_reg_n_74,
      P(30) => z_mul_cmp_1_z_oreg_reg_n_75,
      P(29) => z_mul_cmp_1_z_oreg_reg_n_76,
      P(28) => z_mul_cmp_1_z_oreg_reg_n_77,
      P(27) => z_mul_cmp_1_z_oreg_reg_n_78,
      P(26) => z_mul_cmp_1_z_oreg_reg_n_79,
      P(25) => z_mul_cmp_1_z_oreg_reg_n_80,
      P(24) => z_mul_cmp_1_z_oreg_reg_n_81,
      P(23) => z_mul_cmp_1_z_oreg_reg_n_82,
      P(22) => z_mul_cmp_1_z_oreg_reg_n_83,
      P(21) => z_mul_cmp_1_z_oreg_reg_n_84,
      P(20) => z_mul_cmp_1_z_oreg_reg_n_85,
      P(19) => z_mul_cmp_1_z_oreg_reg_n_86,
      P(18) => z_mul_cmp_1_z_oreg_reg_n_87,
      P(17) => z_mul_cmp_1_z_oreg_reg_n_88,
      P(16) => z_mul_cmp_1_z_oreg_reg_n_89,
      P(15) => z_mul_cmp_1_z_oreg_reg_n_90,
      P(14) => z_mul_cmp_1_z_oreg_reg_n_91,
      P(13 downto 0) => \^clk_1\(13 downto 0),
      PATTERNBDETECT => NLW_z_mul_cmp_1_z_oreg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_z_mul_cmp_1_z_oreg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => DSP_OUTPUT_INST_0(47 downto 0),
      PCOUT(47 downto 0) => NLW_z_mul_cmp_1_z_oreg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_z_mul_cmp_1_z_oreg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_z_mul_cmp_1_z_oreg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\z_mul_cmp_1_z_oreg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => \z_mul_cmp_1_z_oreg_reg[16]__0_0\(0),
      Q => \z_mul_cmp_1_z_oreg_reg[0]__0_n_0\,
      R => '0'
    );
\z_mul_cmp_1_z_oreg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => \z_mul_cmp_1_z_oreg_reg[16]__0_0\(10),
      Q => \z_mul_cmp_1_z_oreg_reg[10]__0_n_0\,
      R => '0'
    );
\z_mul_cmp_1_z_oreg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => \z_mul_cmp_1_z_oreg_reg[16]__0_0\(11),
      Q => \z_mul_cmp_1_z_oreg_reg[11]__0_n_0\,
      R => '0'
    );
\z_mul_cmp_1_z_oreg_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => \z_mul_cmp_1_z_oreg_reg[16]__0_0\(12),
      Q => \z_mul_cmp_1_z_oreg_reg[12]__0_n_0\,
      R => '0'
    );
\z_mul_cmp_1_z_oreg_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => \z_mul_cmp_1_z_oreg_reg[16]__0_0\(13),
      Q => \z_mul_cmp_1_z_oreg_reg[13]__0_n_0\,
      R => '0'
    );
\z_mul_cmp_1_z_oreg_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => \z_mul_cmp_1_z_oreg_reg[16]__0_0\(14),
      Q => \z_mul_cmp_1_z_oreg_reg[14]__0_n_0\,
      R => '0'
    );
\z_mul_cmp_1_z_oreg_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => \z_mul_cmp_1_z_oreg_reg[16]__0_0\(15),
      Q => \z_mul_cmp_1_z_oreg_reg[15]__0_n_0\,
      R => '0'
    );
\z_mul_cmp_1_z_oreg_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => \z_mul_cmp_1_z_oreg_reg[16]__0_0\(16),
      Q => clk_3(0),
      R => '0'
    );
\z_mul_cmp_1_z_oreg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => \z_mul_cmp_1_z_oreg_reg[16]__0_0\(1),
      Q => \z_mul_cmp_1_z_oreg_reg[1]__0_n_0\,
      R => '0'
    );
\z_mul_cmp_1_z_oreg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => \z_mul_cmp_1_z_oreg_reg[16]__0_0\(2),
      Q => \z_mul_cmp_1_z_oreg_reg[2]__0_n_0\,
      R => '0'
    );
\z_mul_cmp_1_z_oreg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => \z_mul_cmp_1_z_oreg_reg[16]__0_0\(3),
      Q => \z_mul_cmp_1_z_oreg_reg[3]__0_n_0\,
      R => '0'
    );
\z_mul_cmp_1_z_oreg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => \z_mul_cmp_1_z_oreg_reg[16]__0_0\(4),
      Q => \z_mul_cmp_1_z_oreg_reg[4]__0_n_0\,
      R => '0'
    );
\z_mul_cmp_1_z_oreg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => \z_mul_cmp_1_z_oreg_reg[16]__0_0\(5),
      Q => \z_mul_cmp_1_z_oreg_reg[5]__0_n_0\,
      R => '0'
    );
\z_mul_cmp_1_z_oreg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => \z_mul_cmp_1_z_oreg_reg[16]__0_0\(6),
      Q => \z_mul_cmp_1_z_oreg_reg[6]__0_n_0\,
      R => '0'
    );
\z_mul_cmp_1_z_oreg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => \z_mul_cmp_1_z_oreg_reg[16]__0_0\(7),
      Q => \z_mul_cmp_1_z_oreg_reg[7]__0_n_0\,
      R => '0'
    );
\z_mul_cmp_1_z_oreg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => \z_mul_cmp_1_z_oreg_reg[16]__0_0\(8),
      Q => \z_mul_cmp_1_z_oreg_reg[8]__0_n_0\,
      R => '0'
    );
\z_mul_cmp_1_z_oreg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => \z_mul_cmp_1_z_oreg_reg[16]__0_0\(9),
      Q => \z_mul_cmp_1_z_oreg_reg[9]__0_n_0\,
      R => '0'
    );
z_mul_cmp_z_oreg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \out\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_z_mul_cmp_z_oreg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => MUX1HOT_v_32_4_2_return(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_z_mul_cmp_z_oreg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_z_mul_cmp_z_oreg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_z_mul_cmp_z_oreg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEA1,
      CEA2 => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      CLK => clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_z_mul_cmp_z_oreg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => NLW_z_mul_cmp_z_oreg_reg_OVERFLOW_UNCONNECTED,
      P(47) => z_mul_cmp_z_oreg_reg_n_58,
      P(46) => z_mul_cmp_z_oreg_reg_n_59,
      P(45) => z_mul_cmp_z_oreg_reg_n_60,
      P(44) => z_mul_cmp_z_oreg_reg_n_61,
      P(43) => z_mul_cmp_z_oreg_reg_n_62,
      P(42) => z_mul_cmp_z_oreg_reg_n_63,
      P(41) => z_mul_cmp_z_oreg_reg_n_64,
      P(40) => z_mul_cmp_z_oreg_reg_n_65,
      P(39) => z_mul_cmp_z_oreg_reg_n_66,
      P(38) => z_mul_cmp_z_oreg_reg_n_67,
      P(37) => z_mul_cmp_z_oreg_reg_n_68,
      P(36) => z_mul_cmp_z_oreg_reg_n_69,
      P(35) => z_mul_cmp_z_oreg_reg_n_70,
      P(34) => z_mul_cmp_z_oreg_reg_n_71,
      P(33) => z_mul_cmp_z_oreg_reg_n_72,
      P(32) => z_mul_cmp_z_oreg_reg_n_73,
      P(31) => z_mul_cmp_z_oreg_reg_n_74,
      P(30) => z_mul_cmp_z_oreg_reg_n_75,
      P(29) => z_mul_cmp_z_oreg_reg_n_76,
      P(28) => z_mul_cmp_z_oreg_reg_n_77,
      P(27) => z_mul_cmp_z_oreg_reg_n_78,
      P(26) => z_mul_cmp_z_oreg_reg_n_79,
      P(25) => z_mul_cmp_z_oreg_reg_n_80,
      P(24) => z_mul_cmp_z_oreg_reg_n_81,
      P(23) => z_mul_cmp_z_oreg_reg_n_82,
      P(22) => z_mul_cmp_z_oreg_reg_n_83,
      P(21) => z_mul_cmp_z_oreg_reg_n_84,
      P(20) => z_mul_cmp_z_oreg_reg_n_85,
      P(19) => z_mul_cmp_z_oreg_reg_n_86,
      P(18) => z_mul_cmp_z_oreg_reg_n_87,
      P(17) => z_mul_cmp_z_oreg_reg_n_88,
      P(16) => z_mul_cmp_z_oreg_reg_n_89,
      P(15) => z_mul_cmp_z_oreg_reg_n_90,
      P(14 downto 0) => clk_2(14 downto 0),
      PATTERNBDETECT => NLW_z_mul_cmp_z_oreg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_z_mul_cmp_z_oreg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => DSP_OUTPUT_INST_1(47 downto 0),
      PCOUT(47 downto 0) => NLW_z_mul_cmp_z_oreg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_z_mul_cmp_z_oreg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_z_mul_cmp_z_oreg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\z_mul_cmp_z_oreg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => \z_mul_cmp_z_oreg_reg[16]__0_1\(0),
      Q => \z_mul_cmp_z_oreg_reg[16]__0_0\(0),
      R => '0'
    );
\z_mul_cmp_z_oreg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => \z_mul_cmp_z_oreg_reg[16]__0_1\(10),
      Q => \z_mul_cmp_z_oreg_reg[16]__0_0\(10),
      R => '0'
    );
\z_mul_cmp_z_oreg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => \z_mul_cmp_z_oreg_reg[16]__0_1\(11),
      Q => \z_mul_cmp_z_oreg_reg[16]__0_0\(11),
      R => '0'
    );
\z_mul_cmp_z_oreg_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => \z_mul_cmp_z_oreg_reg[16]__0_1\(12),
      Q => \z_mul_cmp_z_oreg_reg[16]__0_0\(12),
      R => '0'
    );
\z_mul_cmp_z_oreg_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => \z_mul_cmp_z_oreg_reg[16]__0_1\(13),
      Q => \z_mul_cmp_z_oreg_reg[16]__0_0\(13),
      R => '0'
    );
\z_mul_cmp_z_oreg_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => \z_mul_cmp_z_oreg_reg[16]__0_1\(14),
      Q => \z_mul_cmp_z_oreg_reg[16]__0_0\(14),
      R => '0'
    );
\z_mul_cmp_z_oreg_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => \z_mul_cmp_z_oreg_reg[16]__0_1\(15),
      Q => \z_mul_cmp_z_oreg_reg[16]__0_0\(15),
      R => '0'
    );
\z_mul_cmp_z_oreg_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => \z_mul_cmp_z_oreg_reg[16]__0_1\(16),
      Q => \z_mul_cmp_z_oreg_reg[16]__0_0\(16),
      R => '0'
    );
\z_mul_cmp_z_oreg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => \z_mul_cmp_z_oreg_reg[16]__0_1\(1),
      Q => \z_mul_cmp_z_oreg_reg[16]__0_0\(1),
      R => '0'
    );
\z_mul_cmp_z_oreg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => \z_mul_cmp_z_oreg_reg[16]__0_1\(2),
      Q => \z_mul_cmp_z_oreg_reg[16]__0_0\(2),
      R => '0'
    );
\z_mul_cmp_z_oreg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => \z_mul_cmp_z_oreg_reg[16]__0_1\(3),
      Q => \z_mul_cmp_z_oreg_reg[16]__0_0\(3),
      R => '0'
    );
\z_mul_cmp_z_oreg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => \z_mul_cmp_z_oreg_reg[16]__0_1\(4),
      Q => \z_mul_cmp_z_oreg_reg[16]__0_0\(4),
      R => '0'
    );
\z_mul_cmp_z_oreg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => \z_mul_cmp_z_oreg_reg[16]__0_1\(5),
      Q => \z_mul_cmp_z_oreg_reg[16]__0_0\(5),
      R => '0'
    );
\z_mul_cmp_z_oreg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => \z_mul_cmp_z_oreg_reg[16]__0_1\(6),
      Q => \z_mul_cmp_z_oreg_reg[16]__0_0\(6),
      R => '0'
    );
\z_mul_cmp_z_oreg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => \z_mul_cmp_z_oreg_reg[16]__0_1\(7),
      Q => \z_mul_cmp_z_oreg_reg[16]__0_0\(7),
      R => '0'
    );
\z_mul_cmp_z_oreg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => \z_mul_cmp_z_oreg_reg[16]__0_1\(8),
      Q => \z_mul_cmp_z_oreg_reg[16]__0_0\(8),
      R => '0'
    );
\z_mul_cmp_z_oreg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0_0\,
      D => \z_mul_cmp_z_oreg_reg[16]__0_1\(9),
      Q => \z_mul_cmp_z_oreg_reg[16]__0_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_run_rsci is
  port (
    run_rsci_bcwt : out STD_LOGIC;
    run_rsci_vdin_bfwt : out STD_LOGIC;
    run_rsci_vdin_bfwt_reg : out STD_LOGIC;
    rst : in STD_LOGIC;
    run_rsci_bcwt_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    run_rsci_vdin_bfwt_reg_0 : in STD_LOGIC;
    run_rsc_vzin : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_run_rsci : entity is "inPlaceNTT_DIF_precomp_core_run_rsci";
end Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_run_rsci;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_run_rsci is
begin
inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp_inst: entity work.Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp
     port map (
      clk => clk,
      rst => rst,
      run_rsc_vzin => run_rsc_vzin,
      run_rsci_bcwt => run_rsci_bcwt,
      run_rsci_bcwt_reg_0 => run_rsci_bcwt_reg,
      run_rsci_vdin_bfwt => run_rsci_vdin_bfwt,
      run_rsci_vdin_bfwt_reg_0 => run_rsci_vdin_bfwt_reg,
      run_rsci_vdin_bfwt_reg_1 => run_rsci_vdin_bfwt_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1 is
  port (
    twiddle_h_rsc_0_0_i_bcwt : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[31]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[30]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[29]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[28]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[27]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[26]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[25]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[24]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[23]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[22]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[21]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[20]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[19]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[18]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[17]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[16]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[15]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[14]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[13]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[12]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[11]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[10]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[9]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[8]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[7]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[6]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[5]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[4]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[3]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[2]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[1]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[0]\ : out STD_LOGIC;
    rst : in STD_LOGIC;
    twiddle_h_rsc_0_0_i_bcwt_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    twiddle_h_rsc_0_0_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1 : entity is "inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1";
end Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1 is
begin
inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_twiddle_h_rsc_0_0_wait_dp_inst: entity work.Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_twiddle_h_rsc_0_0_wait_dp
     port map (
      E(0) => E(0),
      clk => clk,
      rst => rst,
      twiddle_h_rsc_0_0_i_bcwt_reg_0 => twiddle_h_rsc_0_0_i_bcwt,
      twiddle_h_rsc_0_0_i_bcwt_reg_1 => twiddle_h_rsc_0_0_i_bcwt_reg,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[0]_0\ => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[0]\,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[10]_0\ => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[10]\,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[11]_0\ => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[11]\,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[12]_0\ => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[12]\,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[13]_0\ => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[13]\,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[14]_0\ => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[14]\,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[15]_0\ => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[15]\,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[16]_0\ => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[16]\,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[17]_0\ => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[17]\,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[18]_0\ => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[18]\,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[19]_0\ => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[19]\,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[1]_0\ => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[1]\,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[20]_0\ => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[20]\,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[21]_0\ => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[21]\,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[22]_0\ => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[22]\,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[23]_0\ => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[23]\,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[24]_0\ => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[24]\,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[25]_0\ => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[25]\,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[26]_0\ => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[26]\,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[27]_0\ => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[27]\,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[28]_0\ => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[28]\,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[29]_0\ => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[29]\,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[2]_0\ => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[2]\,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[30]_0\ => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[30]\,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[31]_0\ => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[31]\,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[3]_0\ => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[3]\,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[4]_0\ => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[4]\,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[5]_0\ => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[5]\,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[6]_0\ => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[6]\,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[7]_0\ => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[7]\,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[8]_0\ => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[8]\,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[9]_0\ => \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[9]\,
      twiddle_h_rsc_0_0_qa(31 downto 0) => twiddle_h_rsc_0_0_qa(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1 is
  port (
    twiddle_h_rsc_0_1_i_bcwt : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[31]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[30]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[29]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[28]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[27]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[26]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[25]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[24]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[23]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[22]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[21]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[20]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[19]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[18]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[17]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[16]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[15]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[14]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[13]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[12]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[11]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[10]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[9]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[8]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[7]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[6]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[5]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[4]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[3]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[2]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[1]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[0]\ : out STD_LOGIC;
    rst : in STD_LOGIC;
    twiddle_h_rsc_0_1_i_bcwt_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    twiddle_h_rsc_0_1_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1 : entity is "inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1";
end Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1 is
begin
inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_twiddle_h_rsc_0_1_wait_dp_inst: entity work.Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_twiddle_h_rsc_0_1_wait_dp
     port map (
      E(0) => E(0),
      clk => clk,
      rst => rst,
      twiddle_h_rsc_0_1_i_bcwt_reg_0 => twiddle_h_rsc_0_1_i_bcwt,
      twiddle_h_rsc_0_1_i_bcwt_reg_1 => twiddle_h_rsc_0_1_i_bcwt_reg,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[0]_0\ => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[0]\,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[10]_0\ => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[10]\,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[11]_0\ => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[11]\,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[12]_0\ => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[12]\,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[13]_0\ => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[13]\,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[14]_0\ => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[14]\,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[15]_0\ => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[15]\,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[16]_0\ => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[16]\,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[17]_0\ => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[17]\,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[18]_0\ => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[18]\,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[19]_0\ => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[19]\,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[1]_0\ => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[1]\,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[20]_0\ => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[20]\,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[21]_0\ => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[21]\,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[22]_0\ => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[22]\,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[23]_0\ => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[23]\,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[24]_0\ => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[24]\,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[25]_0\ => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[25]\,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[26]_0\ => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[26]\,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[27]_0\ => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[27]\,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[28]_0\ => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[28]\,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[29]_0\ => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[29]\,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[2]_0\ => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[2]\,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[30]_0\ => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[30]\,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[31]_0\ => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[31]\,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[3]_0\ => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[3]\,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[4]_0\ => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[4]\,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[5]_0\ => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[5]\,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[6]_0\ => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[6]\,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[7]_0\ => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[7]\,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[8]_0\ => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[8]\,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[9]_0\ => \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[9]\,
      twiddle_h_rsc_0_1_qa(31 downto 0) => twiddle_h_rsc_0_1_qa(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1 is
  port (
    twiddle_h_rsc_0_2_i_bcwt : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[31]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[30]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[29]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[28]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[27]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[26]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[25]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[24]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[23]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[22]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[21]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[20]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[19]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[18]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[17]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[16]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[15]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[14]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[13]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[12]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[11]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[10]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[9]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[8]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[7]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[6]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[5]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[4]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[3]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[2]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[1]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[0]\ : out STD_LOGIC;
    rst : in STD_LOGIC;
    twiddle_h_rsc_0_2_i_bcwt_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    twiddle_h_rsc_0_2_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1 : entity is "inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1";
end Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1 is
begin
inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_twiddle_h_rsc_0_2_wait_dp_inst: entity work.Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_twiddle_h_rsc_0_2_wait_dp
     port map (
      E(0) => E(0),
      clk => clk,
      rst => rst,
      twiddle_h_rsc_0_2_i_bcwt_reg_0 => twiddle_h_rsc_0_2_i_bcwt,
      twiddle_h_rsc_0_2_i_bcwt_reg_1 => twiddle_h_rsc_0_2_i_bcwt_reg,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[0]_0\ => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[0]\,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[10]_0\ => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[10]\,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[11]_0\ => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[11]\,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[12]_0\ => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[12]\,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[13]_0\ => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[13]\,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[14]_0\ => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[14]\,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[15]_0\ => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[15]\,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[16]_0\ => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[16]\,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[17]_0\ => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[17]\,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[18]_0\ => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[18]\,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[19]_0\ => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[19]\,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[1]_0\ => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[1]\,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[20]_0\ => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[20]\,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[21]_0\ => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[21]\,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[22]_0\ => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[22]\,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[23]_0\ => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[23]\,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[24]_0\ => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[24]\,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[25]_0\ => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[25]\,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[26]_0\ => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[26]\,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[27]_0\ => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[27]\,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[28]_0\ => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[28]\,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[29]_0\ => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[29]\,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[2]_0\ => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[2]\,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[30]_0\ => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[30]\,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[31]_0\ => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[31]\,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[3]_0\ => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[3]\,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[4]_0\ => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[4]\,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[5]_0\ => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[5]\,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[6]_0\ => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[6]\,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[7]_0\ => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[7]\,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[8]_0\ => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[8]\,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[9]_0\ => \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[9]\,
      twiddle_h_rsc_0_2_qa(31 downto 0) => twiddle_h_rsc_0_2_qa(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1 is
  port (
    twiddle_h_rsc_0_3_i_bcwt : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[31]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[30]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[29]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[28]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[27]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[26]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[25]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[24]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[23]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[22]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[21]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[20]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[19]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[18]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[17]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[16]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[15]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[14]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[13]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[12]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[11]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[10]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[9]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[8]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[7]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[6]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[5]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[4]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[3]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[2]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[1]\ : out STD_LOGIC;
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[0]\ : out STD_LOGIC;
    rst : in STD_LOGIC;
    twiddle_h_rsc_0_3_i_bcwt_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    twiddle_h_rsc_0_3_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1 : entity is "inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1";
end Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1 is
begin
inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_twiddle_h_rsc_0_3_wait_dp_inst: entity work.Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_twiddle_h_rsc_0_3_wait_dp
     port map (
      E(0) => E(0),
      clk => clk,
      rst => rst,
      twiddle_h_rsc_0_3_i_bcwt_reg_0 => twiddle_h_rsc_0_3_i_bcwt,
      twiddle_h_rsc_0_3_i_bcwt_reg_1 => twiddle_h_rsc_0_3_i_bcwt_reg,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[0]_0\ => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[0]\,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[10]_0\ => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[10]\,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[11]_0\ => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[11]\,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[12]_0\ => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[12]\,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[13]_0\ => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[13]\,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[14]_0\ => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[14]\,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[15]_0\ => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[15]\,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[16]_0\ => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[16]\,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[17]_0\ => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[17]\,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[18]_0\ => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[18]\,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[19]_0\ => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[19]\,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[1]_0\ => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[1]\,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[20]_0\ => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[20]\,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[21]_0\ => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[21]\,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[22]_0\ => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[22]\,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[23]_0\ => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[23]\,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[24]_0\ => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[24]\,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[25]_0\ => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[25]\,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[26]_0\ => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[26]\,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[27]_0\ => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[27]\,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[28]_0\ => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[28]\,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[29]_0\ => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[29]\,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[2]_0\ => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[2]\,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[30]_0\ => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[30]\,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[31]_0\ => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[31]\,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[3]_0\ => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[3]\,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[4]_0\ => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[4]\,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[5]_0\ => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[5]\,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[6]_0\ => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[6]\,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[7]_0\ => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[7]\,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[8]_0\ => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[8]\,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[9]_0\ => \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[9]\,
      twiddle_h_rsc_0_3_qa(31 downto 0) => twiddle_h_rsc_0_3_qa(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1 is
  port (
    twiddle_rsc_0_0_i_bcwt : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[31]\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[30]\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[29]\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[28]\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[27]\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[26]\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[25]\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[24]\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[23]\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[22]\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[21]\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[20]\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[19]\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[18]\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[17]\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[16]\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[15]\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[14]\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[13]\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[12]\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[11]\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[10]\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[9]\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[8]\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[7]\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[6]\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[5]\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[4]\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[3]\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[2]\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[1]\ : out STD_LOGIC;
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[0]\ : out STD_LOGIC;
    rst : in STD_LOGIC;
    twiddle_rsc_0_0_i_bcwt_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    twiddle_rsc_0_0_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1 : entity is "inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1";
end Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1 is
begin
inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_twiddle_rsc_0_0_wait_dp_inst: entity work.Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_twiddle_rsc_0_0_wait_dp
     port map (
      E(0) => E(0),
      clk => clk,
      rst => rst,
      twiddle_rsc_0_0_i_bcwt_reg_0 => twiddle_rsc_0_0_i_bcwt,
      twiddle_rsc_0_0_i_bcwt_reg_1 => twiddle_rsc_0_0_i_bcwt_reg,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[0]_0\ => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[0]\,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[10]_0\ => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[10]\,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[11]_0\ => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[11]\,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[12]_0\ => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[12]\,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[13]_0\ => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[13]\,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[14]_0\ => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[14]\,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[15]_0\ => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[15]\,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[16]_0\ => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[16]\,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[17]_0\ => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[17]\,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[18]_0\ => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[18]\,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[19]_0\ => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[19]\,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[1]_0\ => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[1]\,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[20]_0\ => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[20]\,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[21]_0\ => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[21]\,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[22]_0\ => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[22]\,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[23]_0\ => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[23]\,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[24]_0\ => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[24]\,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[25]_0\ => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[25]\,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[26]_0\ => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[26]\,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[27]_0\ => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[27]\,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[28]_0\ => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[28]\,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[29]_0\ => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[29]\,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[2]_0\ => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[2]\,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[30]_0\ => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[30]\,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[31]_0\ => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[31]\,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[3]_0\ => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[3]\,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[4]_0\ => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[4]\,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[5]_0\ => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[5]\,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[6]_0\ => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[6]\,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[7]_0\ => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[7]\,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[8]_0\ => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[8]\,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[9]_0\ => \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[9]\,
      twiddle_rsc_0_0_qa(31 downto 0) => twiddle_rsc_0_0_qa(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1 is
  port (
    twiddle_rsc_0_1_i_bcwt : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[31]\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[30]\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[29]\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[28]\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[27]\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[26]\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[25]\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[24]\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[23]\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[22]\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[21]\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[20]\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[19]\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[18]\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[17]\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[16]\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[15]\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[14]\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[13]\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[12]\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[11]\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[10]\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[9]\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[8]\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[7]\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[6]\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[5]\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[4]\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[3]\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[2]\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[1]\ : out STD_LOGIC;
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[0]\ : out STD_LOGIC;
    rst : in STD_LOGIC;
    twiddle_rsc_0_1_i_bcwt_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    twiddle_rsc_0_1_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1 : entity is "inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1";
end Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1 is
begin
inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_twiddle_rsc_0_1_wait_dp_inst: entity work.Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_twiddle_rsc_0_1_wait_dp
     port map (
      E(0) => E(0),
      clk => clk,
      rst => rst,
      twiddle_rsc_0_1_i_bcwt_reg_0 => twiddle_rsc_0_1_i_bcwt,
      twiddle_rsc_0_1_i_bcwt_reg_1 => twiddle_rsc_0_1_i_bcwt_reg,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[0]_0\ => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[0]\,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[10]_0\ => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[10]\,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[11]_0\ => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[11]\,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[12]_0\ => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[12]\,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[13]_0\ => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[13]\,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[14]_0\ => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[14]\,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[15]_0\ => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[15]\,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[16]_0\ => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[16]\,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[17]_0\ => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[17]\,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[18]_0\ => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[18]\,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[19]_0\ => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[19]\,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[1]_0\ => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[1]\,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[20]_0\ => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[20]\,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[21]_0\ => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[21]\,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[22]_0\ => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[22]\,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[23]_0\ => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[23]\,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[24]_0\ => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[24]\,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[25]_0\ => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[25]\,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[26]_0\ => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[26]\,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[27]_0\ => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[27]\,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[28]_0\ => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[28]\,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[29]_0\ => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[29]\,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[2]_0\ => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[2]\,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[30]_0\ => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[30]\,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[31]_0\ => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[31]\,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[3]_0\ => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[3]\,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[4]_0\ => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[4]\,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[5]_0\ => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[5]\,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[6]_0\ => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[6]\,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[7]_0\ => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[7]\,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[8]_0\ => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[8]\,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[9]_0\ => \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[9]\,
      twiddle_rsc_0_1_qa(31 downto 0) => twiddle_rsc_0_1_qa(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1 is
  port (
    twiddle_rsc_0_2_i_bcwt : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[31]\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[30]\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[29]\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[28]\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[27]\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[26]\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[25]\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[24]\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[23]\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[22]\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[21]\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[20]\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[19]\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[18]\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[17]\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[16]\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[15]\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[14]\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[13]\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[12]\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[11]\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[10]\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[9]\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[8]\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[7]\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[6]\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[5]\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[4]\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[3]\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[2]\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[1]\ : out STD_LOGIC;
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[0]\ : out STD_LOGIC;
    rst : in STD_LOGIC;
    twiddle_rsc_0_2_i_bcwt_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    twiddle_rsc_0_2_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1 : entity is "inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1";
end Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1 is
begin
inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_twiddle_rsc_0_2_wait_dp_inst: entity work.Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_twiddle_rsc_0_2_wait_dp
     port map (
      E(0) => E(0),
      clk => clk,
      rst => rst,
      twiddle_rsc_0_2_i_bcwt_reg_0 => twiddle_rsc_0_2_i_bcwt,
      twiddle_rsc_0_2_i_bcwt_reg_1 => twiddle_rsc_0_2_i_bcwt_reg,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[0]_0\ => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[0]\,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[10]_0\ => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[10]\,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[11]_0\ => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[11]\,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[12]_0\ => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[12]\,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[13]_0\ => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[13]\,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[14]_0\ => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[14]\,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[15]_0\ => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[15]\,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[16]_0\ => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[16]\,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[17]_0\ => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[17]\,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[18]_0\ => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[18]\,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[19]_0\ => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[19]\,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[1]_0\ => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[1]\,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[20]_0\ => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[20]\,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[21]_0\ => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[21]\,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[22]_0\ => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[22]\,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[23]_0\ => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[23]\,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[24]_0\ => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[24]\,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[25]_0\ => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[25]\,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[26]_0\ => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[26]\,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[27]_0\ => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[27]\,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[28]_0\ => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[28]\,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[29]_0\ => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[29]\,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[2]_0\ => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[2]\,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[30]_0\ => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[30]\,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[31]_0\ => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[31]\,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[3]_0\ => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[3]\,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[4]_0\ => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[4]\,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[5]_0\ => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[5]\,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[6]_0\ => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[6]\,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[7]_0\ => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[7]\,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[8]_0\ => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[8]\,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[9]_0\ => \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[9]\,
      twiddle_rsc_0_2_qa(31 downto 0) => twiddle_rsc_0_2_qa(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1 is
  port (
    twiddle_rsc_0_3_i_bcwt : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[31]\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[30]\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[29]\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[28]\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[27]\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[26]\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[25]\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[24]\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[23]\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[22]\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[21]\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[20]\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[19]\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[18]\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[17]\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[16]\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[15]\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[14]\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[13]\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[12]\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[11]\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[10]\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[9]\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[8]\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[7]\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[6]\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[5]\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[4]\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[3]\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[2]\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[1]\ : out STD_LOGIC;
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[0]\ : out STD_LOGIC;
    rst : in STD_LOGIC;
    twiddle_rsc_0_3_i_bcwt_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    twiddle_rsc_0_3_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1 : entity is "inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1";
end Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1 is
begin
inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_twiddle_rsc_0_3_wait_dp_inst: entity work.Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_twiddle_rsc_0_3_wait_dp
     port map (
      E(0) => E(0),
      clk => clk,
      rst => rst,
      twiddle_rsc_0_3_i_bcwt_reg_0 => twiddle_rsc_0_3_i_bcwt,
      twiddle_rsc_0_3_i_bcwt_reg_1 => twiddle_rsc_0_3_i_bcwt_reg,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[0]_0\ => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[0]\,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[10]_0\ => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[10]\,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[11]_0\ => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[11]\,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[12]_0\ => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[12]\,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[13]_0\ => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[13]\,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[14]_0\ => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[14]\,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[15]_0\ => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[15]\,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[16]_0\ => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[16]\,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[17]_0\ => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[17]\,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[18]_0\ => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[18]\,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[19]_0\ => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[19]\,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[1]_0\ => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[1]\,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[20]_0\ => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[20]\,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[21]_0\ => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[21]\,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[22]_0\ => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[22]\,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[23]_0\ => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[23]\,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[24]_0\ => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[24]\,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[25]_0\ => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[25]\,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[26]_0\ => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[26]\,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[27]_0\ => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[27]\,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[28]_0\ => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[28]\,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[29]_0\ => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[29]\,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[2]_0\ => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[2]\,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[30]_0\ => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[30]\,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[31]_0\ => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[31]\,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[3]_0\ => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[3]\,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[4]_0\ => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[4]\,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[5]_0\ => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[5]\,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[6]_0\ => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[6]\,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[7]_0\ => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[7]\,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[8]_0\ => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[8]\,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[9]_0\ => \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[9]\,
      twiddle_rsc_0_3_qa(31 downto 0) => twiddle_rsc_0_3_qa(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1 is
  port (
    vec_rsc_0_0_i_bcwt : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_0 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_1 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_2 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_3 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_4 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_5 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_6 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_7 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_8 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_9 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_10 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_11 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_12 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_13 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_14 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_15 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_16 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_17 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_18 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_19 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_20 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_21 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_22 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_23 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_24 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_25 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_26 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_27 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_28 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_29 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_30 : out STD_LOGIC;
    rst : in STD_LOGIC;
    vec_rsc_0_0_i_bcwt_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    VEC_LOOP_VEC_LOOP_nor_1_itm : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    VEC_LOOP_VEC_LOOP_nor_itm : in STD_LOGIC;
    vec_rsc_0_0_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1 : entity is "inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1";
end Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1 is
begin
inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_dp_inst: entity work.Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_dp
     port map (
      E(0) => E(0),
      VEC_LOOP_VEC_LOOP_nor_1_itm => VEC_LOOP_VEC_LOOP_nor_1_itm,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg => VEC_LOOP_VEC_LOOP_nor_1_itm_reg,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_0 => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_0,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_1 => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_1,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_10 => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_10,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_11 => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_11,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_12 => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_12,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_13 => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_13,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_14 => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_14,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_15 => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_15,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_16 => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_16,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_17 => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_17,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_18 => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_18,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_19 => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_19,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_2 => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_2,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_20 => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_20,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_21 => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_21,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_22 => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_22,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_23 => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_23,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_24 => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_24,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_25 => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_25,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_26 => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_26,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_27 => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_27,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_28 => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_28,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_29 => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_29,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_3 => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_3,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_30 => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_30,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_4 => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_4,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_5 => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_5,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_6 => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_6,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_7 => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_7,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_8 => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_8,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_9 => VEC_LOOP_VEC_LOOP_nor_1_itm_reg_9,
      VEC_LOOP_VEC_LOOP_nor_itm => VEC_LOOP_VEC_LOOP_nor_itm,
      clk => clk,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0) => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      rst => rst,
      vec_rsc_0_0_i_bcwt_reg_0 => vec_rsc_0_0_i_bcwt,
      vec_rsc_0_0_i_bcwt_reg_1 => vec_rsc_0_0_i_bcwt_reg,
      vec_rsc_0_0_q(31 downto 0) => vec_rsc_0_0_q(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1 is
  port (
    vec_rsc_0_1_i_bcwt : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    vec_rsc_0_1_q_0_sp_1 : out STD_LOGIC;
    vec_rsc_0_1_q_2_sp_1 : out STD_LOGIC;
    vec_rsc_0_1_q_4_sp_1 : out STD_LOGIC;
    vec_rsc_0_1_q_8_sp_1 : out STD_LOGIC;
    vec_rsc_0_1_q_12_sp_1 : out STD_LOGIC;
    vec_rsc_0_1_q_15_sp_1 : out STD_LOGIC;
    vec_rsc_0_1_q_16_sp_1 : out STD_LOGIC;
    vec_rsc_0_1_q_18_sp_1 : out STD_LOGIC;
    vec_rsc_0_1_q_20_sp_1 : out STD_LOGIC;
    vec_rsc_0_1_q_24_sp_1 : out STD_LOGIC;
    vec_rsc_0_1_q_28_sp_1 : out STD_LOGIC;
    vec_rsc_0_1_q_31_sp_1 : out STD_LOGIC;
    \vec_rsc_0_1_i_q_d_bfwt_reg[30]\ : out STD_LOGIC;
    \vec_rsc_0_1_i_q_d_bfwt_reg[29]\ : out STD_LOGIC;
    \vec_rsc_0_1_i_q_d_bfwt_reg[27]\ : out STD_LOGIC;
    \vec_rsc_0_1_i_q_d_bfwt_reg[26]\ : out STD_LOGIC;
    \vec_rsc_0_1_i_q_d_bfwt_reg[25]\ : out STD_LOGIC;
    \vec_rsc_0_1_i_q_d_bfwt_reg[23]\ : out STD_LOGIC;
    \vec_rsc_0_1_i_q_d_bfwt_reg[22]\ : out STD_LOGIC;
    \vec_rsc_0_1_i_q_d_bfwt_reg[21]\ : out STD_LOGIC;
    \vec_rsc_0_1_i_q_d_bfwt_reg[19]\ : out STD_LOGIC;
    \vec_rsc_0_1_i_q_d_bfwt_reg[17]\ : out STD_LOGIC;
    \vec_rsc_0_1_i_q_d_bfwt_reg[14]\ : out STD_LOGIC;
    \vec_rsc_0_1_i_q_d_bfwt_reg[13]\ : out STD_LOGIC;
    \vec_rsc_0_1_i_q_d_bfwt_reg[11]\ : out STD_LOGIC;
    \vec_rsc_0_1_i_q_d_bfwt_reg[10]\ : out STD_LOGIC;
    \vec_rsc_0_1_i_q_d_bfwt_reg[9]\ : out STD_LOGIC;
    \vec_rsc_0_1_i_q_d_bfwt_reg[7]\ : out STD_LOGIC;
    \vec_rsc_0_1_i_q_d_bfwt_reg[6]\ : out STD_LOGIC;
    \vec_rsc_0_1_i_q_d_bfwt_reg[5]\ : out STD_LOGIC;
    \vec_rsc_0_1_i_q_d_bfwt_reg[3]\ : out STD_LOGIC;
    \vec_rsc_0_1_i_q_d_bfwt_reg[1]\ : out STD_LOGIC;
    rst : in STD_LOGIC;
    vec_rsc_0_1_i_bcwt_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[0]\ : in STD_LOGIC;
    vec_rsc_0_1_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_1_lpi_4_dfm_reg[28]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[0]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[2]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[2]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[4]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[4]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[8]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[8]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[12]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[12]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[15]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[15]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[16]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[16]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[18]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[18]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[20]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[20]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[24]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[24]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[28]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[28]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1 : entity is "inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1";
end Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1 is
  signal vec_rsc_0_1_q_0_sn_1 : STD_LOGIC;
  signal vec_rsc_0_1_q_12_sn_1 : STD_LOGIC;
  signal vec_rsc_0_1_q_15_sn_1 : STD_LOGIC;
  signal vec_rsc_0_1_q_16_sn_1 : STD_LOGIC;
  signal vec_rsc_0_1_q_18_sn_1 : STD_LOGIC;
  signal vec_rsc_0_1_q_20_sn_1 : STD_LOGIC;
  signal vec_rsc_0_1_q_24_sn_1 : STD_LOGIC;
  signal vec_rsc_0_1_q_28_sn_1 : STD_LOGIC;
  signal vec_rsc_0_1_q_2_sn_1 : STD_LOGIC;
  signal vec_rsc_0_1_q_31_sn_1 : STD_LOGIC;
  signal vec_rsc_0_1_q_4_sn_1 : STD_LOGIC;
  signal vec_rsc_0_1_q_8_sn_1 : STD_LOGIC;
begin
  vec_rsc_0_1_q_0_sp_1 <= vec_rsc_0_1_q_0_sn_1;
  vec_rsc_0_1_q_12_sp_1 <= vec_rsc_0_1_q_12_sn_1;
  vec_rsc_0_1_q_15_sp_1 <= vec_rsc_0_1_q_15_sn_1;
  vec_rsc_0_1_q_16_sp_1 <= vec_rsc_0_1_q_16_sn_1;
  vec_rsc_0_1_q_18_sp_1 <= vec_rsc_0_1_q_18_sn_1;
  vec_rsc_0_1_q_20_sp_1 <= vec_rsc_0_1_q_20_sn_1;
  vec_rsc_0_1_q_24_sp_1 <= vec_rsc_0_1_q_24_sn_1;
  vec_rsc_0_1_q_28_sp_1 <= vec_rsc_0_1_q_28_sn_1;
  vec_rsc_0_1_q_2_sp_1 <= vec_rsc_0_1_q_2_sn_1;
  vec_rsc_0_1_q_31_sp_1 <= vec_rsc_0_1_q_31_sn_1;
  vec_rsc_0_1_q_4_sp_1 <= vec_rsc_0_1_q_4_sn_1;
  vec_rsc_0_1_q_8_sp_1 <= vec_rsc_0_1_q_8_sn_1;
inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_dp_inst: entity work.Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_dp
     port map (
      D(10 downto 0) => D(10 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      clk => clk,
      rst => rst,
      \tmp_1_lpi_4_dfm_reg[0]\ => \tmp_1_lpi_4_dfm_reg[0]\,
      \tmp_1_lpi_4_dfm_reg[0]_0\ => \tmp_1_lpi_4_dfm_reg[0]_0\,
      \tmp_1_lpi_4_dfm_reg[12]\ => \tmp_1_lpi_4_dfm_reg[12]\,
      \tmp_1_lpi_4_dfm_reg[12]_0\ => \tmp_1_lpi_4_dfm_reg[12]_0\,
      \tmp_1_lpi_4_dfm_reg[15]\ => \tmp_1_lpi_4_dfm_reg[15]\,
      \tmp_1_lpi_4_dfm_reg[15]_0\ => \tmp_1_lpi_4_dfm_reg[15]_0\,
      \tmp_1_lpi_4_dfm_reg[16]\ => \tmp_1_lpi_4_dfm_reg[16]\,
      \tmp_1_lpi_4_dfm_reg[16]_0\ => \tmp_1_lpi_4_dfm_reg[16]_0\,
      \tmp_1_lpi_4_dfm_reg[18]\ => \tmp_1_lpi_4_dfm_reg[18]\,
      \tmp_1_lpi_4_dfm_reg[18]_0\ => \tmp_1_lpi_4_dfm_reg[18]_0\,
      \tmp_1_lpi_4_dfm_reg[20]\ => \tmp_1_lpi_4_dfm_reg[20]\,
      \tmp_1_lpi_4_dfm_reg[20]_0\ => \tmp_1_lpi_4_dfm_reg[20]_0\,
      \tmp_1_lpi_4_dfm_reg[24]\ => \tmp_1_lpi_4_dfm_reg[24]\,
      \tmp_1_lpi_4_dfm_reg[24]_0\ => \tmp_1_lpi_4_dfm_reg[24]_0\,
      \tmp_1_lpi_4_dfm_reg[28]\ => \tmp_1_lpi_4_dfm_reg[28]\,
      \tmp_1_lpi_4_dfm_reg[28]_0\ => \tmp_1_lpi_4_dfm_reg[28]_0\,
      \tmp_1_lpi_4_dfm_reg[28]_1\ => \tmp_1_lpi_4_dfm_reg[28]_1\,
      \tmp_1_lpi_4_dfm_reg[2]\ => \tmp_1_lpi_4_dfm_reg[2]\,
      \tmp_1_lpi_4_dfm_reg[2]_0\ => \tmp_1_lpi_4_dfm_reg[2]_0\,
      \tmp_1_lpi_4_dfm_reg[4]\ => \tmp_1_lpi_4_dfm_reg[4]\,
      \tmp_1_lpi_4_dfm_reg[4]_0\ => \tmp_1_lpi_4_dfm_reg[4]_0\,
      \tmp_1_lpi_4_dfm_reg[8]\ => \tmp_1_lpi_4_dfm_reg[8]\,
      \tmp_1_lpi_4_dfm_reg[8]_0\ => \tmp_1_lpi_4_dfm_reg[8]_0\,
      vec_rsc_0_1_i_bcwt_reg_0 => vec_rsc_0_1_i_bcwt,
      vec_rsc_0_1_i_bcwt_reg_1 => vec_rsc_0_1_i_bcwt_reg,
      \vec_rsc_0_1_i_q_d_bfwt_reg[10]_0\ => \vec_rsc_0_1_i_q_d_bfwt_reg[10]\,
      \vec_rsc_0_1_i_q_d_bfwt_reg[11]_0\ => \vec_rsc_0_1_i_q_d_bfwt_reg[11]\,
      \vec_rsc_0_1_i_q_d_bfwt_reg[13]_0\ => \vec_rsc_0_1_i_q_d_bfwt_reg[13]\,
      \vec_rsc_0_1_i_q_d_bfwt_reg[14]_0\ => \vec_rsc_0_1_i_q_d_bfwt_reg[14]\,
      \vec_rsc_0_1_i_q_d_bfwt_reg[17]_0\ => \vec_rsc_0_1_i_q_d_bfwt_reg[17]\,
      \vec_rsc_0_1_i_q_d_bfwt_reg[19]_0\ => \vec_rsc_0_1_i_q_d_bfwt_reg[19]\,
      \vec_rsc_0_1_i_q_d_bfwt_reg[1]_0\ => \vec_rsc_0_1_i_q_d_bfwt_reg[1]\,
      \vec_rsc_0_1_i_q_d_bfwt_reg[21]_0\ => \vec_rsc_0_1_i_q_d_bfwt_reg[21]\,
      \vec_rsc_0_1_i_q_d_bfwt_reg[22]_0\ => \vec_rsc_0_1_i_q_d_bfwt_reg[22]\,
      \vec_rsc_0_1_i_q_d_bfwt_reg[23]_0\ => \vec_rsc_0_1_i_q_d_bfwt_reg[23]\,
      \vec_rsc_0_1_i_q_d_bfwt_reg[25]_0\ => \vec_rsc_0_1_i_q_d_bfwt_reg[25]\,
      \vec_rsc_0_1_i_q_d_bfwt_reg[26]_0\ => \vec_rsc_0_1_i_q_d_bfwt_reg[26]\,
      \vec_rsc_0_1_i_q_d_bfwt_reg[27]_0\ => \vec_rsc_0_1_i_q_d_bfwt_reg[27]\,
      \vec_rsc_0_1_i_q_d_bfwt_reg[29]_0\ => \vec_rsc_0_1_i_q_d_bfwt_reg[29]\,
      \vec_rsc_0_1_i_q_d_bfwt_reg[30]_0\ => \vec_rsc_0_1_i_q_d_bfwt_reg[30]\,
      \vec_rsc_0_1_i_q_d_bfwt_reg[3]_0\ => \vec_rsc_0_1_i_q_d_bfwt_reg[3]\,
      \vec_rsc_0_1_i_q_d_bfwt_reg[5]_0\ => \vec_rsc_0_1_i_q_d_bfwt_reg[5]\,
      \vec_rsc_0_1_i_q_d_bfwt_reg[6]_0\ => \vec_rsc_0_1_i_q_d_bfwt_reg[6]\,
      \vec_rsc_0_1_i_q_d_bfwt_reg[7]_0\ => \vec_rsc_0_1_i_q_d_bfwt_reg[7]\,
      \vec_rsc_0_1_i_q_d_bfwt_reg[9]_0\ => \vec_rsc_0_1_i_q_d_bfwt_reg[9]\,
      vec_rsc_0_1_q(31 downto 0) => vec_rsc_0_1_q(31 downto 0),
      vec_rsc_0_1_q_0_sp_1 => vec_rsc_0_1_q_0_sn_1,
      vec_rsc_0_1_q_12_sp_1 => vec_rsc_0_1_q_12_sn_1,
      vec_rsc_0_1_q_15_sp_1 => vec_rsc_0_1_q_15_sn_1,
      vec_rsc_0_1_q_16_sp_1 => vec_rsc_0_1_q_16_sn_1,
      vec_rsc_0_1_q_18_sp_1 => vec_rsc_0_1_q_18_sn_1,
      vec_rsc_0_1_q_20_sp_1 => vec_rsc_0_1_q_20_sn_1,
      vec_rsc_0_1_q_24_sp_1 => vec_rsc_0_1_q_24_sn_1,
      vec_rsc_0_1_q_28_sp_1 => vec_rsc_0_1_q_28_sn_1,
      vec_rsc_0_1_q_2_sp_1 => vec_rsc_0_1_q_2_sn_1,
      vec_rsc_0_1_q_31_sp_1 => vec_rsc_0_1_q_31_sn_1,
      vec_rsc_0_1_q_4_sp_1 => vec_rsc_0_1_q_4_sn_1,
      vec_rsc_0_1_q_8_sp_1 => vec_rsc_0_1_q_8_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1 is
  port (
    vec_rsc_0_2_i_bcwt : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    vec_rsc_0_2_q_1_sp_1 : out STD_LOGIC;
    \vec_rsc_0_2_i_q_d_bfwt_reg[31]\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    vec_rsc_0_2_q_3_sp_1 : out STD_LOGIC;
    vec_rsc_0_2_q_5_sp_1 : out STD_LOGIC;
    vec_rsc_0_2_q_6_sp_1 : out STD_LOGIC;
    vec_rsc_0_2_q_7_sp_1 : out STD_LOGIC;
    vec_rsc_0_2_q_9_sp_1 : out STD_LOGIC;
    vec_rsc_0_2_q_10_sp_1 : out STD_LOGIC;
    vec_rsc_0_2_q_13_sp_1 : out STD_LOGIC;
    vec_rsc_0_2_q_14_sp_1 : out STD_LOGIC;
    vec_rsc_0_2_q_17_sp_1 : out STD_LOGIC;
    vec_rsc_0_2_q_19_sp_1 : out STD_LOGIC;
    vec_rsc_0_2_q_21_sp_1 : out STD_LOGIC;
    vec_rsc_0_2_q_22_sp_1 : out STD_LOGIC;
    vec_rsc_0_2_q_23_sp_1 : out STD_LOGIC;
    vec_rsc_0_2_q_25_sp_1 : out STD_LOGIC;
    vec_rsc_0_2_q_26_sp_1 : out STD_LOGIC;
    vec_rsc_0_2_q_27_sp_1 : out STD_LOGIC;
    vec_rsc_0_2_q_29_sp_1 : out STD_LOGIC;
    vec_rsc_0_2_q_30_sp_1 : out STD_LOGIC;
    \vec_rsc_0_2_i_q_d_bfwt_reg[28]\ : out STD_LOGIC;
    \vec_rsc_0_2_i_q_d_bfwt_reg[18]\ : out STD_LOGIC;
    \vec_rsc_0_2_i_q_d_bfwt_reg[16]\ : out STD_LOGIC;
    \vec_rsc_0_2_i_q_d_bfwt_reg[8]\ : out STD_LOGIC;
    \vec_rsc_0_2_i_q_d_bfwt_reg[2]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_1_lpi_4_dfm_reg[14]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_1_lpi_4_dfm_reg[23]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_1_lpi_4_dfm_reg[30]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rst : in STD_LOGIC;
    vec_rsc_0_2_i_bcwt_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \return_rsci_d_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    vec_rsc_0_2_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    nl_modulo_sub_cmp_base_rsc_dat_carry_i_7 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_0 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_1 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_2 : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    nl_modulo_add_cmp_base_rsc_dat_carry_3 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_4 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_5 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_6 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_7 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_8 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_9 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_10 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_11 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_12 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_13 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_14 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_15 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_16 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_17 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_18 : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_1\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_2\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_3\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_4\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_5\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_6\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_7\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_8\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_9\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_10\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_11\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_12\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_13\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_14\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_1\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_2\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_3\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_4\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_5\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_6\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_7\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_8\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_9\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_10\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_11\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_12\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_13\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_14\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_15\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_16\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_17\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_18\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_1\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_2\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_3\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_4\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_5\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_6\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_7\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_8\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_9\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_10\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_11\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_12\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_13\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_14\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_15\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_16\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_17\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_18\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_19\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1 : entity is "inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1";
end Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1 is
  signal vec_rsc_0_2_q_10_sn_1 : STD_LOGIC;
  signal vec_rsc_0_2_q_13_sn_1 : STD_LOGIC;
  signal vec_rsc_0_2_q_14_sn_1 : STD_LOGIC;
  signal vec_rsc_0_2_q_17_sn_1 : STD_LOGIC;
  signal vec_rsc_0_2_q_19_sn_1 : STD_LOGIC;
  signal vec_rsc_0_2_q_1_sn_1 : STD_LOGIC;
  signal vec_rsc_0_2_q_21_sn_1 : STD_LOGIC;
  signal vec_rsc_0_2_q_22_sn_1 : STD_LOGIC;
  signal vec_rsc_0_2_q_23_sn_1 : STD_LOGIC;
  signal vec_rsc_0_2_q_25_sn_1 : STD_LOGIC;
  signal vec_rsc_0_2_q_26_sn_1 : STD_LOGIC;
  signal vec_rsc_0_2_q_27_sn_1 : STD_LOGIC;
  signal vec_rsc_0_2_q_29_sn_1 : STD_LOGIC;
  signal vec_rsc_0_2_q_30_sn_1 : STD_LOGIC;
  signal vec_rsc_0_2_q_3_sn_1 : STD_LOGIC;
  signal vec_rsc_0_2_q_5_sn_1 : STD_LOGIC;
  signal vec_rsc_0_2_q_6_sn_1 : STD_LOGIC;
  signal vec_rsc_0_2_q_7_sn_1 : STD_LOGIC;
  signal vec_rsc_0_2_q_9_sn_1 : STD_LOGIC;
begin
  vec_rsc_0_2_q_10_sp_1 <= vec_rsc_0_2_q_10_sn_1;
  vec_rsc_0_2_q_13_sp_1 <= vec_rsc_0_2_q_13_sn_1;
  vec_rsc_0_2_q_14_sp_1 <= vec_rsc_0_2_q_14_sn_1;
  vec_rsc_0_2_q_17_sp_1 <= vec_rsc_0_2_q_17_sn_1;
  vec_rsc_0_2_q_19_sp_1 <= vec_rsc_0_2_q_19_sn_1;
  vec_rsc_0_2_q_1_sp_1 <= vec_rsc_0_2_q_1_sn_1;
  vec_rsc_0_2_q_21_sp_1 <= vec_rsc_0_2_q_21_sn_1;
  vec_rsc_0_2_q_22_sp_1 <= vec_rsc_0_2_q_22_sn_1;
  vec_rsc_0_2_q_23_sp_1 <= vec_rsc_0_2_q_23_sn_1;
  vec_rsc_0_2_q_25_sp_1 <= vec_rsc_0_2_q_25_sn_1;
  vec_rsc_0_2_q_26_sp_1 <= vec_rsc_0_2_q_26_sn_1;
  vec_rsc_0_2_q_27_sp_1 <= vec_rsc_0_2_q_27_sn_1;
  vec_rsc_0_2_q_29_sp_1 <= vec_rsc_0_2_q_29_sn_1;
  vec_rsc_0_2_q_30_sp_1 <= vec_rsc_0_2_q_30_sn_1;
  vec_rsc_0_2_q_3_sp_1 <= vec_rsc_0_2_q_3_sn_1;
  vec_rsc_0_2_q_5_sp_1 <= vec_rsc_0_2_q_5_sn_1;
  vec_rsc_0_2_q_6_sp_1 <= vec_rsc_0_2_q_6_sn_1;
  vec_rsc_0_2_q_7_sp_1 <= vec_rsc_0_2_q_7_sn_1;
  vec_rsc_0_2_q_9_sp_1 <= vec_rsc_0_2_q_9_sn_1;
inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_dp_inst: entity work.Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_dp
     port map (
      CO(0) => CO(0),
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      O(7 downto 0) => O(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(4 downto 0) => S(4 downto 0),
      clk => clk,
      nl_modulo_add_cmp_base_rsc_dat_carry => nl_modulo_add_cmp_base_rsc_dat_carry,
      nl_modulo_add_cmp_base_rsc_dat_carry_0 => nl_modulo_add_cmp_base_rsc_dat_carry_0,
      nl_modulo_add_cmp_base_rsc_dat_carry_1 => nl_modulo_add_cmp_base_rsc_dat_carry_1,
      nl_modulo_add_cmp_base_rsc_dat_carry_10 => nl_modulo_add_cmp_base_rsc_dat_carry_10,
      nl_modulo_add_cmp_base_rsc_dat_carry_11 => nl_modulo_add_cmp_base_rsc_dat_carry_11,
      nl_modulo_add_cmp_base_rsc_dat_carry_12 => nl_modulo_add_cmp_base_rsc_dat_carry_12,
      nl_modulo_add_cmp_base_rsc_dat_carry_13 => nl_modulo_add_cmp_base_rsc_dat_carry_13,
      nl_modulo_add_cmp_base_rsc_dat_carry_14 => nl_modulo_add_cmp_base_rsc_dat_carry_14,
      nl_modulo_add_cmp_base_rsc_dat_carry_15 => nl_modulo_add_cmp_base_rsc_dat_carry_15,
      nl_modulo_add_cmp_base_rsc_dat_carry_16 => nl_modulo_add_cmp_base_rsc_dat_carry_16,
      nl_modulo_add_cmp_base_rsc_dat_carry_17 => nl_modulo_add_cmp_base_rsc_dat_carry_17,
      nl_modulo_add_cmp_base_rsc_dat_carry_18 => nl_modulo_add_cmp_base_rsc_dat_carry_18,
      nl_modulo_add_cmp_base_rsc_dat_carry_2 => nl_modulo_add_cmp_base_rsc_dat_carry_2,
      nl_modulo_add_cmp_base_rsc_dat_carry_3 => nl_modulo_add_cmp_base_rsc_dat_carry_3,
      nl_modulo_add_cmp_base_rsc_dat_carry_4 => nl_modulo_add_cmp_base_rsc_dat_carry_4,
      nl_modulo_add_cmp_base_rsc_dat_carry_5 => nl_modulo_add_cmp_base_rsc_dat_carry_5,
      nl_modulo_add_cmp_base_rsc_dat_carry_6 => nl_modulo_add_cmp_base_rsc_dat_carry_6,
      nl_modulo_add_cmp_base_rsc_dat_carry_7 => nl_modulo_add_cmp_base_rsc_dat_carry_7,
      nl_modulo_add_cmp_base_rsc_dat_carry_8 => nl_modulo_add_cmp_base_rsc_dat_carry_8,
      nl_modulo_add_cmp_base_rsc_dat_carry_9 => nl_modulo_add_cmp_base_rsc_dat_carry_9,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0\ => \nl_modulo_add_cmp_base_rsc_dat_carry__0\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_0\ => \nl_modulo_add_cmp_base_rsc_dat_carry__0_0\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_1\ => \nl_modulo_add_cmp_base_rsc_dat_carry__0_1\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_10\ => \nl_modulo_add_cmp_base_rsc_dat_carry__0_10\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_11\ => \nl_modulo_add_cmp_base_rsc_dat_carry__0_11\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_12\ => \nl_modulo_add_cmp_base_rsc_dat_carry__0_12\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_13\ => \nl_modulo_add_cmp_base_rsc_dat_carry__0_13\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_14\ => \nl_modulo_add_cmp_base_rsc_dat_carry__0_14\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_2\ => \nl_modulo_add_cmp_base_rsc_dat_carry__0_2\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_3\ => \nl_modulo_add_cmp_base_rsc_dat_carry__0_3\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_4\ => \nl_modulo_add_cmp_base_rsc_dat_carry__0_4\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_5\ => \nl_modulo_add_cmp_base_rsc_dat_carry__0_5\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_6\ => \nl_modulo_add_cmp_base_rsc_dat_carry__0_6\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_7\ => \nl_modulo_add_cmp_base_rsc_dat_carry__0_7\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_8\ => \nl_modulo_add_cmp_base_rsc_dat_carry__0_8\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_9\ => \nl_modulo_add_cmp_base_rsc_dat_carry__0_9\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1\ => \nl_modulo_add_cmp_base_rsc_dat_carry__1\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_0\ => \nl_modulo_add_cmp_base_rsc_dat_carry__1_0\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_1\ => \nl_modulo_add_cmp_base_rsc_dat_carry__1_1\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_10\ => \nl_modulo_add_cmp_base_rsc_dat_carry__1_10\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_11\ => \nl_modulo_add_cmp_base_rsc_dat_carry__1_11\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_12\ => \nl_modulo_add_cmp_base_rsc_dat_carry__1_12\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_13\ => \nl_modulo_add_cmp_base_rsc_dat_carry__1_13\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_14\ => \nl_modulo_add_cmp_base_rsc_dat_carry__1_14\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_15\ => \nl_modulo_add_cmp_base_rsc_dat_carry__1_15\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_16\ => \nl_modulo_add_cmp_base_rsc_dat_carry__1_16\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_17\ => \nl_modulo_add_cmp_base_rsc_dat_carry__1_17\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_18\ => \nl_modulo_add_cmp_base_rsc_dat_carry__1_18\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_2\ => \nl_modulo_add_cmp_base_rsc_dat_carry__1_2\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_3\ => \nl_modulo_add_cmp_base_rsc_dat_carry__1_3\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_4\ => \nl_modulo_add_cmp_base_rsc_dat_carry__1_4\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_5\ => \nl_modulo_add_cmp_base_rsc_dat_carry__1_5\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_6\ => \nl_modulo_add_cmp_base_rsc_dat_carry__1_6\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_7\ => \nl_modulo_add_cmp_base_rsc_dat_carry__1_7\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_8\ => \nl_modulo_add_cmp_base_rsc_dat_carry__1_8\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_9\ => \nl_modulo_add_cmp_base_rsc_dat_carry__1_9\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2\(18 downto 0) => \nl_modulo_add_cmp_base_rsc_dat_carry__2\(18 downto 0),
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_0\ => \nl_modulo_add_cmp_base_rsc_dat_carry__2_0\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_1\ => \nl_modulo_add_cmp_base_rsc_dat_carry__2_1\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_10\ => \nl_modulo_add_cmp_base_rsc_dat_carry__2_10\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_11\ => \nl_modulo_add_cmp_base_rsc_dat_carry__2_11\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_12\ => \nl_modulo_add_cmp_base_rsc_dat_carry__2_12\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_13\ => \nl_modulo_add_cmp_base_rsc_dat_carry__2_13\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_14\ => \nl_modulo_add_cmp_base_rsc_dat_carry__2_14\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_15\ => \nl_modulo_add_cmp_base_rsc_dat_carry__2_15\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_16\ => \nl_modulo_add_cmp_base_rsc_dat_carry__2_16\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_17\ => \nl_modulo_add_cmp_base_rsc_dat_carry__2_17\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_18\ => \nl_modulo_add_cmp_base_rsc_dat_carry__2_18\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_19\ => \nl_modulo_add_cmp_base_rsc_dat_carry__2_19\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_2\ => \nl_modulo_add_cmp_base_rsc_dat_carry__2_2\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_3\ => \nl_modulo_add_cmp_base_rsc_dat_carry__2_3\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_4\ => \nl_modulo_add_cmp_base_rsc_dat_carry__2_4\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_5\ => \nl_modulo_add_cmp_base_rsc_dat_carry__2_5\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_6\ => \nl_modulo_add_cmp_base_rsc_dat_carry__2_6\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_7\ => \nl_modulo_add_cmp_base_rsc_dat_carry__2_7\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_8\ => \nl_modulo_add_cmp_base_rsc_dat_carry__2_8\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_9\ => \nl_modulo_add_cmp_base_rsc_dat_carry__2_9\,
      nl_modulo_sub_cmp_base_rsc_dat_carry_i_7 => nl_modulo_sub_cmp_base_rsc_dat_carry_i_7,
      \return_rsci_d_reg[31]\(0) => \return_rsci_d_reg[31]\(0),
      rst => rst,
      \tmp_1_lpi_4_dfm_reg[14]\(3 downto 0) => \tmp_1_lpi_4_dfm_reg[14]\(3 downto 0),
      \tmp_1_lpi_4_dfm_reg[23]\(4 downto 0) => \tmp_1_lpi_4_dfm_reg[23]\(4 downto 0),
      \tmp_1_lpi_4_dfm_reg[30]\(4 downto 0) => \tmp_1_lpi_4_dfm_reg[30]\(4 downto 0),
      vec_rsc_0_2_i_bcwt_reg_0 => vec_rsc_0_2_i_bcwt,
      vec_rsc_0_2_i_bcwt_reg_1 => vec_rsc_0_2_i_bcwt_reg,
      \vec_rsc_0_2_i_q_d_bfwt_reg[16]_0\ => \vec_rsc_0_2_i_q_d_bfwt_reg[16]\,
      \vec_rsc_0_2_i_q_d_bfwt_reg[18]_0\ => \vec_rsc_0_2_i_q_d_bfwt_reg[18]\,
      \vec_rsc_0_2_i_q_d_bfwt_reg[28]_0\ => \vec_rsc_0_2_i_q_d_bfwt_reg[28]\,
      \vec_rsc_0_2_i_q_d_bfwt_reg[2]_0\ => \vec_rsc_0_2_i_q_d_bfwt_reg[2]\,
      \vec_rsc_0_2_i_q_d_bfwt_reg[31]_0\(26 downto 0) => \vec_rsc_0_2_i_q_d_bfwt_reg[31]\(26 downto 0),
      \vec_rsc_0_2_i_q_d_bfwt_reg[8]_0\ => \vec_rsc_0_2_i_q_d_bfwt_reg[8]\,
      vec_rsc_0_2_q(31 downto 0) => vec_rsc_0_2_q(31 downto 0),
      vec_rsc_0_2_q_10_sp_1 => vec_rsc_0_2_q_10_sn_1,
      vec_rsc_0_2_q_13_sp_1 => vec_rsc_0_2_q_13_sn_1,
      vec_rsc_0_2_q_14_sp_1 => vec_rsc_0_2_q_14_sn_1,
      vec_rsc_0_2_q_17_sp_1 => vec_rsc_0_2_q_17_sn_1,
      vec_rsc_0_2_q_19_sp_1 => vec_rsc_0_2_q_19_sn_1,
      vec_rsc_0_2_q_1_sp_1 => vec_rsc_0_2_q_1_sn_1,
      vec_rsc_0_2_q_21_sp_1 => vec_rsc_0_2_q_21_sn_1,
      vec_rsc_0_2_q_22_sp_1 => vec_rsc_0_2_q_22_sn_1,
      vec_rsc_0_2_q_23_sp_1 => vec_rsc_0_2_q_23_sn_1,
      vec_rsc_0_2_q_25_sp_1 => vec_rsc_0_2_q_25_sn_1,
      vec_rsc_0_2_q_26_sp_1 => vec_rsc_0_2_q_26_sn_1,
      vec_rsc_0_2_q_27_sp_1 => vec_rsc_0_2_q_27_sn_1,
      vec_rsc_0_2_q_29_sp_1 => vec_rsc_0_2_q_29_sn_1,
      vec_rsc_0_2_q_30_sp_1 => vec_rsc_0_2_q_30_sn_1,
      vec_rsc_0_2_q_3_sp_1 => vec_rsc_0_2_q_3_sn_1,
      vec_rsc_0_2_q_5_sp_1 => vec_rsc_0_2_q_5_sn_1,
      vec_rsc_0_2_q_6_sp_1 => vec_rsc_0_2_q_6_sn_1,
      vec_rsc_0_2_q_7_sp_1 => vec_rsc_0_2_q_7_sn_1,
      vec_rsc_0_2_q_9_sp_1 => vec_rsc_0_2_q_9_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1 is
  port (
    vec_rsc_0_3_i_bcwt : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \vec_rsc_0_3_i_q_d_bfwt_reg[0]\ : out STD_LOGIC;
    \vec_rsc_0_3_i_q_d_bfwt_reg[4]\ : out STD_LOGIC;
    \vec_rsc_0_3_i_q_d_bfwt_reg[5]\ : out STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \vec_rsc_0_3_i_q_d_bfwt_reg[9]\ : out STD_LOGIC;
    \vec_rsc_0_3_i_q_d_bfwt_reg[10]\ : out STD_LOGIC;
    \vec_rsc_0_3_i_q_d_bfwt_reg[12]\ : out STD_LOGIC;
    \vec_rsc_0_3_i_q_d_bfwt_reg[15]\ : out STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[22]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \vec_rsc_0_3_i_q_d_bfwt_reg[17]\ : out STD_LOGIC;
    \vec_rsc_0_3_i_q_d_bfwt_reg[19]\ : out STD_LOGIC;
    \vec_rsc_0_3_i_q_d_bfwt_reg[20]\ : out STD_LOGIC;
    \vec_rsc_0_3_i_q_d_bfwt_reg[22]\ : out STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[29]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \vec_rsc_0_3_i_q_d_bfwt_reg[24]\ : out STD_LOGIC;
    \vec_rsc_0_3_i_q_d_bfwt_reg[25]\ : out STD_LOGIC;
    \vec_rsc_0_3_i_q_d_bfwt_reg[26]\ : out STD_LOGIC;
    \vec_rsc_0_3_i_q_d_bfwt_reg[29]\ : out STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \vec_rsc_0_3_i_q_d_bfwt_reg[31]\ : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_9_itm_reg : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_0 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_1 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_2 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_3 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_4 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_5 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_6 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_7 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_8 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_9 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_10 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_11 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_12 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_13 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_14 : out STD_LOGIC;
    rst : in STD_LOGIC;
    vec_rsc_0_3_i_bcwt_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    nl_modulo_sub_cmp_base_rsc_dat_carry : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_0 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_1 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_2 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_3 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_4 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_5 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_6 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_7 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_8 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_9 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_10 : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_0\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_1\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_2\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_3\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_4\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_5\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_6\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_7\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_8\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_9\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_10\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_11\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_12\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_13\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_14\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_0\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_1\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_2\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_3\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_4\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_5\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_6\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_7\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_8\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_9\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_10\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_11\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_12\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_13\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_14\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_0\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_1\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_2\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_3\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_4\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_5\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_6\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_7\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_8\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_9\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_10\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_11\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_12\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_13\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_14\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_1\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_2\ : in STD_LOGIC;
    vec_rsc_0_3_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1_0\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1_1\ : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_i_8 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_i_8_0 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_i_4 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_i_4_0 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_i_3 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_i_3_0 : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_7\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_7_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_6\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_6_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_4\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_4_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_1\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_1_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_7\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_7_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_5\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_5_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_4\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_4_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_2\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_2_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_8\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_8_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_7\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_7_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_6\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_6_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_3\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_3_0\ : in STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_9_itm : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_i_36 : in STD_LOGIC_VECTOR ( 0 to 0 );
    VEC_LOOP_VEC_LOOP_and_2_itm : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1 : entity is "inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1";
end Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1 is
begin
inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_dp_inst: entity work.Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_dp
     port map (
      E(0) => E(0),
      Q(15 downto 0) => Q(15 downto 0),
      S(2 downto 0) => S(2 downto 0),
      VEC_LOOP_VEC_LOOP_and_2_itm => VEC_LOOP_VEC_LOOP_and_2_itm,
      VEC_LOOP_VEC_LOOP_and_9_itm => VEC_LOOP_VEC_LOOP_and_9_itm,
      VEC_LOOP_VEC_LOOP_and_9_itm_reg => VEC_LOOP_VEC_LOOP_and_9_itm_reg,
      VEC_LOOP_VEC_LOOP_and_9_itm_reg_0 => VEC_LOOP_VEC_LOOP_and_9_itm_reg_0,
      VEC_LOOP_VEC_LOOP_and_9_itm_reg_1 => VEC_LOOP_VEC_LOOP_and_9_itm_reg_1,
      VEC_LOOP_VEC_LOOP_and_9_itm_reg_10 => VEC_LOOP_VEC_LOOP_and_9_itm_reg_10,
      VEC_LOOP_VEC_LOOP_and_9_itm_reg_11 => VEC_LOOP_VEC_LOOP_and_9_itm_reg_11,
      VEC_LOOP_VEC_LOOP_and_9_itm_reg_12 => VEC_LOOP_VEC_LOOP_and_9_itm_reg_12,
      VEC_LOOP_VEC_LOOP_and_9_itm_reg_13 => VEC_LOOP_VEC_LOOP_and_9_itm_reg_13,
      VEC_LOOP_VEC_LOOP_and_9_itm_reg_14 => VEC_LOOP_VEC_LOOP_and_9_itm_reg_14,
      VEC_LOOP_VEC_LOOP_and_9_itm_reg_2 => VEC_LOOP_VEC_LOOP_and_9_itm_reg_2,
      VEC_LOOP_VEC_LOOP_and_9_itm_reg_3 => VEC_LOOP_VEC_LOOP_and_9_itm_reg_3,
      VEC_LOOP_VEC_LOOP_and_9_itm_reg_4 => VEC_LOOP_VEC_LOOP_and_9_itm_reg_4,
      VEC_LOOP_VEC_LOOP_and_9_itm_reg_5 => VEC_LOOP_VEC_LOOP_and_9_itm_reg_5,
      VEC_LOOP_VEC_LOOP_and_9_itm_reg_6 => VEC_LOOP_VEC_LOOP_and_9_itm_reg_6,
      VEC_LOOP_VEC_LOOP_and_9_itm_reg_7 => VEC_LOOP_VEC_LOOP_and_9_itm_reg_7,
      VEC_LOOP_VEC_LOOP_and_9_itm_reg_8 => VEC_LOOP_VEC_LOOP_and_9_itm_reg_8,
      VEC_LOOP_VEC_LOOP_and_9_itm_reg_9 => VEC_LOOP_VEC_LOOP_and_9_itm_reg_9,
      clk => clk,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_1\ => \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_1\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_1_0\ => \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_1_0\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_4\ => \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_4\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_4_0\ => \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_4_0\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_6\ => \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_6\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_6_0\ => \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_6_0\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_7\ => \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_7\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_7_0\ => \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_7_0\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_2\ => \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_2\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_2_0\ => \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_2_0\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_4\ => \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_4\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_4_0\ => \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_4_0\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_5\ => \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_5\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_5_0\ => \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_5_0\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_7\ => \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_7\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_7_0\ => \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_7_0\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2\ => \nl_modulo_add_cmp_base_rsc_dat_carry__2\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_0\ => \nl_modulo_add_cmp_base_rsc_dat_carry__2_0\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_1\ => \nl_modulo_add_cmp_base_rsc_dat_carry__2_1\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_2\ => \nl_modulo_add_cmp_base_rsc_dat_carry__2_2\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_3\ => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_3\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_3_0\ => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_3_0\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_6\ => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_6\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_6_0\ => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_6_0\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_7\ => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_7\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_7_0\ => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_7_0\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_8\ => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_8\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_8_0\ => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_8_0\,
      nl_modulo_add_cmp_base_rsc_dat_carry_i_3 => nl_modulo_add_cmp_base_rsc_dat_carry_i_3,
      nl_modulo_add_cmp_base_rsc_dat_carry_i_36(0) => nl_modulo_add_cmp_base_rsc_dat_carry_i_36(0),
      nl_modulo_add_cmp_base_rsc_dat_carry_i_3_0 => nl_modulo_add_cmp_base_rsc_dat_carry_i_3_0,
      nl_modulo_add_cmp_base_rsc_dat_carry_i_4 => nl_modulo_add_cmp_base_rsc_dat_carry_i_4,
      nl_modulo_add_cmp_base_rsc_dat_carry_i_4_0 => nl_modulo_add_cmp_base_rsc_dat_carry_i_4_0,
      nl_modulo_add_cmp_base_rsc_dat_carry_i_8 => nl_modulo_add_cmp_base_rsc_dat_carry_i_8,
      nl_modulo_add_cmp_base_rsc_dat_carry_i_8_0 => nl_modulo_add_cmp_base_rsc_dat_carry_i_8_0,
      nl_modulo_sub_cmp_base_rsc_dat_carry => nl_modulo_sub_cmp_base_rsc_dat_carry,
      nl_modulo_sub_cmp_base_rsc_dat_carry_0 => nl_modulo_sub_cmp_base_rsc_dat_carry_0,
      nl_modulo_sub_cmp_base_rsc_dat_carry_1 => nl_modulo_sub_cmp_base_rsc_dat_carry_1,
      nl_modulo_sub_cmp_base_rsc_dat_carry_10 => nl_modulo_sub_cmp_base_rsc_dat_carry_10,
      nl_modulo_sub_cmp_base_rsc_dat_carry_2 => nl_modulo_sub_cmp_base_rsc_dat_carry_2,
      nl_modulo_sub_cmp_base_rsc_dat_carry_3 => nl_modulo_sub_cmp_base_rsc_dat_carry_3,
      nl_modulo_sub_cmp_base_rsc_dat_carry_4 => nl_modulo_sub_cmp_base_rsc_dat_carry_4,
      nl_modulo_sub_cmp_base_rsc_dat_carry_5 => nl_modulo_sub_cmp_base_rsc_dat_carry_5,
      nl_modulo_sub_cmp_base_rsc_dat_carry_6 => nl_modulo_sub_cmp_base_rsc_dat_carry_6,
      nl_modulo_sub_cmp_base_rsc_dat_carry_7 => nl_modulo_sub_cmp_base_rsc_dat_carry_7,
      nl_modulo_sub_cmp_base_rsc_dat_carry_8 => nl_modulo_sub_cmp_base_rsc_dat_carry_8,
      nl_modulo_sub_cmp_base_rsc_dat_carry_9 => nl_modulo_sub_cmp_base_rsc_dat_carry_9,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__0\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_0\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_0\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_1\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_1\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_10\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_10\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_11\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_11\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_12\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_12\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_13\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_13\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_14\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_14\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_2\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_2\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_3\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_3\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_4\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_4\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_5\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_5\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_6\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_6\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_7\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_7\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_8\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_8\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_9\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_9\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__1\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_0\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_0\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_1\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_1\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_10\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_10\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_11\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_11\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_12\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_12\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_13\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_13\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_14\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_14\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_2\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_2\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_3\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_3\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_4\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_4\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_5\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_5\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_6\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_6\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_7\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_7\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_8\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_8\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_9\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_9\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__2\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_0\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_0\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_1\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_1\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_10\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_10\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_11\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_11\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_12\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_12\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_13\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_13\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_14\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_14\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_2\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_2\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_3\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_3\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_4\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_4\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_5\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_5\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_6\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_6\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_7\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_7\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_8\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_8\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_9\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_9\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1_0\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1_0\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1_1\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1_1\,
      rst => rst,
      \tmp_1_lpi_4_dfm_reg[15]\(3 downto 0) => \tmp_1_lpi_4_dfm_reg[15]\(3 downto 0),
      \tmp_1_lpi_4_dfm_reg[22]\(3 downto 0) => \tmp_1_lpi_4_dfm_reg[22]\(3 downto 0),
      \tmp_1_lpi_4_dfm_reg[29]\(3 downto 0) => \tmp_1_lpi_4_dfm_reg[29]\(3 downto 0),
      \tmp_1_lpi_4_dfm_reg[31]\(0) => \tmp_1_lpi_4_dfm_reg[31]\(0),
      vec_rsc_0_3_i_bcwt_reg_0 => vec_rsc_0_3_i_bcwt,
      vec_rsc_0_3_i_bcwt_reg_1 => vec_rsc_0_3_i_bcwt_reg,
      \vec_rsc_0_3_i_q_d_bfwt_reg[0]_0\ => \vec_rsc_0_3_i_q_d_bfwt_reg[0]\,
      \vec_rsc_0_3_i_q_d_bfwt_reg[10]_0\ => \vec_rsc_0_3_i_q_d_bfwt_reg[10]\,
      \vec_rsc_0_3_i_q_d_bfwt_reg[12]_0\ => \vec_rsc_0_3_i_q_d_bfwt_reg[12]\,
      \vec_rsc_0_3_i_q_d_bfwt_reg[15]_0\ => \vec_rsc_0_3_i_q_d_bfwt_reg[15]\,
      \vec_rsc_0_3_i_q_d_bfwt_reg[17]_0\ => \vec_rsc_0_3_i_q_d_bfwt_reg[17]\,
      \vec_rsc_0_3_i_q_d_bfwt_reg[19]_0\ => \vec_rsc_0_3_i_q_d_bfwt_reg[19]\,
      \vec_rsc_0_3_i_q_d_bfwt_reg[20]_0\ => \vec_rsc_0_3_i_q_d_bfwt_reg[20]\,
      \vec_rsc_0_3_i_q_d_bfwt_reg[22]_0\ => \vec_rsc_0_3_i_q_d_bfwt_reg[22]\,
      \vec_rsc_0_3_i_q_d_bfwt_reg[24]_0\ => \vec_rsc_0_3_i_q_d_bfwt_reg[24]\,
      \vec_rsc_0_3_i_q_d_bfwt_reg[25]_0\ => \vec_rsc_0_3_i_q_d_bfwt_reg[25]\,
      \vec_rsc_0_3_i_q_d_bfwt_reg[26]_0\ => \vec_rsc_0_3_i_q_d_bfwt_reg[26]\,
      \vec_rsc_0_3_i_q_d_bfwt_reg[29]_0\ => \vec_rsc_0_3_i_q_d_bfwt_reg[29]\,
      \vec_rsc_0_3_i_q_d_bfwt_reg[31]_0\ => \vec_rsc_0_3_i_q_d_bfwt_reg[31]\,
      \vec_rsc_0_3_i_q_d_bfwt_reg[4]_0\ => \vec_rsc_0_3_i_q_d_bfwt_reg[4]\,
      \vec_rsc_0_3_i_q_d_bfwt_reg[5]_0\ => \vec_rsc_0_3_i_q_d_bfwt_reg[5]\,
      \vec_rsc_0_3_i_q_d_bfwt_reg[9]_0\ => \vec_rsc_0_3_i_q_d_bfwt_reg[9]\,
      vec_rsc_0_3_q(31 downto 0) => vec_rsc_0_3_q(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1 is
  port (
    vec_rsc_0_4_i_bcwt : out STD_LOGIC;
    vec_rsc_0_4_q_11_sp_1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \vec_rsc_0_4_i_q_d_bfwt_reg[31]\ : out STD_LOGIC;
    \vec_rsc_0_4_i_q_d_bfwt_reg[24]\ : out STD_LOGIC;
    \vec_rsc_0_4_i_q_d_bfwt_reg[20]\ : out STD_LOGIC;
    \vec_rsc_0_4_i_q_d_bfwt_reg[15]\ : out STD_LOGIC;
    \vec_rsc_0_4_i_q_d_bfwt_reg[12]\ : out STD_LOGIC;
    \vec_rsc_0_4_i_q_d_bfwt_reg[4]\ : out STD_LOGIC;
    \vec_rsc_0_4_i_q_d_bfwt_reg[0]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    vec_rsc_0_4_i_bcwt_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    vec_rsc_0_4_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_i_5\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_1\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_2\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1 : entity is "inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1";
end Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1 is
  signal vec_rsc_0_4_q_11_sn_1 : STD_LOGIC;
begin
  vec_rsc_0_4_q_11_sp_1 <= vec_rsc_0_4_q_11_sn_1;
inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_dp_inst: entity work.Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_dp
     port map (
      E(0) => E(0),
      Q(24 downto 0) => Q(24 downto 0),
      S(0) => S(0),
      clk => clk,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0\ => \nl_modulo_add_cmp_base_rsc_dat_carry__0\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_0\ => \nl_modulo_add_cmp_base_rsc_dat_carry__0_0\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_1\ => \nl_modulo_add_cmp_base_rsc_dat_carry__0_1\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_2\ => \nl_modulo_add_cmp_base_rsc_dat_carry__0_2\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_3\(0) => \nl_modulo_add_cmp_base_rsc_dat_carry__0_3\(0),
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_i_5\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_i_5\,
      rst => rst,
      vec_rsc_0_4_i_bcwt_reg_0 => vec_rsc_0_4_i_bcwt,
      vec_rsc_0_4_i_bcwt_reg_1 => vec_rsc_0_4_i_bcwt_reg,
      \vec_rsc_0_4_i_q_d_bfwt_reg[0]_0\ => \vec_rsc_0_4_i_q_d_bfwt_reg[0]\,
      \vec_rsc_0_4_i_q_d_bfwt_reg[12]_0\ => \vec_rsc_0_4_i_q_d_bfwt_reg[12]\,
      \vec_rsc_0_4_i_q_d_bfwt_reg[15]_0\ => \vec_rsc_0_4_i_q_d_bfwt_reg[15]\,
      \vec_rsc_0_4_i_q_d_bfwt_reg[20]_0\ => \vec_rsc_0_4_i_q_d_bfwt_reg[20]\,
      \vec_rsc_0_4_i_q_d_bfwt_reg[24]_0\ => \vec_rsc_0_4_i_q_d_bfwt_reg[24]\,
      \vec_rsc_0_4_i_q_d_bfwt_reg[31]_0\ => \vec_rsc_0_4_i_q_d_bfwt_reg[31]\,
      \vec_rsc_0_4_i_q_d_bfwt_reg[4]_0\ => \vec_rsc_0_4_i_q_d_bfwt_reg[4]\,
      vec_rsc_0_4_q(31 downto 0) => vec_rsc_0_4_q(31 downto 0),
      vec_rsc_0_4_q_11_sp_1 => vec_rsc_0_4_q_11_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1 is
  port (
    vec_rsc_0_5_i_bcwt : out STD_LOGIC;
    vec_rsc_0_5_q_0_sp_1 : out STD_LOGIC;
    vec_rsc_0_5_q_4_sp_1 : out STD_LOGIC;
    vec_rsc_0_5_q_5_sp_1 : out STD_LOGIC;
    vec_rsc_0_5_q_9_sp_1 : out STD_LOGIC;
    vec_rsc_0_5_q_10_sp_1 : out STD_LOGIC;
    vec_rsc_0_5_q_12_sp_1 : out STD_LOGIC;
    vec_rsc_0_5_q_17_sp_1 : out STD_LOGIC;
    vec_rsc_0_5_q_20_sp_1 : out STD_LOGIC;
    vec_rsc_0_5_q_22_sp_1 : out STD_LOGIC;
    vec_rsc_0_5_q_24_sp_1 : out STD_LOGIC;
    vec_rsc_0_5_q_25_sp_1 : out STD_LOGIC;
    vec_rsc_0_5_q_26_sp_1 : out STD_LOGIC;
    vec_rsc_0_5_q_29_sp_1 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_0 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_1 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_2 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_3 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_4 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_5 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_6 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_7 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_8 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_9 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_10 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_11 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_12 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_13 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_14 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_15 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_16 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_17 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_18 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_19 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_20 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_21 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_22 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_23 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_24 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_25 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_26 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_27 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_28 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_29 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_30 : out STD_LOGIC;
    rst : in STD_LOGIC;
    vec_rsc_0_5_i_bcwt_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[0]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[29]\ : in STD_LOGIC;
    vec_rsc_0_5_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_1_lpi_4_dfm_reg[0]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[4]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[4]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[5]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[5]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[9]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[9]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[10]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[10]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[12]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[12]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[17]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[17]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[20]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[20]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[22]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[22]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[24]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[24]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[25]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[25]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[26]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[26]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[29]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[29]_1\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    VEC_LOOP_VEC_LOOP_and_4_itm : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1 : entity is "inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1";
end Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1 is
  signal vec_rsc_0_5_q_0_sn_1 : STD_LOGIC;
  signal vec_rsc_0_5_q_10_sn_1 : STD_LOGIC;
  signal vec_rsc_0_5_q_12_sn_1 : STD_LOGIC;
  signal vec_rsc_0_5_q_17_sn_1 : STD_LOGIC;
  signal vec_rsc_0_5_q_20_sn_1 : STD_LOGIC;
  signal vec_rsc_0_5_q_22_sn_1 : STD_LOGIC;
  signal vec_rsc_0_5_q_24_sn_1 : STD_LOGIC;
  signal vec_rsc_0_5_q_25_sn_1 : STD_LOGIC;
  signal vec_rsc_0_5_q_26_sn_1 : STD_LOGIC;
  signal vec_rsc_0_5_q_29_sn_1 : STD_LOGIC;
  signal vec_rsc_0_5_q_4_sn_1 : STD_LOGIC;
  signal vec_rsc_0_5_q_5_sn_1 : STD_LOGIC;
  signal vec_rsc_0_5_q_9_sn_1 : STD_LOGIC;
begin
  vec_rsc_0_5_q_0_sp_1 <= vec_rsc_0_5_q_0_sn_1;
  vec_rsc_0_5_q_10_sp_1 <= vec_rsc_0_5_q_10_sn_1;
  vec_rsc_0_5_q_12_sp_1 <= vec_rsc_0_5_q_12_sn_1;
  vec_rsc_0_5_q_17_sp_1 <= vec_rsc_0_5_q_17_sn_1;
  vec_rsc_0_5_q_20_sp_1 <= vec_rsc_0_5_q_20_sn_1;
  vec_rsc_0_5_q_22_sp_1 <= vec_rsc_0_5_q_22_sn_1;
  vec_rsc_0_5_q_24_sp_1 <= vec_rsc_0_5_q_24_sn_1;
  vec_rsc_0_5_q_25_sp_1 <= vec_rsc_0_5_q_25_sn_1;
  vec_rsc_0_5_q_26_sp_1 <= vec_rsc_0_5_q_26_sn_1;
  vec_rsc_0_5_q_29_sp_1 <= vec_rsc_0_5_q_29_sn_1;
  vec_rsc_0_5_q_4_sp_1 <= vec_rsc_0_5_q_4_sn_1;
  vec_rsc_0_5_q_5_sp_1 <= vec_rsc_0_5_q_5_sn_1;
  vec_rsc_0_5_q_9_sp_1 <= vec_rsc_0_5_q_9_sn_1;
inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_dp_inst: entity work.Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_dp
     port map (
      E(0) => E(0),
      VEC_LOOP_VEC_LOOP_and_11_itm_reg => VEC_LOOP_VEC_LOOP_and_11_itm_reg,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_0 => VEC_LOOP_VEC_LOOP_and_11_itm_reg_0,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_1 => VEC_LOOP_VEC_LOOP_and_11_itm_reg_1,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_10 => VEC_LOOP_VEC_LOOP_and_11_itm_reg_10,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_11 => VEC_LOOP_VEC_LOOP_and_11_itm_reg_11,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_12 => VEC_LOOP_VEC_LOOP_and_11_itm_reg_12,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_13 => VEC_LOOP_VEC_LOOP_and_11_itm_reg_13,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_14 => VEC_LOOP_VEC_LOOP_and_11_itm_reg_14,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_15 => VEC_LOOP_VEC_LOOP_and_11_itm_reg_15,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_16 => VEC_LOOP_VEC_LOOP_and_11_itm_reg_16,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_17 => VEC_LOOP_VEC_LOOP_and_11_itm_reg_17,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_18 => VEC_LOOP_VEC_LOOP_and_11_itm_reg_18,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_19 => VEC_LOOP_VEC_LOOP_and_11_itm_reg_19,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_2 => VEC_LOOP_VEC_LOOP_and_11_itm_reg_2,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_20 => VEC_LOOP_VEC_LOOP_and_11_itm_reg_20,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_21 => VEC_LOOP_VEC_LOOP_and_11_itm_reg_21,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_22 => VEC_LOOP_VEC_LOOP_and_11_itm_reg_22,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_23 => VEC_LOOP_VEC_LOOP_and_11_itm_reg_23,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_24 => VEC_LOOP_VEC_LOOP_and_11_itm_reg_24,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_25 => VEC_LOOP_VEC_LOOP_and_11_itm_reg_25,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_26 => VEC_LOOP_VEC_LOOP_and_11_itm_reg_26,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_27 => VEC_LOOP_VEC_LOOP_and_11_itm_reg_27,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_28 => VEC_LOOP_VEC_LOOP_and_11_itm_reg_28,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_29 => VEC_LOOP_VEC_LOOP_and_11_itm_reg_29,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_3 => VEC_LOOP_VEC_LOOP_and_11_itm_reg_3,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_30 => VEC_LOOP_VEC_LOOP_and_11_itm_reg_30,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_4 => VEC_LOOP_VEC_LOOP_and_11_itm_reg_4,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_5 => VEC_LOOP_VEC_LOOP_and_11_itm_reg_5,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_6 => VEC_LOOP_VEC_LOOP_and_11_itm_reg_6,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_7 => VEC_LOOP_VEC_LOOP_and_11_itm_reg_7,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_8 => VEC_LOOP_VEC_LOOP_and_11_itm_reg_8,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_9 => VEC_LOOP_VEC_LOOP_and_11_itm_reg_9,
      VEC_LOOP_VEC_LOOP_and_4_itm => VEC_LOOP_VEC_LOOP_and_4_itm,
      clk => clk,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\ => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0) => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      rst => rst,
      \tmp_1_lpi_4_dfm_reg[0]\ => \tmp_1_lpi_4_dfm_reg[0]\,
      \tmp_1_lpi_4_dfm_reg[0]_0\ => \tmp_1_lpi_4_dfm_reg[0]_0\,
      \tmp_1_lpi_4_dfm_reg[10]\ => \tmp_1_lpi_4_dfm_reg[10]\,
      \tmp_1_lpi_4_dfm_reg[10]_0\ => \tmp_1_lpi_4_dfm_reg[10]_0\,
      \tmp_1_lpi_4_dfm_reg[12]\ => \tmp_1_lpi_4_dfm_reg[12]\,
      \tmp_1_lpi_4_dfm_reg[12]_0\ => \tmp_1_lpi_4_dfm_reg[12]_0\,
      \tmp_1_lpi_4_dfm_reg[17]\ => \tmp_1_lpi_4_dfm_reg[17]\,
      \tmp_1_lpi_4_dfm_reg[17]_0\ => \tmp_1_lpi_4_dfm_reg[17]_0\,
      \tmp_1_lpi_4_dfm_reg[20]\ => \tmp_1_lpi_4_dfm_reg[20]\,
      \tmp_1_lpi_4_dfm_reg[20]_0\ => \tmp_1_lpi_4_dfm_reg[20]_0\,
      \tmp_1_lpi_4_dfm_reg[22]\ => \tmp_1_lpi_4_dfm_reg[22]\,
      \tmp_1_lpi_4_dfm_reg[22]_0\ => \tmp_1_lpi_4_dfm_reg[22]_0\,
      \tmp_1_lpi_4_dfm_reg[24]\ => \tmp_1_lpi_4_dfm_reg[24]\,
      \tmp_1_lpi_4_dfm_reg[24]_0\ => \tmp_1_lpi_4_dfm_reg[24]_0\,
      \tmp_1_lpi_4_dfm_reg[25]\ => \tmp_1_lpi_4_dfm_reg[25]\,
      \tmp_1_lpi_4_dfm_reg[25]_0\ => \tmp_1_lpi_4_dfm_reg[25]_0\,
      \tmp_1_lpi_4_dfm_reg[26]\ => \tmp_1_lpi_4_dfm_reg[26]\,
      \tmp_1_lpi_4_dfm_reg[26]_0\ => \tmp_1_lpi_4_dfm_reg[26]_0\,
      \tmp_1_lpi_4_dfm_reg[29]\ => \tmp_1_lpi_4_dfm_reg[29]\,
      \tmp_1_lpi_4_dfm_reg[29]_0\ => \tmp_1_lpi_4_dfm_reg[29]_0\,
      \tmp_1_lpi_4_dfm_reg[29]_1\ => \tmp_1_lpi_4_dfm_reg[29]_1\,
      \tmp_1_lpi_4_dfm_reg[4]\ => \tmp_1_lpi_4_dfm_reg[4]\,
      \tmp_1_lpi_4_dfm_reg[4]_0\ => \tmp_1_lpi_4_dfm_reg[4]_0\,
      \tmp_1_lpi_4_dfm_reg[5]\ => \tmp_1_lpi_4_dfm_reg[5]\,
      \tmp_1_lpi_4_dfm_reg[5]_0\ => \tmp_1_lpi_4_dfm_reg[5]_0\,
      \tmp_1_lpi_4_dfm_reg[9]\ => \tmp_1_lpi_4_dfm_reg[9]\,
      \tmp_1_lpi_4_dfm_reg[9]_0\ => \tmp_1_lpi_4_dfm_reg[9]_0\,
      vec_rsc_0_5_i_bcwt_reg_0 => vec_rsc_0_5_i_bcwt,
      vec_rsc_0_5_i_bcwt_reg_1 => vec_rsc_0_5_i_bcwt_reg,
      vec_rsc_0_5_q(31 downto 0) => vec_rsc_0_5_q(31 downto 0),
      vec_rsc_0_5_q_0_sp_1 => vec_rsc_0_5_q_0_sn_1,
      vec_rsc_0_5_q_10_sp_1 => vec_rsc_0_5_q_10_sn_1,
      vec_rsc_0_5_q_12_sp_1 => vec_rsc_0_5_q_12_sn_1,
      vec_rsc_0_5_q_17_sp_1 => vec_rsc_0_5_q_17_sn_1,
      vec_rsc_0_5_q_20_sp_1 => vec_rsc_0_5_q_20_sn_1,
      vec_rsc_0_5_q_22_sp_1 => vec_rsc_0_5_q_22_sn_1,
      vec_rsc_0_5_q_24_sp_1 => vec_rsc_0_5_q_24_sn_1,
      vec_rsc_0_5_q_25_sp_1 => vec_rsc_0_5_q_25_sn_1,
      vec_rsc_0_5_q_26_sp_1 => vec_rsc_0_5_q_26_sn_1,
      vec_rsc_0_5_q_29_sp_1 => vec_rsc_0_5_q_29_sn_1,
      vec_rsc_0_5_q_4_sp_1 => vec_rsc_0_5_q_4_sn_1,
      vec_rsc_0_5_q_5_sp_1 => vec_rsc_0_5_q_5_sn_1,
      vec_rsc_0_5_q_9_sp_1 => vec_rsc_0_5_q_9_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1 is
  port (
    vec_rsc_0_6_i_bcwt : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    vec_rsc_0_6_q_11_sp_1 : out STD_LOGIC;
    vec_rsc_0_6_q_31_sp_1 : out STD_LOGIC;
    vec_rsc_0_6_q_1_sp_1 : out STD_LOGIC;
    vec_rsc_0_6_q_2_sp_1 : out STD_LOGIC;
    vec_rsc_0_6_q_3_sp_1 : out STD_LOGIC;
    vec_rsc_0_6_q_6_sp_1 : out STD_LOGIC;
    vec_rsc_0_6_q_7_sp_1 : out STD_LOGIC;
    vec_rsc_0_6_q_8_sp_1 : out STD_LOGIC;
    vec_rsc_0_6_q_13_sp_1 : out STD_LOGIC;
    vec_rsc_0_6_q_14_sp_1 : out STD_LOGIC;
    vec_rsc_0_6_q_15_sp_1 : out STD_LOGIC;
    vec_rsc_0_6_q_16_sp_1 : out STD_LOGIC;
    vec_rsc_0_6_q_18_sp_1 : out STD_LOGIC;
    vec_rsc_0_6_q_19_sp_1 : out STD_LOGIC;
    vec_rsc_0_6_q_21_sp_1 : out STD_LOGIC;
    vec_rsc_0_6_q_23_sp_1 : out STD_LOGIC;
    vec_rsc_0_6_q_27_sp_1 : out STD_LOGIC;
    vec_rsc_0_6_q_28_sp_1 : out STD_LOGIC;
    vec_rsc_0_6_q_30_sp_1 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_0 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_1 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_2 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_3 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_4 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_5 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_6 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_7 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_8 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_9 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_10 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_11 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_12 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_13 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_14 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_15 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_16 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_17 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_18 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_19 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_20 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_21 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_22 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_23 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_24 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_25 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_26 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_27 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_28 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_29 : out STD_LOGIC;
    rst : in STD_LOGIC;
    vec_rsc_0_6_i_bcwt_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_0\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_1\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_2\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[31]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[30]\ : in STD_LOGIC;
    vec_rsc_0_6_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_1_lpi_4_dfm_reg[31]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[1]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[1]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[2]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[2]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[3]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[3]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[6]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[6]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[7]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[7]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[8]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[8]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[13]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[13]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[14]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[14]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[15]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[15]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[16]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[16]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[18]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[18]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[19]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[19]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[21]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[21]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[23]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[23]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[27]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[27]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[28]\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[28]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[30]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[30]_1\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_5\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_5_0\ : in STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_12_itm : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    VEC_LOOP_VEC_LOOP_and_5_itm : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1 : entity is "inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1";
end Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1 is
  signal vec_rsc_0_6_q_11_sn_1 : STD_LOGIC;
  signal vec_rsc_0_6_q_13_sn_1 : STD_LOGIC;
  signal vec_rsc_0_6_q_14_sn_1 : STD_LOGIC;
  signal vec_rsc_0_6_q_15_sn_1 : STD_LOGIC;
  signal vec_rsc_0_6_q_16_sn_1 : STD_LOGIC;
  signal vec_rsc_0_6_q_18_sn_1 : STD_LOGIC;
  signal vec_rsc_0_6_q_19_sn_1 : STD_LOGIC;
  signal vec_rsc_0_6_q_1_sn_1 : STD_LOGIC;
  signal vec_rsc_0_6_q_21_sn_1 : STD_LOGIC;
  signal vec_rsc_0_6_q_23_sn_1 : STD_LOGIC;
  signal vec_rsc_0_6_q_27_sn_1 : STD_LOGIC;
  signal vec_rsc_0_6_q_28_sn_1 : STD_LOGIC;
  signal vec_rsc_0_6_q_2_sn_1 : STD_LOGIC;
  signal vec_rsc_0_6_q_30_sn_1 : STD_LOGIC;
  signal vec_rsc_0_6_q_31_sn_1 : STD_LOGIC;
  signal vec_rsc_0_6_q_3_sn_1 : STD_LOGIC;
  signal vec_rsc_0_6_q_6_sn_1 : STD_LOGIC;
  signal vec_rsc_0_6_q_7_sn_1 : STD_LOGIC;
  signal vec_rsc_0_6_q_8_sn_1 : STD_LOGIC;
begin
  vec_rsc_0_6_q_11_sp_1 <= vec_rsc_0_6_q_11_sn_1;
  vec_rsc_0_6_q_13_sp_1 <= vec_rsc_0_6_q_13_sn_1;
  vec_rsc_0_6_q_14_sp_1 <= vec_rsc_0_6_q_14_sn_1;
  vec_rsc_0_6_q_15_sp_1 <= vec_rsc_0_6_q_15_sn_1;
  vec_rsc_0_6_q_16_sp_1 <= vec_rsc_0_6_q_16_sn_1;
  vec_rsc_0_6_q_18_sp_1 <= vec_rsc_0_6_q_18_sn_1;
  vec_rsc_0_6_q_19_sp_1 <= vec_rsc_0_6_q_19_sn_1;
  vec_rsc_0_6_q_1_sp_1 <= vec_rsc_0_6_q_1_sn_1;
  vec_rsc_0_6_q_21_sp_1 <= vec_rsc_0_6_q_21_sn_1;
  vec_rsc_0_6_q_23_sp_1 <= vec_rsc_0_6_q_23_sn_1;
  vec_rsc_0_6_q_27_sp_1 <= vec_rsc_0_6_q_27_sn_1;
  vec_rsc_0_6_q_28_sp_1 <= vec_rsc_0_6_q_28_sn_1;
  vec_rsc_0_6_q_2_sp_1 <= vec_rsc_0_6_q_2_sn_1;
  vec_rsc_0_6_q_30_sp_1 <= vec_rsc_0_6_q_30_sn_1;
  vec_rsc_0_6_q_31_sp_1 <= vec_rsc_0_6_q_31_sn_1;
  vec_rsc_0_6_q_3_sp_1 <= vec_rsc_0_6_q_3_sn_1;
  vec_rsc_0_6_q_6_sp_1 <= vec_rsc_0_6_q_6_sn_1;
  vec_rsc_0_6_q_7_sp_1 <= vec_rsc_0_6_q_7_sn_1;
  vec_rsc_0_6_q_8_sp_1 <= vec_rsc_0_6_q_8_sn_1;
inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_dp_inst: entity work.Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_dp
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      S(0) => S(0),
      VEC_LOOP_VEC_LOOP_and_12_itm => VEC_LOOP_VEC_LOOP_and_12_itm,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg => VEC_LOOP_VEC_LOOP_and_12_itm_reg,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_0 => VEC_LOOP_VEC_LOOP_and_12_itm_reg_0,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_1 => VEC_LOOP_VEC_LOOP_and_12_itm_reg_1,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_10 => VEC_LOOP_VEC_LOOP_and_12_itm_reg_10,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_11 => VEC_LOOP_VEC_LOOP_and_12_itm_reg_11,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_12 => VEC_LOOP_VEC_LOOP_and_12_itm_reg_12,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_13 => VEC_LOOP_VEC_LOOP_and_12_itm_reg_13,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_14 => VEC_LOOP_VEC_LOOP_and_12_itm_reg_14,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_15 => VEC_LOOP_VEC_LOOP_and_12_itm_reg_15,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_16 => VEC_LOOP_VEC_LOOP_and_12_itm_reg_16,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_17 => VEC_LOOP_VEC_LOOP_and_12_itm_reg_17,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_18 => VEC_LOOP_VEC_LOOP_and_12_itm_reg_18,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_19 => VEC_LOOP_VEC_LOOP_and_12_itm_reg_19,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_2 => VEC_LOOP_VEC_LOOP_and_12_itm_reg_2,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_20 => VEC_LOOP_VEC_LOOP_and_12_itm_reg_20,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_21 => VEC_LOOP_VEC_LOOP_and_12_itm_reg_21,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_22 => VEC_LOOP_VEC_LOOP_and_12_itm_reg_22,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_23 => VEC_LOOP_VEC_LOOP_and_12_itm_reg_23,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_24 => VEC_LOOP_VEC_LOOP_and_12_itm_reg_24,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_25 => VEC_LOOP_VEC_LOOP_and_12_itm_reg_25,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_26 => VEC_LOOP_VEC_LOOP_and_12_itm_reg_26,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_27 => VEC_LOOP_VEC_LOOP_and_12_itm_reg_27,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_28 => VEC_LOOP_VEC_LOOP_and_12_itm_reg_28,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_29 => VEC_LOOP_VEC_LOOP_and_12_itm_reg_29,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_3 => VEC_LOOP_VEC_LOOP_and_12_itm_reg_3,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_4 => VEC_LOOP_VEC_LOOP_and_12_itm_reg_4,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_5 => VEC_LOOP_VEC_LOOP_and_12_itm_reg_5,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_6 => VEC_LOOP_VEC_LOOP_and_12_itm_reg_6,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_7 => VEC_LOOP_VEC_LOOP_and_12_itm_reg_7,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_8 => VEC_LOOP_VEC_LOOP_and_12_itm_reg_8,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_9 => VEC_LOOP_VEC_LOOP_and_12_itm_reg_9,
      VEC_LOOP_VEC_LOOP_and_5_itm => VEC_LOOP_VEC_LOOP_and_5_itm,
      clk => clk,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_5\ => \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_5\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_5_0\ => \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_5_0\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__0\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_0\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_0\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_1\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_1\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_2\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_2\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0) => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0),
      rst => rst,
      \tmp_1_lpi_4_dfm_reg[13]\ => \tmp_1_lpi_4_dfm_reg[13]\,
      \tmp_1_lpi_4_dfm_reg[13]_0\ => \tmp_1_lpi_4_dfm_reg[13]_0\,
      \tmp_1_lpi_4_dfm_reg[14]\ => \tmp_1_lpi_4_dfm_reg[14]\,
      \tmp_1_lpi_4_dfm_reg[14]_0\ => \tmp_1_lpi_4_dfm_reg[14]_0\,
      \tmp_1_lpi_4_dfm_reg[15]\ => \tmp_1_lpi_4_dfm_reg[15]\,
      \tmp_1_lpi_4_dfm_reg[15]_0\ => \tmp_1_lpi_4_dfm_reg[15]_0\,
      \tmp_1_lpi_4_dfm_reg[16]\ => \tmp_1_lpi_4_dfm_reg[16]\,
      \tmp_1_lpi_4_dfm_reg[16]_0\ => \tmp_1_lpi_4_dfm_reg[16]_0\,
      \tmp_1_lpi_4_dfm_reg[18]\ => \tmp_1_lpi_4_dfm_reg[18]\,
      \tmp_1_lpi_4_dfm_reg[18]_0\ => \tmp_1_lpi_4_dfm_reg[18]_0\,
      \tmp_1_lpi_4_dfm_reg[19]\ => \tmp_1_lpi_4_dfm_reg[19]\,
      \tmp_1_lpi_4_dfm_reg[19]_0\ => \tmp_1_lpi_4_dfm_reg[19]_0\,
      \tmp_1_lpi_4_dfm_reg[1]\ => \tmp_1_lpi_4_dfm_reg[1]\,
      \tmp_1_lpi_4_dfm_reg[1]_0\ => \tmp_1_lpi_4_dfm_reg[1]_0\,
      \tmp_1_lpi_4_dfm_reg[21]\ => \tmp_1_lpi_4_dfm_reg[21]\,
      \tmp_1_lpi_4_dfm_reg[21]_0\ => \tmp_1_lpi_4_dfm_reg[21]_0\,
      \tmp_1_lpi_4_dfm_reg[23]\ => \tmp_1_lpi_4_dfm_reg[23]\,
      \tmp_1_lpi_4_dfm_reg[23]_0\ => \tmp_1_lpi_4_dfm_reg[23]_0\,
      \tmp_1_lpi_4_dfm_reg[27]\ => \tmp_1_lpi_4_dfm_reg[27]\,
      \tmp_1_lpi_4_dfm_reg[27]_0\ => \tmp_1_lpi_4_dfm_reg[27]_0\,
      \tmp_1_lpi_4_dfm_reg[28]\ => \tmp_1_lpi_4_dfm_reg[28]\,
      \tmp_1_lpi_4_dfm_reg[28]_0\ => \tmp_1_lpi_4_dfm_reg[28]_0\,
      \tmp_1_lpi_4_dfm_reg[2]\ => \tmp_1_lpi_4_dfm_reg[2]\,
      \tmp_1_lpi_4_dfm_reg[2]_0\ => \tmp_1_lpi_4_dfm_reg[2]_0\,
      \tmp_1_lpi_4_dfm_reg[30]\ => \tmp_1_lpi_4_dfm_reg[30]\,
      \tmp_1_lpi_4_dfm_reg[30]_0\ => \tmp_1_lpi_4_dfm_reg[30]_0\,
      \tmp_1_lpi_4_dfm_reg[30]_1\ => \tmp_1_lpi_4_dfm_reg[30]_1\,
      \tmp_1_lpi_4_dfm_reg[31]\ => \tmp_1_lpi_4_dfm_reg[31]\,
      \tmp_1_lpi_4_dfm_reg[31]_0\ => \tmp_1_lpi_4_dfm_reg[31]_0\,
      \tmp_1_lpi_4_dfm_reg[3]\ => \tmp_1_lpi_4_dfm_reg[3]\,
      \tmp_1_lpi_4_dfm_reg[3]_0\ => \tmp_1_lpi_4_dfm_reg[3]_0\,
      \tmp_1_lpi_4_dfm_reg[6]\ => \tmp_1_lpi_4_dfm_reg[6]\,
      \tmp_1_lpi_4_dfm_reg[6]_0\ => \tmp_1_lpi_4_dfm_reg[6]_0\,
      \tmp_1_lpi_4_dfm_reg[7]\ => \tmp_1_lpi_4_dfm_reg[7]\,
      \tmp_1_lpi_4_dfm_reg[7]_0\ => \tmp_1_lpi_4_dfm_reg[7]_0\,
      \tmp_1_lpi_4_dfm_reg[8]\ => \tmp_1_lpi_4_dfm_reg[8]\,
      \tmp_1_lpi_4_dfm_reg[8]_0\ => \tmp_1_lpi_4_dfm_reg[8]_0\,
      vec_rsc_0_6_i_bcwt_reg_0 => vec_rsc_0_6_i_bcwt,
      vec_rsc_0_6_i_bcwt_reg_1 => vec_rsc_0_6_i_bcwt_reg,
      vec_rsc_0_6_q(31 downto 0) => vec_rsc_0_6_q(31 downto 0),
      vec_rsc_0_6_q_11_sp_1 => vec_rsc_0_6_q_11_sn_1,
      vec_rsc_0_6_q_13_sp_1 => vec_rsc_0_6_q_13_sn_1,
      vec_rsc_0_6_q_14_sp_1 => vec_rsc_0_6_q_14_sn_1,
      vec_rsc_0_6_q_15_sp_1 => vec_rsc_0_6_q_15_sn_1,
      vec_rsc_0_6_q_16_sp_1 => vec_rsc_0_6_q_16_sn_1,
      vec_rsc_0_6_q_18_sp_1 => vec_rsc_0_6_q_18_sn_1,
      vec_rsc_0_6_q_19_sp_1 => vec_rsc_0_6_q_19_sn_1,
      vec_rsc_0_6_q_1_sp_1 => vec_rsc_0_6_q_1_sn_1,
      vec_rsc_0_6_q_21_sp_1 => vec_rsc_0_6_q_21_sn_1,
      vec_rsc_0_6_q_23_sp_1 => vec_rsc_0_6_q_23_sn_1,
      vec_rsc_0_6_q_27_sp_1 => vec_rsc_0_6_q_27_sn_1,
      vec_rsc_0_6_q_28_sp_1 => vec_rsc_0_6_q_28_sn_1,
      vec_rsc_0_6_q_2_sp_1 => vec_rsc_0_6_q_2_sn_1,
      vec_rsc_0_6_q_30_sp_1 => vec_rsc_0_6_q_30_sn_1,
      vec_rsc_0_6_q_31_sp_1 => vec_rsc_0_6_q_31_sn_1,
      vec_rsc_0_6_q_3_sp_1 => vec_rsc_0_6_q_3_sn_1,
      vec_rsc_0_6_q_6_sp_1 => vec_rsc_0_6_q_6_sn_1,
      vec_rsc_0_6_q_7_sp_1 => vec_rsc_0_6_q_7_sn_1,
      vec_rsc_0_6_q_8_sp_1 => vec_rsc_0_6_q_8_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1 is
  port (
    vec_rsc_0_7_i_bcwt : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 4 downto 0 );
    vec_rsc_0_7_q_1_sp_1 : out STD_LOGIC;
    vec_rsc_0_7_q_2_sp_1 : out STD_LOGIC;
    vec_rsc_0_7_q_3_sp_1 : out STD_LOGIC;
    vec_rsc_0_7_q_6_sp_1 : out STD_LOGIC;
    vec_rsc_0_7_q_7_sp_1 : out STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[14]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    vec_rsc_0_7_q_8_sp_1 : out STD_LOGIC;
    vec_rsc_0_7_q_13_sp_1 : out STD_LOGIC;
    vec_rsc_0_7_q_14_sp_1 : out STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    vec_rsc_0_7_q_16_sp_1 : out STD_LOGIC;
    vec_rsc_0_7_q_18_sp_1 : out STD_LOGIC;
    vec_rsc_0_7_q_21_sp_1 : out STD_LOGIC;
    vec_rsc_0_7_q_23_sp_1 : out STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[30]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    vec_rsc_0_7_q_27_sp_1 : out STD_LOGIC;
    vec_rsc_0_7_q_28_sp_1 : out STD_LOGIC;
    vec_rsc_0_7_q_30_sp_1 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_13_itm_reg : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_0 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_1 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_2 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_3 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_4 : out STD_LOGIC;
    vec_rsc_0_7_q_11_sp_1 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_5 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_6 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_7 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_8 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_9 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_10 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_11 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_12 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_13 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_14 : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_15 : out STD_LOGIC;
    rst : in STD_LOGIC;
    vec_rsc_0_7_i_bcwt_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    nl_modulo_sub_cmp_base_rsc_dat_carry : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_0 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_1 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_2 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_3 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_4 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_5 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_6 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_7 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_8 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_9 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_10 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_11 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_12 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_13 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_14 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_15 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_16 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_17 : in STD_LOGIC;
    nl_modulo_sub_cmp_base_rsc_dat_carry_18 : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_0\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_1\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_2\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_3\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_4\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_5\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_6\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_7\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_8\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_9\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__0_10\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_0\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_1\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_2\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_3\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_4\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_5\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_6\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_7\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_8\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_9\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_10\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_11\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_12\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_13\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__1_14\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_0\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_1\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_2\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_3\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_4\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_5\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_6\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_7\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_8\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_9\ : in STD_LOGIC;
    \nl_modulo_sub_cmp_base_rsc_dat_carry__2_10\ : in STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_13_itm : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    VEC_LOOP_VEC_LOOP_and_6_itm : in STD_LOGIC;
    vec_rsc_0_7_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    nl_modulo_add_cmp_base_rsc_dat_carry_i_7 : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[11]\ : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_i_7_0 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_i_6 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_i_6_0 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_i_5 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_i_5_0 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_i_2 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_i_2_0 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_i_1 : in STD_LOGIC;
    nl_modulo_add_cmp_base_rsc_dat_carry_i_1_0 : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_8\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_8_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[11]_0\ : in STD_LOGIC;
    \tmp_1_lpi_4_dfm_reg[11]_1\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_3\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_3_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_2\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_2_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_8\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_8_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_6\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_6_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_3\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_3_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_1\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_1_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_5\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_5_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_4\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_4_0\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\ : in STD_LOGIC;
    \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1 : entity is "inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1";
end Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1 is
  signal vec_rsc_0_7_q_11_sn_1 : STD_LOGIC;
  signal vec_rsc_0_7_q_13_sn_1 : STD_LOGIC;
  signal vec_rsc_0_7_q_14_sn_1 : STD_LOGIC;
  signal vec_rsc_0_7_q_16_sn_1 : STD_LOGIC;
  signal vec_rsc_0_7_q_18_sn_1 : STD_LOGIC;
  signal vec_rsc_0_7_q_1_sn_1 : STD_LOGIC;
  signal vec_rsc_0_7_q_21_sn_1 : STD_LOGIC;
  signal vec_rsc_0_7_q_23_sn_1 : STD_LOGIC;
  signal vec_rsc_0_7_q_27_sn_1 : STD_LOGIC;
  signal vec_rsc_0_7_q_28_sn_1 : STD_LOGIC;
  signal vec_rsc_0_7_q_2_sn_1 : STD_LOGIC;
  signal vec_rsc_0_7_q_30_sn_1 : STD_LOGIC;
  signal vec_rsc_0_7_q_3_sn_1 : STD_LOGIC;
  signal vec_rsc_0_7_q_6_sn_1 : STD_LOGIC;
  signal vec_rsc_0_7_q_7_sn_1 : STD_LOGIC;
  signal vec_rsc_0_7_q_8_sn_1 : STD_LOGIC;
begin
  vec_rsc_0_7_q_11_sp_1 <= vec_rsc_0_7_q_11_sn_1;
  vec_rsc_0_7_q_13_sp_1 <= vec_rsc_0_7_q_13_sn_1;
  vec_rsc_0_7_q_14_sp_1 <= vec_rsc_0_7_q_14_sn_1;
  vec_rsc_0_7_q_16_sp_1 <= vec_rsc_0_7_q_16_sn_1;
  vec_rsc_0_7_q_18_sp_1 <= vec_rsc_0_7_q_18_sn_1;
  vec_rsc_0_7_q_1_sp_1 <= vec_rsc_0_7_q_1_sn_1;
  vec_rsc_0_7_q_21_sp_1 <= vec_rsc_0_7_q_21_sn_1;
  vec_rsc_0_7_q_23_sp_1 <= vec_rsc_0_7_q_23_sn_1;
  vec_rsc_0_7_q_27_sp_1 <= vec_rsc_0_7_q_27_sn_1;
  vec_rsc_0_7_q_28_sp_1 <= vec_rsc_0_7_q_28_sn_1;
  vec_rsc_0_7_q_2_sp_1 <= vec_rsc_0_7_q_2_sn_1;
  vec_rsc_0_7_q_30_sp_1 <= vec_rsc_0_7_q_30_sn_1;
  vec_rsc_0_7_q_3_sp_1 <= vec_rsc_0_7_q_3_sn_1;
  vec_rsc_0_7_q_6_sp_1 <= vec_rsc_0_7_q_6_sn_1;
  vec_rsc_0_7_q_7_sp_1 <= vec_rsc_0_7_q_7_sn_1;
  vec_rsc_0_7_q_8_sp_1 <= vec_rsc_0_7_q_8_sn_1;
inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_dp_inst: entity work.Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_dp
     port map (
      E(0) => E(0),
      Q(14 downto 0) => Q(14 downto 0),
      S(4 downto 0) => S(4 downto 0),
      VEC_LOOP_VEC_LOOP_and_13_itm => VEC_LOOP_VEC_LOOP_and_13_itm,
      VEC_LOOP_VEC_LOOP_and_13_itm_reg => VEC_LOOP_VEC_LOOP_and_13_itm_reg,
      VEC_LOOP_VEC_LOOP_and_13_itm_reg_0 => VEC_LOOP_VEC_LOOP_and_13_itm_reg_0,
      VEC_LOOP_VEC_LOOP_and_13_itm_reg_1 => VEC_LOOP_VEC_LOOP_and_13_itm_reg_1,
      VEC_LOOP_VEC_LOOP_and_13_itm_reg_10 => VEC_LOOP_VEC_LOOP_and_13_itm_reg_10,
      VEC_LOOP_VEC_LOOP_and_13_itm_reg_11 => VEC_LOOP_VEC_LOOP_and_13_itm_reg_11,
      VEC_LOOP_VEC_LOOP_and_13_itm_reg_12 => VEC_LOOP_VEC_LOOP_and_13_itm_reg_12,
      VEC_LOOP_VEC_LOOP_and_13_itm_reg_13 => VEC_LOOP_VEC_LOOP_and_13_itm_reg_13,
      VEC_LOOP_VEC_LOOP_and_13_itm_reg_14 => VEC_LOOP_VEC_LOOP_and_13_itm_reg_14,
      VEC_LOOP_VEC_LOOP_and_13_itm_reg_15 => VEC_LOOP_VEC_LOOP_and_13_itm_reg_15,
      VEC_LOOP_VEC_LOOP_and_13_itm_reg_2 => VEC_LOOP_VEC_LOOP_and_13_itm_reg_2,
      VEC_LOOP_VEC_LOOP_and_13_itm_reg_3 => VEC_LOOP_VEC_LOOP_and_13_itm_reg_3,
      VEC_LOOP_VEC_LOOP_and_13_itm_reg_4 => VEC_LOOP_VEC_LOOP_and_13_itm_reg_4,
      VEC_LOOP_VEC_LOOP_and_13_itm_reg_5 => VEC_LOOP_VEC_LOOP_and_13_itm_reg_5,
      VEC_LOOP_VEC_LOOP_and_13_itm_reg_6 => VEC_LOOP_VEC_LOOP_and_13_itm_reg_6,
      VEC_LOOP_VEC_LOOP_and_13_itm_reg_7 => VEC_LOOP_VEC_LOOP_and_13_itm_reg_7,
      VEC_LOOP_VEC_LOOP_and_13_itm_reg_8 => VEC_LOOP_VEC_LOOP_and_13_itm_reg_8,
      VEC_LOOP_VEC_LOOP_and_13_itm_reg_9 => VEC_LOOP_VEC_LOOP_and_13_itm_reg_9,
      VEC_LOOP_VEC_LOOP_and_6_itm => VEC_LOOP_VEC_LOOP_and_6_itm,
      clk => clk,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_2\ => \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_2\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_2_0\ => \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_2_0\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_3\ => \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_3\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_3_0\ => \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_3_0\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_8\ => \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_8\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_8_0\ => \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_8_0\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_1\ => \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_1\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_1_0\ => \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_1_0\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_3\ => \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_3\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_3_0\ => \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_3_0\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_6\ => \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_6\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_6_0\ => \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_6_0\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_8\ => \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_8\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_8_0\ => \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_8_0\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\ => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2_0\ => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2_0\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_4\ => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_4\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_4_0\ => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_4_0\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_5\ => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_5\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_5_0\ => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_5_0\,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0) => \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0),
      nl_modulo_add_cmp_base_rsc_dat_carry_i_1 => nl_modulo_add_cmp_base_rsc_dat_carry_i_1,
      nl_modulo_add_cmp_base_rsc_dat_carry_i_1_0 => nl_modulo_add_cmp_base_rsc_dat_carry_i_1_0,
      nl_modulo_add_cmp_base_rsc_dat_carry_i_2 => nl_modulo_add_cmp_base_rsc_dat_carry_i_2,
      nl_modulo_add_cmp_base_rsc_dat_carry_i_2_0 => nl_modulo_add_cmp_base_rsc_dat_carry_i_2_0,
      nl_modulo_add_cmp_base_rsc_dat_carry_i_5 => nl_modulo_add_cmp_base_rsc_dat_carry_i_5,
      nl_modulo_add_cmp_base_rsc_dat_carry_i_5_0 => nl_modulo_add_cmp_base_rsc_dat_carry_i_5_0,
      nl_modulo_add_cmp_base_rsc_dat_carry_i_6 => nl_modulo_add_cmp_base_rsc_dat_carry_i_6,
      nl_modulo_add_cmp_base_rsc_dat_carry_i_6_0 => nl_modulo_add_cmp_base_rsc_dat_carry_i_6_0,
      nl_modulo_add_cmp_base_rsc_dat_carry_i_7 => nl_modulo_add_cmp_base_rsc_dat_carry_i_7,
      nl_modulo_add_cmp_base_rsc_dat_carry_i_7_0 => nl_modulo_add_cmp_base_rsc_dat_carry_i_7_0,
      nl_modulo_sub_cmp_base_rsc_dat_carry => nl_modulo_sub_cmp_base_rsc_dat_carry,
      nl_modulo_sub_cmp_base_rsc_dat_carry_0 => nl_modulo_sub_cmp_base_rsc_dat_carry_0,
      nl_modulo_sub_cmp_base_rsc_dat_carry_1 => nl_modulo_sub_cmp_base_rsc_dat_carry_1,
      nl_modulo_sub_cmp_base_rsc_dat_carry_10 => nl_modulo_sub_cmp_base_rsc_dat_carry_10,
      nl_modulo_sub_cmp_base_rsc_dat_carry_11 => nl_modulo_sub_cmp_base_rsc_dat_carry_11,
      nl_modulo_sub_cmp_base_rsc_dat_carry_12 => nl_modulo_sub_cmp_base_rsc_dat_carry_12,
      nl_modulo_sub_cmp_base_rsc_dat_carry_13 => nl_modulo_sub_cmp_base_rsc_dat_carry_13,
      nl_modulo_sub_cmp_base_rsc_dat_carry_14 => nl_modulo_sub_cmp_base_rsc_dat_carry_14,
      nl_modulo_sub_cmp_base_rsc_dat_carry_15 => nl_modulo_sub_cmp_base_rsc_dat_carry_15,
      nl_modulo_sub_cmp_base_rsc_dat_carry_16 => nl_modulo_sub_cmp_base_rsc_dat_carry_16,
      nl_modulo_sub_cmp_base_rsc_dat_carry_17 => nl_modulo_sub_cmp_base_rsc_dat_carry_17,
      nl_modulo_sub_cmp_base_rsc_dat_carry_18 => nl_modulo_sub_cmp_base_rsc_dat_carry_18,
      nl_modulo_sub_cmp_base_rsc_dat_carry_2 => nl_modulo_sub_cmp_base_rsc_dat_carry_2,
      nl_modulo_sub_cmp_base_rsc_dat_carry_3 => nl_modulo_sub_cmp_base_rsc_dat_carry_3,
      nl_modulo_sub_cmp_base_rsc_dat_carry_4 => nl_modulo_sub_cmp_base_rsc_dat_carry_4,
      nl_modulo_sub_cmp_base_rsc_dat_carry_5 => nl_modulo_sub_cmp_base_rsc_dat_carry_5,
      nl_modulo_sub_cmp_base_rsc_dat_carry_6 => nl_modulo_sub_cmp_base_rsc_dat_carry_6,
      nl_modulo_sub_cmp_base_rsc_dat_carry_7 => nl_modulo_sub_cmp_base_rsc_dat_carry_7,
      nl_modulo_sub_cmp_base_rsc_dat_carry_8 => nl_modulo_sub_cmp_base_rsc_dat_carry_8,
      nl_modulo_sub_cmp_base_rsc_dat_carry_9 => nl_modulo_sub_cmp_base_rsc_dat_carry_9,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__0\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_0\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_0\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_1\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_1\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_10\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_10\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_2\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_2\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_3\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_3\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_4\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_4\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_5\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_5\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_6\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_6\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_7\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_7\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_8\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_8\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_9\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_9\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__1\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_0\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_0\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_1\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_1\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_10\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_10\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_11\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_11\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_12\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_12\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_13\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_13\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_14\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_14\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_2\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_2\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_3\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_3\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_4\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_4\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_5\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_5\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_6\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_6\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_7\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_7\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_8\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_8\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_9\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_9\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__2\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_0\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_0\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_1\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_1\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_10\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_10\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_2\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_2\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_3\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_3\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_4\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_4\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_5\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_5\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_6\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_6\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_7\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_7\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_8\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_8\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_9\ => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_9\,
      rst => rst,
      \tmp_1_lpi_4_dfm_reg[11]\ => \tmp_1_lpi_4_dfm_reg[11]\,
      \tmp_1_lpi_4_dfm_reg[11]_0\ => \tmp_1_lpi_4_dfm_reg[11]_0\,
      \tmp_1_lpi_4_dfm_reg[11]_1\ => \tmp_1_lpi_4_dfm_reg[11]_1\,
      \tmp_1_lpi_4_dfm_reg[14]\(2 downto 0) => \tmp_1_lpi_4_dfm_reg[14]\(2 downto 0),
      \tmp_1_lpi_4_dfm_reg[23]\(3 downto 0) => \tmp_1_lpi_4_dfm_reg[23]\(3 downto 0),
      \tmp_1_lpi_4_dfm_reg[30]\(2 downto 0) => \tmp_1_lpi_4_dfm_reg[30]\(2 downto 0),
      vec_rsc_0_7_i_bcwt_reg_0 => vec_rsc_0_7_i_bcwt,
      vec_rsc_0_7_i_bcwt_reg_1 => vec_rsc_0_7_i_bcwt_reg,
      vec_rsc_0_7_q(31 downto 0) => vec_rsc_0_7_q(31 downto 0),
      vec_rsc_0_7_q_11_sp_1 => vec_rsc_0_7_q_11_sn_1,
      vec_rsc_0_7_q_13_sp_1 => vec_rsc_0_7_q_13_sn_1,
      vec_rsc_0_7_q_14_sp_1 => vec_rsc_0_7_q_14_sn_1,
      vec_rsc_0_7_q_16_sp_1 => vec_rsc_0_7_q_16_sn_1,
      vec_rsc_0_7_q_18_sp_1 => vec_rsc_0_7_q_18_sn_1,
      vec_rsc_0_7_q_1_sp_1 => vec_rsc_0_7_q_1_sn_1,
      vec_rsc_0_7_q_21_sp_1 => vec_rsc_0_7_q_21_sn_1,
      vec_rsc_0_7_q_23_sp_1 => vec_rsc_0_7_q_23_sn_1,
      vec_rsc_0_7_q_27_sp_1 => vec_rsc_0_7_q_27_sn_1,
      vec_rsc_0_7_q_28_sp_1 => vec_rsc_0_7_q_28_sn_1,
      vec_rsc_0_7_q_2_sp_1 => vec_rsc_0_7_q_2_sn_1,
      vec_rsc_0_7_q_30_sp_1 => vec_rsc_0_7_q_30_sn_1,
      vec_rsc_0_7_q_3_sp_1 => vec_rsc_0_7_q_3_sn_1,
      vec_rsc_0_7_q_6_sp_1 => vec_rsc_0_7_q_6_sn_1,
      vec_rsc_0_7_q_7_sp_1 => vec_rsc_0_7_q_7_sn_1,
      vec_rsc_0_7_q_8_sp_1 => vec_rsc_0_7_q_8_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0_modulo_add is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_sva_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \return_rsci_d_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    nl_modulo_add_cmp_base_rsc_dat : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CEA1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Board_inPlaceNTT_DIF_preco_0_0_modulo_add : entity is "modulo_add";
end Board_inPlaceNTT_DIF_preco_0_0_modulo_add;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0_modulo_add is
begin
modulo_add_core_inst: entity work.Board_inPlaceNTT_DIF_preco_0_0_modulo_add_core
     port map (
      CEA1 => CEA1,
      CO(0) => CO(0),
      D(7 downto 0) => D(7 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      clk => clk,
      nl_modulo_add_cmp_base_rsc_dat(31 downto 0) => nl_modulo_add_cmp_base_rsc_dat(31 downto 0),
      \p_sva_reg[31]\(0) => \p_sva_reg[31]\(0),
      \return_rsci_d_reg[31]_0\(31 downto 0) => \return_rsci_d_reg[31]\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0_mult_core is
  port (
    P : out STD_LOGIC_VECTOR ( 29 downto 0 );
    p_1_in : out STD_LOGIC_VECTOR ( 46 downto 0 );
    clk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk_1 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    complete_rsc_vzout_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 16 downto 0 );
    clk_2 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \COMP_LOOP_twiddle_f_mul_cse_sva_reg[2]\ : out STD_LOGIC;
    \COMP_LOOP_twiddle_f_mul_cse_sva_reg[1]\ : out STD_LOGIC;
    \p_sva_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \COMP_LOOP_twiddle_f_mul_cse_sva_reg[2]_0\ : out STD_LOGIC;
    vec_rsc_0_7_d : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk_3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \t_mul_cmp_z_oreg_pconst_63_32_reg[16]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \z_mul_cmp_z_oreg_reg[16]__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    \z_mul_cmp_z_oreg_reg[0]__0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \vec_rsc_0_7_d[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CEA1 : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    MUX1HOT_v_32_4_2_return5_out : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \t_mul_cmp_z_oreg_pconst_63_32_reg[16]__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_OUTPUT_INST : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ACOUT : in STD_LOGIC_VECTOR ( 29 downto 0 );
    DSP_OUTPUT_INST_0 : in STD_LOGIC_VECTOR ( 47 downto 0 );
    MUX1HOT_v_32_4_2_return : in STD_LOGIC_VECTOR ( 14 downto 0 );
    DSP_OUTPUT_INST_1 : in STD_LOGIC_VECTOR ( 47 downto 0 );
    reg_vec_rsc_0_1_i_oswt_cse_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \z_mul_cmp_1_z_oreg_reg__1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_buf_sva_1_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    vector_i_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    complete_rsc_vzout : in STD_LOGIC;
    \p_buf_sva_2_reg[31]_0\ : in STD_LOGIC;
    or_61_rmff : in STD_LOGIC;
    reg_ensig_cgo_cse : in STD_LOGIC;
    \vec_rsc_0_7_d[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \vector_inferred__0/i__carry__0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \z_mul_cmp_1_z_oreg_reg[16]__0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \z_mul_cmp_z_oreg_reg[16]__0_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \z_asn_itm_1_reg[31]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Board_inPlaceNTT_DIF_preco_0_0_mult_core : entity is "mult_core";
end Board_inPlaceNTT_DIF_preco_0_0_mult_core;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0_mult_core is
  signal MUX_v_32_2_2_return : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal acc_nl : STD_LOGIC_VECTOR ( 32 to 32 );
  signal asn_itm_1 : STD_LOGIC;
  signal asn_itm_2 : STD_LOGIC;
  signal asn_itm_3 : STD_LOGIC;
  signal \^complete_rsc_vzout_0\ : STD_LOGIC;
  signal main_stage_0_2 : STD_LOGIC;
  signal main_stage_0_3 : STD_LOGIC;
  signal main_stage_0_4 : STD_LOGIC;
  signal mult_cmp_return_rsc_z : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mult_core_wait_dp_inst_n_110 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_111 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_112 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_113 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_114 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_115 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_116 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_117 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_118 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_119 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_120 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_121 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_122 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_123 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_124 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_125 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_127 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_128 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_129 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_130 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_131 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_132 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_133 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_134 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_135 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_136 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_137 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_138 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_139 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_140 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_141 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_159 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_160 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_161 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_162 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_163 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_164 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_165 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_166 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_167 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_168 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_169 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_170 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_171 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_172 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_173 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_174 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_175 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_176 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_195 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_196 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_197 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_198 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_199 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_200 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_201 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_202 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_203 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_204 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_205 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_206 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_207 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_208 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_209 : STD_LOGIC;
  signal mult_core_wait_dp_inst_n_210 : STD_LOGIC;
  signal \nl_acc_nl_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \nl_acc_nl_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \nl_acc_nl_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \nl_acc_nl_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \nl_acc_nl_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \nl_acc_nl_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \nl_acc_nl_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \nl_acc_nl_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \nl_acc_nl_carry__0_n_0\ : STD_LOGIC;
  signal \nl_acc_nl_carry__0_n_1\ : STD_LOGIC;
  signal \nl_acc_nl_carry__0_n_2\ : STD_LOGIC;
  signal \nl_acc_nl_carry__0_n_3\ : STD_LOGIC;
  signal \nl_acc_nl_carry__0_n_4\ : STD_LOGIC;
  signal \nl_acc_nl_carry__0_n_5\ : STD_LOGIC;
  signal \nl_acc_nl_carry__0_n_6\ : STD_LOGIC;
  signal \nl_acc_nl_carry__0_n_7\ : STD_LOGIC;
  signal \nl_acc_nl_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \nl_acc_nl_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \nl_acc_nl_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \nl_acc_nl_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \nl_acc_nl_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \nl_acc_nl_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \nl_acc_nl_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \nl_acc_nl_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \nl_acc_nl_carry__1_n_0\ : STD_LOGIC;
  signal \nl_acc_nl_carry__1_n_1\ : STD_LOGIC;
  signal \nl_acc_nl_carry__1_n_2\ : STD_LOGIC;
  signal \nl_acc_nl_carry__1_n_3\ : STD_LOGIC;
  signal \nl_acc_nl_carry__1_n_4\ : STD_LOGIC;
  signal \nl_acc_nl_carry__1_n_5\ : STD_LOGIC;
  signal \nl_acc_nl_carry__1_n_6\ : STD_LOGIC;
  signal \nl_acc_nl_carry__1_n_7\ : STD_LOGIC;
  signal \nl_acc_nl_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \nl_acc_nl_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \nl_acc_nl_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \nl_acc_nl_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \nl_acc_nl_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \nl_acc_nl_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \nl_acc_nl_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \nl_acc_nl_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \nl_acc_nl_carry__2_n_0\ : STD_LOGIC;
  signal \nl_acc_nl_carry__2_n_1\ : STD_LOGIC;
  signal \nl_acc_nl_carry__2_n_2\ : STD_LOGIC;
  signal \nl_acc_nl_carry__2_n_3\ : STD_LOGIC;
  signal \nl_acc_nl_carry__2_n_4\ : STD_LOGIC;
  signal \nl_acc_nl_carry__2_n_5\ : STD_LOGIC;
  signal \nl_acc_nl_carry__2_n_6\ : STD_LOGIC;
  signal \nl_acc_nl_carry__2_n_7\ : STD_LOGIC;
  signal \nl_acc_nl_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \nl_acc_nl_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \nl_acc_nl_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \nl_acc_nl_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \nl_acc_nl_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \nl_acc_nl_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \nl_acc_nl_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \nl_acc_nl_carry_i_8__0_n_0\ : STD_LOGIC;
  signal nl_acc_nl_carry_n_0 : STD_LOGIC;
  signal nl_acc_nl_carry_n_1 : STD_LOGIC;
  signal nl_acc_nl_carry_n_2 : STD_LOGIC;
  signal nl_acc_nl_carry_n_3 : STD_LOGIC;
  signal nl_acc_nl_carry_n_4 : STD_LOGIC;
  signal nl_acc_nl_carry_n_5 : STD_LOGIC;
  signal nl_acc_nl_carry_n_6 : STD_LOGIC;
  signal nl_acc_nl_carry_n_7 : STD_LOGIC;
  signal nl_if_acc_nl : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \nl_if_acc_nl__0_carry__0_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__0_n_1\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__0_n_2\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__0_n_3\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__0_n_4\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__0_n_5\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__0_n_6\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__0_n_7\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__1_i_10_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__1_i_11_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__1_i_12_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__1_i_13_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__1_i_14_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__1_i_15_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__1_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__1_n_1\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__1_n_2\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__1_n_3\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__1_n_4\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__1_n_5\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__1_n_6\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__1_n_7\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__2_i_10_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__2_i_11_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__2_i_12_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__2_i_13_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__2_i_14_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__2_i_15_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__2_i_9_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__2_n_1\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__2_n_2\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__2_n_3\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__2_n_4\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__2_n_5\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__2_n_6\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry__2_n_7\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry_n_1\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry_n_2\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry_n_3\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry_n_4\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry_n_5\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry_n_6\ : STD_LOGIC;
  signal \nl_if_acc_nl__0_carry_n_7\ : STD_LOGIC;
  signal nl_res_sva_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \nl_res_sva_1_carry__0_n_0\ : STD_LOGIC;
  signal \nl_res_sva_1_carry__0_n_1\ : STD_LOGIC;
  signal \nl_res_sva_1_carry__0_n_2\ : STD_LOGIC;
  signal \nl_res_sva_1_carry__0_n_3\ : STD_LOGIC;
  signal \nl_res_sva_1_carry__0_n_4\ : STD_LOGIC;
  signal \nl_res_sva_1_carry__0_n_5\ : STD_LOGIC;
  signal \nl_res_sva_1_carry__0_n_6\ : STD_LOGIC;
  signal \nl_res_sva_1_carry__0_n_7\ : STD_LOGIC;
  signal \nl_res_sva_1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \nl_res_sva_1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \nl_res_sva_1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \nl_res_sva_1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \nl_res_sva_1_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \nl_res_sva_1_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \nl_res_sva_1_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \nl_res_sva_1_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \nl_res_sva_1_carry__1_n_0\ : STD_LOGIC;
  signal \nl_res_sva_1_carry__1_n_1\ : STD_LOGIC;
  signal \nl_res_sva_1_carry__1_n_2\ : STD_LOGIC;
  signal \nl_res_sva_1_carry__1_n_3\ : STD_LOGIC;
  signal \nl_res_sva_1_carry__1_n_4\ : STD_LOGIC;
  signal \nl_res_sva_1_carry__1_n_5\ : STD_LOGIC;
  signal \nl_res_sva_1_carry__1_n_6\ : STD_LOGIC;
  signal \nl_res_sva_1_carry__1_n_7\ : STD_LOGIC;
  signal \nl_res_sva_1_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \nl_res_sva_1_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \nl_res_sva_1_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \nl_res_sva_1_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \nl_res_sva_1_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \nl_res_sva_1_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \nl_res_sva_1_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \nl_res_sva_1_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \nl_res_sva_1_carry__2_n_1\ : STD_LOGIC;
  signal \nl_res_sva_1_carry__2_n_2\ : STD_LOGIC;
  signal \nl_res_sva_1_carry__2_n_3\ : STD_LOGIC;
  signal \nl_res_sva_1_carry__2_n_4\ : STD_LOGIC;
  signal \nl_res_sva_1_carry__2_n_5\ : STD_LOGIC;
  signal \nl_res_sva_1_carry__2_n_6\ : STD_LOGIC;
  signal \nl_res_sva_1_carry__2_n_7\ : STD_LOGIC;
  signal nl_res_sva_1_carry_n_0 : STD_LOGIC;
  signal nl_res_sva_1_carry_n_1 : STD_LOGIC;
  signal nl_res_sva_1_carry_n_2 : STD_LOGIC;
  signal nl_res_sva_1_carry_n_3 : STD_LOGIC;
  signal nl_res_sva_1_carry_n_4 : STD_LOGIC;
  signal nl_res_sva_1_carry_n_5 : STD_LOGIC;
  signal nl_res_sva_1_carry_n_6 : STD_LOGIC;
  signal nl_res_sva_1_carry_n_7 : STD_LOGIC;
  signal p_and_cse : STD_LOGIC;
  signal p_buf_sva_1 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal p_buf_sva_2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_buf_sva_4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal z_asn_itm_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal z_asn_itm_10 : STD_LOGIC;
  signal z_asn_itm_2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal z_mul_cmp_1_b : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_nl_acc_nl_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_nl_acc_nl_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_nl_acc_nl_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_nl_acc_nl_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_nl_acc_nl_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_nl_acc_nl_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_nl_if_acc_nl__0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_nl_res_sva_1_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \nl_if_acc_nl__0_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \nl_if_acc_nl__0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \nl_if_acc_nl__0_carry__1\ : label is 35;
  attribute HLUTNM : string;
  attribute HLUTNM of \nl_if_acc_nl__0_carry__1_i_1\ : label is "lutpair21";
  attribute HLUTNM of \nl_if_acc_nl__0_carry__1_i_10\ : label is "lutpair21";
  attribute HLUTNM of \nl_if_acc_nl__0_carry__1_i_11\ : label is "lutpair20";
  attribute HLUTNM of \nl_if_acc_nl__0_carry__1_i_12\ : label is "lutpair19";
  attribute HLUTNM of \nl_if_acc_nl__0_carry__1_i_13\ : label is "lutpair18";
  attribute HLUTNM of \nl_if_acc_nl__0_carry__1_i_14\ : label is "lutpair17";
  attribute HLUTNM of \nl_if_acc_nl__0_carry__1_i_15\ : label is "lutpair16";
  attribute HLUTNM of \nl_if_acc_nl__0_carry__1_i_2\ : label is "lutpair20";
  attribute HLUTNM of \nl_if_acc_nl__0_carry__1_i_3\ : label is "lutpair19";
  attribute HLUTNM of \nl_if_acc_nl__0_carry__1_i_4\ : label is "lutpair18";
  attribute HLUTNM of \nl_if_acc_nl__0_carry__1_i_5\ : label is "lutpair17";
  attribute HLUTNM of \nl_if_acc_nl__0_carry__1_i_6\ : label is "lutpair16";
  attribute HLUTNM of \nl_if_acc_nl__0_carry__1_i_7\ : label is "lutpair15";
  attribute HLUTNM of \nl_if_acc_nl__0_carry__1_i_9\ : label is "lutpair22";
  attribute ADDER_THRESHOLD of \nl_if_acc_nl__0_carry__2\ : label is 35;
  attribute HLUTNM of \nl_if_acc_nl__0_carry__2_i_1\ : label is "lutpair28";
  attribute HLUTNM of \nl_if_acc_nl__0_carry__2_i_10\ : label is "lutpair28";
  attribute HLUTNM of \nl_if_acc_nl__0_carry__2_i_11\ : label is "lutpair27";
  attribute HLUTNM of \nl_if_acc_nl__0_carry__2_i_12\ : label is "lutpair26";
  attribute HLUTNM of \nl_if_acc_nl__0_carry__2_i_13\ : label is "lutpair25";
  attribute HLUTNM of \nl_if_acc_nl__0_carry__2_i_14\ : label is "lutpair24";
  attribute HLUTNM of \nl_if_acc_nl__0_carry__2_i_15\ : label is "lutpair23";
  attribute HLUTNM of \nl_if_acc_nl__0_carry__2_i_2\ : label is "lutpair27";
  attribute HLUTNM of \nl_if_acc_nl__0_carry__2_i_3\ : label is "lutpair26";
  attribute HLUTNM of \nl_if_acc_nl__0_carry__2_i_4\ : label is "lutpair25";
  attribute HLUTNM of \nl_if_acc_nl__0_carry__2_i_5\ : label is "lutpair24";
  attribute HLUTNM of \nl_if_acc_nl__0_carry__2_i_6\ : label is "lutpair23";
  attribute HLUTNM of \nl_if_acc_nl__0_carry__2_i_7\ : label is "lutpair22";
  attribute ADDER_THRESHOLD of nl_res_sva_1_carry : label is 35;
  attribute ADDER_THRESHOLD of \nl_res_sva_1_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \nl_res_sva_1_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \nl_res_sva_1_carry__2\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \return_rsci_d[0]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \return_rsci_d[10]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \return_rsci_d[11]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \return_rsci_d[12]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \return_rsci_d[13]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \return_rsci_d[14]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \return_rsci_d[15]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \return_rsci_d[16]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \return_rsci_d[17]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \return_rsci_d[18]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \return_rsci_d[19]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \return_rsci_d[1]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \return_rsci_d[20]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \return_rsci_d[21]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \return_rsci_d[22]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \return_rsci_d[23]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \return_rsci_d[24]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \return_rsci_d[25]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \return_rsci_d[26]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \return_rsci_d[27]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \return_rsci_d[28]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \return_rsci_d[29]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \return_rsci_d[2]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \return_rsci_d[30]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \return_rsci_d[31]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \return_rsci_d[3]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \return_rsci_d[4]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \return_rsci_d[5]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \return_rsci_d[6]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \return_rsci_d[7]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \return_rsci_d[8]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \return_rsci_d[9]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \vec_rsc_0_7_d[0]_INST_0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \vec_rsc_0_7_d[10]_INST_0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \vec_rsc_0_7_d[11]_INST_0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \vec_rsc_0_7_d[12]_INST_0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \vec_rsc_0_7_d[13]_INST_0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \vec_rsc_0_7_d[14]_INST_0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \vec_rsc_0_7_d[15]_INST_0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \vec_rsc_0_7_d[16]_INST_0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \vec_rsc_0_7_d[17]_INST_0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \vec_rsc_0_7_d[18]_INST_0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \vec_rsc_0_7_d[19]_INST_0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \vec_rsc_0_7_d[1]_INST_0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \vec_rsc_0_7_d[20]_INST_0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \vec_rsc_0_7_d[21]_INST_0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \vec_rsc_0_7_d[22]_INST_0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \vec_rsc_0_7_d[23]_INST_0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \vec_rsc_0_7_d[24]_INST_0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \vec_rsc_0_7_d[25]_INST_0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \vec_rsc_0_7_d[26]_INST_0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \vec_rsc_0_7_d[27]_INST_0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \vec_rsc_0_7_d[28]_INST_0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \vec_rsc_0_7_d[29]_INST_0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \vec_rsc_0_7_d[2]_INST_0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \vec_rsc_0_7_d[30]_INST_0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \vec_rsc_0_7_d[31]_INST_0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \vec_rsc_0_7_d[3]_INST_0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \vec_rsc_0_7_d[4]_INST_0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \vec_rsc_0_7_d[5]_INST_0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \vec_rsc_0_7_d[6]_INST_0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \vec_rsc_0_7_d[7]_INST_0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \vec_rsc_0_7_d[8]_INST_0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \vec_rsc_0_7_d[9]_INST_0\ : label is "soft_lutpair197";
begin
  Q(16 downto 0) <= \^q\(16 downto 0);
  complete_rsc_vzout_0 <= \^complete_rsc_vzout_0\;
asn_itm_1_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => \vec_rsc_0_7_d[0]\(0),
      Q => asn_itm_1,
      R => rst
    );
asn_itm_2_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => asn_itm_1,
      Q => asn_itm_2,
      R => rst
    );
asn_itm_3_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => asn_itm_2,
      Q => asn_itm_3,
      R => rst
    );
main_stage_0_2_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => \z_mul_cmp_z_oreg_reg[0]__0\,
      Q => main_stage_0_2,
      R => rst
    );
main_stage_0_3_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => main_stage_0_2,
      Q => main_stage_0_3,
      R => rst
    );
main_stage_0_4_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => main_stage_0_3,
      Q => main_stage_0_4,
      R => rst
    );
mult_core_wait_dp_inst: entity work.Board_inPlaceNTT_DIF_preco_0_0_mult_core_wait_dp
     port map (
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      CEA1 => CEA1,
      CEB1 => CEB1,
      \COMP_LOOP_twiddle_f_mul_cse_sva_reg[1]\ => \COMP_LOOP_twiddle_f_mul_cse_sva_reg[1]\,
      \COMP_LOOP_twiddle_f_mul_cse_sva_reg[2]\ => \COMP_LOOP_twiddle_f_mul_cse_sva_reg[2]\,
      \COMP_LOOP_twiddle_f_mul_cse_sva_reg[2]_0\ => \COMP_LOOP_twiddle_f_mul_cse_sva_reg[2]_0\,
      D(16 downto 0) => D(16 downto 0),
      DI(6) => mult_core_wait_dp_inst_n_127,
      DI(5) => mult_core_wait_dp_inst_n_128,
      DI(4) => mult_core_wait_dp_inst_n_129,
      DI(3) => mult_core_wait_dp_inst_n_130,
      DI(2) => mult_core_wait_dp_inst_n_131,
      DI(1) => mult_core_wait_dp_inst_n_132,
      DI(0) => mult_core_wait_dp_inst_n_133,
      DSP_OUTPUT_INST(47 downto 0) => DSP_OUTPUT_INST(47 downto 0),
      DSP_OUTPUT_INST_0(47 downto 0) => DSP_OUTPUT_INST_0(47 downto 0),
      DSP_OUTPUT_INST_1(47 downto 0) => DSP_OUTPUT_INST_1(47 downto 0),
      E(0) => \^complete_rsc_vzout_0\,
      MUX1HOT_v_32_4_2_return(14 downto 0) => MUX1HOT_v_32_4_2_return(14 downto 0),
      MUX1HOT_v_32_4_2_return5_out(14 downto 0) => MUX1HOT_v_32_4_2_return5_out(14 downto 0),
      P(29 downto 0) => P(29 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(14 downto 0) => p_buf_sva_1(31 downto 17),
      S(7) => mult_core_wait_dp_inst_n_110,
      S(6) => mult_core_wait_dp_inst_n_111,
      S(5) => mult_core_wait_dp_inst_n_112,
      S(4) => mult_core_wait_dp_inst_n_113,
      S(3) => mult_core_wait_dp_inst_n_114,
      S(2) => mult_core_wait_dp_inst_n_115,
      S(1) => mult_core_wait_dp_inst_n_116,
      S(0) => mult_core_wait_dp_inst_n_117,
      asn_itm_1 => asn_itm_1,
      clk => clk,
      clk_0(0) => clk_0(0),
      clk_1(13 downto 0) => clk_1(13 downto 0),
      clk_2(14 downto 0) => clk_2(14 downto 0),
      clk_3(7 downto 0) => S(7 downto 0),
      clk_4(7 downto 0) => clk_3(7 downto 0),
      complete_rsc_vzout => complete_rsc_vzout,
      main_stage_0_2 => main_stage_0_2,
      \nl_if_acc_nl__0_carry__1\(16 downto 0) => z_asn_itm_2(16 downto 0),
      \nl_if_acc_nl__0_carry__1_0\(16 downto 0) => p_buf_sva_4(16 downto 0),
      or_61_rmff => or_61_rmff,
      \out\(31 downto 0) => \out\(31 downto 0),
      p_1_in(46 downto 0) => p_1_in(46 downto 0),
      \p_buf_sva_2_reg[31]\ => \p_buf_sva_2_reg[31]_0\,
      \p_buf_sva_4_reg[16]\(0) => mult_core_wait_dp_inst_n_176,
      \p_sva_reg[31]\(0) => \p_sva_reg[31]\(0),
      reg_ensig_cgo_cse => reg_ensig_cgo_cse,
      reg_vec_rsc_0_1_i_oswt_cse_reg(2 downto 0) => reg_vec_rsc_0_1_i_oswt_cse_reg(2 downto 0),
      \t_mul_cmp_z_oreg_pconst_63_32_reg[16]_0\(16 downto 0) => \t_mul_cmp_z_oreg_pconst_63_32_reg[16]\(16 downto 0),
      \t_mul_cmp_z_oreg_pconst_63_32_reg[16]__0_0\(0) => \t_mul_cmp_z_oreg_pconst_63_32_reg[16]__0\(0),
      vector_i_3(0) => \p_buf_sva_1_reg[31]_0\(31),
      vector_i_3_0(0) => vector_i_3(0),
      \vector_inferred__0/i__carry__0\(14 downto 0) => \vector_inferred__0/i__carry__0\(14 downto 0),
      \z_asn_itm_2_reg[15]\(7) => mult_core_wait_dp_inst_n_118,
      \z_asn_itm_2_reg[15]\(6) => mult_core_wait_dp_inst_n_119,
      \z_asn_itm_2_reg[15]\(5) => mult_core_wait_dp_inst_n_120,
      \z_asn_itm_2_reg[15]\(4) => mult_core_wait_dp_inst_n_121,
      \z_asn_itm_2_reg[15]\(3) => mult_core_wait_dp_inst_n_122,
      \z_asn_itm_2_reg[15]\(2) => mult_core_wait_dp_inst_n_123,
      \z_asn_itm_2_reg[15]\(1) => mult_core_wait_dp_inst_n_124,
      \z_asn_itm_2_reg[15]\(0) => mult_core_wait_dp_inst_n_125,
      \z_mul_cmp_1_z_oreg_reg[14]__0_0\(7) => mult_core_wait_dp_inst_n_159,
      \z_mul_cmp_1_z_oreg_reg[14]__0_0\(6) => mult_core_wait_dp_inst_n_160,
      \z_mul_cmp_1_z_oreg_reg[14]__0_0\(5) => mult_core_wait_dp_inst_n_161,
      \z_mul_cmp_1_z_oreg_reg[14]__0_0\(4) => mult_core_wait_dp_inst_n_162,
      \z_mul_cmp_1_z_oreg_reg[14]__0_0\(3) => mult_core_wait_dp_inst_n_163,
      \z_mul_cmp_1_z_oreg_reg[14]__0_0\(2) => mult_core_wait_dp_inst_n_164,
      \z_mul_cmp_1_z_oreg_reg[14]__0_0\(1) => mult_core_wait_dp_inst_n_165,
      \z_mul_cmp_1_z_oreg_reg[14]__0_0\(0) => mult_core_wait_dp_inst_n_166,
      \z_mul_cmp_1_z_oreg_reg[15]__0_0\(7) => mult_core_wait_dp_inst_n_167,
      \z_mul_cmp_1_z_oreg_reg[15]__0_0\(6) => mult_core_wait_dp_inst_n_168,
      \z_mul_cmp_1_z_oreg_reg[15]__0_0\(5) => mult_core_wait_dp_inst_n_169,
      \z_mul_cmp_1_z_oreg_reg[15]__0_0\(4) => mult_core_wait_dp_inst_n_170,
      \z_mul_cmp_1_z_oreg_reg[15]__0_0\(3) => mult_core_wait_dp_inst_n_171,
      \z_mul_cmp_1_z_oreg_reg[15]__0_0\(2) => mult_core_wait_dp_inst_n_172,
      \z_mul_cmp_1_z_oreg_reg[15]__0_0\(1) => mult_core_wait_dp_inst_n_173,
      \z_mul_cmp_1_z_oreg_reg[15]__0_0\(0) => mult_core_wait_dp_inst_n_174,
      \z_mul_cmp_1_z_oreg_reg[15]__0_1\(0) => mult_core_wait_dp_inst_n_175,
      \z_mul_cmp_1_z_oreg_reg[16]__0_0\(16 downto 0) => \z_mul_cmp_1_z_oreg_reg[16]__0\(16 downto 0),
      \z_mul_cmp_1_z_oreg_reg[7]__0_0\(7) => mult_core_wait_dp_inst_n_134,
      \z_mul_cmp_1_z_oreg_reg[7]__0_0\(6) => mult_core_wait_dp_inst_n_135,
      \z_mul_cmp_1_z_oreg_reg[7]__0_0\(5) => mult_core_wait_dp_inst_n_136,
      \z_mul_cmp_1_z_oreg_reg[7]__0_0\(4) => mult_core_wait_dp_inst_n_137,
      \z_mul_cmp_1_z_oreg_reg[7]__0_0\(3) => mult_core_wait_dp_inst_n_138,
      \z_mul_cmp_1_z_oreg_reg[7]__0_0\(2) => mult_core_wait_dp_inst_n_139,
      \z_mul_cmp_1_z_oreg_reg[7]__0_0\(1) => mult_core_wait_dp_inst_n_140,
      \z_mul_cmp_1_z_oreg_reg[7]__0_0\(0) => mult_core_wait_dp_inst_n_141,
      \z_mul_cmp_1_z_oreg_reg__1\(0) => \z_mul_cmp_1_z_oreg_reg__1\(0),
      \z_mul_cmp_z_oreg_reg[0]__0_0\ => \z_mul_cmp_z_oreg_reg[0]__0\,
      \z_mul_cmp_z_oreg_reg[16]__0_0\(16) => \z_mul_cmp_z_oreg_reg[16]__0\(0),
      \z_mul_cmp_z_oreg_reg[16]__0_0\(15) => mult_core_wait_dp_inst_n_195,
      \z_mul_cmp_z_oreg_reg[16]__0_0\(14) => mult_core_wait_dp_inst_n_196,
      \z_mul_cmp_z_oreg_reg[16]__0_0\(13) => mult_core_wait_dp_inst_n_197,
      \z_mul_cmp_z_oreg_reg[16]__0_0\(12) => mult_core_wait_dp_inst_n_198,
      \z_mul_cmp_z_oreg_reg[16]__0_0\(11) => mult_core_wait_dp_inst_n_199,
      \z_mul_cmp_z_oreg_reg[16]__0_0\(10) => mult_core_wait_dp_inst_n_200,
      \z_mul_cmp_z_oreg_reg[16]__0_0\(9) => mult_core_wait_dp_inst_n_201,
      \z_mul_cmp_z_oreg_reg[16]__0_0\(8) => mult_core_wait_dp_inst_n_202,
      \z_mul_cmp_z_oreg_reg[16]__0_0\(7) => mult_core_wait_dp_inst_n_203,
      \z_mul_cmp_z_oreg_reg[16]__0_0\(6) => mult_core_wait_dp_inst_n_204,
      \z_mul_cmp_z_oreg_reg[16]__0_0\(5) => mult_core_wait_dp_inst_n_205,
      \z_mul_cmp_z_oreg_reg[16]__0_0\(4) => mult_core_wait_dp_inst_n_206,
      \z_mul_cmp_z_oreg_reg[16]__0_0\(3) => mult_core_wait_dp_inst_n_207,
      \z_mul_cmp_z_oreg_reg[16]__0_0\(2) => mult_core_wait_dp_inst_n_208,
      \z_mul_cmp_z_oreg_reg[16]__0_0\(1) => mult_core_wait_dp_inst_n_209,
      \z_mul_cmp_z_oreg_reg[16]__0_0\(0) => mult_core_wait_dp_inst_n_210,
      \z_mul_cmp_z_oreg_reg[16]__0_1\(16 downto 0) => \z_mul_cmp_z_oreg_reg[16]__0_0\(16 downto 0)
    );
nl_acc_nl_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => nl_acc_nl_carry_n_0,
      CO(6) => nl_acc_nl_carry_n_1,
      CO(5) => nl_acc_nl_carry_n_2,
      CO(4) => nl_acc_nl_carry_n_3,
      CO(3) => nl_acc_nl_carry_n_4,
      CO(2) => nl_acc_nl_carry_n_5,
      CO(1) => nl_acc_nl_carry_n_6,
      CO(0) => nl_acc_nl_carry_n_7,
      DI(7 downto 0) => nl_res_sva_1(7 downto 0),
      O(7 downto 0) => NLW_nl_acc_nl_carry_O_UNCONNECTED(7 downto 0),
      S(7) => \nl_acc_nl_carry_i_1__0_n_0\,
      S(6) => \nl_acc_nl_carry_i_2__0_n_0\,
      S(5) => \nl_acc_nl_carry_i_3__0_n_0\,
      S(4) => \nl_acc_nl_carry_i_4__0_n_0\,
      S(3) => \nl_acc_nl_carry_i_5__0_n_0\,
      S(2) => \nl_acc_nl_carry_i_6__0_n_0\,
      S(1) => \nl_acc_nl_carry_i_7__0_n_0\,
      S(0) => \nl_acc_nl_carry_i_8__0_n_0\
    );
\nl_acc_nl_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => nl_acc_nl_carry_n_0,
      CI_TOP => '0',
      CO(7) => \nl_acc_nl_carry__0_n_0\,
      CO(6) => \nl_acc_nl_carry__0_n_1\,
      CO(5) => \nl_acc_nl_carry__0_n_2\,
      CO(4) => \nl_acc_nl_carry__0_n_3\,
      CO(3) => \nl_acc_nl_carry__0_n_4\,
      CO(2) => \nl_acc_nl_carry__0_n_5\,
      CO(1) => \nl_acc_nl_carry__0_n_6\,
      CO(0) => \nl_acc_nl_carry__0_n_7\,
      DI(7 downto 0) => nl_res_sva_1(15 downto 8),
      O(7 downto 0) => \NLW_nl_acc_nl_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7) => \nl_acc_nl_carry__0_i_1__0_n_0\,
      S(6) => \nl_acc_nl_carry__0_i_2__0_n_0\,
      S(5) => \nl_acc_nl_carry__0_i_3__0_n_0\,
      S(4) => \nl_acc_nl_carry__0_i_4__0_n_0\,
      S(3) => \nl_acc_nl_carry__0_i_5__0_n_0\,
      S(2) => \nl_acc_nl_carry__0_i_6__0_n_0\,
      S(1) => \nl_acc_nl_carry__0_i_7__0_n_0\,
      S(0) => \nl_acc_nl_carry__0_i_8__0_n_0\
    );
\nl_acc_nl_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_1(15),
      I1 => p_buf_sva_4(15),
      O => \nl_acc_nl_carry__0_i_1__0_n_0\
    );
\nl_acc_nl_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_1(14),
      I1 => p_buf_sva_4(14),
      O => \nl_acc_nl_carry__0_i_2__0_n_0\
    );
\nl_acc_nl_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_1(13),
      I1 => p_buf_sva_4(13),
      O => \nl_acc_nl_carry__0_i_3__0_n_0\
    );
\nl_acc_nl_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_1(12),
      I1 => p_buf_sva_4(12),
      O => \nl_acc_nl_carry__0_i_4__0_n_0\
    );
\nl_acc_nl_carry__0_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_1(11),
      I1 => p_buf_sva_4(11),
      O => \nl_acc_nl_carry__0_i_5__0_n_0\
    );
\nl_acc_nl_carry__0_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_1(10),
      I1 => p_buf_sva_4(10),
      O => \nl_acc_nl_carry__0_i_6__0_n_0\
    );
\nl_acc_nl_carry__0_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_1(9),
      I1 => p_buf_sva_4(9),
      O => \nl_acc_nl_carry__0_i_7__0_n_0\
    );
\nl_acc_nl_carry__0_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_1(8),
      I1 => p_buf_sva_4(8),
      O => \nl_acc_nl_carry__0_i_8__0_n_0\
    );
\nl_acc_nl_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \nl_acc_nl_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \nl_acc_nl_carry__1_n_0\,
      CO(6) => \nl_acc_nl_carry__1_n_1\,
      CO(5) => \nl_acc_nl_carry__1_n_2\,
      CO(4) => \nl_acc_nl_carry__1_n_3\,
      CO(3) => \nl_acc_nl_carry__1_n_4\,
      CO(2) => \nl_acc_nl_carry__1_n_5\,
      CO(1) => \nl_acc_nl_carry__1_n_6\,
      CO(0) => \nl_acc_nl_carry__1_n_7\,
      DI(7 downto 0) => nl_res_sva_1(23 downto 16),
      O(7 downto 0) => \NLW_nl_acc_nl_carry__1_O_UNCONNECTED\(7 downto 0),
      S(7) => \nl_acc_nl_carry__1_i_1_n_0\,
      S(6) => \nl_acc_nl_carry__1_i_2_n_0\,
      S(5) => \nl_acc_nl_carry__1_i_3_n_0\,
      S(4) => \nl_acc_nl_carry__1_i_4_n_0\,
      S(3) => \nl_acc_nl_carry__1_i_5_n_0\,
      S(2) => \nl_acc_nl_carry__1_i_6_n_0\,
      S(1) => \nl_acc_nl_carry__1_i_7_n_0\,
      S(0) => \nl_acc_nl_carry__1_i_8_n_0\
    );
\nl_acc_nl_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_1(23),
      I1 => p_buf_sva_4(23),
      O => \nl_acc_nl_carry__1_i_1_n_0\
    );
\nl_acc_nl_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_1(22),
      I1 => p_buf_sva_4(22),
      O => \nl_acc_nl_carry__1_i_2_n_0\
    );
\nl_acc_nl_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_1(21),
      I1 => p_buf_sva_4(21),
      O => \nl_acc_nl_carry__1_i_3_n_0\
    );
\nl_acc_nl_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_1(20),
      I1 => p_buf_sva_4(20),
      O => \nl_acc_nl_carry__1_i_4_n_0\
    );
\nl_acc_nl_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_1(19),
      I1 => p_buf_sva_4(19),
      O => \nl_acc_nl_carry__1_i_5_n_0\
    );
\nl_acc_nl_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_1(18),
      I1 => p_buf_sva_4(18),
      O => \nl_acc_nl_carry__1_i_6_n_0\
    );
\nl_acc_nl_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_1(17),
      I1 => p_buf_sva_4(17),
      O => \nl_acc_nl_carry__1_i_7_n_0\
    );
\nl_acc_nl_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_1(16),
      I1 => p_buf_sva_4(16),
      O => \nl_acc_nl_carry__1_i_8_n_0\
    );
\nl_acc_nl_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \nl_acc_nl_carry__1_n_0\,
      CI_TOP => '0',
      CO(7) => \nl_acc_nl_carry__2_n_0\,
      CO(6) => \nl_acc_nl_carry__2_n_1\,
      CO(5) => \nl_acc_nl_carry__2_n_2\,
      CO(4) => \nl_acc_nl_carry__2_n_3\,
      CO(3) => \nl_acc_nl_carry__2_n_4\,
      CO(2) => \nl_acc_nl_carry__2_n_5\,
      CO(1) => \nl_acc_nl_carry__2_n_6\,
      CO(0) => \nl_acc_nl_carry__2_n_7\,
      DI(7 downto 0) => nl_res_sva_1(31 downto 24),
      O(7 downto 0) => \NLW_nl_acc_nl_carry__2_O_UNCONNECTED\(7 downto 0),
      S(7) => \nl_acc_nl_carry__2_i_1_n_0\,
      S(6) => \nl_acc_nl_carry__2_i_2_n_0\,
      S(5) => \nl_acc_nl_carry__2_i_3_n_0\,
      S(4) => \nl_acc_nl_carry__2_i_4_n_0\,
      S(3) => \nl_acc_nl_carry__2_i_5_n_0\,
      S(2) => \nl_acc_nl_carry__2_i_6_n_0\,
      S(1) => \nl_acc_nl_carry__2_i_7_n_0\,
      S(0) => \nl_acc_nl_carry__2_i_8_n_0\
    );
\nl_acc_nl_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_1(31),
      I1 => p_buf_sva_4(31),
      O => \nl_acc_nl_carry__2_i_1_n_0\
    );
\nl_acc_nl_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_1(30),
      I1 => p_buf_sva_4(30),
      O => \nl_acc_nl_carry__2_i_2_n_0\
    );
\nl_acc_nl_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_1(29),
      I1 => p_buf_sva_4(29),
      O => \nl_acc_nl_carry__2_i_3_n_0\
    );
\nl_acc_nl_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_1(28),
      I1 => p_buf_sva_4(28),
      O => \nl_acc_nl_carry__2_i_4_n_0\
    );
\nl_acc_nl_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_1(27),
      I1 => p_buf_sva_4(27),
      O => \nl_acc_nl_carry__2_i_5_n_0\
    );
\nl_acc_nl_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_1(26),
      I1 => p_buf_sva_4(26),
      O => \nl_acc_nl_carry__2_i_6_n_0\
    );
\nl_acc_nl_carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_1(25),
      I1 => p_buf_sva_4(25),
      O => \nl_acc_nl_carry__2_i_7_n_0\
    );
\nl_acc_nl_carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_1(24),
      I1 => p_buf_sva_4(24),
      O => \nl_acc_nl_carry__2_i_8_n_0\
    );
\nl_acc_nl_carry__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \nl_acc_nl_carry__2_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_nl_acc_nl_carry__3_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_nl_acc_nl_carry__3_O_UNCONNECTED\(7 downto 1),
      O(0) => acc_nl(32),
      S(7 downto 0) => B"00000001"
    );
\nl_acc_nl_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_1(7),
      I1 => p_buf_sva_4(7),
      O => \nl_acc_nl_carry_i_1__0_n_0\
    );
\nl_acc_nl_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_1(6),
      I1 => p_buf_sva_4(6),
      O => \nl_acc_nl_carry_i_2__0_n_0\
    );
\nl_acc_nl_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_1(5),
      I1 => p_buf_sva_4(5),
      O => \nl_acc_nl_carry_i_3__0_n_0\
    );
\nl_acc_nl_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_1(4),
      I1 => p_buf_sva_4(4),
      O => \nl_acc_nl_carry_i_4__0_n_0\
    );
\nl_acc_nl_carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_1(3),
      I1 => p_buf_sva_4(3),
      O => \nl_acc_nl_carry_i_5__0_n_0\
    );
\nl_acc_nl_carry_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_1(2),
      I1 => p_buf_sva_4(2),
      O => \nl_acc_nl_carry_i_6__0_n_0\
    );
\nl_acc_nl_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_1(1),
      I1 => p_buf_sva_4(1),
      O => \nl_acc_nl_carry_i_7__0_n_0\
    );
\nl_acc_nl_carry_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_1(0),
      I1 => p_buf_sva_4(0),
      O => \nl_acc_nl_carry_i_8__0_n_0\
    );
\nl_if_acc_nl__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \nl_if_acc_nl__0_carry_n_0\,
      CO(6) => \nl_if_acc_nl__0_carry_n_1\,
      CO(5) => \nl_if_acc_nl__0_carry_n_2\,
      CO(4) => \nl_if_acc_nl__0_carry_n_3\,
      CO(3) => \nl_if_acc_nl__0_carry_n_4\,
      CO(2) => \nl_if_acc_nl__0_carry_n_5\,
      CO(1) => \nl_if_acc_nl__0_carry_n_6\,
      CO(0) => \nl_if_acc_nl__0_carry_n_7\,
      DI(7) => mult_core_wait_dp_inst_n_127,
      DI(6) => mult_core_wait_dp_inst_n_128,
      DI(5) => mult_core_wait_dp_inst_n_129,
      DI(4) => mult_core_wait_dp_inst_n_130,
      DI(3) => mult_core_wait_dp_inst_n_131,
      DI(2) => mult_core_wait_dp_inst_n_132,
      DI(1) => mult_core_wait_dp_inst_n_133,
      DI(0) => '1',
      O(7 downto 0) => nl_if_acc_nl(7 downto 0),
      S(7) => mult_core_wait_dp_inst_n_134,
      S(6) => mult_core_wait_dp_inst_n_135,
      S(5) => mult_core_wait_dp_inst_n_136,
      S(4) => mult_core_wait_dp_inst_n_137,
      S(3) => mult_core_wait_dp_inst_n_138,
      S(2) => mult_core_wait_dp_inst_n_139,
      S(1) => mult_core_wait_dp_inst_n_140,
      S(0) => mult_core_wait_dp_inst_n_141
    );
\nl_if_acc_nl__0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \nl_if_acc_nl__0_carry_n_0\,
      CI_TOP => '0',
      CO(7) => \nl_if_acc_nl__0_carry__0_n_0\,
      CO(6) => \nl_if_acc_nl__0_carry__0_n_1\,
      CO(5) => \nl_if_acc_nl__0_carry__0_n_2\,
      CO(4) => \nl_if_acc_nl__0_carry__0_n_3\,
      CO(3) => \nl_if_acc_nl__0_carry__0_n_4\,
      CO(2) => \nl_if_acc_nl__0_carry__0_n_5\,
      CO(1) => \nl_if_acc_nl__0_carry__0_n_6\,
      CO(0) => \nl_if_acc_nl__0_carry__0_n_7\,
      DI(7) => mult_core_wait_dp_inst_n_159,
      DI(6) => mult_core_wait_dp_inst_n_160,
      DI(5) => mult_core_wait_dp_inst_n_161,
      DI(4) => mult_core_wait_dp_inst_n_162,
      DI(3) => mult_core_wait_dp_inst_n_163,
      DI(2) => mult_core_wait_dp_inst_n_164,
      DI(1) => mult_core_wait_dp_inst_n_165,
      DI(0) => mult_core_wait_dp_inst_n_166,
      O(7 downto 0) => nl_if_acc_nl(15 downto 8),
      S(7) => mult_core_wait_dp_inst_n_167,
      S(6) => mult_core_wait_dp_inst_n_168,
      S(5) => mult_core_wait_dp_inst_n_169,
      S(4) => mult_core_wait_dp_inst_n_170,
      S(3) => mult_core_wait_dp_inst_n_171,
      S(2) => mult_core_wait_dp_inst_n_172,
      S(1) => mult_core_wait_dp_inst_n_173,
      S(0) => mult_core_wait_dp_inst_n_174
    );
\nl_if_acc_nl__0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \nl_if_acc_nl__0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \nl_if_acc_nl__0_carry__1_n_0\,
      CO(6) => \nl_if_acc_nl__0_carry__1_n_1\,
      CO(5) => \nl_if_acc_nl__0_carry__1_n_2\,
      CO(4) => \nl_if_acc_nl__0_carry__1_n_3\,
      CO(3) => \nl_if_acc_nl__0_carry__1_n_4\,
      CO(2) => \nl_if_acc_nl__0_carry__1_n_5\,
      CO(1) => \nl_if_acc_nl__0_carry__1_n_6\,
      CO(0) => \nl_if_acc_nl__0_carry__1_n_7\,
      DI(7) => \nl_if_acc_nl__0_carry__1_i_1_n_0\,
      DI(6) => \nl_if_acc_nl__0_carry__1_i_2_n_0\,
      DI(5) => \nl_if_acc_nl__0_carry__1_i_3_n_0\,
      DI(4) => \nl_if_acc_nl__0_carry__1_i_4_n_0\,
      DI(3) => \nl_if_acc_nl__0_carry__1_i_5_n_0\,
      DI(2) => \nl_if_acc_nl__0_carry__1_i_6_n_0\,
      DI(1) => \nl_if_acc_nl__0_carry__1_i_7_n_0\,
      DI(0) => mult_core_wait_dp_inst_n_175,
      O(7 downto 0) => nl_if_acc_nl(23 downto 16),
      S(7) => \nl_if_acc_nl__0_carry__1_i_9_n_0\,
      S(6) => \nl_if_acc_nl__0_carry__1_i_10_n_0\,
      S(5) => \nl_if_acc_nl__0_carry__1_i_11_n_0\,
      S(4) => \nl_if_acc_nl__0_carry__1_i_12_n_0\,
      S(3) => \nl_if_acc_nl__0_carry__1_i_13_n_0\,
      S(2) => \nl_if_acc_nl__0_carry__1_i_14_n_0\,
      S(1) => \nl_if_acc_nl__0_carry__1_i_15_n_0\,
      S(0) => mult_core_wait_dp_inst_n_176
    );
\nl_if_acc_nl__0_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg__1\(6),
      I1 => p_buf_sva_4(22),
      I2 => z_asn_itm_2(22),
      O => \nl_if_acc_nl__0_carry__1_i_1_n_0\
    );
\nl_if_acc_nl__0_carry__1_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg__1\(6),
      I1 => p_buf_sva_4(22),
      I2 => z_asn_itm_2(22),
      I3 => \nl_if_acc_nl__0_carry__1_i_2_n_0\,
      O => \nl_if_acc_nl__0_carry__1_i_10_n_0\
    );
\nl_if_acc_nl__0_carry__1_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg__1\(5),
      I1 => p_buf_sva_4(21),
      I2 => z_asn_itm_2(21),
      I3 => \nl_if_acc_nl__0_carry__1_i_3_n_0\,
      O => \nl_if_acc_nl__0_carry__1_i_11_n_0\
    );
\nl_if_acc_nl__0_carry__1_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg__1\(4),
      I1 => p_buf_sva_4(20),
      I2 => z_asn_itm_2(20),
      I3 => \nl_if_acc_nl__0_carry__1_i_4_n_0\,
      O => \nl_if_acc_nl__0_carry__1_i_12_n_0\
    );
\nl_if_acc_nl__0_carry__1_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg__1\(3),
      I1 => p_buf_sva_4(19),
      I2 => z_asn_itm_2(19),
      I3 => \nl_if_acc_nl__0_carry__1_i_5_n_0\,
      O => \nl_if_acc_nl__0_carry__1_i_13_n_0\
    );
\nl_if_acc_nl__0_carry__1_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg__1\(2),
      I1 => p_buf_sva_4(18),
      I2 => z_asn_itm_2(18),
      I3 => \nl_if_acc_nl__0_carry__1_i_6_n_0\,
      O => \nl_if_acc_nl__0_carry__1_i_14_n_0\
    );
\nl_if_acc_nl__0_carry__1_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg__1\(1),
      I1 => p_buf_sva_4(17),
      I2 => z_asn_itm_2(17),
      I3 => \nl_if_acc_nl__0_carry__1_i_7_n_0\,
      O => \nl_if_acc_nl__0_carry__1_i_15_n_0\
    );
\nl_if_acc_nl__0_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg__1\(5),
      I1 => p_buf_sva_4(21),
      I2 => z_asn_itm_2(21),
      O => \nl_if_acc_nl__0_carry__1_i_2_n_0\
    );
\nl_if_acc_nl__0_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg__1\(4),
      I1 => p_buf_sva_4(20),
      I2 => z_asn_itm_2(20),
      O => \nl_if_acc_nl__0_carry__1_i_3_n_0\
    );
\nl_if_acc_nl__0_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg__1\(3),
      I1 => p_buf_sva_4(19),
      I2 => z_asn_itm_2(19),
      O => \nl_if_acc_nl__0_carry__1_i_4_n_0\
    );
\nl_if_acc_nl__0_carry__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg__1\(2),
      I1 => p_buf_sva_4(18),
      I2 => z_asn_itm_2(18),
      O => \nl_if_acc_nl__0_carry__1_i_5_n_0\
    );
\nl_if_acc_nl__0_carry__1_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg__1\(1),
      I1 => p_buf_sva_4(17),
      I2 => z_asn_itm_2(17),
      O => \nl_if_acc_nl__0_carry__1_i_6_n_0\
    );
\nl_if_acc_nl__0_carry__1_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg__1\(0),
      I1 => p_buf_sva_4(16),
      I2 => z_asn_itm_2(16),
      O => \nl_if_acc_nl__0_carry__1_i_7_n_0\
    );
\nl_if_acc_nl__0_carry__1_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg__1\(7),
      I1 => p_buf_sva_4(23),
      I2 => z_asn_itm_2(23),
      I3 => \nl_if_acc_nl__0_carry__1_i_1_n_0\,
      O => \nl_if_acc_nl__0_carry__1_i_9_n_0\
    );
\nl_if_acc_nl__0_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \nl_if_acc_nl__0_carry__1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_nl_if_acc_nl__0_carry__2_CO_UNCONNECTED\(7),
      CO(6) => \nl_if_acc_nl__0_carry__2_n_1\,
      CO(5) => \nl_if_acc_nl__0_carry__2_n_2\,
      CO(4) => \nl_if_acc_nl__0_carry__2_n_3\,
      CO(3) => \nl_if_acc_nl__0_carry__2_n_4\,
      CO(2) => \nl_if_acc_nl__0_carry__2_n_5\,
      CO(1) => \nl_if_acc_nl__0_carry__2_n_6\,
      CO(0) => \nl_if_acc_nl__0_carry__2_n_7\,
      DI(7) => '0',
      DI(6) => \nl_if_acc_nl__0_carry__2_i_1_n_0\,
      DI(5) => \nl_if_acc_nl__0_carry__2_i_2_n_0\,
      DI(4) => \nl_if_acc_nl__0_carry__2_i_3_n_0\,
      DI(3) => \nl_if_acc_nl__0_carry__2_i_4_n_0\,
      DI(2) => \nl_if_acc_nl__0_carry__2_i_5_n_0\,
      DI(1) => \nl_if_acc_nl__0_carry__2_i_6_n_0\,
      DI(0) => \nl_if_acc_nl__0_carry__2_i_7_n_0\,
      O(7 downto 0) => nl_if_acc_nl(31 downto 24),
      S(7) => \nl_if_acc_nl__0_carry__2_i_8_n_0\,
      S(6) => \nl_if_acc_nl__0_carry__2_i_9_n_0\,
      S(5) => \nl_if_acc_nl__0_carry__2_i_10_n_0\,
      S(4) => \nl_if_acc_nl__0_carry__2_i_11_n_0\,
      S(3) => \nl_if_acc_nl__0_carry__2_i_12_n_0\,
      S(2) => \nl_if_acc_nl__0_carry__2_i_13_n_0\,
      S(1) => \nl_if_acc_nl__0_carry__2_i_14_n_0\,
      S(0) => \nl_if_acc_nl__0_carry__2_i_15_n_0\
    );
\nl_if_acc_nl__0_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg__1\(13),
      I1 => p_buf_sva_4(29),
      I2 => z_asn_itm_2(29),
      O => \nl_if_acc_nl__0_carry__2_i_1_n_0\
    );
\nl_if_acc_nl__0_carry__2_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg__1\(13),
      I1 => p_buf_sva_4(29),
      I2 => z_asn_itm_2(29),
      I3 => \nl_if_acc_nl__0_carry__2_i_2_n_0\,
      O => \nl_if_acc_nl__0_carry__2_i_10_n_0\
    );
\nl_if_acc_nl__0_carry__2_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg__1\(12),
      I1 => p_buf_sva_4(28),
      I2 => z_asn_itm_2(28),
      I3 => \nl_if_acc_nl__0_carry__2_i_3_n_0\,
      O => \nl_if_acc_nl__0_carry__2_i_11_n_0\
    );
\nl_if_acc_nl__0_carry__2_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg__1\(11),
      I1 => p_buf_sva_4(27),
      I2 => z_asn_itm_2(27),
      I3 => \nl_if_acc_nl__0_carry__2_i_4_n_0\,
      O => \nl_if_acc_nl__0_carry__2_i_12_n_0\
    );
\nl_if_acc_nl__0_carry__2_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg__1\(10),
      I1 => p_buf_sva_4(26),
      I2 => z_asn_itm_2(26),
      I3 => \nl_if_acc_nl__0_carry__2_i_5_n_0\,
      O => \nl_if_acc_nl__0_carry__2_i_13_n_0\
    );
\nl_if_acc_nl__0_carry__2_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg__1\(9),
      I1 => p_buf_sva_4(25),
      I2 => z_asn_itm_2(25),
      I3 => \nl_if_acc_nl__0_carry__2_i_6_n_0\,
      O => \nl_if_acc_nl__0_carry__2_i_14_n_0\
    );
\nl_if_acc_nl__0_carry__2_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg__1\(8),
      I1 => p_buf_sva_4(24),
      I2 => z_asn_itm_2(24),
      I3 => \nl_if_acc_nl__0_carry__2_i_7_n_0\,
      O => \nl_if_acc_nl__0_carry__2_i_15_n_0\
    );
\nl_if_acc_nl__0_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg__1\(12),
      I1 => p_buf_sva_4(28),
      I2 => z_asn_itm_2(28),
      O => \nl_if_acc_nl__0_carry__2_i_2_n_0\
    );
\nl_if_acc_nl__0_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg__1\(11),
      I1 => p_buf_sva_4(27),
      I2 => z_asn_itm_2(27),
      O => \nl_if_acc_nl__0_carry__2_i_3_n_0\
    );
\nl_if_acc_nl__0_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg__1\(10),
      I1 => p_buf_sva_4(26),
      I2 => z_asn_itm_2(26),
      O => \nl_if_acc_nl__0_carry__2_i_4_n_0\
    );
\nl_if_acc_nl__0_carry__2_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg__1\(9),
      I1 => p_buf_sva_4(25),
      I2 => z_asn_itm_2(25),
      O => \nl_if_acc_nl__0_carry__2_i_5_n_0\
    );
\nl_if_acc_nl__0_carry__2_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg__1\(8),
      I1 => p_buf_sva_4(24),
      I2 => z_asn_itm_2(24),
      O => \nl_if_acc_nl__0_carry__2_i_6_n_0\
    );
\nl_if_acc_nl__0_carry__2_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \z_mul_cmp_1_z_oreg_reg__1\(7),
      I1 => p_buf_sva_4(23),
      I2 => z_asn_itm_2(23),
      O => \nl_if_acc_nl__0_carry__2_i_7_n_0\
    );
\nl_if_acc_nl__0_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => z_asn_itm_2(30),
      I1 => p_buf_sva_4(30),
      I2 => \z_mul_cmp_1_z_oreg_reg__1\(14),
      I3 => p_buf_sva_4(31),
      I4 => \z_mul_cmp_1_z_oreg_reg__1\(15),
      I5 => z_asn_itm_2(31),
      O => \nl_if_acc_nl__0_carry__2_i_8_n_0\
    );
\nl_if_acc_nl__0_carry__2_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \nl_if_acc_nl__0_carry__2_i_1_n_0\,
      I1 => p_buf_sva_4(30),
      I2 => \z_mul_cmp_1_z_oreg_reg__1\(14),
      I3 => z_asn_itm_2(30),
      O => \nl_if_acc_nl__0_carry__2_i_9_n_0\
    );
nl_res_sva_1_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => nl_res_sva_1_carry_n_0,
      CO(6) => nl_res_sva_1_carry_n_1,
      CO(5) => nl_res_sva_1_carry_n_2,
      CO(4) => nl_res_sva_1_carry_n_3,
      CO(3) => nl_res_sva_1_carry_n_4,
      CO(2) => nl_res_sva_1_carry_n_5,
      CO(1) => nl_res_sva_1_carry_n_6,
      CO(0) => nl_res_sva_1_carry_n_7,
      DI(7 downto 0) => z_asn_itm_2(7 downto 0),
      O(7 downto 0) => nl_res_sva_1(7 downto 0),
      S(7) => mult_core_wait_dp_inst_n_110,
      S(6) => mult_core_wait_dp_inst_n_111,
      S(5) => mult_core_wait_dp_inst_n_112,
      S(4) => mult_core_wait_dp_inst_n_113,
      S(3) => mult_core_wait_dp_inst_n_114,
      S(2) => mult_core_wait_dp_inst_n_115,
      S(1) => mult_core_wait_dp_inst_n_116,
      S(0) => mult_core_wait_dp_inst_n_117
    );
\nl_res_sva_1_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => nl_res_sva_1_carry_n_0,
      CI_TOP => '0',
      CO(7) => \nl_res_sva_1_carry__0_n_0\,
      CO(6) => \nl_res_sva_1_carry__0_n_1\,
      CO(5) => \nl_res_sva_1_carry__0_n_2\,
      CO(4) => \nl_res_sva_1_carry__0_n_3\,
      CO(3) => \nl_res_sva_1_carry__0_n_4\,
      CO(2) => \nl_res_sva_1_carry__0_n_5\,
      CO(1) => \nl_res_sva_1_carry__0_n_6\,
      CO(0) => \nl_res_sva_1_carry__0_n_7\,
      DI(7 downto 0) => z_asn_itm_2(15 downto 8),
      O(7 downto 0) => nl_res_sva_1(15 downto 8),
      S(7) => mult_core_wait_dp_inst_n_118,
      S(6) => mult_core_wait_dp_inst_n_119,
      S(5) => mult_core_wait_dp_inst_n_120,
      S(4) => mult_core_wait_dp_inst_n_121,
      S(3) => mult_core_wait_dp_inst_n_122,
      S(2) => mult_core_wait_dp_inst_n_123,
      S(1) => mult_core_wait_dp_inst_n_124,
      S(0) => mult_core_wait_dp_inst_n_125
    );
\nl_res_sva_1_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \nl_res_sva_1_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \nl_res_sva_1_carry__1_n_0\,
      CO(6) => \nl_res_sva_1_carry__1_n_1\,
      CO(5) => \nl_res_sva_1_carry__1_n_2\,
      CO(4) => \nl_res_sva_1_carry__1_n_3\,
      CO(3) => \nl_res_sva_1_carry__1_n_4\,
      CO(2) => \nl_res_sva_1_carry__1_n_5\,
      CO(1) => \nl_res_sva_1_carry__1_n_6\,
      CO(0) => \nl_res_sva_1_carry__1_n_7\,
      DI(7 downto 0) => z_asn_itm_2(23 downto 16),
      O(7 downto 0) => nl_res_sva_1(23 downto 16),
      S(7) => \nl_res_sva_1_carry__1_i_1_n_0\,
      S(6) => \nl_res_sva_1_carry__1_i_2_n_0\,
      S(5) => \nl_res_sva_1_carry__1_i_3_n_0\,
      S(4) => \nl_res_sva_1_carry__1_i_4_n_0\,
      S(3) => \nl_res_sva_1_carry__1_i_5_n_0\,
      S(2) => \nl_res_sva_1_carry__1_i_6_n_0\,
      S(1) => \nl_res_sva_1_carry__1_i_7_n_0\,
      S(0) => \nl_res_sva_1_carry__1_i_8_n_0\
    );
\nl_res_sva_1_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z_asn_itm_2(23),
      I1 => \z_mul_cmp_1_z_oreg_reg__1\(7),
      O => \nl_res_sva_1_carry__1_i_1_n_0\
    );
\nl_res_sva_1_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z_asn_itm_2(22),
      I1 => \z_mul_cmp_1_z_oreg_reg__1\(6),
      O => \nl_res_sva_1_carry__1_i_2_n_0\
    );
\nl_res_sva_1_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z_asn_itm_2(21),
      I1 => \z_mul_cmp_1_z_oreg_reg__1\(5),
      O => \nl_res_sva_1_carry__1_i_3_n_0\
    );
\nl_res_sva_1_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z_asn_itm_2(20),
      I1 => \z_mul_cmp_1_z_oreg_reg__1\(4),
      O => \nl_res_sva_1_carry__1_i_4_n_0\
    );
\nl_res_sva_1_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z_asn_itm_2(19),
      I1 => \z_mul_cmp_1_z_oreg_reg__1\(3),
      O => \nl_res_sva_1_carry__1_i_5_n_0\
    );
\nl_res_sva_1_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z_asn_itm_2(18),
      I1 => \z_mul_cmp_1_z_oreg_reg__1\(2),
      O => \nl_res_sva_1_carry__1_i_6_n_0\
    );
\nl_res_sva_1_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z_asn_itm_2(17),
      I1 => \z_mul_cmp_1_z_oreg_reg__1\(1),
      O => \nl_res_sva_1_carry__1_i_7_n_0\
    );
\nl_res_sva_1_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z_asn_itm_2(16),
      I1 => \z_mul_cmp_1_z_oreg_reg__1\(0),
      O => \nl_res_sva_1_carry__1_i_8_n_0\
    );
\nl_res_sva_1_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \nl_res_sva_1_carry__1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_nl_res_sva_1_carry__2_CO_UNCONNECTED\(7),
      CO(6) => \nl_res_sva_1_carry__2_n_1\,
      CO(5) => \nl_res_sva_1_carry__2_n_2\,
      CO(4) => \nl_res_sva_1_carry__2_n_3\,
      CO(3) => \nl_res_sva_1_carry__2_n_4\,
      CO(2) => \nl_res_sva_1_carry__2_n_5\,
      CO(1) => \nl_res_sva_1_carry__2_n_6\,
      CO(0) => \nl_res_sva_1_carry__2_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => z_asn_itm_2(30 downto 24),
      O(7 downto 0) => nl_res_sva_1(31 downto 24),
      S(7) => \nl_res_sva_1_carry__2_i_1_n_0\,
      S(6) => \nl_res_sva_1_carry__2_i_2_n_0\,
      S(5) => \nl_res_sva_1_carry__2_i_3_n_0\,
      S(4) => \nl_res_sva_1_carry__2_i_4_n_0\,
      S(3) => \nl_res_sva_1_carry__2_i_5_n_0\,
      S(2) => \nl_res_sva_1_carry__2_i_6_n_0\,
      S(1) => \nl_res_sva_1_carry__2_i_7_n_0\,
      S(0) => \nl_res_sva_1_carry__2_i_8_n_0\
    );
\nl_res_sva_1_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z_asn_itm_2(31),
      I1 => \z_mul_cmp_1_z_oreg_reg__1\(15),
      O => \nl_res_sva_1_carry__2_i_1_n_0\
    );
\nl_res_sva_1_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z_asn_itm_2(30),
      I1 => \z_mul_cmp_1_z_oreg_reg__1\(14),
      O => \nl_res_sva_1_carry__2_i_2_n_0\
    );
\nl_res_sva_1_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z_asn_itm_2(29),
      I1 => \z_mul_cmp_1_z_oreg_reg__1\(13),
      O => \nl_res_sva_1_carry__2_i_3_n_0\
    );
\nl_res_sva_1_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z_asn_itm_2(28),
      I1 => \z_mul_cmp_1_z_oreg_reg__1\(12),
      O => \nl_res_sva_1_carry__2_i_4_n_0\
    );
\nl_res_sva_1_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z_asn_itm_2(27),
      I1 => \z_mul_cmp_1_z_oreg_reg__1\(11),
      O => \nl_res_sva_1_carry__2_i_5_n_0\
    );
\nl_res_sva_1_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z_asn_itm_2(26),
      I1 => \z_mul_cmp_1_z_oreg_reg__1\(10),
      O => \nl_res_sva_1_carry__2_i_6_n_0\
    );
\nl_res_sva_1_carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z_asn_itm_2(25),
      I1 => \z_mul_cmp_1_z_oreg_reg__1\(9),
      O => \nl_res_sva_1_carry__2_i_7_n_0\
    );
\nl_res_sva_1_carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z_asn_itm_2(24),
      I1 => \z_mul_cmp_1_z_oreg_reg__1\(8),
      O => \nl_res_sva_1_carry__2_i_8_n_0\
    );
\p_buf_sva_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_buf_sva_1_reg[31]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\p_buf_sva_1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_buf_sva_1_reg[31]_0\(10),
      Q => \^q\(10),
      R => '0'
    );
\p_buf_sva_1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_buf_sva_1_reg[31]_0\(11),
      Q => \^q\(11),
      R => '0'
    );
\p_buf_sva_1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_buf_sva_1_reg[31]_0\(12),
      Q => \^q\(12),
      R => '0'
    );
\p_buf_sva_1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_buf_sva_1_reg[31]_0\(13),
      Q => \^q\(13),
      R => '0'
    );
\p_buf_sva_1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_buf_sva_1_reg[31]_0\(14),
      Q => \^q\(14),
      R => '0'
    );
\p_buf_sva_1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_buf_sva_1_reg[31]_0\(15),
      Q => \^q\(15),
      R => '0'
    );
\p_buf_sva_1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_buf_sva_1_reg[31]_0\(16),
      Q => \^q\(16),
      R => '0'
    );
\p_buf_sva_1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_buf_sva_1_reg[31]_0\(17),
      Q => p_buf_sva_1(17),
      R => '0'
    );
\p_buf_sva_1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_buf_sva_1_reg[31]_0\(18),
      Q => p_buf_sva_1(18),
      R => '0'
    );
\p_buf_sva_1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_buf_sva_1_reg[31]_0\(19),
      Q => p_buf_sva_1(19),
      R => '0'
    );
\p_buf_sva_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_buf_sva_1_reg[31]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\p_buf_sva_1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_buf_sva_1_reg[31]_0\(20),
      Q => p_buf_sva_1(20),
      R => '0'
    );
\p_buf_sva_1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_buf_sva_1_reg[31]_0\(21),
      Q => p_buf_sva_1(21),
      R => '0'
    );
\p_buf_sva_1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_buf_sva_1_reg[31]_0\(22),
      Q => p_buf_sva_1(22),
      R => '0'
    );
\p_buf_sva_1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_buf_sva_1_reg[31]_0\(23),
      Q => p_buf_sva_1(23),
      R => '0'
    );
\p_buf_sva_1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_buf_sva_1_reg[31]_0\(24),
      Q => p_buf_sva_1(24),
      R => '0'
    );
\p_buf_sva_1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_buf_sva_1_reg[31]_0\(25),
      Q => p_buf_sva_1(25),
      R => '0'
    );
\p_buf_sva_1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_buf_sva_1_reg[31]_0\(26),
      Q => p_buf_sva_1(26),
      R => '0'
    );
\p_buf_sva_1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_buf_sva_1_reg[31]_0\(27),
      Q => p_buf_sva_1(27),
      R => '0'
    );
\p_buf_sva_1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_buf_sva_1_reg[31]_0\(28),
      Q => p_buf_sva_1(28),
      R => '0'
    );
\p_buf_sva_1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_buf_sva_1_reg[31]_0\(29),
      Q => p_buf_sva_1(29),
      R => '0'
    );
\p_buf_sva_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_buf_sva_1_reg[31]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\p_buf_sva_1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_buf_sva_1_reg[31]_0\(30),
      Q => p_buf_sva_1(30),
      R => '0'
    );
\p_buf_sva_1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_buf_sva_1_reg[31]_0\(31),
      Q => p_buf_sva_1(31),
      R => '0'
    );
\p_buf_sva_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_buf_sva_1_reg[31]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\p_buf_sva_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_buf_sva_1_reg[31]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\p_buf_sva_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_buf_sva_1_reg[31]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\p_buf_sva_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_buf_sva_1_reg[31]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\p_buf_sva_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_buf_sva_1_reg[31]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\p_buf_sva_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_buf_sva_1_reg[31]_0\(8),
      Q => \^q\(8),
      R => '0'
    );
\p_buf_sva_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_buf_sva_1_reg[31]_0\(9),
      Q => \^q\(9),
      R => '0'
    );
\p_buf_sva_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_vzout_0\,
      D => \^q\(0),
      Q => p_buf_sva_2(0),
      R => '0'
    );
\p_buf_sva_2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_vzout_0\,
      D => \^q\(10),
      Q => p_buf_sva_2(10),
      R => '0'
    );
\p_buf_sva_2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_vzout_0\,
      D => \^q\(11),
      Q => p_buf_sva_2(11),
      R => '0'
    );
\p_buf_sva_2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_vzout_0\,
      D => \^q\(12),
      Q => p_buf_sva_2(12),
      R => '0'
    );
\p_buf_sva_2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_vzout_0\,
      D => \^q\(13),
      Q => p_buf_sva_2(13),
      R => '0'
    );
\p_buf_sva_2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_vzout_0\,
      D => \^q\(14),
      Q => p_buf_sva_2(14),
      R => '0'
    );
\p_buf_sva_2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_vzout_0\,
      D => \^q\(15),
      Q => p_buf_sva_2(15),
      R => '0'
    );
\p_buf_sva_2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_vzout_0\,
      D => \^q\(16),
      Q => p_buf_sva_2(16),
      R => '0'
    );
\p_buf_sva_2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_vzout_0\,
      D => p_buf_sva_1(17),
      Q => p_buf_sva_2(17),
      R => '0'
    );
\p_buf_sva_2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_vzout_0\,
      D => p_buf_sva_1(18),
      Q => p_buf_sva_2(18),
      R => '0'
    );
\p_buf_sva_2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_vzout_0\,
      D => p_buf_sva_1(19),
      Q => p_buf_sva_2(19),
      R => '0'
    );
\p_buf_sva_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_vzout_0\,
      D => \^q\(1),
      Q => p_buf_sva_2(1),
      R => '0'
    );
\p_buf_sva_2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_vzout_0\,
      D => p_buf_sva_1(20),
      Q => p_buf_sva_2(20),
      R => '0'
    );
\p_buf_sva_2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_vzout_0\,
      D => p_buf_sva_1(21),
      Q => p_buf_sva_2(21),
      R => '0'
    );
\p_buf_sva_2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_vzout_0\,
      D => p_buf_sva_1(22),
      Q => p_buf_sva_2(22),
      R => '0'
    );
\p_buf_sva_2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_vzout_0\,
      D => p_buf_sva_1(23),
      Q => p_buf_sva_2(23),
      R => '0'
    );
\p_buf_sva_2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_vzout_0\,
      D => p_buf_sva_1(24),
      Q => p_buf_sva_2(24),
      R => '0'
    );
\p_buf_sva_2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_vzout_0\,
      D => p_buf_sva_1(25),
      Q => p_buf_sva_2(25),
      R => '0'
    );
\p_buf_sva_2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_vzout_0\,
      D => p_buf_sva_1(26),
      Q => p_buf_sva_2(26),
      R => '0'
    );
\p_buf_sva_2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_vzout_0\,
      D => p_buf_sva_1(27),
      Q => p_buf_sva_2(27),
      R => '0'
    );
\p_buf_sva_2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_vzout_0\,
      D => p_buf_sva_1(28),
      Q => p_buf_sva_2(28),
      R => '0'
    );
\p_buf_sva_2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_vzout_0\,
      D => p_buf_sva_1(29),
      Q => p_buf_sva_2(29),
      R => '0'
    );
\p_buf_sva_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_vzout_0\,
      D => \^q\(2),
      Q => p_buf_sva_2(2),
      R => '0'
    );
\p_buf_sva_2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_vzout_0\,
      D => p_buf_sva_1(30),
      Q => p_buf_sva_2(30),
      R => '0'
    );
\p_buf_sva_2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_vzout_0\,
      D => p_buf_sva_1(31),
      Q => p_buf_sva_2(31),
      R => '0'
    );
\p_buf_sva_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_vzout_0\,
      D => \^q\(3),
      Q => p_buf_sva_2(3),
      R => '0'
    );
\p_buf_sva_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_vzout_0\,
      D => \^q\(4),
      Q => p_buf_sva_2(4),
      R => '0'
    );
\p_buf_sva_2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_vzout_0\,
      D => \^q\(5),
      Q => p_buf_sva_2(5),
      R => '0'
    );
\p_buf_sva_2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_vzout_0\,
      D => \^q\(6),
      Q => p_buf_sva_2(6),
      R => '0'
    );
\p_buf_sva_2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_vzout_0\,
      D => \^q\(7),
      Q => p_buf_sva_2(7),
      R => '0'
    );
\p_buf_sva_2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_vzout_0\,
      D => \^q\(8),
      Q => p_buf_sva_2(8),
      R => '0'
    );
\p_buf_sva_2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_vzout_0\,
      D => \^q\(9),
      Q => p_buf_sva_2(9),
      R => '0'
    );
\p_buf_sva_4[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB0000000000000"
    )
        port map (
      I0 => complete_rsc_vzout,
      I1 => \p_buf_sva_2_reg[31]_0\,
      I2 => or_61_rmff,
      I3 => reg_ensig_cgo_cse,
      I4 => asn_itm_3,
      I5 => main_stage_0_4,
      O => p_and_cse
    );
\p_buf_sva_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_mul_cmp_1_b(0),
      Q => p_buf_sva_4(0),
      R => '0'
    );
\p_buf_sva_4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_mul_cmp_1_b(10),
      Q => p_buf_sva_4(10),
      R => '0'
    );
\p_buf_sva_4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_mul_cmp_1_b(11),
      Q => p_buf_sva_4(11),
      R => '0'
    );
\p_buf_sva_4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_mul_cmp_1_b(12),
      Q => p_buf_sva_4(12),
      R => '0'
    );
\p_buf_sva_4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_mul_cmp_1_b(13),
      Q => p_buf_sva_4(13),
      R => '0'
    );
\p_buf_sva_4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_mul_cmp_1_b(14),
      Q => p_buf_sva_4(14),
      R => '0'
    );
\p_buf_sva_4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_mul_cmp_1_b(15),
      Q => p_buf_sva_4(15),
      R => '0'
    );
\p_buf_sva_4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_mul_cmp_1_b(16),
      Q => p_buf_sva_4(16),
      R => '0'
    );
\p_buf_sva_4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_mul_cmp_1_b(17),
      Q => p_buf_sva_4(17),
      R => '0'
    );
\p_buf_sva_4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_mul_cmp_1_b(18),
      Q => p_buf_sva_4(18),
      R => '0'
    );
\p_buf_sva_4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_mul_cmp_1_b(19),
      Q => p_buf_sva_4(19),
      R => '0'
    );
\p_buf_sva_4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_mul_cmp_1_b(1),
      Q => p_buf_sva_4(1),
      R => '0'
    );
\p_buf_sva_4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_mul_cmp_1_b(20),
      Q => p_buf_sva_4(20),
      R => '0'
    );
\p_buf_sva_4_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_mul_cmp_1_b(21),
      Q => p_buf_sva_4(21),
      R => '0'
    );
\p_buf_sva_4_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_mul_cmp_1_b(22),
      Q => p_buf_sva_4(22),
      R => '0'
    );
\p_buf_sva_4_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_mul_cmp_1_b(23),
      Q => p_buf_sva_4(23),
      R => '0'
    );
\p_buf_sva_4_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_mul_cmp_1_b(24),
      Q => p_buf_sva_4(24),
      R => '0'
    );
\p_buf_sva_4_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_mul_cmp_1_b(25),
      Q => p_buf_sva_4(25),
      R => '0'
    );
\p_buf_sva_4_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_mul_cmp_1_b(26),
      Q => p_buf_sva_4(26),
      R => '0'
    );
\p_buf_sva_4_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_mul_cmp_1_b(27),
      Q => p_buf_sva_4(27),
      R => '0'
    );
\p_buf_sva_4_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_mul_cmp_1_b(28),
      Q => p_buf_sva_4(28),
      R => '0'
    );
\p_buf_sva_4_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_mul_cmp_1_b(29),
      Q => p_buf_sva_4(29),
      R => '0'
    );
\p_buf_sva_4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_mul_cmp_1_b(2),
      Q => p_buf_sva_4(2),
      R => '0'
    );
\p_buf_sva_4_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_mul_cmp_1_b(30),
      Q => p_buf_sva_4(30),
      R => '0'
    );
\p_buf_sva_4_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_mul_cmp_1_b(31),
      Q => p_buf_sva_4(31),
      R => '0'
    );
\p_buf_sva_4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_mul_cmp_1_b(3),
      Q => p_buf_sva_4(3),
      R => '0'
    );
\p_buf_sva_4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_mul_cmp_1_b(4),
      Q => p_buf_sva_4(4),
      R => '0'
    );
\p_buf_sva_4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_mul_cmp_1_b(5),
      Q => p_buf_sva_4(5),
      R => '0'
    );
\p_buf_sva_4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_mul_cmp_1_b(6),
      Q => p_buf_sva_4(6),
      R => '0'
    );
\p_buf_sva_4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_mul_cmp_1_b(7),
      Q => p_buf_sva_4(7),
      R => '0'
    );
\p_buf_sva_4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_mul_cmp_1_b(8),
      Q => p_buf_sva_4(8),
      R => '0'
    );
\p_buf_sva_4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_mul_cmp_1_b(9),
      Q => p_buf_sva_4(9),
      R => '0'
    );
\return_rsci_d[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nl_res_sva_1(0),
      I1 => acc_nl(32),
      I2 => nl_if_acc_nl(0),
      O => MUX_v_32_2_2_return(0)
    );
\return_rsci_d[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nl_res_sva_1(10),
      I1 => acc_nl(32),
      I2 => nl_if_acc_nl(10),
      O => MUX_v_32_2_2_return(10)
    );
\return_rsci_d[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nl_res_sva_1(11),
      I1 => acc_nl(32),
      I2 => nl_if_acc_nl(11),
      O => MUX_v_32_2_2_return(11)
    );
\return_rsci_d[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nl_res_sva_1(12),
      I1 => acc_nl(32),
      I2 => nl_if_acc_nl(12),
      O => MUX_v_32_2_2_return(12)
    );
\return_rsci_d[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nl_res_sva_1(13),
      I1 => acc_nl(32),
      I2 => nl_if_acc_nl(13),
      O => MUX_v_32_2_2_return(13)
    );
\return_rsci_d[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nl_res_sva_1(14),
      I1 => acc_nl(32),
      I2 => nl_if_acc_nl(14),
      O => MUX_v_32_2_2_return(14)
    );
\return_rsci_d[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nl_res_sva_1(15),
      I1 => acc_nl(32),
      I2 => nl_if_acc_nl(15),
      O => MUX_v_32_2_2_return(15)
    );
\return_rsci_d[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nl_res_sva_1(16),
      I1 => acc_nl(32),
      I2 => nl_if_acc_nl(16),
      O => MUX_v_32_2_2_return(16)
    );
\return_rsci_d[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nl_res_sva_1(17),
      I1 => acc_nl(32),
      I2 => nl_if_acc_nl(17),
      O => MUX_v_32_2_2_return(17)
    );
\return_rsci_d[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nl_res_sva_1(18),
      I1 => acc_nl(32),
      I2 => nl_if_acc_nl(18),
      O => MUX_v_32_2_2_return(18)
    );
\return_rsci_d[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nl_res_sva_1(19),
      I1 => acc_nl(32),
      I2 => nl_if_acc_nl(19),
      O => MUX_v_32_2_2_return(19)
    );
\return_rsci_d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nl_res_sva_1(1),
      I1 => acc_nl(32),
      I2 => nl_if_acc_nl(1),
      O => MUX_v_32_2_2_return(1)
    );
\return_rsci_d[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nl_res_sva_1(20),
      I1 => acc_nl(32),
      I2 => nl_if_acc_nl(20),
      O => MUX_v_32_2_2_return(20)
    );
\return_rsci_d[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nl_res_sva_1(21),
      I1 => acc_nl(32),
      I2 => nl_if_acc_nl(21),
      O => MUX_v_32_2_2_return(21)
    );
\return_rsci_d[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nl_res_sva_1(22),
      I1 => acc_nl(32),
      I2 => nl_if_acc_nl(22),
      O => MUX_v_32_2_2_return(22)
    );
\return_rsci_d[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nl_res_sva_1(23),
      I1 => acc_nl(32),
      I2 => nl_if_acc_nl(23),
      O => MUX_v_32_2_2_return(23)
    );
\return_rsci_d[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nl_res_sva_1(24),
      I1 => acc_nl(32),
      I2 => nl_if_acc_nl(24),
      O => MUX_v_32_2_2_return(24)
    );
\return_rsci_d[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nl_res_sva_1(25),
      I1 => acc_nl(32),
      I2 => nl_if_acc_nl(25),
      O => MUX_v_32_2_2_return(25)
    );
\return_rsci_d[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nl_res_sva_1(26),
      I1 => acc_nl(32),
      I2 => nl_if_acc_nl(26),
      O => MUX_v_32_2_2_return(26)
    );
\return_rsci_d[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nl_res_sva_1(27),
      I1 => acc_nl(32),
      I2 => nl_if_acc_nl(27),
      O => MUX_v_32_2_2_return(27)
    );
\return_rsci_d[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nl_res_sva_1(28),
      I1 => acc_nl(32),
      I2 => nl_if_acc_nl(28),
      O => MUX_v_32_2_2_return(28)
    );
\return_rsci_d[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nl_res_sva_1(29),
      I1 => acc_nl(32),
      I2 => nl_if_acc_nl(29),
      O => MUX_v_32_2_2_return(29)
    );
\return_rsci_d[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nl_res_sva_1(2),
      I1 => acc_nl(32),
      I2 => nl_if_acc_nl(2),
      O => MUX_v_32_2_2_return(2)
    );
\return_rsci_d[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nl_res_sva_1(30),
      I1 => acc_nl(32),
      I2 => nl_if_acc_nl(30),
      O => MUX_v_32_2_2_return(30)
    );
\return_rsci_d[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nl_res_sva_1(31),
      I1 => acc_nl(32),
      I2 => nl_if_acc_nl(31),
      O => MUX_v_32_2_2_return(31)
    );
\return_rsci_d[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nl_res_sva_1(3),
      I1 => acc_nl(32),
      I2 => nl_if_acc_nl(3),
      O => MUX_v_32_2_2_return(3)
    );
\return_rsci_d[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nl_res_sva_1(4),
      I1 => acc_nl(32),
      I2 => nl_if_acc_nl(4),
      O => MUX_v_32_2_2_return(4)
    );
\return_rsci_d[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nl_res_sva_1(5),
      I1 => acc_nl(32),
      I2 => nl_if_acc_nl(5),
      O => MUX_v_32_2_2_return(5)
    );
\return_rsci_d[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nl_res_sva_1(6),
      I1 => acc_nl(32),
      I2 => nl_if_acc_nl(6),
      O => MUX_v_32_2_2_return(6)
    );
\return_rsci_d[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nl_res_sva_1(7),
      I1 => acc_nl(32),
      I2 => nl_if_acc_nl(7),
      O => MUX_v_32_2_2_return(7)
    );
\return_rsci_d[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nl_res_sva_1(8),
      I1 => acc_nl(32),
      I2 => nl_if_acc_nl(8),
      O => MUX_v_32_2_2_return(8)
    );
\return_rsci_d[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nl_res_sva_1(9),
      I1 => acc_nl(32),
      I2 => nl_if_acc_nl(9),
      O => MUX_v_32_2_2_return(9)
    );
\return_rsci_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => MUX_v_32_2_2_return(0),
      Q => mult_cmp_return_rsc_z(0),
      R => '0'
    );
\return_rsci_d_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => MUX_v_32_2_2_return(10),
      Q => mult_cmp_return_rsc_z(10),
      R => '0'
    );
\return_rsci_d_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => MUX_v_32_2_2_return(11),
      Q => mult_cmp_return_rsc_z(11),
      R => '0'
    );
\return_rsci_d_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => MUX_v_32_2_2_return(12),
      Q => mult_cmp_return_rsc_z(12),
      R => '0'
    );
\return_rsci_d_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => MUX_v_32_2_2_return(13),
      Q => mult_cmp_return_rsc_z(13),
      R => '0'
    );
\return_rsci_d_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => MUX_v_32_2_2_return(14),
      Q => mult_cmp_return_rsc_z(14),
      R => '0'
    );
\return_rsci_d_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => MUX_v_32_2_2_return(15),
      Q => mult_cmp_return_rsc_z(15),
      R => '0'
    );
\return_rsci_d_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => MUX_v_32_2_2_return(16),
      Q => mult_cmp_return_rsc_z(16),
      R => '0'
    );
\return_rsci_d_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => MUX_v_32_2_2_return(17),
      Q => mult_cmp_return_rsc_z(17),
      R => '0'
    );
\return_rsci_d_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => MUX_v_32_2_2_return(18),
      Q => mult_cmp_return_rsc_z(18),
      R => '0'
    );
\return_rsci_d_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => MUX_v_32_2_2_return(19),
      Q => mult_cmp_return_rsc_z(19),
      R => '0'
    );
\return_rsci_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => MUX_v_32_2_2_return(1),
      Q => mult_cmp_return_rsc_z(1),
      R => '0'
    );
\return_rsci_d_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => MUX_v_32_2_2_return(20),
      Q => mult_cmp_return_rsc_z(20),
      R => '0'
    );
\return_rsci_d_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => MUX_v_32_2_2_return(21),
      Q => mult_cmp_return_rsc_z(21),
      R => '0'
    );
\return_rsci_d_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => MUX_v_32_2_2_return(22),
      Q => mult_cmp_return_rsc_z(22),
      R => '0'
    );
\return_rsci_d_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => MUX_v_32_2_2_return(23),
      Q => mult_cmp_return_rsc_z(23),
      R => '0'
    );
\return_rsci_d_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => MUX_v_32_2_2_return(24),
      Q => mult_cmp_return_rsc_z(24),
      R => '0'
    );
\return_rsci_d_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => MUX_v_32_2_2_return(25),
      Q => mult_cmp_return_rsc_z(25),
      R => '0'
    );
\return_rsci_d_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => MUX_v_32_2_2_return(26),
      Q => mult_cmp_return_rsc_z(26),
      R => '0'
    );
\return_rsci_d_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => MUX_v_32_2_2_return(27),
      Q => mult_cmp_return_rsc_z(27),
      R => '0'
    );
\return_rsci_d_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => MUX_v_32_2_2_return(28),
      Q => mult_cmp_return_rsc_z(28),
      R => '0'
    );
\return_rsci_d_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => MUX_v_32_2_2_return(29),
      Q => mult_cmp_return_rsc_z(29),
      R => '0'
    );
\return_rsci_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => MUX_v_32_2_2_return(2),
      Q => mult_cmp_return_rsc_z(2),
      R => '0'
    );
\return_rsci_d_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => MUX_v_32_2_2_return(30),
      Q => mult_cmp_return_rsc_z(30),
      R => '0'
    );
\return_rsci_d_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => MUX_v_32_2_2_return(31),
      Q => mult_cmp_return_rsc_z(31),
      R => '0'
    );
\return_rsci_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => MUX_v_32_2_2_return(3),
      Q => mult_cmp_return_rsc_z(3),
      R => '0'
    );
\return_rsci_d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => MUX_v_32_2_2_return(4),
      Q => mult_cmp_return_rsc_z(4),
      R => '0'
    );
\return_rsci_d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => MUX_v_32_2_2_return(5),
      Q => mult_cmp_return_rsc_z(5),
      R => '0'
    );
\return_rsci_d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => MUX_v_32_2_2_return(6),
      Q => mult_cmp_return_rsc_z(6),
      R => '0'
    );
\return_rsci_d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => MUX_v_32_2_2_return(7),
      Q => mult_cmp_return_rsc_z(7),
      R => '0'
    );
\return_rsci_d_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => MUX_v_32_2_2_return(8),
      Q => mult_cmp_return_rsc_z(8),
      R => '0'
    );
\return_rsci_d_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => MUX_v_32_2_2_return(9),
      Q => mult_cmp_return_rsc_z(9),
      R => '0'
    );
\vec_rsc_0_7_d[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mult_cmp_return_rsc_z(0),
      I1 => \vec_rsc_0_7_d[0]\(1),
      I2 => \vec_rsc_0_7_d[31]\(0),
      O => vec_rsc_0_7_d(0)
    );
\vec_rsc_0_7_d[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mult_cmp_return_rsc_z(10),
      I1 => \vec_rsc_0_7_d[0]\(1),
      I2 => \vec_rsc_0_7_d[31]\(10),
      O => vec_rsc_0_7_d(10)
    );
\vec_rsc_0_7_d[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mult_cmp_return_rsc_z(11),
      I1 => \vec_rsc_0_7_d[0]\(1),
      I2 => \vec_rsc_0_7_d[31]\(11),
      O => vec_rsc_0_7_d(11)
    );
\vec_rsc_0_7_d[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mult_cmp_return_rsc_z(12),
      I1 => \vec_rsc_0_7_d[0]\(1),
      I2 => \vec_rsc_0_7_d[31]\(12),
      O => vec_rsc_0_7_d(12)
    );
\vec_rsc_0_7_d[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mult_cmp_return_rsc_z(13),
      I1 => \vec_rsc_0_7_d[0]\(1),
      I2 => \vec_rsc_0_7_d[31]\(13),
      O => vec_rsc_0_7_d(13)
    );
\vec_rsc_0_7_d[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mult_cmp_return_rsc_z(14),
      I1 => \vec_rsc_0_7_d[0]\(1),
      I2 => \vec_rsc_0_7_d[31]\(14),
      O => vec_rsc_0_7_d(14)
    );
\vec_rsc_0_7_d[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mult_cmp_return_rsc_z(15),
      I1 => \vec_rsc_0_7_d[0]\(1),
      I2 => \vec_rsc_0_7_d[31]\(15),
      O => vec_rsc_0_7_d(15)
    );
\vec_rsc_0_7_d[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mult_cmp_return_rsc_z(16),
      I1 => \vec_rsc_0_7_d[0]\(1),
      I2 => \vec_rsc_0_7_d[31]\(16),
      O => vec_rsc_0_7_d(16)
    );
\vec_rsc_0_7_d[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mult_cmp_return_rsc_z(17),
      I1 => \vec_rsc_0_7_d[0]\(1),
      I2 => \vec_rsc_0_7_d[31]\(17),
      O => vec_rsc_0_7_d(17)
    );
\vec_rsc_0_7_d[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mult_cmp_return_rsc_z(18),
      I1 => \vec_rsc_0_7_d[0]\(1),
      I2 => \vec_rsc_0_7_d[31]\(18),
      O => vec_rsc_0_7_d(18)
    );
\vec_rsc_0_7_d[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mult_cmp_return_rsc_z(19),
      I1 => \vec_rsc_0_7_d[0]\(1),
      I2 => \vec_rsc_0_7_d[31]\(19),
      O => vec_rsc_0_7_d(19)
    );
\vec_rsc_0_7_d[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mult_cmp_return_rsc_z(1),
      I1 => \vec_rsc_0_7_d[0]\(1),
      I2 => \vec_rsc_0_7_d[31]\(1),
      O => vec_rsc_0_7_d(1)
    );
\vec_rsc_0_7_d[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mult_cmp_return_rsc_z(20),
      I1 => \vec_rsc_0_7_d[0]\(1),
      I2 => \vec_rsc_0_7_d[31]\(20),
      O => vec_rsc_0_7_d(20)
    );
\vec_rsc_0_7_d[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mult_cmp_return_rsc_z(21),
      I1 => \vec_rsc_0_7_d[0]\(1),
      I2 => \vec_rsc_0_7_d[31]\(21),
      O => vec_rsc_0_7_d(21)
    );
\vec_rsc_0_7_d[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mult_cmp_return_rsc_z(22),
      I1 => \vec_rsc_0_7_d[0]\(1),
      I2 => \vec_rsc_0_7_d[31]\(22),
      O => vec_rsc_0_7_d(22)
    );
\vec_rsc_0_7_d[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mult_cmp_return_rsc_z(23),
      I1 => \vec_rsc_0_7_d[0]\(1),
      I2 => \vec_rsc_0_7_d[31]\(23),
      O => vec_rsc_0_7_d(23)
    );
\vec_rsc_0_7_d[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mult_cmp_return_rsc_z(24),
      I1 => \vec_rsc_0_7_d[0]\(1),
      I2 => \vec_rsc_0_7_d[31]\(24),
      O => vec_rsc_0_7_d(24)
    );
\vec_rsc_0_7_d[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mult_cmp_return_rsc_z(25),
      I1 => \vec_rsc_0_7_d[0]\(1),
      I2 => \vec_rsc_0_7_d[31]\(25),
      O => vec_rsc_0_7_d(25)
    );
\vec_rsc_0_7_d[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mult_cmp_return_rsc_z(26),
      I1 => \vec_rsc_0_7_d[0]\(1),
      I2 => \vec_rsc_0_7_d[31]\(26),
      O => vec_rsc_0_7_d(26)
    );
\vec_rsc_0_7_d[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mult_cmp_return_rsc_z(27),
      I1 => \vec_rsc_0_7_d[0]\(1),
      I2 => \vec_rsc_0_7_d[31]\(27),
      O => vec_rsc_0_7_d(27)
    );
\vec_rsc_0_7_d[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mult_cmp_return_rsc_z(28),
      I1 => \vec_rsc_0_7_d[0]\(1),
      I2 => \vec_rsc_0_7_d[31]\(28),
      O => vec_rsc_0_7_d(28)
    );
\vec_rsc_0_7_d[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mult_cmp_return_rsc_z(29),
      I1 => \vec_rsc_0_7_d[0]\(1),
      I2 => \vec_rsc_0_7_d[31]\(29),
      O => vec_rsc_0_7_d(29)
    );
\vec_rsc_0_7_d[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mult_cmp_return_rsc_z(2),
      I1 => \vec_rsc_0_7_d[0]\(1),
      I2 => \vec_rsc_0_7_d[31]\(2),
      O => vec_rsc_0_7_d(2)
    );
\vec_rsc_0_7_d[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mult_cmp_return_rsc_z(30),
      I1 => \vec_rsc_0_7_d[0]\(1),
      I2 => \vec_rsc_0_7_d[31]\(30),
      O => vec_rsc_0_7_d(30)
    );
\vec_rsc_0_7_d[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mult_cmp_return_rsc_z(31),
      I1 => \vec_rsc_0_7_d[0]\(1),
      I2 => \vec_rsc_0_7_d[31]\(31),
      O => vec_rsc_0_7_d(31)
    );
\vec_rsc_0_7_d[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mult_cmp_return_rsc_z(3),
      I1 => \vec_rsc_0_7_d[0]\(1),
      I2 => \vec_rsc_0_7_d[31]\(3),
      O => vec_rsc_0_7_d(3)
    );
\vec_rsc_0_7_d[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mult_cmp_return_rsc_z(4),
      I1 => \vec_rsc_0_7_d[0]\(1),
      I2 => \vec_rsc_0_7_d[31]\(4),
      O => vec_rsc_0_7_d(4)
    );
\vec_rsc_0_7_d[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mult_cmp_return_rsc_z(5),
      I1 => \vec_rsc_0_7_d[0]\(1),
      I2 => \vec_rsc_0_7_d[31]\(5),
      O => vec_rsc_0_7_d(5)
    );
\vec_rsc_0_7_d[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mult_cmp_return_rsc_z(6),
      I1 => \vec_rsc_0_7_d[0]\(1),
      I2 => \vec_rsc_0_7_d[31]\(6),
      O => vec_rsc_0_7_d(6)
    );
\vec_rsc_0_7_d[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mult_cmp_return_rsc_z(7),
      I1 => \vec_rsc_0_7_d[0]\(1),
      I2 => \vec_rsc_0_7_d[31]\(7),
      O => vec_rsc_0_7_d(7)
    );
\vec_rsc_0_7_d[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mult_cmp_return_rsc_z(8),
      I1 => \vec_rsc_0_7_d[0]\(1),
      I2 => \vec_rsc_0_7_d[31]\(8),
      O => vec_rsc_0_7_d(8)
    );
\vec_rsc_0_7_d[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mult_cmp_return_rsc_z(9),
      I1 => \vec_rsc_0_7_d[0]\(1),
      I2 => \vec_rsc_0_7_d[31]\(9),
      O => vec_rsc_0_7_d(9)
    );
\z_asn_itm_1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB0000000000000"
    )
        port map (
      I0 => complete_rsc_vzout,
      I1 => \p_buf_sva_2_reg[31]_0\,
      I2 => or_61_rmff,
      I3 => reg_ensig_cgo_cse,
      I4 => asn_itm_2,
      I5 => main_stage_0_3,
      O => z_asn_itm_10
    );
\z_asn_itm_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => z_asn_itm_10,
      D => mult_core_wait_dp_inst_n_210,
      Q => z_asn_itm_1(0),
      R => '0'
    );
\z_asn_itm_1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => z_asn_itm_10,
      D => mult_core_wait_dp_inst_n_200,
      Q => z_asn_itm_1(10),
      R => '0'
    );
\z_asn_itm_1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => z_asn_itm_10,
      D => mult_core_wait_dp_inst_n_199,
      Q => z_asn_itm_1(11),
      R => '0'
    );
\z_asn_itm_1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => z_asn_itm_10,
      D => mult_core_wait_dp_inst_n_198,
      Q => z_asn_itm_1(12),
      R => '0'
    );
\z_asn_itm_1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => z_asn_itm_10,
      D => mult_core_wait_dp_inst_n_197,
      Q => z_asn_itm_1(13),
      R => '0'
    );
\z_asn_itm_1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => z_asn_itm_10,
      D => mult_core_wait_dp_inst_n_196,
      Q => z_asn_itm_1(14),
      R => '0'
    );
\z_asn_itm_1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => z_asn_itm_10,
      D => mult_core_wait_dp_inst_n_195,
      Q => z_asn_itm_1(15),
      R => '0'
    );
\z_asn_itm_1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => z_asn_itm_10,
      D => \z_asn_itm_1_reg[31]_0\(0),
      Q => z_asn_itm_1(16),
      R => '0'
    );
\z_asn_itm_1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => z_asn_itm_10,
      D => \z_asn_itm_1_reg[31]_0\(1),
      Q => z_asn_itm_1(17),
      R => '0'
    );
\z_asn_itm_1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => z_asn_itm_10,
      D => \z_asn_itm_1_reg[31]_0\(2),
      Q => z_asn_itm_1(18),
      R => '0'
    );
\z_asn_itm_1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => z_asn_itm_10,
      D => \z_asn_itm_1_reg[31]_0\(3),
      Q => z_asn_itm_1(19),
      R => '0'
    );
\z_asn_itm_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => z_asn_itm_10,
      D => mult_core_wait_dp_inst_n_209,
      Q => z_asn_itm_1(1),
      R => '0'
    );
\z_asn_itm_1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => z_asn_itm_10,
      D => \z_asn_itm_1_reg[31]_0\(4),
      Q => z_asn_itm_1(20),
      R => '0'
    );
\z_asn_itm_1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => z_asn_itm_10,
      D => \z_asn_itm_1_reg[31]_0\(5),
      Q => z_asn_itm_1(21),
      R => '0'
    );
\z_asn_itm_1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => z_asn_itm_10,
      D => \z_asn_itm_1_reg[31]_0\(6),
      Q => z_asn_itm_1(22),
      R => '0'
    );
\z_asn_itm_1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => z_asn_itm_10,
      D => \z_asn_itm_1_reg[31]_0\(7),
      Q => z_asn_itm_1(23),
      R => '0'
    );
\z_asn_itm_1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => z_asn_itm_10,
      D => \z_asn_itm_1_reg[31]_0\(8),
      Q => z_asn_itm_1(24),
      R => '0'
    );
\z_asn_itm_1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => z_asn_itm_10,
      D => \z_asn_itm_1_reg[31]_0\(9),
      Q => z_asn_itm_1(25),
      R => '0'
    );
\z_asn_itm_1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => z_asn_itm_10,
      D => \z_asn_itm_1_reg[31]_0\(10),
      Q => z_asn_itm_1(26),
      R => '0'
    );
\z_asn_itm_1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => z_asn_itm_10,
      D => \z_asn_itm_1_reg[31]_0\(11),
      Q => z_asn_itm_1(27),
      R => '0'
    );
\z_asn_itm_1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => z_asn_itm_10,
      D => \z_asn_itm_1_reg[31]_0\(12),
      Q => z_asn_itm_1(28),
      R => '0'
    );
\z_asn_itm_1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => z_asn_itm_10,
      D => \z_asn_itm_1_reg[31]_0\(13),
      Q => z_asn_itm_1(29),
      R => '0'
    );
\z_asn_itm_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => z_asn_itm_10,
      D => mult_core_wait_dp_inst_n_208,
      Q => z_asn_itm_1(2),
      R => '0'
    );
\z_asn_itm_1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => z_asn_itm_10,
      D => \z_asn_itm_1_reg[31]_0\(14),
      Q => z_asn_itm_1(30),
      R => '0'
    );
\z_asn_itm_1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => z_asn_itm_10,
      D => \z_asn_itm_1_reg[31]_0\(15),
      Q => z_asn_itm_1(31),
      R => '0'
    );
\z_asn_itm_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => z_asn_itm_10,
      D => mult_core_wait_dp_inst_n_207,
      Q => z_asn_itm_1(3),
      R => '0'
    );
\z_asn_itm_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => z_asn_itm_10,
      D => mult_core_wait_dp_inst_n_206,
      Q => z_asn_itm_1(4),
      R => '0'
    );
\z_asn_itm_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => z_asn_itm_10,
      D => mult_core_wait_dp_inst_n_205,
      Q => z_asn_itm_1(5),
      R => '0'
    );
\z_asn_itm_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => z_asn_itm_10,
      D => mult_core_wait_dp_inst_n_204,
      Q => z_asn_itm_1(6),
      R => '0'
    );
\z_asn_itm_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => z_asn_itm_10,
      D => mult_core_wait_dp_inst_n_203,
      Q => z_asn_itm_1(7),
      R => '0'
    );
\z_asn_itm_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => z_asn_itm_10,
      D => mult_core_wait_dp_inst_n_202,
      Q => z_asn_itm_1(8),
      R => '0'
    );
\z_asn_itm_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => z_asn_itm_10,
      D => mult_core_wait_dp_inst_n_201,
      Q => z_asn_itm_1(9),
      R => '0'
    );
\z_asn_itm_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_asn_itm_1(0),
      Q => z_asn_itm_2(0),
      R => '0'
    );
\z_asn_itm_2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_asn_itm_1(10),
      Q => z_asn_itm_2(10),
      R => '0'
    );
\z_asn_itm_2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_asn_itm_1(11),
      Q => z_asn_itm_2(11),
      R => '0'
    );
\z_asn_itm_2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_asn_itm_1(12),
      Q => z_asn_itm_2(12),
      R => '0'
    );
\z_asn_itm_2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_asn_itm_1(13),
      Q => z_asn_itm_2(13),
      R => '0'
    );
\z_asn_itm_2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_asn_itm_1(14),
      Q => z_asn_itm_2(14),
      R => '0'
    );
\z_asn_itm_2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_asn_itm_1(15),
      Q => z_asn_itm_2(15),
      R => '0'
    );
\z_asn_itm_2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_asn_itm_1(16),
      Q => z_asn_itm_2(16),
      R => '0'
    );
\z_asn_itm_2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_asn_itm_1(17),
      Q => z_asn_itm_2(17),
      R => '0'
    );
\z_asn_itm_2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_asn_itm_1(18),
      Q => z_asn_itm_2(18),
      R => '0'
    );
\z_asn_itm_2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_asn_itm_1(19),
      Q => z_asn_itm_2(19),
      R => '0'
    );
\z_asn_itm_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_asn_itm_1(1),
      Q => z_asn_itm_2(1),
      R => '0'
    );
\z_asn_itm_2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_asn_itm_1(20),
      Q => z_asn_itm_2(20),
      R => '0'
    );
\z_asn_itm_2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_asn_itm_1(21),
      Q => z_asn_itm_2(21),
      R => '0'
    );
\z_asn_itm_2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_asn_itm_1(22),
      Q => z_asn_itm_2(22),
      R => '0'
    );
\z_asn_itm_2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_asn_itm_1(23),
      Q => z_asn_itm_2(23),
      R => '0'
    );
\z_asn_itm_2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_asn_itm_1(24),
      Q => z_asn_itm_2(24),
      R => '0'
    );
\z_asn_itm_2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_asn_itm_1(25),
      Q => z_asn_itm_2(25),
      R => '0'
    );
\z_asn_itm_2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_asn_itm_1(26),
      Q => z_asn_itm_2(26),
      R => '0'
    );
\z_asn_itm_2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_asn_itm_1(27),
      Q => z_asn_itm_2(27),
      R => '0'
    );
\z_asn_itm_2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_asn_itm_1(28),
      Q => z_asn_itm_2(28),
      R => '0'
    );
\z_asn_itm_2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_asn_itm_1(29),
      Q => z_asn_itm_2(29),
      R => '0'
    );
\z_asn_itm_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_asn_itm_1(2),
      Q => z_asn_itm_2(2),
      R => '0'
    );
\z_asn_itm_2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_asn_itm_1(30),
      Q => z_asn_itm_2(30),
      R => '0'
    );
\z_asn_itm_2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_asn_itm_1(31),
      Q => z_asn_itm_2(31),
      R => '0'
    );
\z_asn_itm_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_asn_itm_1(3),
      Q => z_asn_itm_2(3),
      R => '0'
    );
\z_asn_itm_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_asn_itm_1(4),
      Q => z_asn_itm_2(4),
      R => '0'
    );
\z_asn_itm_2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_asn_itm_1(5),
      Q => z_asn_itm_2(5),
      R => '0'
    );
\z_asn_itm_2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_asn_itm_1(6),
      Q => z_asn_itm_2(6),
      R => '0'
    );
\z_asn_itm_2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_asn_itm_1(7),
      Q => z_asn_itm_2(7),
      R => '0'
    );
\z_asn_itm_2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_asn_itm_1(8),
      Q => z_asn_itm_2(8),
      R => '0'
    );
\z_asn_itm_2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_cse,
      D => z_asn_itm_1(9),
      Q => z_asn_itm_2(9),
      R => '0'
    );
\z_mul_cmp_1_b_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => p_buf_sva_2(0),
      Q => z_mul_cmp_1_b(0),
      R => '0'
    );
\z_mul_cmp_1_b_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => p_buf_sva_2(10),
      Q => z_mul_cmp_1_b(10),
      R => '0'
    );
\z_mul_cmp_1_b_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => p_buf_sva_2(11),
      Q => z_mul_cmp_1_b(11),
      R => '0'
    );
\z_mul_cmp_1_b_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => p_buf_sva_2(12),
      Q => z_mul_cmp_1_b(12),
      R => '0'
    );
\z_mul_cmp_1_b_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => p_buf_sva_2(13),
      Q => z_mul_cmp_1_b(13),
      R => '0'
    );
\z_mul_cmp_1_b_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => p_buf_sva_2(14),
      Q => z_mul_cmp_1_b(14),
      R => '0'
    );
\z_mul_cmp_1_b_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => p_buf_sva_2(15),
      Q => z_mul_cmp_1_b(15),
      R => '0'
    );
\z_mul_cmp_1_b_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => p_buf_sva_2(16),
      Q => z_mul_cmp_1_b(16),
      R => '0'
    );
\z_mul_cmp_1_b_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => p_buf_sva_2(17),
      Q => z_mul_cmp_1_b(17),
      R => '0'
    );
\z_mul_cmp_1_b_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => p_buf_sva_2(18),
      Q => z_mul_cmp_1_b(18),
      R => '0'
    );
\z_mul_cmp_1_b_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => p_buf_sva_2(19),
      Q => z_mul_cmp_1_b(19),
      R => '0'
    );
\z_mul_cmp_1_b_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => p_buf_sva_2(1),
      Q => z_mul_cmp_1_b(1),
      R => '0'
    );
\z_mul_cmp_1_b_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => p_buf_sva_2(20),
      Q => z_mul_cmp_1_b(20),
      R => '0'
    );
\z_mul_cmp_1_b_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => p_buf_sva_2(21),
      Q => z_mul_cmp_1_b(21),
      R => '0'
    );
\z_mul_cmp_1_b_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => p_buf_sva_2(22),
      Q => z_mul_cmp_1_b(22),
      R => '0'
    );
\z_mul_cmp_1_b_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => p_buf_sva_2(23),
      Q => z_mul_cmp_1_b(23),
      R => '0'
    );
\z_mul_cmp_1_b_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => p_buf_sva_2(24),
      Q => z_mul_cmp_1_b(24),
      R => '0'
    );
\z_mul_cmp_1_b_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => p_buf_sva_2(25),
      Q => z_mul_cmp_1_b(25),
      R => '0'
    );
\z_mul_cmp_1_b_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => p_buf_sva_2(26),
      Q => z_mul_cmp_1_b(26),
      R => '0'
    );
\z_mul_cmp_1_b_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => p_buf_sva_2(27),
      Q => z_mul_cmp_1_b(27),
      R => '0'
    );
\z_mul_cmp_1_b_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => p_buf_sva_2(28),
      Q => z_mul_cmp_1_b(28),
      R => '0'
    );
\z_mul_cmp_1_b_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => p_buf_sva_2(29),
      Q => z_mul_cmp_1_b(29),
      R => '0'
    );
\z_mul_cmp_1_b_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => p_buf_sva_2(2),
      Q => z_mul_cmp_1_b(2),
      R => '0'
    );
\z_mul_cmp_1_b_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => p_buf_sva_2(30),
      Q => z_mul_cmp_1_b(30),
      R => '0'
    );
\z_mul_cmp_1_b_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => p_buf_sva_2(31),
      Q => z_mul_cmp_1_b(31),
      R => '0'
    );
\z_mul_cmp_1_b_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => p_buf_sva_2(3),
      Q => z_mul_cmp_1_b(3),
      R => '0'
    );
\z_mul_cmp_1_b_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => p_buf_sva_2(4),
      Q => z_mul_cmp_1_b(4),
      R => '0'
    );
\z_mul_cmp_1_b_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => p_buf_sva_2(5),
      Q => z_mul_cmp_1_b(5),
      R => '0'
    );
\z_mul_cmp_1_b_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => p_buf_sva_2(6),
      Q => z_mul_cmp_1_b(6),
      R => '0'
    );
\z_mul_cmp_1_b_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => p_buf_sva_2(7),
      Q => z_mul_cmp_1_b(7),
      R => '0'
    );
\z_mul_cmp_1_b_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => p_buf_sva_2(8),
      Q => z_mul_cmp_1_b(8),
      R => '0'
    );
\z_mul_cmp_1_b_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_mul_cmp_z_oreg_reg[0]__0\,
      D => p_buf_sva_2(9),
      Q => z_mul_cmp_1_b(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0_mult is
  port (
    \COMP_LOOP_twiddle_f_mul_cse_sva_reg[2]\ : out STD_LOGIC;
    \COMP_LOOP_twiddle_f_mul_cse_sva_reg[1]\ : out STD_LOGIC;
    \p_sva_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \COMP_LOOP_twiddle_f_mul_cse_sva_reg[2]_0\ : out STD_LOGIC;
    vec_rsc_0_7_d : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_buf_sva_1_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    vector_i_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    complete_rsc_vzout : in STD_LOGIC;
    \p_buf_sva_2_reg[31]\ : in STD_LOGIC;
    or_61_rmff : in STD_LOGIC;
    reg_ensig_cgo_cse : in STD_LOGIC;
    \vec_rsc_0_7_d[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \vec_rsc_0_7_d[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rst : in STD_LOGIC;
    \z_mul_cmp_z_oreg_reg[0]__0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    CEB1 : in STD_LOGIC;
    CEA1 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    MUX1HOT_v_32_4_2_return5_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    MUX1HOT_v_32_4_2_return : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Board_inPlaceNTT_DIF_preco_0_0_mult : entity is "mult";
end Board_inPlaceNTT_DIF_preco_0_0_mult;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0_mult is
  signal mult_core_inst_n_0 : STD_LOGIC;
  signal mult_core_inst_n_1 : STD_LOGIC;
  signal mult_core_inst_n_10 : STD_LOGIC;
  signal mult_core_inst_n_11 : STD_LOGIC;
  signal mult_core_inst_n_110 : STD_LOGIC;
  signal mult_core_inst_n_111 : STD_LOGIC;
  signal mult_core_inst_n_112 : STD_LOGIC;
  signal mult_core_inst_n_113 : STD_LOGIC;
  signal mult_core_inst_n_114 : STD_LOGIC;
  signal mult_core_inst_n_115 : STD_LOGIC;
  signal mult_core_inst_n_116 : STD_LOGIC;
  signal mult_core_inst_n_117 : STD_LOGIC;
  signal mult_core_inst_n_118 : STD_LOGIC;
  signal mult_core_inst_n_119 : STD_LOGIC;
  signal mult_core_inst_n_12 : STD_LOGIC;
  signal mult_core_inst_n_120 : STD_LOGIC;
  signal mult_core_inst_n_121 : STD_LOGIC;
  signal mult_core_inst_n_122 : STD_LOGIC;
  signal mult_core_inst_n_123 : STD_LOGIC;
  signal mult_core_inst_n_124 : STD_LOGIC;
  signal mult_core_inst_n_13 : STD_LOGIC;
  signal mult_core_inst_n_14 : STD_LOGIC;
  signal mult_core_inst_n_15 : STD_LOGIC;
  signal mult_core_inst_n_16 : STD_LOGIC;
  signal mult_core_inst_n_161 : STD_LOGIC;
  signal mult_core_inst_n_162 : STD_LOGIC;
  signal mult_core_inst_n_163 : STD_LOGIC;
  signal mult_core_inst_n_164 : STD_LOGIC;
  signal mult_core_inst_n_165 : STD_LOGIC;
  signal mult_core_inst_n_166 : STD_LOGIC;
  signal mult_core_inst_n_167 : STD_LOGIC;
  signal mult_core_inst_n_168 : STD_LOGIC;
  signal mult_core_inst_n_169 : STD_LOGIC;
  signal mult_core_inst_n_17 : STD_LOGIC;
  signal mult_core_inst_n_170 : STD_LOGIC;
  signal mult_core_inst_n_171 : STD_LOGIC;
  signal mult_core_inst_n_172 : STD_LOGIC;
  signal mult_core_inst_n_173 : STD_LOGIC;
  signal mult_core_inst_n_174 : STD_LOGIC;
  signal mult_core_inst_n_175 : STD_LOGIC;
  signal mult_core_inst_n_176 : STD_LOGIC;
  signal mult_core_inst_n_177 : STD_LOGIC;
  signal mult_core_inst_n_178 : STD_LOGIC;
  signal mult_core_inst_n_179 : STD_LOGIC;
  signal mult_core_inst_n_18 : STD_LOGIC;
  signal mult_core_inst_n_180 : STD_LOGIC;
  signal mult_core_inst_n_181 : STD_LOGIC;
  signal mult_core_inst_n_182 : STD_LOGIC;
  signal mult_core_inst_n_183 : STD_LOGIC;
  signal mult_core_inst_n_184 : STD_LOGIC;
  signal mult_core_inst_n_185 : STD_LOGIC;
  signal mult_core_inst_n_186 : STD_LOGIC;
  signal mult_core_inst_n_187 : STD_LOGIC;
  signal mult_core_inst_n_188 : STD_LOGIC;
  signal mult_core_inst_n_189 : STD_LOGIC;
  signal mult_core_inst_n_19 : STD_LOGIC;
  signal mult_core_inst_n_190 : STD_LOGIC;
  signal mult_core_inst_n_191 : STD_LOGIC;
  signal mult_core_inst_n_192 : STD_LOGIC;
  signal mult_core_inst_n_193 : STD_LOGIC;
  signal mult_core_inst_n_194 : STD_LOGIC;
  signal mult_core_inst_n_2 : STD_LOGIC;
  signal mult_core_inst_n_20 : STD_LOGIC;
  signal mult_core_inst_n_21 : STD_LOGIC;
  signal mult_core_inst_n_22 : STD_LOGIC;
  signal mult_core_inst_n_23 : STD_LOGIC;
  signal mult_core_inst_n_24 : STD_LOGIC;
  signal mult_core_inst_n_25 : STD_LOGIC;
  signal mult_core_inst_n_26 : STD_LOGIC;
  signal mult_core_inst_n_27 : STD_LOGIC;
  signal mult_core_inst_n_28 : STD_LOGIC;
  signal mult_core_inst_n_29 : STD_LOGIC;
  signal mult_core_inst_n_3 : STD_LOGIC;
  signal mult_core_inst_n_30 : STD_LOGIC;
  signal mult_core_inst_n_31 : STD_LOGIC;
  signal mult_core_inst_n_32 : STD_LOGIC;
  signal mult_core_inst_n_33 : STD_LOGIC;
  signal mult_core_inst_n_34 : STD_LOGIC;
  signal mult_core_inst_n_35 : STD_LOGIC;
  signal mult_core_inst_n_36 : STD_LOGIC;
  signal mult_core_inst_n_37 : STD_LOGIC;
  signal mult_core_inst_n_38 : STD_LOGIC;
  signal mult_core_inst_n_39 : STD_LOGIC;
  signal mult_core_inst_n_4 : STD_LOGIC;
  signal mult_core_inst_n_40 : STD_LOGIC;
  signal mult_core_inst_n_41 : STD_LOGIC;
  signal mult_core_inst_n_42 : STD_LOGIC;
  signal mult_core_inst_n_43 : STD_LOGIC;
  signal mult_core_inst_n_44 : STD_LOGIC;
  signal mult_core_inst_n_45 : STD_LOGIC;
  signal mult_core_inst_n_46 : STD_LOGIC;
  signal mult_core_inst_n_47 : STD_LOGIC;
  signal mult_core_inst_n_48 : STD_LOGIC;
  signal mult_core_inst_n_49 : STD_LOGIC;
  signal mult_core_inst_n_5 : STD_LOGIC;
  signal mult_core_inst_n_50 : STD_LOGIC;
  signal mult_core_inst_n_51 : STD_LOGIC;
  signal mult_core_inst_n_52 : STD_LOGIC;
  signal mult_core_inst_n_53 : STD_LOGIC;
  signal mult_core_inst_n_54 : STD_LOGIC;
  signal mult_core_inst_n_55 : STD_LOGIC;
  signal mult_core_inst_n_56 : STD_LOGIC;
  signal mult_core_inst_n_57 : STD_LOGIC;
  signal mult_core_inst_n_58 : STD_LOGIC;
  signal mult_core_inst_n_59 : STD_LOGIC;
  signal mult_core_inst_n_6 : STD_LOGIC;
  signal mult_core_inst_n_60 : STD_LOGIC;
  signal mult_core_inst_n_61 : STD_LOGIC;
  signal mult_core_inst_n_62 : STD_LOGIC;
  signal mult_core_inst_n_63 : STD_LOGIC;
  signal mult_core_inst_n_64 : STD_LOGIC;
  signal mult_core_inst_n_65 : STD_LOGIC;
  signal mult_core_inst_n_66 : STD_LOGIC;
  signal mult_core_inst_n_67 : STD_LOGIC;
  signal mult_core_inst_n_68 : STD_LOGIC;
  signal mult_core_inst_n_69 : STD_LOGIC;
  signal mult_core_inst_n_7 : STD_LOGIC;
  signal mult_core_inst_n_70 : STD_LOGIC;
  signal mult_core_inst_n_71 : STD_LOGIC;
  signal mult_core_inst_n_72 : STD_LOGIC;
  signal mult_core_inst_n_73 : STD_LOGIC;
  signal mult_core_inst_n_74 : STD_LOGIC;
  signal mult_core_inst_n_75 : STD_LOGIC;
  signal mult_core_inst_n_76 : STD_LOGIC;
  signal mult_core_inst_n_77 : STD_LOGIC;
  signal mult_core_inst_n_78 : STD_LOGIC;
  signal mult_core_inst_n_79 : STD_LOGIC;
  signal mult_core_inst_n_8 : STD_LOGIC;
  signal mult_core_inst_n_80 : STD_LOGIC;
  signal mult_core_inst_n_81 : STD_LOGIC;
  signal mult_core_inst_n_82 : STD_LOGIC;
  signal mult_core_inst_n_83 : STD_LOGIC;
  signal mult_core_inst_n_84 : STD_LOGIC;
  signal mult_core_inst_n_85 : STD_LOGIC;
  signal mult_core_inst_n_86 : STD_LOGIC;
  signal mult_core_inst_n_87 : STD_LOGIC;
  signal mult_core_inst_n_88 : STD_LOGIC;
  signal mult_core_inst_n_89 : STD_LOGIC;
  signal mult_core_inst_n_9 : STD_LOGIC;
  signal mult_core_inst_n_90 : STD_LOGIC;
  signal mult_core_inst_n_91 : STD_LOGIC;
  signal \mult_core_wait_dp_inst/t_mul_cmp_z_oreg_pconst_63_32_reg__1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mult_core_wait_dp_inst/z_mul_cmp_1_z_oreg_reg__1\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \mult_core_wait_dp_inst/z_mul_cmp_z_oreg_reg__1\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal p_buf_sva_1 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal p_buf_sva_20 : STD_LOGIC;
  signal \vector__0_n_100\ : STD_LOGIC;
  signal \vector__0_n_101\ : STD_LOGIC;
  signal \vector__0_n_102\ : STD_LOGIC;
  signal \vector__0_n_103\ : STD_LOGIC;
  signal \vector__0_n_104\ : STD_LOGIC;
  signal \vector__0_n_105\ : STD_LOGIC;
  signal \vector__0_n_106\ : STD_LOGIC;
  signal \vector__0_n_107\ : STD_LOGIC;
  signal \vector__0_n_108\ : STD_LOGIC;
  signal \vector__0_n_109\ : STD_LOGIC;
  signal \vector__0_n_110\ : STD_LOGIC;
  signal \vector__0_n_111\ : STD_LOGIC;
  signal \vector__0_n_112\ : STD_LOGIC;
  signal \vector__0_n_113\ : STD_LOGIC;
  signal \vector__0_n_114\ : STD_LOGIC;
  signal \vector__0_n_115\ : STD_LOGIC;
  signal \vector__0_n_116\ : STD_LOGIC;
  signal \vector__0_n_117\ : STD_LOGIC;
  signal \vector__0_n_118\ : STD_LOGIC;
  signal \vector__0_n_119\ : STD_LOGIC;
  signal \vector__0_n_120\ : STD_LOGIC;
  signal \vector__0_n_121\ : STD_LOGIC;
  signal \vector__0_n_122\ : STD_LOGIC;
  signal \vector__0_n_123\ : STD_LOGIC;
  signal \vector__0_n_124\ : STD_LOGIC;
  signal \vector__0_n_125\ : STD_LOGIC;
  signal \vector__0_n_126\ : STD_LOGIC;
  signal \vector__0_n_127\ : STD_LOGIC;
  signal \vector__0_n_128\ : STD_LOGIC;
  signal \vector__0_n_129\ : STD_LOGIC;
  signal \vector__0_n_130\ : STD_LOGIC;
  signal \vector__0_n_131\ : STD_LOGIC;
  signal \vector__0_n_132\ : STD_LOGIC;
  signal \vector__0_n_133\ : STD_LOGIC;
  signal \vector__0_n_134\ : STD_LOGIC;
  signal \vector__0_n_135\ : STD_LOGIC;
  signal \vector__0_n_136\ : STD_LOGIC;
  signal \vector__0_n_137\ : STD_LOGIC;
  signal \vector__0_n_138\ : STD_LOGIC;
  signal \vector__0_n_139\ : STD_LOGIC;
  signal \vector__0_n_140\ : STD_LOGIC;
  signal \vector__0_n_141\ : STD_LOGIC;
  signal \vector__0_n_142\ : STD_LOGIC;
  signal \vector__0_n_143\ : STD_LOGIC;
  signal \vector__0_n_144\ : STD_LOGIC;
  signal \vector__0_n_145\ : STD_LOGIC;
  signal \vector__0_n_146\ : STD_LOGIC;
  signal \vector__0_n_147\ : STD_LOGIC;
  signal \vector__0_n_148\ : STD_LOGIC;
  signal \vector__0_n_149\ : STD_LOGIC;
  signal \vector__0_n_150\ : STD_LOGIC;
  signal \vector__0_n_151\ : STD_LOGIC;
  signal \vector__0_n_152\ : STD_LOGIC;
  signal \vector__0_n_153\ : STD_LOGIC;
  signal \vector__0_n_58\ : STD_LOGIC;
  signal \vector__0_n_59\ : STD_LOGIC;
  signal \vector__0_n_60\ : STD_LOGIC;
  signal \vector__0_n_61\ : STD_LOGIC;
  signal \vector__0_n_62\ : STD_LOGIC;
  signal \vector__0_n_63\ : STD_LOGIC;
  signal \vector__0_n_64\ : STD_LOGIC;
  signal \vector__0_n_65\ : STD_LOGIC;
  signal \vector__0_n_66\ : STD_LOGIC;
  signal \vector__0_n_67\ : STD_LOGIC;
  signal \vector__0_n_68\ : STD_LOGIC;
  signal \vector__0_n_69\ : STD_LOGIC;
  signal \vector__0_n_70\ : STD_LOGIC;
  signal \vector__0_n_71\ : STD_LOGIC;
  signal \vector__0_n_72\ : STD_LOGIC;
  signal \vector__0_n_73\ : STD_LOGIC;
  signal \vector__0_n_74\ : STD_LOGIC;
  signal \vector__0_n_75\ : STD_LOGIC;
  signal \vector__0_n_76\ : STD_LOGIC;
  signal \vector__0_n_77\ : STD_LOGIC;
  signal \vector__0_n_78\ : STD_LOGIC;
  signal \vector__0_n_79\ : STD_LOGIC;
  signal \vector__0_n_80\ : STD_LOGIC;
  signal \vector__0_n_81\ : STD_LOGIC;
  signal \vector__0_n_82\ : STD_LOGIC;
  signal \vector__0_n_83\ : STD_LOGIC;
  signal \vector__0_n_84\ : STD_LOGIC;
  signal \vector__0_n_85\ : STD_LOGIC;
  signal \vector__0_n_86\ : STD_LOGIC;
  signal \vector__0_n_87\ : STD_LOGIC;
  signal \vector__0_n_88\ : STD_LOGIC;
  signal \vector__0_n_89\ : STD_LOGIC;
  signal \vector__0_n_90\ : STD_LOGIC;
  signal \vector__0_n_91\ : STD_LOGIC;
  signal \vector__0_n_92\ : STD_LOGIC;
  signal \vector__0_n_93\ : STD_LOGIC;
  signal \vector__0_n_94\ : STD_LOGIC;
  signal \vector__0_n_95\ : STD_LOGIC;
  signal \vector__0_n_96\ : STD_LOGIC;
  signal \vector__0_n_97\ : STD_LOGIC;
  signal \vector__0_n_98\ : STD_LOGIC;
  signal \vector__0_n_99\ : STD_LOGIC;
  signal \vector__1_i_10_n_0\ : STD_LOGIC;
  signal \vector__1_i_11_n_0\ : STD_LOGIC;
  signal \vector__1_i_12_n_0\ : STD_LOGIC;
  signal \vector__1_i_13_n_0\ : STD_LOGIC;
  signal \vector__1_i_14_n_0\ : STD_LOGIC;
  signal \vector__1_i_15_n_0\ : STD_LOGIC;
  signal \vector__1_i_16_n_0\ : STD_LOGIC;
  signal \vector__1_i_17_n_0\ : STD_LOGIC;
  signal \vector__1_i_18_n_0\ : STD_LOGIC;
  signal \vector__1_i_1_n_1\ : STD_LOGIC;
  signal \vector__1_i_1_n_2\ : STD_LOGIC;
  signal \vector__1_i_1_n_3\ : STD_LOGIC;
  signal \vector__1_i_1_n_4\ : STD_LOGIC;
  signal \vector__1_i_1_n_5\ : STD_LOGIC;
  signal \vector__1_i_1_n_6\ : STD_LOGIC;
  signal \vector__1_i_1_n_7\ : STD_LOGIC;
  signal \vector__1_i_2_n_0\ : STD_LOGIC;
  signal \vector__1_i_2_n_1\ : STD_LOGIC;
  signal \vector__1_i_2_n_2\ : STD_LOGIC;
  signal \vector__1_i_2_n_3\ : STD_LOGIC;
  signal \vector__1_i_2_n_4\ : STD_LOGIC;
  signal \vector__1_i_2_n_5\ : STD_LOGIC;
  signal \vector__1_i_2_n_6\ : STD_LOGIC;
  signal \vector__1_i_2_n_7\ : STD_LOGIC;
  signal \vector__1_i_3_n_0\ : STD_LOGIC;
  signal \vector__1_i_4_n_0\ : STD_LOGIC;
  signal \vector__1_i_5_n_0\ : STD_LOGIC;
  signal \vector__1_i_6_n_0\ : STD_LOGIC;
  signal \vector__1_i_7_n_0\ : STD_LOGIC;
  signal \vector__1_i_8_n_0\ : STD_LOGIC;
  signal \vector__1_i_9_n_0\ : STD_LOGIC;
  signal \vector__1_n_100\ : STD_LOGIC;
  signal \vector__1_n_101\ : STD_LOGIC;
  signal \vector__1_n_102\ : STD_LOGIC;
  signal \vector__1_n_103\ : STD_LOGIC;
  signal \vector__1_n_104\ : STD_LOGIC;
  signal \vector__1_n_105\ : STD_LOGIC;
  signal \vector__1_n_106\ : STD_LOGIC;
  signal \vector__1_n_107\ : STD_LOGIC;
  signal \vector__1_n_108\ : STD_LOGIC;
  signal \vector__1_n_109\ : STD_LOGIC;
  signal \vector__1_n_110\ : STD_LOGIC;
  signal \vector__1_n_111\ : STD_LOGIC;
  signal \vector__1_n_112\ : STD_LOGIC;
  signal \vector__1_n_113\ : STD_LOGIC;
  signal \vector__1_n_114\ : STD_LOGIC;
  signal \vector__1_n_115\ : STD_LOGIC;
  signal \vector__1_n_116\ : STD_LOGIC;
  signal \vector__1_n_117\ : STD_LOGIC;
  signal \vector__1_n_118\ : STD_LOGIC;
  signal \vector__1_n_119\ : STD_LOGIC;
  signal \vector__1_n_120\ : STD_LOGIC;
  signal \vector__1_n_121\ : STD_LOGIC;
  signal \vector__1_n_122\ : STD_LOGIC;
  signal \vector__1_n_123\ : STD_LOGIC;
  signal \vector__1_n_124\ : STD_LOGIC;
  signal \vector__1_n_125\ : STD_LOGIC;
  signal \vector__1_n_126\ : STD_LOGIC;
  signal \vector__1_n_127\ : STD_LOGIC;
  signal \vector__1_n_128\ : STD_LOGIC;
  signal \vector__1_n_129\ : STD_LOGIC;
  signal \vector__1_n_130\ : STD_LOGIC;
  signal \vector__1_n_131\ : STD_LOGIC;
  signal \vector__1_n_132\ : STD_LOGIC;
  signal \vector__1_n_133\ : STD_LOGIC;
  signal \vector__1_n_134\ : STD_LOGIC;
  signal \vector__1_n_135\ : STD_LOGIC;
  signal \vector__1_n_136\ : STD_LOGIC;
  signal \vector__1_n_137\ : STD_LOGIC;
  signal \vector__1_n_138\ : STD_LOGIC;
  signal \vector__1_n_139\ : STD_LOGIC;
  signal \vector__1_n_140\ : STD_LOGIC;
  signal \vector__1_n_141\ : STD_LOGIC;
  signal \vector__1_n_142\ : STD_LOGIC;
  signal \vector__1_n_143\ : STD_LOGIC;
  signal \vector__1_n_144\ : STD_LOGIC;
  signal \vector__1_n_145\ : STD_LOGIC;
  signal \vector__1_n_146\ : STD_LOGIC;
  signal \vector__1_n_147\ : STD_LOGIC;
  signal \vector__1_n_148\ : STD_LOGIC;
  signal \vector__1_n_149\ : STD_LOGIC;
  signal \vector__1_n_150\ : STD_LOGIC;
  signal \vector__1_n_151\ : STD_LOGIC;
  signal \vector__1_n_152\ : STD_LOGIC;
  signal \vector__1_n_153\ : STD_LOGIC;
  signal \vector__1_n_58\ : STD_LOGIC;
  signal \vector__1_n_59\ : STD_LOGIC;
  signal \vector__1_n_60\ : STD_LOGIC;
  signal \vector__1_n_61\ : STD_LOGIC;
  signal \vector__1_n_62\ : STD_LOGIC;
  signal \vector__1_n_63\ : STD_LOGIC;
  signal \vector__1_n_64\ : STD_LOGIC;
  signal \vector__1_n_65\ : STD_LOGIC;
  signal \vector__1_n_66\ : STD_LOGIC;
  signal \vector__1_n_67\ : STD_LOGIC;
  signal \vector__1_n_68\ : STD_LOGIC;
  signal \vector__1_n_69\ : STD_LOGIC;
  signal \vector__1_n_70\ : STD_LOGIC;
  signal \vector__1_n_71\ : STD_LOGIC;
  signal \vector__1_n_72\ : STD_LOGIC;
  signal \vector__1_n_73\ : STD_LOGIC;
  signal \vector__1_n_74\ : STD_LOGIC;
  signal \vector__1_n_75\ : STD_LOGIC;
  signal \vector__1_n_76\ : STD_LOGIC;
  signal \vector__1_n_77\ : STD_LOGIC;
  signal \vector__1_n_78\ : STD_LOGIC;
  signal \vector__1_n_79\ : STD_LOGIC;
  signal \vector__1_n_80\ : STD_LOGIC;
  signal \vector__1_n_81\ : STD_LOGIC;
  signal \vector__1_n_82\ : STD_LOGIC;
  signal \vector__1_n_83\ : STD_LOGIC;
  signal \vector__1_n_84\ : STD_LOGIC;
  signal \vector__1_n_85\ : STD_LOGIC;
  signal \vector__1_n_86\ : STD_LOGIC;
  signal \vector__1_n_87\ : STD_LOGIC;
  signal \vector__1_n_88\ : STD_LOGIC;
  signal \vector__1_n_89\ : STD_LOGIC;
  signal \vector__1_n_90\ : STD_LOGIC;
  signal \vector__1_n_91\ : STD_LOGIC;
  signal \vector__1_n_92\ : STD_LOGIC;
  signal \vector__1_n_93\ : STD_LOGIC;
  signal \vector__1_n_94\ : STD_LOGIC;
  signal \vector__1_n_95\ : STD_LOGIC;
  signal \vector__1_n_96\ : STD_LOGIC;
  signal \vector__1_n_97\ : STD_LOGIC;
  signal \vector__1_n_98\ : STD_LOGIC;
  signal \vector__1_n_99\ : STD_LOGIC;
  signal \vector__2_i_10_n_0\ : STD_LOGIC;
  signal \vector__2_i_11_n_0\ : STD_LOGIC;
  signal \vector__2_i_11_n_1\ : STD_LOGIC;
  signal \vector__2_i_11_n_2\ : STD_LOGIC;
  signal \vector__2_i_11_n_3\ : STD_LOGIC;
  signal \vector__2_i_11_n_4\ : STD_LOGIC;
  signal \vector__2_i_11_n_5\ : STD_LOGIC;
  signal \vector__2_i_11_n_6\ : STD_LOGIC;
  signal \vector__2_i_11_n_7\ : STD_LOGIC;
  signal \vector__2_i_12_n_0\ : STD_LOGIC;
  signal \vector__2_i_13_n_0\ : STD_LOGIC;
  signal \vector__2_i_14_n_0\ : STD_LOGIC;
  signal \vector__2_i_15_n_0\ : STD_LOGIC;
  signal \vector__2_i_16_n_0\ : STD_LOGIC;
  signal \vector__2_i_17_n_0\ : STD_LOGIC;
  signal \vector__2_i_18_n_0\ : STD_LOGIC;
  signal \vector__2_i_19_n_0\ : STD_LOGIC;
  signal \vector__2_i_1_n_0\ : STD_LOGIC;
  signal \vector__2_i_1_n_1\ : STD_LOGIC;
  signal \vector__2_i_1_n_2\ : STD_LOGIC;
  signal \vector__2_i_1_n_3\ : STD_LOGIC;
  signal \vector__2_i_1_n_4\ : STD_LOGIC;
  signal \vector__2_i_1_n_5\ : STD_LOGIC;
  signal \vector__2_i_1_n_6\ : STD_LOGIC;
  signal \vector__2_i_1_n_7\ : STD_LOGIC;
  signal \vector__2_i_20_n_0\ : STD_LOGIC;
  signal \vector__2_i_20_n_1\ : STD_LOGIC;
  signal \vector__2_i_20_n_2\ : STD_LOGIC;
  signal \vector__2_i_20_n_3\ : STD_LOGIC;
  signal \vector__2_i_20_n_4\ : STD_LOGIC;
  signal \vector__2_i_20_n_5\ : STD_LOGIC;
  signal \vector__2_i_20_n_6\ : STD_LOGIC;
  signal \vector__2_i_20_n_7\ : STD_LOGIC;
  signal \vector__2_i_21_n_0\ : STD_LOGIC;
  signal \vector__2_i_22_n_0\ : STD_LOGIC;
  signal \vector__2_i_23_n_0\ : STD_LOGIC;
  signal \vector__2_i_24_n_0\ : STD_LOGIC;
  signal \vector__2_i_25_n_0\ : STD_LOGIC;
  signal \vector__2_i_26_n_0\ : STD_LOGIC;
  signal \vector__2_i_27_n_0\ : STD_LOGIC;
  signal \vector__2_i_28_n_0\ : STD_LOGIC;
  signal \vector__2_i_29_n_0\ : STD_LOGIC;
  signal \vector__2_i_2_n_0\ : STD_LOGIC;
  signal \vector__2_i_2_n_1\ : STD_LOGIC;
  signal \vector__2_i_2_n_2\ : STD_LOGIC;
  signal \vector__2_i_2_n_3\ : STD_LOGIC;
  signal \vector__2_i_2_n_4\ : STD_LOGIC;
  signal \vector__2_i_2_n_5\ : STD_LOGIC;
  signal \vector__2_i_2_n_6\ : STD_LOGIC;
  signal \vector__2_i_2_n_7\ : STD_LOGIC;
  signal \vector__2_i_30_n_0\ : STD_LOGIC;
  signal \vector__2_i_31_n_0\ : STD_LOGIC;
  signal \vector__2_i_32_n_0\ : STD_LOGIC;
  signal \vector__2_i_33_n_0\ : STD_LOGIC;
  signal \vector__2_i_34_n_0\ : STD_LOGIC;
  signal \vector__2_i_35_n_0\ : STD_LOGIC;
  signal \vector__2_i_3_n_0\ : STD_LOGIC;
  signal \vector__2_i_4_n_0\ : STD_LOGIC;
  signal \vector__2_i_5_n_0\ : STD_LOGIC;
  signal \vector__2_i_6_n_0\ : STD_LOGIC;
  signal \vector__2_i_7_n_0\ : STD_LOGIC;
  signal \vector__2_i_8_n_0\ : STD_LOGIC;
  signal \vector__2_i_9_n_0\ : STD_LOGIC;
  signal \vector__2_n_100\ : STD_LOGIC;
  signal \vector__2_n_101\ : STD_LOGIC;
  signal \vector__2_n_102\ : STD_LOGIC;
  signal \vector__2_n_103\ : STD_LOGIC;
  signal \vector__2_n_104\ : STD_LOGIC;
  signal \vector__2_n_105\ : STD_LOGIC;
  signal \vector__2_n_106\ : STD_LOGIC;
  signal \vector__2_n_107\ : STD_LOGIC;
  signal \vector__2_n_108\ : STD_LOGIC;
  signal \vector__2_n_109\ : STD_LOGIC;
  signal \vector__2_n_110\ : STD_LOGIC;
  signal \vector__2_n_111\ : STD_LOGIC;
  signal \vector__2_n_112\ : STD_LOGIC;
  signal \vector__2_n_113\ : STD_LOGIC;
  signal \vector__2_n_114\ : STD_LOGIC;
  signal \vector__2_n_115\ : STD_LOGIC;
  signal \vector__2_n_116\ : STD_LOGIC;
  signal \vector__2_n_117\ : STD_LOGIC;
  signal \vector__2_n_118\ : STD_LOGIC;
  signal \vector__2_n_119\ : STD_LOGIC;
  signal \vector__2_n_120\ : STD_LOGIC;
  signal \vector__2_n_121\ : STD_LOGIC;
  signal \vector__2_n_122\ : STD_LOGIC;
  signal \vector__2_n_123\ : STD_LOGIC;
  signal \vector__2_n_124\ : STD_LOGIC;
  signal \vector__2_n_125\ : STD_LOGIC;
  signal \vector__2_n_126\ : STD_LOGIC;
  signal \vector__2_n_127\ : STD_LOGIC;
  signal \vector__2_n_128\ : STD_LOGIC;
  signal \vector__2_n_129\ : STD_LOGIC;
  signal \vector__2_n_130\ : STD_LOGIC;
  signal \vector__2_n_131\ : STD_LOGIC;
  signal \vector__2_n_132\ : STD_LOGIC;
  signal \vector__2_n_133\ : STD_LOGIC;
  signal \vector__2_n_134\ : STD_LOGIC;
  signal \vector__2_n_135\ : STD_LOGIC;
  signal \vector__2_n_136\ : STD_LOGIC;
  signal \vector__2_n_137\ : STD_LOGIC;
  signal \vector__2_n_138\ : STD_LOGIC;
  signal \vector__2_n_139\ : STD_LOGIC;
  signal \vector__2_n_140\ : STD_LOGIC;
  signal \vector__2_n_141\ : STD_LOGIC;
  signal \vector__2_n_142\ : STD_LOGIC;
  signal \vector__2_n_143\ : STD_LOGIC;
  signal \vector__2_n_144\ : STD_LOGIC;
  signal \vector__2_n_145\ : STD_LOGIC;
  signal \vector__2_n_146\ : STD_LOGIC;
  signal \vector__2_n_147\ : STD_LOGIC;
  signal \vector__2_n_148\ : STD_LOGIC;
  signal \vector__2_n_149\ : STD_LOGIC;
  signal \vector__2_n_150\ : STD_LOGIC;
  signal \vector__2_n_151\ : STD_LOGIC;
  signal \vector__2_n_152\ : STD_LOGIC;
  signal \vector__2_n_153\ : STD_LOGIC;
  signal \vector__2_n_24\ : STD_LOGIC;
  signal \vector__2_n_25\ : STD_LOGIC;
  signal \vector__2_n_26\ : STD_LOGIC;
  signal \vector__2_n_27\ : STD_LOGIC;
  signal \vector__2_n_28\ : STD_LOGIC;
  signal \vector__2_n_29\ : STD_LOGIC;
  signal \vector__2_n_30\ : STD_LOGIC;
  signal \vector__2_n_31\ : STD_LOGIC;
  signal \vector__2_n_32\ : STD_LOGIC;
  signal \vector__2_n_33\ : STD_LOGIC;
  signal \vector__2_n_34\ : STD_LOGIC;
  signal \vector__2_n_35\ : STD_LOGIC;
  signal \vector__2_n_36\ : STD_LOGIC;
  signal \vector__2_n_37\ : STD_LOGIC;
  signal \vector__2_n_38\ : STD_LOGIC;
  signal \vector__2_n_39\ : STD_LOGIC;
  signal \vector__2_n_40\ : STD_LOGIC;
  signal \vector__2_n_41\ : STD_LOGIC;
  signal \vector__2_n_42\ : STD_LOGIC;
  signal \vector__2_n_43\ : STD_LOGIC;
  signal \vector__2_n_44\ : STD_LOGIC;
  signal \vector__2_n_45\ : STD_LOGIC;
  signal \vector__2_n_46\ : STD_LOGIC;
  signal \vector__2_n_47\ : STD_LOGIC;
  signal \vector__2_n_48\ : STD_LOGIC;
  signal \vector__2_n_49\ : STD_LOGIC;
  signal \vector__2_n_50\ : STD_LOGIC;
  signal \vector__2_n_51\ : STD_LOGIC;
  signal \vector__2_n_52\ : STD_LOGIC;
  signal \vector__2_n_53\ : STD_LOGIC;
  signal \vector__2_n_58\ : STD_LOGIC;
  signal \vector__2_n_59\ : STD_LOGIC;
  signal \vector__2_n_60\ : STD_LOGIC;
  signal \vector__2_n_61\ : STD_LOGIC;
  signal \vector__2_n_62\ : STD_LOGIC;
  signal \vector__2_n_63\ : STD_LOGIC;
  signal \vector__2_n_64\ : STD_LOGIC;
  signal \vector__2_n_65\ : STD_LOGIC;
  signal \vector__2_n_66\ : STD_LOGIC;
  signal \vector__2_n_67\ : STD_LOGIC;
  signal \vector__2_n_68\ : STD_LOGIC;
  signal \vector__2_n_69\ : STD_LOGIC;
  signal \vector__2_n_70\ : STD_LOGIC;
  signal \vector__2_n_71\ : STD_LOGIC;
  signal \vector__2_n_72\ : STD_LOGIC;
  signal \vector__2_n_73\ : STD_LOGIC;
  signal \vector__2_n_74\ : STD_LOGIC;
  signal \vector__2_n_75\ : STD_LOGIC;
  signal \vector__2_n_76\ : STD_LOGIC;
  signal \vector__2_n_77\ : STD_LOGIC;
  signal \vector__2_n_78\ : STD_LOGIC;
  signal \vector__2_n_79\ : STD_LOGIC;
  signal \vector__2_n_80\ : STD_LOGIC;
  signal \vector__2_n_81\ : STD_LOGIC;
  signal \vector__2_n_82\ : STD_LOGIC;
  signal \vector__2_n_83\ : STD_LOGIC;
  signal \vector__2_n_84\ : STD_LOGIC;
  signal \vector__2_n_85\ : STD_LOGIC;
  signal \vector__2_n_86\ : STD_LOGIC;
  signal \vector__2_n_87\ : STD_LOGIC;
  signal \vector__2_n_88\ : STD_LOGIC;
  signal \vector__2_n_89\ : STD_LOGIC;
  signal \vector__2_n_90\ : STD_LOGIC;
  signal \vector__2_n_91\ : STD_LOGIC;
  signal \vector__2_n_92\ : STD_LOGIC;
  signal \vector__2_n_93\ : STD_LOGIC;
  signal \vector__2_n_94\ : STD_LOGIC;
  signal \vector__2_n_95\ : STD_LOGIC;
  signal \vector__2_n_96\ : STD_LOGIC;
  signal \vector__2_n_97\ : STD_LOGIC;
  signal \vector__2_n_98\ : STD_LOGIC;
  signal \vector__2_n_99\ : STD_LOGIC;
  signal \vector__3_n_100\ : STD_LOGIC;
  signal \vector__3_n_101\ : STD_LOGIC;
  signal \vector__3_n_102\ : STD_LOGIC;
  signal \vector__3_n_103\ : STD_LOGIC;
  signal \vector__3_n_104\ : STD_LOGIC;
  signal \vector__3_n_105\ : STD_LOGIC;
  signal \vector__3_n_106\ : STD_LOGIC;
  signal \vector__3_n_107\ : STD_LOGIC;
  signal \vector__3_n_108\ : STD_LOGIC;
  signal \vector__3_n_109\ : STD_LOGIC;
  signal \vector__3_n_110\ : STD_LOGIC;
  signal \vector__3_n_111\ : STD_LOGIC;
  signal \vector__3_n_112\ : STD_LOGIC;
  signal \vector__3_n_113\ : STD_LOGIC;
  signal \vector__3_n_114\ : STD_LOGIC;
  signal \vector__3_n_115\ : STD_LOGIC;
  signal \vector__3_n_116\ : STD_LOGIC;
  signal \vector__3_n_117\ : STD_LOGIC;
  signal \vector__3_n_118\ : STD_LOGIC;
  signal \vector__3_n_119\ : STD_LOGIC;
  signal \vector__3_n_120\ : STD_LOGIC;
  signal \vector__3_n_121\ : STD_LOGIC;
  signal \vector__3_n_122\ : STD_LOGIC;
  signal \vector__3_n_123\ : STD_LOGIC;
  signal \vector__3_n_124\ : STD_LOGIC;
  signal \vector__3_n_125\ : STD_LOGIC;
  signal \vector__3_n_126\ : STD_LOGIC;
  signal \vector__3_n_127\ : STD_LOGIC;
  signal \vector__3_n_128\ : STD_LOGIC;
  signal \vector__3_n_129\ : STD_LOGIC;
  signal \vector__3_n_130\ : STD_LOGIC;
  signal \vector__3_n_131\ : STD_LOGIC;
  signal \vector__3_n_132\ : STD_LOGIC;
  signal \vector__3_n_133\ : STD_LOGIC;
  signal \vector__3_n_134\ : STD_LOGIC;
  signal \vector__3_n_135\ : STD_LOGIC;
  signal \vector__3_n_136\ : STD_LOGIC;
  signal \vector__3_n_137\ : STD_LOGIC;
  signal \vector__3_n_138\ : STD_LOGIC;
  signal \vector__3_n_139\ : STD_LOGIC;
  signal \vector__3_n_140\ : STD_LOGIC;
  signal \vector__3_n_141\ : STD_LOGIC;
  signal \vector__3_n_142\ : STD_LOGIC;
  signal \vector__3_n_143\ : STD_LOGIC;
  signal \vector__3_n_144\ : STD_LOGIC;
  signal \vector__3_n_145\ : STD_LOGIC;
  signal \vector__3_n_146\ : STD_LOGIC;
  signal \vector__3_n_147\ : STD_LOGIC;
  signal \vector__3_n_148\ : STD_LOGIC;
  signal \vector__3_n_149\ : STD_LOGIC;
  signal \vector__3_n_150\ : STD_LOGIC;
  signal \vector__3_n_151\ : STD_LOGIC;
  signal \vector__3_n_152\ : STD_LOGIC;
  signal \vector__3_n_153\ : STD_LOGIC;
  signal \vector__3_n_58\ : STD_LOGIC;
  signal \vector__3_n_59\ : STD_LOGIC;
  signal \vector__3_n_60\ : STD_LOGIC;
  signal \vector__3_n_61\ : STD_LOGIC;
  signal \vector__3_n_62\ : STD_LOGIC;
  signal \vector__3_n_63\ : STD_LOGIC;
  signal \vector__3_n_64\ : STD_LOGIC;
  signal \vector__3_n_65\ : STD_LOGIC;
  signal \vector__3_n_66\ : STD_LOGIC;
  signal \vector__3_n_67\ : STD_LOGIC;
  signal \vector__3_n_68\ : STD_LOGIC;
  signal \vector__3_n_69\ : STD_LOGIC;
  signal \vector__3_n_70\ : STD_LOGIC;
  signal \vector__3_n_71\ : STD_LOGIC;
  signal \vector__3_n_72\ : STD_LOGIC;
  signal \vector__3_n_73\ : STD_LOGIC;
  signal \vector__3_n_74\ : STD_LOGIC;
  signal \vector__3_n_75\ : STD_LOGIC;
  signal \vector__3_n_76\ : STD_LOGIC;
  signal \vector__3_n_77\ : STD_LOGIC;
  signal \vector__3_n_78\ : STD_LOGIC;
  signal \vector__3_n_79\ : STD_LOGIC;
  signal \vector__3_n_80\ : STD_LOGIC;
  signal \vector__3_n_81\ : STD_LOGIC;
  signal \vector__3_n_82\ : STD_LOGIC;
  signal \vector__3_n_83\ : STD_LOGIC;
  signal \vector__3_n_84\ : STD_LOGIC;
  signal \vector__3_n_85\ : STD_LOGIC;
  signal \vector__3_n_86\ : STD_LOGIC;
  signal \vector__3_n_87\ : STD_LOGIC;
  signal \vector__3_n_88\ : STD_LOGIC;
  signal \vector__3_n_89\ : STD_LOGIC;
  signal \vector__3_n_90\ : STD_LOGIC;
  signal \vector__3_n_91\ : STD_LOGIC;
  signal \vector__3_n_92\ : STD_LOGIC;
  signal \vector__3_n_93\ : STD_LOGIC;
  signal \vector__3_n_94\ : STD_LOGIC;
  signal \vector__3_n_95\ : STD_LOGIC;
  signal \vector__3_n_96\ : STD_LOGIC;
  signal \vector__3_n_97\ : STD_LOGIC;
  signal \vector__3_n_98\ : STD_LOGIC;
  signal \vector__3_n_99\ : STD_LOGIC;
  signal \vector__4_n_100\ : STD_LOGIC;
  signal \vector__4_n_101\ : STD_LOGIC;
  signal \vector__4_n_102\ : STD_LOGIC;
  signal \vector__4_n_103\ : STD_LOGIC;
  signal \vector__4_n_104\ : STD_LOGIC;
  signal \vector__4_n_105\ : STD_LOGIC;
  signal \vector__4_n_106\ : STD_LOGIC;
  signal \vector__4_n_107\ : STD_LOGIC;
  signal \vector__4_n_108\ : STD_LOGIC;
  signal \vector__4_n_109\ : STD_LOGIC;
  signal \vector__4_n_110\ : STD_LOGIC;
  signal \vector__4_n_111\ : STD_LOGIC;
  signal \vector__4_n_112\ : STD_LOGIC;
  signal \vector__4_n_113\ : STD_LOGIC;
  signal \vector__4_n_114\ : STD_LOGIC;
  signal \vector__4_n_115\ : STD_LOGIC;
  signal \vector__4_n_116\ : STD_LOGIC;
  signal \vector__4_n_117\ : STD_LOGIC;
  signal \vector__4_n_118\ : STD_LOGIC;
  signal \vector__4_n_119\ : STD_LOGIC;
  signal \vector__4_n_120\ : STD_LOGIC;
  signal \vector__4_n_121\ : STD_LOGIC;
  signal \vector__4_n_122\ : STD_LOGIC;
  signal \vector__4_n_123\ : STD_LOGIC;
  signal \vector__4_n_124\ : STD_LOGIC;
  signal \vector__4_n_125\ : STD_LOGIC;
  signal \vector__4_n_126\ : STD_LOGIC;
  signal \vector__4_n_127\ : STD_LOGIC;
  signal \vector__4_n_128\ : STD_LOGIC;
  signal \vector__4_n_129\ : STD_LOGIC;
  signal \vector__4_n_130\ : STD_LOGIC;
  signal \vector__4_n_131\ : STD_LOGIC;
  signal \vector__4_n_132\ : STD_LOGIC;
  signal \vector__4_n_133\ : STD_LOGIC;
  signal \vector__4_n_134\ : STD_LOGIC;
  signal \vector__4_n_135\ : STD_LOGIC;
  signal \vector__4_n_136\ : STD_LOGIC;
  signal \vector__4_n_137\ : STD_LOGIC;
  signal \vector__4_n_138\ : STD_LOGIC;
  signal \vector__4_n_139\ : STD_LOGIC;
  signal \vector__4_n_140\ : STD_LOGIC;
  signal \vector__4_n_141\ : STD_LOGIC;
  signal \vector__4_n_142\ : STD_LOGIC;
  signal \vector__4_n_143\ : STD_LOGIC;
  signal \vector__4_n_144\ : STD_LOGIC;
  signal \vector__4_n_145\ : STD_LOGIC;
  signal \vector__4_n_146\ : STD_LOGIC;
  signal \vector__4_n_147\ : STD_LOGIC;
  signal \vector__4_n_148\ : STD_LOGIC;
  signal \vector__4_n_149\ : STD_LOGIC;
  signal \vector__4_n_150\ : STD_LOGIC;
  signal \vector__4_n_151\ : STD_LOGIC;
  signal \vector__4_n_152\ : STD_LOGIC;
  signal \vector__4_n_153\ : STD_LOGIC;
  signal \vector__4_n_58\ : STD_LOGIC;
  signal \vector__4_n_59\ : STD_LOGIC;
  signal \vector__4_n_60\ : STD_LOGIC;
  signal \vector__4_n_61\ : STD_LOGIC;
  signal \vector__4_n_62\ : STD_LOGIC;
  signal \vector__4_n_63\ : STD_LOGIC;
  signal \vector__4_n_64\ : STD_LOGIC;
  signal \vector__4_n_65\ : STD_LOGIC;
  signal \vector__4_n_66\ : STD_LOGIC;
  signal \vector__4_n_67\ : STD_LOGIC;
  signal \vector__4_n_68\ : STD_LOGIC;
  signal \vector__4_n_69\ : STD_LOGIC;
  signal \vector__4_n_70\ : STD_LOGIC;
  signal \vector__4_n_71\ : STD_LOGIC;
  signal \vector__4_n_72\ : STD_LOGIC;
  signal \vector__4_n_73\ : STD_LOGIC;
  signal \vector__4_n_74\ : STD_LOGIC;
  signal \vector__4_n_75\ : STD_LOGIC;
  signal \vector__4_n_76\ : STD_LOGIC;
  signal \vector__4_n_77\ : STD_LOGIC;
  signal \vector__4_n_78\ : STD_LOGIC;
  signal \vector__4_n_79\ : STD_LOGIC;
  signal \vector__4_n_80\ : STD_LOGIC;
  signal \vector__4_n_81\ : STD_LOGIC;
  signal \vector__4_n_82\ : STD_LOGIC;
  signal \vector__4_n_83\ : STD_LOGIC;
  signal \vector__4_n_84\ : STD_LOGIC;
  signal \vector__4_n_85\ : STD_LOGIC;
  signal \vector__4_n_86\ : STD_LOGIC;
  signal \vector__4_n_87\ : STD_LOGIC;
  signal \vector__4_n_88\ : STD_LOGIC;
  signal \vector__4_n_89\ : STD_LOGIC;
  signal \vector__4_n_90\ : STD_LOGIC;
  signal \vector__4_n_91\ : STD_LOGIC;
  signal \vector__4_n_92\ : STD_LOGIC;
  signal \vector__4_n_93\ : STD_LOGIC;
  signal \vector__4_n_94\ : STD_LOGIC;
  signal \vector__4_n_95\ : STD_LOGIC;
  signal \vector__4_n_96\ : STD_LOGIC;
  signal \vector__4_n_97\ : STD_LOGIC;
  signal \vector__4_n_98\ : STD_LOGIC;
  signal \vector__4_n_99\ : STD_LOGIC;
  signal \vector_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \vector_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \vector_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \vector_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \vector_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \vector_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \vector_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \vector_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \vector_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \vector_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \vector_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \vector_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \vector_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \vector_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \vector_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal vector_n_100 : STD_LOGIC;
  signal vector_n_101 : STD_LOGIC;
  signal vector_n_102 : STD_LOGIC;
  signal vector_n_103 : STD_LOGIC;
  signal vector_n_104 : STD_LOGIC;
  signal vector_n_105 : STD_LOGIC;
  signal vector_n_106 : STD_LOGIC;
  signal vector_n_107 : STD_LOGIC;
  signal vector_n_108 : STD_LOGIC;
  signal vector_n_109 : STD_LOGIC;
  signal vector_n_110 : STD_LOGIC;
  signal vector_n_111 : STD_LOGIC;
  signal vector_n_112 : STD_LOGIC;
  signal vector_n_113 : STD_LOGIC;
  signal vector_n_114 : STD_LOGIC;
  signal vector_n_115 : STD_LOGIC;
  signal vector_n_116 : STD_LOGIC;
  signal vector_n_117 : STD_LOGIC;
  signal vector_n_118 : STD_LOGIC;
  signal vector_n_119 : STD_LOGIC;
  signal vector_n_120 : STD_LOGIC;
  signal vector_n_121 : STD_LOGIC;
  signal vector_n_122 : STD_LOGIC;
  signal vector_n_123 : STD_LOGIC;
  signal vector_n_124 : STD_LOGIC;
  signal vector_n_125 : STD_LOGIC;
  signal vector_n_126 : STD_LOGIC;
  signal vector_n_127 : STD_LOGIC;
  signal vector_n_128 : STD_LOGIC;
  signal vector_n_129 : STD_LOGIC;
  signal vector_n_130 : STD_LOGIC;
  signal vector_n_131 : STD_LOGIC;
  signal vector_n_132 : STD_LOGIC;
  signal vector_n_133 : STD_LOGIC;
  signal vector_n_134 : STD_LOGIC;
  signal vector_n_135 : STD_LOGIC;
  signal vector_n_136 : STD_LOGIC;
  signal vector_n_137 : STD_LOGIC;
  signal vector_n_138 : STD_LOGIC;
  signal vector_n_139 : STD_LOGIC;
  signal vector_n_140 : STD_LOGIC;
  signal vector_n_141 : STD_LOGIC;
  signal vector_n_142 : STD_LOGIC;
  signal vector_n_143 : STD_LOGIC;
  signal vector_n_144 : STD_LOGIC;
  signal vector_n_145 : STD_LOGIC;
  signal vector_n_146 : STD_LOGIC;
  signal vector_n_147 : STD_LOGIC;
  signal vector_n_148 : STD_LOGIC;
  signal vector_n_149 : STD_LOGIC;
  signal vector_n_150 : STD_LOGIC;
  signal vector_n_151 : STD_LOGIC;
  signal vector_n_152 : STD_LOGIC;
  signal vector_n_153 : STD_LOGIC;
  signal vector_n_58 : STD_LOGIC;
  signal vector_n_59 : STD_LOGIC;
  signal vector_n_60 : STD_LOGIC;
  signal vector_n_61 : STD_LOGIC;
  signal vector_n_62 : STD_LOGIC;
  signal vector_n_63 : STD_LOGIC;
  signal vector_n_64 : STD_LOGIC;
  signal vector_n_65 : STD_LOGIC;
  signal vector_n_66 : STD_LOGIC;
  signal vector_n_67 : STD_LOGIC;
  signal vector_n_68 : STD_LOGIC;
  signal vector_n_69 : STD_LOGIC;
  signal vector_n_70 : STD_LOGIC;
  signal vector_n_71 : STD_LOGIC;
  signal vector_n_72 : STD_LOGIC;
  signal vector_n_73 : STD_LOGIC;
  signal vector_n_74 : STD_LOGIC;
  signal vector_n_75 : STD_LOGIC;
  signal vector_n_76 : STD_LOGIC;
  signal vector_n_77 : STD_LOGIC;
  signal vector_n_78 : STD_LOGIC;
  signal vector_n_79 : STD_LOGIC;
  signal vector_n_80 : STD_LOGIC;
  signal vector_n_81 : STD_LOGIC;
  signal vector_n_82 : STD_LOGIC;
  signal vector_n_83 : STD_LOGIC;
  signal vector_n_84 : STD_LOGIC;
  signal vector_n_85 : STD_LOGIC;
  signal vector_n_86 : STD_LOGIC;
  signal vector_n_87 : STD_LOGIC;
  signal vector_n_88 : STD_LOGIC;
  signal vector_n_89 : STD_LOGIC;
  signal vector_n_90 : STD_LOGIC;
  signal vector_n_91 : STD_LOGIC;
  signal vector_n_92 : STD_LOGIC;
  signal vector_n_93 : STD_LOGIC;
  signal vector_n_94 : STD_LOGIC;
  signal vector_n_95 : STD_LOGIC;
  signal vector_n_96 : STD_LOGIC;
  signal vector_n_97 : STD_LOGIC;
  signal vector_n_98 : STD_LOGIC;
  signal vector_n_99 : STD_LOGIC;
  signal \z_asn_itm_1[23]_i_2_n_0\ : STD_LOGIC;
  signal \z_asn_itm_1[23]_i_3_n_0\ : STD_LOGIC;
  signal \z_asn_itm_1[23]_i_4_n_0\ : STD_LOGIC;
  signal \z_asn_itm_1[23]_i_5_n_0\ : STD_LOGIC;
  signal \z_asn_itm_1[23]_i_6_n_0\ : STD_LOGIC;
  signal \z_asn_itm_1[23]_i_7_n_0\ : STD_LOGIC;
  signal \z_asn_itm_1[23]_i_8_n_0\ : STD_LOGIC;
  signal \z_asn_itm_1[31]_i_10_n_0\ : STD_LOGIC;
  signal \z_asn_itm_1[31]_i_3_n_0\ : STD_LOGIC;
  signal \z_asn_itm_1[31]_i_4_n_0\ : STD_LOGIC;
  signal \z_asn_itm_1[31]_i_5_n_0\ : STD_LOGIC;
  signal \z_asn_itm_1[31]_i_6_n_0\ : STD_LOGIC;
  signal \z_asn_itm_1[31]_i_7_n_0\ : STD_LOGIC;
  signal \z_asn_itm_1[31]_i_8_n_0\ : STD_LOGIC;
  signal \z_asn_itm_1[31]_i_9_n_0\ : STD_LOGIC;
  signal \z_asn_itm_1_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \z_asn_itm_1_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \z_asn_itm_1_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \z_asn_itm_1_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \z_asn_itm_1_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \z_asn_itm_1_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \z_asn_itm_1_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \z_asn_itm_1_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \z_asn_itm_1_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \z_asn_itm_1_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \z_asn_itm_1_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \z_asn_itm_1_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \z_asn_itm_1_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \z_asn_itm_1_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \z_asn_itm_1_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal NLW_vector_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_vector_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_vector_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_vector_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_vector_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_vector_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_vector_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_vector_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_vector_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vector_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_vector__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_vector__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_vector__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vector__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_vector__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_vector__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_vector__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vector__1_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_vector__1_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_vector__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_vector__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vector__2_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_vector__2_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_vector__2_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_vector__3_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__3_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__3_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__3_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__3_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__3_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__3_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_vector__3_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_vector__3_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vector__3_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_vector__4_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__4_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__4_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__4_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__4_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__4_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__4_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_vector__4_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_vector__4_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vector__4_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_vector_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_z_asn_itm_1_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of vector : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of vector : label is "{SYNTH-10 {cell *THIS*} {string 16x18 4}}";
  attribute KEEP_HIERARCHY of \vector__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \vector__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute KEEP_HIERARCHY of \vector__1\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \vector__1\ : label is "{SYNTH-10 {cell *THIS*} {string 16x18 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \vector__1_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \vector__1_i_2\ : label is 35;
  attribute KEEP_HIERARCHY of \vector__2\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \vector__2\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute ADDER_THRESHOLD of \vector__2_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \vector__2_i_11\ : label is 35;
  attribute ADDER_THRESHOLD of \vector__2_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \vector__2_i_20\ : label is 35;
  attribute KEEP_HIERARCHY of \vector__3\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \vector__3\ : label is "{SYNTH-10 {cell *THIS*} {string 16x18 4}}";
  attribute KEEP_HIERARCHY of \vector__4\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \vector__4\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute ADDER_THRESHOLD of \vector_inferred__0/i__carry\ : label is 35;
  attribute ADDER_THRESHOLD of \vector_inferred__0/i__carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \z_asn_itm_1_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \z_asn_itm_1_reg[31]_i_2\ : label is 35;
begin
mult_core_inst: entity work.Board_inPlaceNTT_DIF_preco_0_0_mult_core
     port map (
      ACOUT(29) => \vector__2_n_24\,
      ACOUT(28) => \vector__2_n_25\,
      ACOUT(27) => \vector__2_n_26\,
      ACOUT(26) => \vector__2_n_27\,
      ACOUT(25) => \vector__2_n_28\,
      ACOUT(24) => \vector__2_n_29\,
      ACOUT(23) => \vector__2_n_30\,
      ACOUT(22) => \vector__2_n_31\,
      ACOUT(21) => \vector__2_n_32\,
      ACOUT(20) => \vector__2_n_33\,
      ACOUT(19) => \vector__2_n_34\,
      ACOUT(18) => \vector__2_n_35\,
      ACOUT(17) => \vector__2_n_36\,
      ACOUT(16) => \vector__2_n_37\,
      ACOUT(15) => \vector__2_n_38\,
      ACOUT(14) => \vector__2_n_39\,
      ACOUT(13) => \vector__2_n_40\,
      ACOUT(12) => \vector__2_n_41\,
      ACOUT(11) => \vector__2_n_42\,
      ACOUT(10) => \vector__2_n_43\,
      ACOUT(9) => \vector__2_n_44\,
      ACOUT(8) => \vector__2_n_45\,
      ACOUT(7) => \vector__2_n_46\,
      ACOUT(6) => \vector__2_n_47\,
      ACOUT(5) => \vector__2_n_48\,
      ACOUT(4) => \vector__2_n_49\,
      ACOUT(3) => \vector__2_n_50\,
      ACOUT(2) => \vector__2_n_51\,
      ACOUT(1) => \vector__2_n_52\,
      ACOUT(0) => \vector__2_n_53\,
      CEA1 => CEA1,
      CEB1 => CEB1,
      \COMP_LOOP_twiddle_f_mul_cse_sva_reg[1]\ => \COMP_LOOP_twiddle_f_mul_cse_sva_reg[1]\,
      \COMP_LOOP_twiddle_f_mul_cse_sva_reg[2]\ => \COMP_LOOP_twiddle_f_mul_cse_sva_reg[2]\,
      \COMP_LOOP_twiddle_f_mul_cse_sva_reg[2]_0\ => \COMP_LOOP_twiddle_f_mul_cse_sva_reg[2]_0\,
      D(16) => vector_n_89,
      D(15) => vector_n_90,
      D(14) => vector_n_91,
      D(13) => vector_n_92,
      D(12) => vector_n_93,
      D(11) => vector_n_94,
      D(10) => vector_n_95,
      D(9) => vector_n_96,
      D(8) => vector_n_97,
      D(7) => vector_n_98,
      D(6) => vector_n_99,
      D(5) => vector_n_100,
      D(4) => vector_n_101,
      D(3) => vector_n_102,
      D(2) => vector_n_103,
      D(1) => vector_n_104,
      D(0) => vector_n_105,
      DSP_OUTPUT_INST(47) => \vector__0_n_106\,
      DSP_OUTPUT_INST(46) => \vector__0_n_107\,
      DSP_OUTPUT_INST(45) => \vector__0_n_108\,
      DSP_OUTPUT_INST(44) => \vector__0_n_109\,
      DSP_OUTPUT_INST(43) => \vector__0_n_110\,
      DSP_OUTPUT_INST(42) => \vector__0_n_111\,
      DSP_OUTPUT_INST(41) => \vector__0_n_112\,
      DSP_OUTPUT_INST(40) => \vector__0_n_113\,
      DSP_OUTPUT_INST(39) => \vector__0_n_114\,
      DSP_OUTPUT_INST(38) => \vector__0_n_115\,
      DSP_OUTPUT_INST(37) => \vector__0_n_116\,
      DSP_OUTPUT_INST(36) => \vector__0_n_117\,
      DSP_OUTPUT_INST(35) => \vector__0_n_118\,
      DSP_OUTPUT_INST(34) => \vector__0_n_119\,
      DSP_OUTPUT_INST(33) => \vector__0_n_120\,
      DSP_OUTPUT_INST(32) => \vector__0_n_121\,
      DSP_OUTPUT_INST(31) => \vector__0_n_122\,
      DSP_OUTPUT_INST(30) => \vector__0_n_123\,
      DSP_OUTPUT_INST(29) => \vector__0_n_124\,
      DSP_OUTPUT_INST(28) => \vector__0_n_125\,
      DSP_OUTPUT_INST(27) => \vector__0_n_126\,
      DSP_OUTPUT_INST(26) => \vector__0_n_127\,
      DSP_OUTPUT_INST(25) => \vector__0_n_128\,
      DSP_OUTPUT_INST(24) => \vector__0_n_129\,
      DSP_OUTPUT_INST(23) => \vector__0_n_130\,
      DSP_OUTPUT_INST(22) => \vector__0_n_131\,
      DSP_OUTPUT_INST(21) => \vector__0_n_132\,
      DSP_OUTPUT_INST(20) => \vector__0_n_133\,
      DSP_OUTPUT_INST(19) => \vector__0_n_134\,
      DSP_OUTPUT_INST(18) => \vector__0_n_135\,
      DSP_OUTPUT_INST(17) => \vector__0_n_136\,
      DSP_OUTPUT_INST(16) => \vector__0_n_137\,
      DSP_OUTPUT_INST(15) => \vector__0_n_138\,
      DSP_OUTPUT_INST(14) => \vector__0_n_139\,
      DSP_OUTPUT_INST(13) => \vector__0_n_140\,
      DSP_OUTPUT_INST(12) => \vector__0_n_141\,
      DSP_OUTPUT_INST(11) => \vector__0_n_142\,
      DSP_OUTPUT_INST(10) => \vector__0_n_143\,
      DSP_OUTPUT_INST(9) => \vector__0_n_144\,
      DSP_OUTPUT_INST(8) => \vector__0_n_145\,
      DSP_OUTPUT_INST(7) => \vector__0_n_146\,
      DSP_OUTPUT_INST(6) => \vector__0_n_147\,
      DSP_OUTPUT_INST(5) => \vector__0_n_148\,
      DSP_OUTPUT_INST(4) => \vector__0_n_149\,
      DSP_OUTPUT_INST(3) => \vector__0_n_150\,
      DSP_OUTPUT_INST(2) => \vector__0_n_151\,
      DSP_OUTPUT_INST(1) => \vector__0_n_152\,
      DSP_OUTPUT_INST(0) => \vector__0_n_153\,
      DSP_OUTPUT_INST_0(47) => \vector__2_n_106\,
      DSP_OUTPUT_INST_0(46) => \vector__2_n_107\,
      DSP_OUTPUT_INST_0(45) => \vector__2_n_108\,
      DSP_OUTPUT_INST_0(44) => \vector__2_n_109\,
      DSP_OUTPUT_INST_0(43) => \vector__2_n_110\,
      DSP_OUTPUT_INST_0(42) => \vector__2_n_111\,
      DSP_OUTPUT_INST_0(41) => \vector__2_n_112\,
      DSP_OUTPUT_INST_0(40) => \vector__2_n_113\,
      DSP_OUTPUT_INST_0(39) => \vector__2_n_114\,
      DSP_OUTPUT_INST_0(38) => \vector__2_n_115\,
      DSP_OUTPUT_INST_0(37) => \vector__2_n_116\,
      DSP_OUTPUT_INST_0(36) => \vector__2_n_117\,
      DSP_OUTPUT_INST_0(35) => \vector__2_n_118\,
      DSP_OUTPUT_INST_0(34) => \vector__2_n_119\,
      DSP_OUTPUT_INST_0(33) => \vector__2_n_120\,
      DSP_OUTPUT_INST_0(32) => \vector__2_n_121\,
      DSP_OUTPUT_INST_0(31) => \vector__2_n_122\,
      DSP_OUTPUT_INST_0(30) => \vector__2_n_123\,
      DSP_OUTPUT_INST_0(29) => \vector__2_n_124\,
      DSP_OUTPUT_INST_0(28) => \vector__2_n_125\,
      DSP_OUTPUT_INST_0(27) => \vector__2_n_126\,
      DSP_OUTPUT_INST_0(26) => \vector__2_n_127\,
      DSP_OUTPUT_INST_0(25) => \vector__2_n_128\,
      DSP_OUTPUT_INST_0(24) => \vector__2_n_129\,
      DSP_OUTPUT_INST_0(23) => \vector__2_n_130\,
      DSP_OUTPUT_INST_0(22) => \vector__2_n_131\,
      DSP_OUTPUT_INST_0(21) => \vector__2_n_132\,
      DSP_OUTPUT_INST_0(20) => \vector__2_n_133\,
      DSP_OUTPUT_INST_0(19) => \vector__2_n_134\,
      DSP_OUTPUT_INST_0(18) => \vector__2_n_135\,
      DSP_OUTPUT_INST_0(17) => \vector__2_n_136\,
      DSP_OUTPUT_INST_0(16) => \vector__2_n_137\,
      DSP_OUTPUT_INST_0(15) => \vector__2_n_138\,
      DSP_OUTPUT_INST_0(14) => \vector__2_n_139\,
      DSP_OUTPUT_INST_0(13) => \vector__2_n_140\,
      DSP_OUTPUT_INST_0(12) => \vector__2_n_141\,
      DSP_OUTPUT_INST_0(11) => \vector__2_n_142\,
      DSP_OUTPUT_INST_0(10) => \vector__2_n_143\,
      DSP_OUTPUT_INST_0(9) => \vector__2_n_144\,
      DSP_OUTPUT_INST_0(8) => \vector__2_n_145\,
      DSP_OUTPUT_INST_0(7) => \vector__2_n_146\,
      DSP_OUTPUT_INST_0(6) => \vector__2_n_147\,
      DSP_OUTPUT_INST_0(5) => \vector__2_n_148\,
      DSP_OUTPUT_INST_0(4) => \vector__2_n_149\,
      DSP_OUTPUT_INST_0(3) => \vector__2_n_150\,
      DSP_OUTPUT_INST_0(2) => \vector__2_n_151\,
      DSP_OUTPUT_INST_0(1) => \vector__2_n_152\,
      DSP_OUTPUT_INST_0(0) => \vector__2_n_153\,
      DSP_OUTPUT_INST_1(47) => \vector__4_n_106\,
      DSP_OUTPUT_INST_1(46) => \vector__4_n_107\,
      DSP_OUTPUT_INST_1(45) => \vector__4_n_108\,
      DSP_OUTPUT_INST_1(44) => \vector__4_n_109\,
      DSP_OUTPUT_INST_1(43) => \vector__4_n_110\,
      DSP_OUTPUT_INST_1(42) => \vector__4_n_111\,
      DSP_OUTPUT_INST_1(41) => \vector__4_n_112\,
      DSP_OUTPUT_INST_1(40) => \vector__4_n_113\,
      DSP_OUTPUT_INST_1(39) => \vector__4_n_114\,
      DSP_OUTPUT_INST_1(38) => \vector__4_n_115\,
      DSP_OUTPUT_INST_1(37) => \vector__4_n_116\,
      DSP_OUTPUT_INST_1(36) => \vector__4_n_117\,
      DSP_OUTPUT_INST_1(35) => \vector__4_n_118\,
      DSP_OUTPUT_INST_1(34) => \vector__4_n_119\,
      DSP_OUTPUT_INST_1(33) => \vector__4_n_120\,
      DSP_OUTPUT_INST_1(32) => \vector__4_n_121\,
      DSP_OUTPUT_INST_1(31) => \vector__4_n_122\,
      DSP_OUTPUT_INST_1(30) => \vector__4_n_123\,
      DSP_OUTPUT_INST_1(29) => \vector__4_n_124\,
      DSP_OUTPUT_INST_1(28) => \vector__4_n_125\,
      DSP_OUTPUT_INST_1(27) => \vector__4_n_126\,
      DSP_OUTPUT_INST_1(26) => \vector__4_n_127\,
      DSP_OUTPUT_INST_1(25) => \vector__4_n_128\,
      DSP_OUTPUT_INST_1(24) => \vector__4_n_129\,
      DSP_OUTPUT_INST_1(23) => \vector__4_n_130\,
      DSP_OUTPUT_INST_1(22) => \vector__4_n_131\,
      DSP_OUTPUT_INST_1(21) => \vector__4_n_132\,
      DSP_OUTPUT_INST_1(20) => \vector__4_n_133\,
      DSP_OUTPUT_INST_1(19) => \vector__4_n_134\,
      DSP_OUTPUT_INST_1(18) => \vector__4_n_135\,
      DSP_OUTPUT_INST_1(17) => \vector__4_n_136\,
      DSP_OUTPUT_INST_1(16) => \vector__4_n_137\,
      DSP_OUTPUT_INST_1(15) => \vector__4_n_138\,
      DSP_OUTPUT_INST_1(14) => \vector__4_n_139\,
      DSP_OUTPUT_INST_1(13) => \vector__4_n_140\,
      DSP_OUTPUT_INST_1(12) => \vector__4_n_141\,
      DSP_OUTPUT_INST_1(11) => \vector__4_n_142\,
      DSP_OUTPUT_INST_1(10) => \vector__4_n_143\,
      DSP_OUTPUT_INST_1(9) => \vector__4_n_144\,
      DSP_OUTPUT_INST_1(8) => \vector__4_n_145\,
      DSP_OUTPUT_INST_1(7) => \vector__4_n_146\,
      DSP_OUTPUT_INST_1(6) => \vector__4_n_147\,
      DSP_OUTPUT_INST_1(5) => \vector__4_n_148\,
      DSP_OUTPUT_INST_1(4) => \vector__4_n_149\,
      DSP_OUTPUT_INST_1(3) => \vector__4_n_150\,
      DSP_OUTPUT_INST_1(2) => \vector__4_n_151\,
      DSP_OUTPUT_INST_1(1) => \vector__4_n_152\,
      DSP_OUTPUT_INST_1(0) => \vector__4_n_153\,
      E(0) => E(0),
      MUX1HOT_v_32_4_2_return(14 downto 0) => MUX1HOT_v_32_4_2_return(31 downto 17),
      MUX1HOT_v_32_4_2_return5_out(14 downto 0) => MUX1HOT_v_32_4_2_return5_out(31 downto 17),
      P(29) => mult_core_inst_n_0,
      P(28) => mult_core_inst_n_1,
      P(27) => mult_core_inst_n_2,
      P(26) => mult_core_inst_n_3,
      P(25) => mult_core_inst_n_4,
      P(24) => mult_core_inst_n_5,
      P(23) => mult_core_inst_n_6,
      P(22) => mult_core_inst_n_7,
      P(21) => mult_core_inst_n_8,
      P(20) => mult_core_inst_n_9,
      P(19) => mult_core_inst_n_10,
      P(18) => mult_core_inst_n_11,
      P(17) => mult_core_inst_n_12,
      P(16) => mult_core_inst_n_13,
      P(15) => mult_core_inst_n_14,
      P(14) => mult_core_inst_n_15,
      P(13) => mult_core_inst_n_16,
      P(12) => mult_core_inst_n_17,
      P(11) => mult_core_inst_n_18,
      P(10) => mult_core_inst_n_19,
      P(9) => mult_core_inst_n_20,
      P(8) => mult_core_inst_n_21,
      P(7) => mult_core_inst_n_22,
      P(6) => mult_core_inst_n_23,
      P(5) => mult_core_inst_n_24,
      P(4) => mult_core_inst_n_25,
      P(3) => mult_core_inst_n_26,
      P(2) => mult_core_inst_n_27,
      P(1) => mult_core_inst_n_28,
      P(0) => mult_core_inst_n_29,
      PCOUT(47) => vector_n_106,
      PCOUT(46) => vector_n_107,
      PCOUT(45) => vector_n_108,
      PCOUT(44) => vector_n_109,
      PCOUT(43) => vector_n_110,
      PCOUT(42) => vector_n_111,
      PCOUT(41) => vector_n_112,
      PCOUT(40) => vector_n_113,
      PCOUT(39) => vector_n_114,
      PCOUT(38) => vector_n_115,
      PCOUT(37) => vector_n_116,
      PCOUT(36) => vector_n_117,
      PCOUT(35) => vector_n_118,
      PCOUT(34) => vector_n_119,
      PCOUT(33) => vector_n_120,
      PCOUT(32) => vector_n_121,
      PCOUT(31) => vector_n_122,
      PCOUT(30) => vector_n_123,
      PCOUT(29) => vector_n_124,
      PCOUT(28) => vector_n_125,
      PCOUT(27) => vector_n_126,
      PCOUT(26) => vector_n_127,
      PCOUT(25) => vector_n_128,
      PCOUT(24) => vector_n_129,
      PCOUT(23) => vector_n_130,
      PCOUT(22) => vector_n_131,
      PCOUT(21) => vector_n_132,
      PCOUT(20) => vector_n_133,
      PCOUT(19) => vector_n_134,
      PCOUT(18) => vector_n_135,
      PCOUT(17) => vector_n_136,
      PCOUT(16) => vector_n_137,
      PCOUT(15) => vector_n_138,
      PCOUT(14) => vector_n_139,
      PCOUT(13) => vector_n_140,
      PCOUT(12) => vector_n_141,
      PCOUT(11) => vector_n_142,
      PCOUT(10) => vector_n_143,
      PCOUT(9) => vector_n_144,
      PCOUT(8) => vector_n_145,
      PCOUT(7) => vector_n_146,
      PCOUT(6) => vector_n_147,
      PCOUT(5) => vector_n_148,
      PCOUT(4) => vector_n_149,
      PCOUT(3) => vector_n_150,
      PCOUT(2) => vector_n_151,
      PCOUT(1) => vector_n_152,
      PCOUT(0) => vector_n_153,
      Q(16 downto 0) => p_buf_sva_1(16 downto 0),
      S(7) => mult_core_inst_n_161,
      S(6) => mult_core_inst_n_162,
      S(5) => mult_core_inst_n_163,
      S(4) => mult_core_inst_n_164,
      S(3) => mult_core_inst_n_165,
      S(2) => mult_core_inst_n_166,
      S(1) => mult_core_inst_n_167,
      S(0) => mult_core_inst_n_168,
      clk => clk,
      clk_0(0) => mult_core_inst_n_77,
      clk_1(13) => mult_core_inst_n_78,
      clk_1(12) => mult_core_inst_n_79,
      clk_1(11) => mult_core_inst_n_80,
      clk_1(10) => mult_core_inst_n_81,
      clk_1(9) => mult_core_inst_n_82,
      clk_1(8) => mult_core_inst_n_83,
      clk_1(7) => mult_core_inst_n_84,
      clk_1(6) => mult_core_inst_n_85,
      clk_1(5) => mult_core_inst_n_86,
      clk_1(4) => mult_core_inst_n_87,
      clk_1(3) => mult_core_inst_n_88,
      clk_1(2) => mult_core_inst_n_89,
      clk_1(1) => mult_core_inst_n_90,
      clk_1(0) => mult_core_inst_n_91,
      clk_2(14) => mult_core_inst_n_110,
      clk_2(13) => mult_core_inst_n_111,
      clk_2(12) => mult_core_inst_n_112,
      clk_2(11) => mult_core_inst_n_113,
      clk_2(10) => mult_core_inst_n_114,
      clk_2(9) => mult_core_inst_n_115,
      clk_2(8) => mult_core_inst_n_116,
      clk_2(7) => mult_core_inst_n_117,
      clk_2(6) => mult_core_inst_n_118,
      clk_2(5) => mult_core_inst_n_119,
      clk_2(4) => mult_core_inst_n_120,
      clk_2(3) => mult_core_inst_n_121,
      clk_2(2) => mult_core_inst_n_122,
      clk_2(1) => mult_core_inst_n_123,
      clk_2(0) => mult_core_inst_n_124,
      clk_3(7) => mult_core_inst_n_169,
      clk_3(6) => mult_core_inst_n_170,
      clk_3(5) => mult_core_inst_n_171,
      clk_3(4) => mult_core_inst_n_172,
      clk_3(3) => mult_core_inst_n_173,
      clk_3(2) => mult_core_inst_n_174,
      clk_3(1) => mult_core_inst_n_175,
      clk_3(0) => mult_core_inst_n_176,
      complete_rsc_vzout => complete_rsc_vzout,
      complete_rsc_vzout_0 => p_buf_sva_20,
      or_61_rmff => or_61_rmff,
      \out\(31 downto 0) => \out\(31 downto 0),
      p_1_in(46) => mult_core_inst_n_30,
      p_1_in(45) => mult_core_inst_n_31,
      p_1_in(44) => mult_core_inst_n_32,
      p_1_in(43) => mult_core_inst_n_33,
      p_1_in(42) => mult_core_inst_n_34,
      p_1_in(41) => mult_core_inst_n_35,
      p_1_in(40) => mult_core_inst_n_36,
      p_1_in(39) => mult_core_inst_n_37,
      p_1_in(38) => mult_core_inst_n_38,
      p_1_in(37) => mult_core_inst_n_39,
      p_1_in(36) => mult_core_inst_n_40,
      p_1_in(35) => mult_core_inst_n_41,
      p_1_in(34) => mult_core_inst_n_42,
      p_1_in(33) => mult_core_inst_n_43,
      p_1_in(32) => mult_core_inst_n_44,
      p_1_in(31) => mult_core_inst_n_45,
      p_1_in(30) => mult_core_inst_n_46,
      p_1_in(29) => mult_core_inst_n_47,
      p_1_in(28) => mult_core_inst_n_48,
      p_1_in(27) => mult_core_inst_n_49,
      p_1_in(26) => mult_core_inst_n_50,
      p_1_in(25) => mult_core_inst_n_51,
      p_1_in(24) => mult_core_inst_n_52,
      p_1_in(23) => mult_core_inst_n_53,
      p_1_in(22) => mult_core_inst_n_54,
      p_1_in(21) => mult_core_inst_n_55,
      p_1_in(20) => mult_core_inst_n_56,
      p_1_in(19) => mult_core_inst_n_57,
      p_1_in(18) => mult_core_inst_n_58,
      p_1_in(17) => mult_core_inst_n_59,
      p_1_in(16) => mult_core_inst_n_60,
      p_1_in(15) => mult_core_inst_n_61,
      p_1_in(14) => mult_core_inst_n_62,
      p_1_in(13) => mult_core_inst_n_63,
      p_1_in(12) => mult_core_inst_n_64,
      p_1_in(11) => mult_core_inst_n_65,
      p_1_in(10) => mult_core_inst_n_66,
      p_1_in(9) => mult_core_inst_n_67,
      p_1_in(8) => mult_core_inst_n_68,
      p_1_in(7) => mult_core_inst_n_69,
      p_1_in(6) => mult_core_inst_n_70,
      p_1_in(5) => mult_core_inst_n_71,
      p_1_in(4) => mult_core_inst_n_72,
      p_1_in(3) => mult_core_inst_n_73,
      p_1_in(2) => mult_core_inst_n_74,
      p_1_in(1) => mult_core_inst_n_75,
      p_1_in(0) => mult_core_inst_n_76,
      \p_buf_sva_1_reg[31]_0\(31 downto 0) => \p_buf_sva_1_reg[31]\(31 downto 0),
      \p_buf_sva_2_reg[31]_0\ => \p_buf_sva_2_reg[31]\,
      \p_sva_reg[31]\(0) => \p_sva_reg[31]\(0),
      reg_ensig_cgo_cse => reg_ensig_cgo_cse,
      reg_vec_rsc_0_1_i_oswt_cse_reg(2 downto 0) => Q(2 downto 0),
      rst => rst,
      \t_mul_cmp_z_oreg_pconst_63_32_reg[16]\(16) => mult_core_inst_n_177,
      \t_mul_cmp_z_oreg_pconst_63_32_reg[16]\(15) => mult_core_inst_n_178,
      \t_mul_cmp_z_oreg_pconst_63_32_reg[16]\(14) => mult_core_inst_n_179,
      \t_mul_cmp_z_oreg_pconst_63_32_reg[16]\(13) => mult_core_inst_n_180,
      \t_mul_cmp_z_oreg_pconst_63_32_reg[16]\(12) => mult_core_inst_n_181,
      \t_mul_cmp_z_oreg_pconst_63_32_reg[16]\(11) => mult_core_inst_n_182,
      \t_mul_cmp_z_oreg_pconst_63_32_reg[16]\(10) => mult_core_inst_n_183,
      \t_mul_cmp_z_oreg_pconst_63_32_reg[16]\(9) => mult_core_inst_n_184,
      \t_mul_cmp_z_oreg_pconst_63_32_reg[16]\(8) => mult_core_inst_n_185,
      \t_mul_cmp_z_oreg_pconst_63_32_reg[16]\(7) => mult_core_inst_n_186,
      \t_mul_cmp_z_oreg_pconst_63_32_reg[16]\(6) => mult_core_inst_n_187,
      \t_mul_cmp_z_oreg_pconst_63_32_reg[16]\(5) => mult_core_inst_n_188,
      \t_mul_cmp_z_oreg_pconst_63_32_reg[16]\(4) => mult_core_inst_n_189,
      \t_mul_cmp_z_oreg_pconst_63_32_reg[16]\(3) => mult_core_inst_n_190,
      \t_mul_cmp_z_oreg_pconst_63_32_reg[16]\(2) => mult_core_inst_n_191,
      \t_mul_cmp_z_oreg_pconst_63_32_reg[16]\(1) => mult_core_inst_n_192,
      \t_mul_cmp_z_oreg_pconst_63_32_reg[16]\(0) => mult_core_inst_n_193,
      \t_mul_cmp_z_oreg_pconst_63_32_reg[16]__0\(0) => \vector__0_n_89\,
      vec_rsc_0_7_d(31 downto 0) => vec_rsc_0_7_d(31 downto 0),
      \vec_rsc_0_7_d[0]\(1 downto 0) => \vec_rsc_0_7_d[0]\(1 downto 0),
      \vec_rsc_0_7_d[31]\(31 downto 0) => \vec_rsc_0_7_d[31]\(31 downto 0),
      vector_i_3(0) => vector_i_3(0),
      \vector_inferred__0/i__carry__0\(14) => \vector__1_n_91\,
      \vector_inferred__0/i__carry__0\(13) => \vector__1_n_92\,
      \vector_inferred__0/i__carry__0\(12) => \vector__1_n_93\,
      \vector_inferred__0/i__carry__0\(11) => \vector__1_n_94\,
      \vector_inferred__0/i__carry__0\(10) => \vector__1_n_95\,
      \vector_inferred__0/i__carry__0\(9) => \vector__1_n_96\,
      \vector_inferred__0/i__carry__0\(8) => \vector__1_n_97\,
      \vector_inferred__0/i__carry__0\(7) => \vector__1_n_98\,
      \vector_inferred__0/i__carry__0\(6) => \vector__1_n_99\,
      \vector_inferred__0/i__carry__0\(5) => \vector__1_n_100\,
      \vector_inferred__0/i__carry__0\(4) => \vector__1_n_101\,
      \vector_inferred__0/i__carry__0\(3) => \vector__1_n_102\,
      \vector_inferred__0/i__carry__0\(2) => \vector__1_n_103\,
      \vector_inferred__0/i__carry__0\(1) => \vector__1_n_104\,
      \vector_inferred__0/i__carry__0\(0) => \vector__1_n_105\,
      \z_asn_itm_1_reg[31]_0\(15 downto 0) => \mult_core_wait_dp_inst/z_mul_cmp_z_oreg_reg__1\(31 downto 16),
      \z_mul_cmp_1_z_oreg_reg[16]__0\(16) => \vector__2_n_89\,
      \z_mul_cmp_1_z_oreg_reg[16]__0\(15) => \vector__2_n_90\,
      \z_mul_cmp_1_z_oreg_reg[16]__0\(14) => \vector__2_n_91\,
      \z_mul_cmp_1_z_oreg_reg[16]__0\(13) => \vector__2_n_92\,
      \z_mul_cmp_1_z_oreg_reg[16]__0\(12) => \vector__2_n_93\,
      \z_mul_cmp_1_z_oreg_reg[16]__0\(11) => \vector__2_n_94\,
      \z_mul_cmp_1_z_oreg_reg[16]__0\(10) => \vector__2_n_95\,
      \z_mul_cmp_1_z_oreg_reg[16]__0\(9) => \vector__2_n_96\,
      \z_mul_cmp_1_z_oreg_reg[16]__0\(8) => \vector__2_n_97\,
      \z_mul_cmp_1_z_oreg_reg[16]__0\(7) => \vector__2_n_98\,
      \z_mul_cmp_1_z_oreg_reg[16]__0\(6) => \vector__2_n_99\,
      \z_mul_cmp_1_z_oreg_reg[16]__0\(5) => \vector__2_n_100\,
      \z_mul_cmp_1_z_oreg_reg[16]__0\(4) => \vector__2_n_101\,
      \z_mul_cmp_1_z_oreg_reg[16]__0\(3) => \vector__2_n_102\,
      \z_mul_cmp_1_z_oreg_reg[16]__0\(2) => \vector__2_n_103\,
      \z_mul_cmp_1_z_oreg_reg[16]__0\(1) => \vector__2_n_104\,
      \z_mul_cmp_1_z_oreg_reg[16]__0\(0) => \vector__2_n_105\,
      \z_mul_cmp_1_z_oreg_reg__1\(15 downto 0) => \mult_core_wait_dp_inst/z_mul_cmp_1_z_oreg_reg__1\(31 downto 16),
      \z_mul_cmp_z_oreg_reg[0]__0\ => \z_mul_cmp_z_oreg_reg[0]__0\,
      \z_mul_cmp_z_oreg_reg[16]__0\(0) => mult_core_inst_n_194,
      \z_mul_cmp_z_oreg_reg[16]__0_0\(16) => \vector__4_n_89\,
      \z_mul_cmp_z_oreg_reg[16]__0_0\(15) => \vector__4_n_90\,
      \z_mul_cmp_z_oreg_reg[16]__0_0\(14) => \vector__4_n_91\,
      \z_mul_cmp_z_oreg_reg[16]__0_0\(13) => \vector__4_n_92\,
      \z_mul_cmp_z_oreg_reg[16]__0_0\(12) => \vector__4_n_93\,
      \z_mul_cmp_z_oreg_reg[16]__0_0\(11) => \vector__4_n_94\,
      \z_mul_cmp_z_oreg_reg[16]__0_0\(10) => \vector__4_n_95\,
      \z_mul_cmp_z_oreg_reg[16]__0_0\(9) => \vector__4_n_96\,
      \z_mul_cmp_z_oreg_reg[16]__0_0\(8) => \vector__4_n_97\,
      \z_mul_cmp_z_oreg_reg[16]__0_0\(7) => \vector__4_n_98\,
      \z_mul_cmp_z_oreg_reg[16]__0_0\(6) => \vector__4_n_99\,
      \z_mul_cmp_z_oreg_reg[16]__0_0\(5) => \vector__4_n_100\,
      \z_mul_cmp_z_oreg_reg[16]__0_0\(4) => \vector__4_n_101\,
      \z_mul_cmp_z_oreg_reg[16]__0_0\(3) => \vector__4_n_102\,
      \z_mul_cmp_z_oreg_reg[16]__0_0\(2) => \vector__4_n_103\,
      \z_mul_cmp_z_oreg_reg[16]__0_0\(1) => \vector__4_n_104\,
      \z_mul_cmp_z_oreg_reg[16]__0_0\(0) => \vector__4_n_105\
    );
vector: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => MUX1HOT_v_32_4_2_return5_out(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_vector_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => \out\(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_vector_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_vector_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_vector_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEB1,
      CEA2 => \z_mul_cmp_z_oreg_reg[0]__0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEA1,
      CEB2 => \z_mul_cmp_z_oreg_reg[0]__0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_vector_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_vector_OVERFLOW_UNCONNECTED,
      P(47) => vector_n_58,
      P(46) => vector_n_59,
      P(45) => vector_n_60,
      P(44) => vector_n_61,
      P(43) => vector_n_62,
      P(42) => vector_n_63,
      P(41) => vector_n_64,
      P(40) => vector_n_65,
      P(39) => vector_n_66,
      P(38) => vector_n_67,
      P(37) => vector_n_68,
      P(36) => vector_n_69,
      P(35) => vector_n_70,
      P(34) => vector_n_71,
      P(33) => vector_n_72,
      P(32) => vector_n_73,
      P(31) => vector_n_74,
      P(30) => vector_n_75,
      P(29) => vector_n_76,
      P(28) => vector_n_77,
      P(27) => vector_n_78,
      P(26) => vector_n_79,
      P(25) => vector_n_80,
      P(24) => vector_n_81,
      P(23) => vector_n_82,
      P(22) => vector_n_83,
      P(21) => vector_n_84,
      P(20) => vector_n_85,
      P(19) => vector_n_86,
      P(18) => vector_n_87,
      P(17) => vector_n_88,
      P(16) => vector_n_89,
      P(15) => vector_n_90,
      P(14) => vector_n_91,
      P(13) => vector_n_92,
      P(12) => vector_n_93,
      P(11) => vector_n_94,
      P(10) => vector_n_95,
      P(9) => vector_n_96,
      P(8) => vector_n_97,
      P(7) => vector_n_98,
      P(6) => vector_n_99,
      P(5) => vector_n_100,
      P(4) => vector_n_101,
      P(3) => vector_n_102,
      P(2) => vector_n_103,
      P(1) => vector_n_104,
      P(0) => vector_n_105,
      PATTERNBDETECT => NLW_vector_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_vector_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => vector_n_106,
      PCOUT(46) => vector_n_107,
      PCOUT(45) => vector_n_108,
      PCOUT(44) => vector_n_109,
      PCOUT(43) => vector_n_110,
      PCOUT(42) => vector_n_111,
      PCOUT(41) => vector_n_112,
      PCOUT(40) => vector_n_113,
      PCOUT(39) => vector_n_114,
      PCOUT(38) => vector_n_115,
      PCOUT(37) => vector_n_116,
      PCOUT(36) => vector_n_117,
      PCOUT(35) => vector_n_118,
      PCOUT(34) => vector_n_119,
      PCOUT(33) => vector_n_120,
      PCOUT(32) => vector_n_121,
      PCOUT(31) => vector_n_122,
      PCOUT(30) => vector_n_123,
      PCOUT(29) => vector_n_124,
      PCOUT(28) => vector_n_125,
      PCOUT(27) => vector_n_126,
      PCOUT(26) => vector_n_127,
      PCOUT(25) => vector_n_128,
      PCOUT(24) => vector_n_129,
      PCOUT(23) => vector_n_130,
      PCOUT(22) => vector_n_131,
      PCOUT(21) => vector_n_132,
      PCOUT(20) => vector_n_133,
      PCOUT(19) => vector_n_134,
      PCOUT(18) => vector_n_135,
      PCOUT(17) => vector_n_136,
      PCOUT(16) => vector_n_137,
      PCOUT(15) => vector_n_138,
      PCOUT(14) => vector_n_139,
      PCOUT(13) => vector_n_140,
      PCOUT(12) => vector_n_141,
      PCOUT(11) => vector_n_142,
      PCOUT(10) => vector_n_143,
      PCOUT(9) => vector_n_144,
      PCOUT(8) => vector_n_145,
      PCOUT(7) => vector_n_146,
      PCOUT(6) => vector_n_147,
      PCOUT(5) => vector_n_148,
      PCOUT(4) => vector_n_149,
      PCOUT(3) => vector_n_150,
      PCOUT(2) => vector_n_151,
      PCOUT(1) => vector_n_152,
      PCOUT(0) => vector_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_vector_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_vector_XOROUT_UNCONNECTED(7 downto 0)
    );
\vector__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \out\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_vector__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => MUX1HOT_v_32_4_2_return5_out(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_vector__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_vector__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_vector__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => CEA1,
      CEA2 => \z_mul_cmp_z_oreg_reg[0]__0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => \z_mul_cmp_z_oreg_reg[0]__0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_vector__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => \NLW_vector__0_OVERFLOW_UNCONNECTED\,
      P(47) => \vector__0_n_58\,
      P(46) => \vector__0_n_59\,
      P(45) => \vector__0_n_60\,
      P(44) => \vector__0_n_61\,
      P(43) => \vector__0_n_62\,
      P(42) => \vector__0_n_63\,
      P(41) => \vector__0_n_64\,
      P(40) => \vector__0_n_65\,
      P(39) => \vector__0_n_66\,
      P(38) => \vector__0_n_67\,
      P(37) => \vector__0_n_68\,
      P(36) => \vector__0_n_69\,
      P(35) => \vector__0_n_70\,
      P(34) => \vector__0_n_71\,
      P(33) => \vector__0_n_72\,
      P(32) => \vector__0_n_73\,
      P(31) => \vector__0_n_74\,
      P(30) => \vector__0_n_75\,
      P(29) => \vector__0_n_76\,
      P(28) => \vector__0_n_77\,
      P(27) => \vector__0_n_78\,
      P(26) => \vector__0_n_79\,
      P(25) => \vector__0_n_80\,
      P(24) => \vector__0_n_81\,
      P(23) => \vector__0_n_82\,
      P(22) => \vector__0_n_83\,
      P(21) => \vector__0_n_84\,
      P(20) => \vector__0_n_85\,
      P(19) => \vector__0_n_86\,
      P(18) => \vector__0_n_87\,
      P(17) => \vector__0_n_88\,
      P(16) => \vector__0_n_89\,
      P(15) => \vector__0_n_90\,
      P(14) => \vector__0_n_91\,
      P(13) => \vector__0_n_92\,
      P(12) => \vector__0_n_93\,
      P(11) => \vector__0_n_94\,
      P(10) => \vector__0_n_95\,
      P(9) => \vector__0_n_96\,
      P(8) => \vector__0_n_97\,
      P(7) => \vector__0_n_98\,
      P(6) => \vector__0_n_99\,
      P(5) => \vector__0_n_100\,
      P(4) => \vector__0_n_101\,
      P(3) => \vector__0_n_102\,
      P(2) => \vector__0_n_103\,
      P(1) => \vector__0_n_104\,
      P(0) => \vector__0_n_105\,
      PATTERNBDETECT => \NLW_vector__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_vector__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \vector__0_n_106\,
      PCOUT(46) => \vector__0_n_107\,
      PCOUT(45) => \vector__0_n_108\,
      PCOUT(44) => \vector__0_n_109\,
      PCOUT(43) => \vector__0_n_110\,
      PCOUT(42) => \vector__0_n_111\,
      PCOUT(41) => \vector__0_n_112\,
      PCOUT(40) => \vector__0_n_113\,
      PCOUT(39) => \vector__0_n_114\,
      PCOUT(38) => \vector__0_n_115\,
      PCOUT(37) => \vector__0_n_116\,
      PCOUT(36) => \vector__0_n_117\,
      PCOUT(35) => \vector__0_n_118\,
      PCOUT(34) => \vector__0_n_119\,
      PCOUT(33) => \vector__0_n_120\,
      PCOUT(32) => \vector__0_n_121\,
      PCOUT(31) => \vector__0_n_122\,
      PCOUT(30) => \vector__0_n_123\,
      PCOUT(29) => \vector__0_n_124\,
      PCOUT(28) => \vector__0_n_125\,
      PCOUT(27) => \vector__0_n_126\,
      PCOUT(26) => \vector__0_n_127\,
      PCOUT(25) => \vector__0_n_128\,
      PCOUT(24) => \vector__0_n_129\,
      PCOUT(23) => \vector__0_n_130\,
      PCOUT(22) => \vector__0_n_131\,
      PCOUT(21) => \vector__0_n_132\,
      PCOUT(20) => \vector__0_n_133\,
      PCOUT(19) => \vector__0_n_134\,
      PCOUT(18) => \vector__0_n_135\,
      PCOUT(17) => \vector__0_n_136\,
      PCOUT(16) => \vector__0_n_137\,
      PCOUT(15) => \vector__0_n_138\,
      PCOUT(14) => \vector__0_n_139\,
      PCOUT(13) => \vector__0_n_140\,
      PCOUT(12) => \vector__0_n_141\,
      PCOUT(11) => \vector__0_n_142\,
      PCOUT(10) => \vector__0_n_143\,
      PCOUT(9) => \vector__0_n_144\,
      PCOUT(8) => \vector__0_n_145\,
      PCOUT(7) => \vector__0_n_146\,
      PCOUT(6) => \vector__0_n_147\,
      PCOUT(5) => \vector__0_n_148\,
      PCOUT(4) => \vector__0_n_149\,
      PCOUT(3) => \vector__0_n_150\,
      PCOUT(2) => \vector__0_n_151\,
      PCOUT(1) => \vector__0_n_152\,
      PCOUT(0) => \vector__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_vector__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_vector__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
\vector__1\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => p_buf_sva_1(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_vector__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => \mult_core_wait_dp_inst/t_mul_cmp_z_oreg_pconst_63_32_reg__1\(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_vector__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_vector__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_vector__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_buf_sva_20,
      CEA2 => \z_mul_cmp_z_oreg_reg[0]__0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \z_mul_cmp_z_oreg_reg[0]__0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \z_mul_cmp_z_oreg_reg[0]__0\,
      CLK => clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_vector__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => \NLW_vector__1_OVERFLOW_UNCONNECTED\,
      P(47) => \vector__1_n_58\,
      P(46) => \vector__1_n_59\,
      P(45) => \vector__1_n_60\,
      P(44) => \vector__1_n_61\,
      P(43) => \vector__1_n_62\,
      P(42) => \vector__1_n_63\,
      P(41) => \vector__1_n_64\,
      P(40) => \vector__1_n_65\,
      P(39) => \vector__1_n_66\,
      P(38) => \vector__1_n_67\,
      P(37) => \vector__1_n_68\,
      P(36) => \vector__1_n_69\,
      P(35) => \vector__1_n_70\,
      P(34) => \vector__1_n_71\,
      P(33) => \vector__1_n_72\,
      P(32) => \vector__1_n_73\,
      P(31) => \vector__1_n_74\,
      P(30) => \vector__1_n_75\,
      P(29) => \vector__1_n_76\,
      P(28) => \vector__1_n_77\,
      P(27) => \vector__1_n_78\,
      P(26) => \vector__1_n_79\,
      P(25) => \vector__1_n_80\,
      P(24) => \vector__1_n_81\,
      P(23) => \vector__1_n_82\,
      P(22) => \vector__1_n_83\,
      P(21) => \vector__1_n_84\,
      P(20) => \vector__1_n_85\,
      P(19) => \vector__1_n_86\,
      P(18) => \vector__1_n_87\,
      P(17) => \vector__1_n_88\,
      P(16) => \vector__1_n_89\,
      P(15) => \vector__1_n_90\,
      P(14) => \vector__1_n_91\,
      P(13) => \vector__1_n_92\,
      P(12) => \vector__1_n_93\,
      P(11) => \vector__1_n_94\,
      P(10) => \vector__1_n_95\,
      P(9) => \vector__1_n_96\,
      P(8) => \vector__1_n_97\,
      P(7) => \vector__1_n_98\,
      P(6) => \vector__1_n_99\,
      P(5) => \vector__1_n_100\,
      P(4) => \vector__1_n_101\,
      P(3) => \vector__1_n_102\,
      P(2) => \vector__1_n_103\,
      P(1) => \vector__1_n_104\,
      P(0) => \vector__1_n_105\,
      PATTERNBDETECT => \NLW_vector__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_vector__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \vector__1_n_106\,
      PCOUT(46) => \vector__1_n_107\,
      PCOUT(45) => \vector__1_n_108\,
      PCOUT(44) => \vector__1_n_109\,
      PCOUT(43) => \vector__1_n_110\,
      PCOUT(42) => \vector__1_n_111\,
      PCOUT(41) => \vector__1_n_112\,
      PCOUT(40) => \vector__1_n_113\,
      PCOUT(39) => \vector__1_n_114\,
      PCOUT(38) => \vector__1_n_115\,
      PCOUT(37) => \vector__1_n_116\,
      PCOUT(36) => \vector__1_n_117\,
      PCOUT(35) => \vector__1_n_118\,
      PCOUT(34) => \vector__1_n_119\,
      PCOUT(33) => \vector__1_n_120\,
      PCOUT(32) => \vector__1_n_121\,
      PCOUT(31) => \vector__1_n_122\,
      PCOUT(30) => \vector__1_n_123\,
      PCOUT(29) => \vector__1_n_124\,
      PCOUT(28) => \vector__1_n_125\,
      PCOUT(27) => \vector__1_n_126\,
      PCOUT(26) => \vector__1_n_127\,
      PCOUT(25) => \vector__1_n_128\,
      PCOUT(24) => \vector__1_n_129\,
      PCOUT(23) => \vector__1_n_130\,
      PCOUT(22) => \vector__1_n_131\,
      PCOUT(21) => \vector__1_n_132\,
      PCOUT(20) => \vector__1_n_133\,
      PCOUT(19) => \vector__1_n_134\,
      PCOUT(18) => \vector__1_n_135\,
      PCOUT(17) => \vector__1_n_136\,
      PCOUT(16) => \vector__1_n_137\,
      PCOUT(15) => \vector__1_n_138\,
      PCOUT(14) => \vector__1_n_139\,
      PCOUT(13) => \vector__1_n_140\,
      PCOUT(12) => \vector__1_n_141\,
      PCOUT(11) => \vector__1_n_142\,
      PCOUT(10) => \vector__1_n_143\,
      PCOUT(9) => \vector__1_n_144\,
      PCOUT(8) => \vector__1_n_145\,
      PCOUT(7) => \vector__1_n_146\,
      PCOUT(6) => \vector__1_n_147\,
      PCOUT(5) => \vector__1_n_148\,
      PCOUT(4) => \vector__1_n_149\,
      PCOUT(3) => \vector__1_n_150\,
      PCOUT(2) => \vector__1_n_151\,
      PCOUT(1) => \vector__1_n_152\,
      PCOUT(0) => \vector__1_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_vector__1_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_vector__1_XOROUT_UNCONNECTED\(7 downto 0)
    );
\vector__1_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \vector__1_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_vector__1_i_1_CO_UNCONNECTED\(7),
      CO(6) => \vector__1_i_1_n_1\,
      CO(5) => \vector__1_i_1_n_2\,
      CO(4) => \vector__1_i_1_n_3\,
      CO(3) => \vector__1_i_1_n_4\,
      CO(2) => \vector__1_i_1_n_5\,
      CO(1) => \vector__1_i_1_n_6\,
      CO(0) => \vector__1_i_1_n_7\,
      DI(7) => '0',
      DI(6) => mult_core_inst_n_30,
      DI(5) => mult_core_inst_n_31,
      DI(4) => mult_core_inst_n_32,
      DI(3) => mult_core_inst_n_33,
      DI(2) => mult_core_inst_n_34,
      DI(1) => mult_core_inst_n_35,
      DI(0) => mult_core_inst_n_36,
      O(7 downto 0) => \mult_core_wait_dp_inst/t_mul_cmp_z_oreg_pconst_63_32_reg__1\(31 downto 24),
      S(7) => \vector__1_i_3_n_0\,
      S(6) => \vector__1_i_4_n_0\,
      S(5) => \vector__1_i_5_n_0\,
      S(4) => \vector__1_i_6_n_0\,
      S(3) => \vector__1_i_7_n_0\,
      S(2) => \vector__1_i_8_n_0\,
      S(1) => \vector__1_i_9_n_0\,
      S(0) => \vector__1_i_10_n_0\
    );
\vector__1_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_36,
      I1 => mult_core_inst_n_7,
      O => \vector__1_i_10_n_0\
    );
\vector__1_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_37,
      I1 => mult_core_inst_n_8,
      O => \vector__1_i_11_n_0\
    );
\vector__1_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_38,
      I1 => mult_core_inst_n_9,
      O => \vector__1_i_12_n_0\
    );
\vector__1_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_39,
      I1 => mult_core_inst_n_10,
      O => \vector__1_i_13_n_0\
    );
\vector__1_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_40,
      I1 => mult_core_inst_n_11,
      O => \vector__1_i_14_n_0\
    );
\vector__1_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_41,
      I1 => mult_core_inst_n_12,
      O => \vector__1_i_15_n_0\
    );
\vector__1_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_42,
      I1 => mult_core_inst_n_13,
      O => \vector__1_i_16_n_0\
    );
\vector__1_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_43,
      I1 => mult_core_inst_n_14,
      O => \vector__1_i_17_n_0\
    );
\vector__1_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_44,
      I1 => mult_core_inst_n_15,
      O => \vector__1_i_18_n_0\
    );
\vector__1_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \vector__2_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \vector__1_i_2_n_0\,
      CO(6) => \vector__1_i_2_n_1\,
      CO(5) => \vector__1_i_2_n_2\,
      CO(4) => \vector__1_i_2_n_3\,
      CO(3) => \vector__1_i_2_n_4\,
      CO(2) => \vector__1_i_2_n_5\,
      CO(1) => \vector__1_i_2_n_6\,
      CO(0) => \vector__1_i_2_n_7\,
      DI(7) => mult_core_inst_n_37,
      DI(6) => mult_core_inst_n_38,
      DI(5) => mult_core_inst_n_39,
      DI(4) => mult_core_inst_n_40,
      DI(3) => mult_core_inst_n_41,
      DI(2) => mult_core_inst_n_42,
      DI(1) => mult_core_inst_n_43,
      DI(0) => mult_core_inst_n_44,
      O(7 downto 0) => \mult_core_wait_dp_inst/t_mul_cmp_z_oreg_pconst_63_32_reg__1\(23 downto 16),
      S(7) => \vector__1_i_11_n_0\,
      S(6) => \vector__1_i_12_n_0\,
      S(5) => \vector__1_i_13_n_0\,
      S(4) => \vector__1_i_14_n_0\,
      S(3) => \vector__1_i_15_n_0\,
      S(2) => \vector__1_i_16_n_0\,
      S(1) => \vector__1_i_17_n_0\,
      S(0) => \vector__1_i_18_n_0\
    );
\vector__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_77,
      I1 => mult_core_inst_n_0,
      O => \vector__1_i_3_n_0\
    );
\vector__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_30,
      I1 => mult_core_inst_n_1,
      O => \vector__1_i_4_n_0\
    );
\vector__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_31,
      I1 => mult_core_inst_n_2,
      O => \vector__1_i_5_n_0\
    );
\vector__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_32,
      I1 => mult_core_inst_n_3,
      O => \vector__1_i_6_n_0\
    );
\vector__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_33,
      I1 => mult_core_inst_n_4,
      O => \vector__1_i_7_n_0\
    );
\vector__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_34,
      I1 => mult_core_inst_n_5,
      O => \vector__1_i_8_n_0\
    );
\vector__1_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_35,
      I1 => mult_core_inst_n_6,
      O => \vector__1_i_9_n_0\
    );
\vector__2\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \mult_core_wait_dp_inst/t_mul_cmp_z_oreg_pconst_63_32_reg__1\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => \vector__2_n_24\,
      ACOUT(28) => \vector__2_n_25\,
      ACOUT(27) => \vector__2_n_26\,
      ACOUT(26) => \vector__2_n_27\,
      ACOUT(25) => \vector__2_n_28\,
      ACOUT(24) => \vector__2_n_29\,
      ACOUT(23) => \vector__2_n_30\,
      ACOUT(22) => \vector__2_n_31\,
      ACOUT(21) => \vector__2_n_32\,
      ACOUT(20) => \vector__2_n_33\,
      ACOUT(19) => \vector__2_n_34\,
      ACOUT(18) => \vector__2_n_35\,
      ACOUT(17) => \vector__2_n_36\,
      ACOUT(16) => \vector__2_n_37\,
      ACOUT(15) => \vector__2_n_38\,
      ACOUT(14) => \vector__2_n_39\,
      ACOUT(13) => \vector__2_n_40\,
      ACOUT(12) => \vector__2_n_41\,
      ACOUT(11) => \vector__2_n_42\,
      ACOUT(10) => \vector__2_n_43\,
      ACOUT(9) => \vector__2_n_44\,
      ACOUT(8) => \vector__2_n_45\,
      ACOUT(7) => \vector__2_n_46\,
      ACOUT(6) => \vector__2_n_47\,
      ACOUT(5) => \vector__2_n_48\,
      ACOUT(4) => \vector__2_n_49\,
      ACOUT(3) => \vector__2_n_50\,
      ACOUT(2) => \vector__2_n_51\,
      ACOUT(1) => \vector__2_n_52\,
      ACOUT(0) => \vector__2_n_53\,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => p_buf_sva_1(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_vector__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_vector__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_vector__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => \z_mul_cmp_z_oreg_reg[0]__0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_buf_sva_20,
      CEB2 => \z_mul_cmp_z_oreg_reg[0]__0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_vector__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => \NLW_vector__2_OVERFLOW_UNCONNECTED\,
      P(47) => \vector__2_n_58\,
      P(46) => \vector__2_n_59\,
      P(45) => \vector__2_n_60\,
      P(44) => \vector__2_n_61\,
      P(43) => \vector__2_n_62\,
      P(42) => \vector__2_n_63\,
      P(41) => \vector__2_n_64\,
      P(40) => \vector__2_n_65\,
      P(39) => \vector__2_n_66\,
      P(38) => \vector__2_n_67\,
      P(37) => \vector__2_n_68\,
      P(36) => \vector__2_n_69\,
      P(35) => \vector__2_n_70\,
      P(34) => \vector__2_n_71\,
      P(33) => \vector__2_n_72\,
      P(32) => \vector__2_n_73\,
      P(31) => \vector__2_n_74\,
      P(30) => \vector__2_n_75\,
      P(29) => \vector__2_n_76\,
      P(28) => \vector__2_n_77\,
      P(27) => \vector__2_n_78\,
      P(26) => \vector__2_n_79\,
      P(25) => \vector__2_n_80\,
      P(24) => \vector__2_n_81\,
      P(23) => \vector__2_n_82\,
      P(22) => \vector__2_n_83\,
      P(21) => \vector__2_n_84\,
      P(20) => \vector__2_n_85\,
      P(19) => \vector__2_n_86\,
      P(18) => \vector__2_n_87\,
      P(17) => \vector__2_n_88\,
      P(16) => \vector__2_n_89\,
      P(15) => \vector__2_n_90\,
      P(14) => \vector__2_n_91\,
      P(13) => \vector__2_n_92\,
      P(12) => \vector__2_n_93\,
      P(11) => \vector__2_n_94\,
      P(10) => \vector__2_n_95\,
      P(9) => \vector__2_n_96\,
      P(8) => \vector__2_n_97\,
      P(7) => \vector__2_n_98\,
      P(6) => \vector__2_n_99\,
      P(5) => \vector__2_n_100\,
      P(4) => \vector__2_n_101\,
      P(3) => \vector__2_n_102\,
      P(2) => \vector__2_n_103\,
      P(1) => \vector__2_n_104\,
      P(0) => \vector__2_n_105\,
      PATTERNBDETECT => \NLW_vector__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_vector__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \vector__2_n_106\,
      PCOUT(46) => \vector__2_n_107\,
      PCOUT(45) => \vector__2_n_108\,
      PCOUT(44) => \vector__2_n_109\,
      PCOUT(43) => \vector__2_n_110\,
      PCOUT(42) => \vector__2_n_111\,
      PCOUT(41) => \vector__2_n_112\,
      PCOUT(40) => \vector__2_n_113\,
      PCOUT(39) => \vector__2_n_114\,
      PCOUT(38) => \vector__2_n_115\,
      PCOUT(37) => \vector__2_n_116\,
      PCOUT(36) => \vector__2_n_117\,
      PCOUT(35) => \vector__2_n_118\,
      PCOUT(34) => \vector__2_n_119\,
      PCOUT(33) => \vector__2_n_120\,
      PCOUT(32) => \vector__2_n_121\,
      PCOUT(31) => \vector__2_n_122\,
      PCOUT(30) => \vector__2_n_123\,
      PCOUT(29) => \vector__2_n_124\,
      PCOUT(28) => \vector__2_n_125\,
      PCOUT(27) => \vector__2_n_126\,
      PCOUT(26) => \vector__2_n_127\,
      PCOUT(25) => \vector__2_n_128\,
      PCOUT(24) => \vector__2_n_129\,
      PCOUT(23) => \vector__2_n_130\,
      PCOUT(22) => \vector__2_n_131\,
      PCOUT(21) => \vector__2_n_132\,
      PCOUT(20) => \vector__2_n_133\,
      PCOUT(19) => \vector__2_n_134\,
      PCOUT(18) => \vector__2_n_135\,
      PCOUT(17) => \vector__2_n_136\,
      PCOUT(16) => \vector__2_n_137\,
      PCOUT(15) => \vector__2_n_138\,
      PCOUT(14) => \vector__2_n_139\,
      PCOUT(13) => \vector__2_n_140\,
      PCOUT(12) => \vector__2_n_141\,
      PCOUT(11) => \vector__2_n_142\,
      PCOUT(10) => \vector__2_n_143\,
      PCOUT(9) => \vector__2_n_144\,
      PCOUT(8) => \vector__2_n_145\,
      PCOUT(7) => \vector__2_n_146\,
      PCOUT(6) => \vector__2_n_147\,
      PCOUT(5) => \vector__2_n_148\,
      PCOUT(4) => \vector__2_n_149\,
      PCOUT(3) => \vector__2_n_150\,
      PCOUT(2) => \vector__2_n_151\,
      PCOUT(1) => \vector__2_n_152\,
      PCOUT(0) => \vector__2_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_vector__2_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_vector__2_XOROUT_UNCONNECTED\(7 downto 0)
    );
\vector__2_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \vector__2_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \vector__2_i_1_n_0\,
      CO(6) => \vector__2_i_1_n_1\,
      CO(5) => \vector__2_i_1_n_2\,
      CO(4) => \vector__2_i_1_n_3\,
      CO(3) => \vector__2_i_1_n_4\,
      CO(2) => \vector__2_i_1_n_5\,
      CO(1) => \vector__2_i_1_n_6\,
      CO(0) => \vector__2_i_1_n_7\,
      DI(7) => mult_core_inst_n_45,
      DI(6) => mult_core_inst_n_46,
      DI(5) => mult_core_inst_n_47,
      DI(4) => mult_core_inst_n_48,
      DI(3) => mult_core_inst_n_49,
      DI(2) => mult_core_inst_n_50,
      DI(1) => mult_core_inst_n_51,
      DI(0) => mult_core_inst_n_52,
      O(7 downto 0) => \mult_core_wait_dp_inst/t_mul_cmp_z_oreg_pconst_63_32_reg__1\(15 downto 8),
      S(7) => \vector__2_i_3_n_0\,
      S(6) => \vector__2_i_4_n_0\,
      S(5) => \vector__2_i_5_n_0\,
      S(4) => \vector__2_i_6_n_0\,
      S(3) => \vector__2_i_7_n_0\,
      S(2) => \vector__2_i_8_n_0\,
      S(1) => \vector__2_i_9_n_0\,
      S(0) => \vector__2_i_10_n_0\
    );
\vector__2_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_52,
      I1 => mult_core_inst_n_23,
      O => \vector__2_i_10_n_0\
    );
\vector__2_i_11\: unisim.vcomponents.CARRY8
     port map (
      CI => \vector__2_i_20_n_0\,
      CI_TOP => '0',
      CO(7) => \vector__2_i_11_n_0\,
      CO(6) => \vector__2_i_11_n_1\,
      CO(5) => \vector__2_i_11_n_2\,
      CO(4) => \vector__2_i_11_n_3\,
      CO(3) => \vector__2_i_11_n_4\,
      CO(2) => \vector__2_i_11_n_5\,
      CO(1) => \vector__2_i_11_n_6\,
      CO(0) => \vector__2_i_11_n_7\,
      DI(7) => mult_core_inst_n_61,
      DI(6) => mult_core_inst_n_62,
      DI(5) => mult_core_inst_n_63,
      DI(4) => mult_core_inst_n_64,
      DI(3) => mult_core_inst_n_65,
      DI(2) => mult_core_inst_n_66,
      DI(1) => mult_core_inst_n_67,
      DI(0) => mult_core_inst_n_68,
      O(7 downto 0) => \NLW_vector__2_i_11_O_UNCONNECTED\(7 downto 0),
      S(7) => \vector__2_i_21_n_0\,
      S(6) => \vector__2_i_22_n_0\,
      S(5) => \vector__2_i_23_n_0\,
      S(4) => \vector__2_i_24_n_0\,
      S(3) => \vector__2_i_25_n_0\,
      S(2) => \vector__2_i_26_n_0\,
      S(1) => \vector__2_i_27_n_0\,
      S(0) => \vector__2_i_28_n_0\
    );
\vector__2_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_53,
      I1 => mult_core_inst_n_24,
      O => \vector__2_i_12_n_0\
    );
\vector__2_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_54,
      I1 => mult_core_inst_n_25,
      O => \vector__2_i_13_n_0\
    );
\vector__2_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_55,
      I1 => mult_core_inst_n_26,
      O => \vector__2_i_14_n_0\
    );
\vector__2_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_56,
      I1 => mult_core_inst_n_27,
      O => \vector__2_i_15_n_0\
    );
\vector__2_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_57,
      I1 => mult_core_inst_n_28,
      O => \vector__2_i_16_n_0\
    );
\vector__2_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_58,
      I1 => mult_core_inst_n_29,
      O => \vector__2_i_17_n_0\
    );
\vector__2_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_59,
      I1 => mult_core_inst_n_177,
      O => \vector__2_i_18_n_0\
    );
\vector__2_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_60,
      I1 => mult_core_inst_n_178,
      O => \vector__2_i_19_n_0\
    );
\vector__2_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \vector__2_i_11_n_0\,
      CI_TOP => '0',
      CO(7) => \vector__2_i_2_n_0\,
      CO(6) => \vector__2_i_2_n_1\,
      CO(5) => \vector__2_i_2_n_2\,
      CO(4) => \vector__2_i_2_n_3\,
      CO(3) => \vector__2_i_2_n_4\,
      CO(2) => \vector__2_i_2_n_5\,
      CO(1) => \vector__2_i_2_n_6\,
      CO(0) => \vector__2_i_2_n_7\,
      DI(7) => mult_core_inst_n_53,
      DI(6) => mult_core_inst_n_54,
      DI(5) => mult_core_inst_n_55,
      DI(4) => mult_core_inst_n_56,
      DI(3) => mult_core_inst_n_57,
      DI(2) => mult_core_inst_n_58,
      DI(1) => mult_core_inst_n_59,
      DI(0) => mult_core_inst_n_60,
      O(7 downto 0) => \mult_core_wait_dp_inst/t_mul_cmp_z_oreg_pconst_63_32_reg__1\(7 downto 0),
      S(7) => \vector__2_i_12_n_0\,
      S(6) => \vector__2_i_13_n_0\,
      S(5) => \vector__2_i_14_n_0\,
      S(4) => \vector__2_i_15_n_0\,
      S(3) => \vector__2_i_16_n_0\,
      S(2) => \vector__2_i_17_n_0\,
      S(1) => \vector__2_i_18_n_0\,
      S(0) => \vector__2_i_19_n_0\
    );
\vector__2_i_20\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \vector__2_i_20_n_0\,
      CO(6) => \vector__2_i_20_n_1\,
      CO(5) => \vector__2_i_20_n_2\,
      CO(4) => \vector__2_i_20_n_3\,
      CO(3) => \vector__2_i_20_n_4\,
      CO(2) => \vector__2_i_20_n_5\,
      CO(1) => \vector__2_i_20_n_6\,
      CO(0) => \vector__2_i_20_n_7\,
      DI(7) => mult_core_inst_n_69,
      DI(6) => mult_core_inst_n_70,
      DI(5) => mult_core_inst_n_71,
      DI(4) => mult_core_inst_n_72,
      DI(3) => mult_core_inst_n_73,
      DI(2) => mult_core_inst_n_74,
      DI(1) => mult_core_inst_n_75,
      DI(0) => '0',
      O(7 downto 0) => \NLW_vector__2_i_20_O_UNCONNECTED\(7 downto 0),
      S(7) => \vector__2_i_29_n_0\,
      S(6) => \vector__2_i_30_n_0\,
      S(5) => \vector__2_i_31_n_0\,
      S(4) => \vector__2_i_32_n_0\,
      S(3) => \vector__2_i_33_n_0\,
      S(2) => \vector__2_i_34_n_0\,
      S(1) => \vector__2_i_35_n_0\,
      S(0) => mult_core_inst_n_76
    );
\vector__2_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_61,
      I1 => mult_core_inst_n_179,
      O => \vector__2_i_21_n_0\
    );
\vector__2_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_62,
      I1 => mult_core_inst_n_180,
      O => \vector__2_i_22_n_0\
    );
\vector__2_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_63,
      I1 => mult_core_inst_n_181,
      O => \vector__2_i_23_n_0\
    );
\vector__2_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_64,
      I1 => mult_core_inst_n_182,
      O => \vector__2_i_24_n_0\
    );
\vector__2_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_65,
      I1 => mult_core_inst_n_183,
      O => \vector__2_i_25_n_0\
    );
\vector__2_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_66,
      I1 => mult_core_inst_n_184,
      O => \vector__2_i_26_n_0\
    );
\vector__2_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_67,
      I1 => mult_core_inst_n_185,
      O => \vector__2_i_27_n_0\
    );
\vector__2_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_68,
      I1 => mult_core_inst_n_186,
      O => \vector__2_i_28_n_0\
    );
\vector__2_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_69,
      I1 => mult_core_inst_n_187,
      O => \vector__2_i_29_n_0\
    );
\vector__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_45,
      I1 => mult_core_inst_n_16,
      O => \vector__2_i_3_n_0\
    );
\vector__2_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_70,
      I1 => mult_core_inst_n_188,
      O => \vector__2_i_30_n_0\
    );
\vector__2_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_71,
      I1 => mult_core_inst_n_189,
      O => \vector__2_i_31_n_0\
    );
\vector__2_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_72,
      I1 => mult_core_inst_n_190,
      O => \vector__2_i_32_n_0\
    );
\vector__2_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_73,
      I1 => mult_core_inst_n_191,
      O => \vector__2_i_33_n_0\
    );
\vector__2_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_74,
      I1 => mult_core_inst_n_192,
      O => \vector__2_i_34_n_0\
    );
\vector__2_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_75,
      I1 => mult_core_inst_n_193,
      O => \vector__2_i_35_n_0\
    );
\vector__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_46,
      I1 => mult_core_inst_n_17,
      O => \vector__2_i_4_n_0\
    );
\vector__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_47,
      I1 => mult_core_inst_n_18,
      O => \vector__2_i_5_n_0\
    );
\vector__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_48,
      I1 => mult_core_inst_n_19,
      O => \vector__2_i_6_n_0\
    );
\vector__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_49,
      I1 => mult_core_inst_n_20,
      O => \vector__2_i_7_n_0\
    );
\vector__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_50,
      I1 => mult_core_inst_n_21,
      O => \vector__2_i_8_n_0\
    );
\vector__2_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_51,
      I1 => mult_core_inst_n_22,
      O => \vector__2_i_9_n_0\
    );
\vector__3\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => MUX1HOT_v_32_4_2_return(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_vector__3_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => \out\(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_vector__3_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_vector__3_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_vector__3_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => CEB1,
      CEA2 => \z_mul_cmp_z_oreg_reg[0]__0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEA1,
      CEB2 => \z_mul_cmp_z_oreg_reg[0]__0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \z_mul_cmp_z_oreg_reg[0]__0\,
      CLK => clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_vector__3_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => \NLW_vector__3_OVERFLOW_UNCONNECTED\,
      P(47) => \vector__3_n_58\,
      P(46) => \vector__3_n_59\,
      P(45) => \vector__3_n_60\,
      P(44) => \vector__3_n_61\,
      P(43) => \vector__3_n_62\,
      P(42) => \vector__3_n_63\,
      P(41) => \vector__3_n_64\,
      P(40) => \vector__3_n_65\,
      P(39) => \vector__3_n_66\,
      P(38) => \vector__3_n_67\,
      P(37) => \vector__3_n_68\,
      P(36) => \vector__3_n_69\,
      P(35) => \vector__3_n_70\,
      P(34) => \vector__3_n_71\,
      P(33) => \vector__3_n_72\,
      P(32) => \vector__3_n_73\,
      P(31) => \vector__3_n_74\,
      P(30) => \vector__3_n_75\,
      P(29) => \vector__3_n_76\,
      P(28) => \vector__3_n_77\,
      P(27) => \vector__3_n_78\,
      P(26) => \vector__3_n_79\,
      P(25) => \vector__3_n_80\,
      P(24) => \vector__3_n_81\,
      P(23) => \vector__3_n_82\,
      P(22) => \vector__3_n_83\,
      P(21) => \vector__3_n_84\,
      P(20) => \vector__3_n_85\,
      P(19) => \vector__3_n_86\,
      P(18) => \vector__3_n_87\,
      P(17) => \vector__3_n_88\,
      P(16) => \vector__3_n_89\,
      P(15) => \vector__3_n_90\,
      P(14) => \vector__3_n_91\,
      P(13) => \vector__3_n_92\,
      P(12) => \vector__3_n_93\,
      P(11) => \vector__3_n_94\,
      P(10) => \vector__3_n_95\,
      P(9) => \vector__3_n_96\,
      P(8) => \vector__3_n_97\,
      P(7) => \vector__3_n_98\,
      P(6) => \vector__3_n_99\,
      P(5) => \vector__3_n_100\,
      P(4) => \vector__3_n_101\,
      P(3) => \vector__3_n_102\,
      P(2) => \vector__3_n_103\,
      P(1) => \vector__3_n_104\,
      P(0) => \vector__3_n_105\,
      PATTERNBDETECT => \NLW_vector__3_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_vector__3_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \vector__3_n_106\,
      PCOUT(46) => \vector__3_n_107\,
      PCOUT(45) => \vector__3_n_108\,
      PCOUT(44) => \vector__3_n_109\,
      PCOUT(43) => \vector__3_n_110\,
      PCOUT(42) => \vector__3_n_111\,
      PCOUT(41) => \vector__3_n_112\,
      PCOUT(40) => \vector__3_n_113\,
      PCOUT(39) => \vector__3_n_114\,
      PCOUT(38) => \vector__3_n_115\,
      PCOUT(37) => \vector__3_n_116\,
      PCOUT(36) => \vector__3_n_117\,
      PCOUT(35) => \vector__3_n_118\,
      PCOUT(34) => \vector__3_n_119\,
      PCOUT(33) => \vector__3_n_120\,
      PCOUT(32) => \vector__3_n_121\,
      PCOUT(31) => \vector__3_n_122\,
      PCOUT(30) => \vector__3_n_123\,
      PCOUT(29) => \vector__3_n_124\,
      PCOUT(28) => \vector__3_n_125\,
      PCOUT(27) => \vector__3_n_126\,
      PCOUT(26) => \vector__3_n_127\,
      PCOUT(25) => \vector__3_n_128\,
      PCOUT(24) => \vector__3_n_129\,
      PCOUT(23) => \vector__3_n_130\,
      PCOUT(22) => \vector__3_n_131\,
      PCOUT(21) => \vector__3_n_132\,
      PCOUT(20) => \vector__3_n_133\,
      PCOUT(19) => \vector__3_n_134\,
      PCOUT(18) => \vector__3_n_135\,
      PCOUT(17) => \vector__3_n_136\,
      PCOUT(16) => \vector__3_n_137\,
      PCOUT(15) => \vector__3_n_138\,
      PCOUT(14) => \vector__3_n_139\,
      PCOUT(13) => \vector__3_n_140\,
      PCOUT(12) => \vector__3_n_141\,
      PCOUT(11) => \vector__3_n_142\,
      PCOUT(10) => \vector__3_n_143\,
      PCOUT(9) => \vector__3_n_144\,
      PCOUT(8) => \vector__3_n_145\,
      PCOUT(7) => \vector__3_n_146\,
      PCOUT(6) => \vector__3_n_147\,
      PCOUT(5) => \vector__3_n_148\,
      PCOUT(4) => \vector__3_n_149\,
      PCOUT(3) => \vector__3_n_150\,
      PCOUT(2) => \vector__3_n_151\,
      PCOUT(1) => \vector__3_n_152\,
      PCOUT(0) => \vector__3_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_vector__3_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_vector__3_XOROUT_UNCONNECTED\(7 downto 0)
    );
\vector__4\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \out\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_vector__4_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => MUX1HOT_v_32_4_2_return(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_vector__4_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_vector__4_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_vector__4_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => CEA1,
      CEA2 => \z_mul_cmp_z_oreg_reg[0]__0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => \z_mul_cmp_z_oreg_reg[0]__0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_vector__4_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => \NLW_vector__4_OVERFLOW_UNCONNECTED\,
      P(47) => \vector__4_n_58\,
      P(46) => \vector__4_n_59\,
      P(45) => \vector__4_n_60\,
      P(44) => \vector__4_n_61\,
      P(43) => \vector__4_n_62\,
      P(42) => \vector__4_n_63\,
      P(41) => \vector__4_n_64\,
      P(40) => \vector__4_n_65\,
      P(39) => \vector__4_n_66\,
      P(38) => \vector__4_n_67\,
      P(37) => \vector__4_n_68\,
      P(36) => \vector__4_n_69\,
      P(35) => \vector__4_n_70\,
      P(34) => \vector__4_n_71\,
      P(33) => \vector__4_n_72\,
      P(32) => \vector__4_n_73\,
      P(31) => \vector__4_n_74\,
      P(30) => \vector__4_n_75\,
      P(29) => \vector__4_n_76\,
      P(28) => \vector__4_n_77\,
      P(27) => \vector__4_n_78\,
      P(26) => \vector__4_n_79\,
      P(25) => \vector__4_n_80\,
      P(24) => \vector__4_n_81\,
      P(23) => \vector__4_n_82\,
      P(22) => \vector__4_n_83\,
      P(21) => \vector__4_n_84\,
      P(20) => \vector__4_n_85\,
      P(19) => \vector__4_n_86\,
      P(18) => \vector__4_n_87\,
      P(17) => \vector__4_n_88\,
      P(16) => \vector__4_n_89\,
      P(15) => \vector__4_n_90\,
      P(14) => \vector__4_n_91\,
      P(13) => \vector__4_n_92\,
      P(12) => \vector__4_n_93\,
      P(11) => \vector__4_n_94\,
      P(10) => \vector__4_n_95\,
      P(9) => \vector__4_n_96\,
      P(8) => \vector__4_n_97\,
      P(7) => \vector__4_n_98\,
      P(6) => \vector__4_n_99\,
      P(5) => \vector__4_n_100\,
      P(4) => \vector__4_n_101\,
      P(3) => \vector__4_n_102\,
      P(2) => \vector__4_n_103\,
      P(1) => \vector__4_n_104\,
      P(0) => \vector__4_n_105\,
      PATTERNBDETECT => \NLW_vector__4_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_vector__4_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \vector__4_n_106\,
      PCOUT(46) => \vector__4_n_107\,
      PCOUT(45) => \vector__4_n_108\,
      PCOUT(44) => \vector__4_n_109\,
      PCOUT(43) => \vector__4_n_110\,
      PCOUT(42) => \vector__4_n_111\,
      PCOUT(41) => \vector__4_n_112\,
      PCOUT(40) => \vector__4_n_113\,
      PCOUT(39) => \vector__4_n_114\,
      PCOUT(38) => \vector__4_n_115\,
      PCOUT(37) => \vector__4_n_116\,
      PCOUT(36) => \vector__4_n_117\,
      PCOUT(35) => \vector__4_n_118\,
      PCOUT(34) => \vector__4_n_119\,
      PCOUT(33) => \vector__4_n_120\,
      PCOUT(32) => \vector__4_n_121\,
      PCOUT(31) => \vector__4_n_122\,
      PCOUT(30) => \vector__4_n_123\,
      PCOUT(29) => \vector__4_n_124\,
      PCOUT(28) => \vector__4_n_125\,
      PCOUT(27) => \vector__4_n_126\,
      PCOUT(26) => \vector__4_n_127\,
      PCOUT(25) => \vector__4_n_128\,
      PCOUT(24) => \vector__4_n_129\,
      PCOUT(23) => \vector__4_n_130\,
      PCOUT(22) => \vector__4_n_131\,
      PCOUT(21) => \vector__4_n_132\,
      PCOUT(20) => \vector__4_n_133\,
      PCOUT(19) => \vector__4_n_134\,
      PCOUT(18) => \vector__4_n_135\,
      PCOUT(17) => \vector__4_n_136\,
      PCOUT(16) => \vector__4_n_137\,
      PCOUT(15) => \vector__4_n_138\,
      PCOUT(14) => \vector__4_n_139\,
      PCOUT(13) => \vector__4_n_140\,
      PCOUT(12) => \vector__4_n_141\,
      PCOUT(11) => \vector__4_n_142\,
      PCOUT(10) => \vector__4_n_143\,
      PCOUT(9) => \vector__4_n_144\,
      PCOUT(8) => \vector__4_n_145\,
      PCOUT(7) => \vector__4_n_146\,
      PCOUT(6) => \vector__4_n_147\,
      PCOUT(5) => \vector__4_n_148\,
      PCOUT(4) => \vector__4_n_149\,
      PCOUT(3) => \vector__4_n_150\,
      PCOUT(2) => \vector__4_n_151\,
      PCOUT(1) => \vector__4_n_152\,
      PCOUT(0) => \vector__4_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_vector__4_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_vector__4_XOROUT_UNCONNECTED\(7 downto 0)
    );
\vector_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \vector_inferred__0/i__carry_n_0\,
      CO(6) => \vector_inferred__0/i__carry_n_1\,
      CO(5) => \vector_inferred__0/i__carry_n_2\,
      CO(4) => \vector_inferred__0/i__carry_n_3\,
      CO(3) => \vector_inferred__0/i__carry_n_4\,
      CO(2) => \vector_inferred__0/i__carry_n_5\,
      CO(1) => \vector_inferred__0/i__carry_n_6\,
      CO(0) => \vector_inferred__0/i__carry_n_7\,
      DI(7) => mult_core_inst_n_85,
      DI(6) => mult_core_inst_n_86,
      DI(5) => mult_core_inst_n_87,
      DI(4) => mult_core_inst_n_88,
      DI(3) => mult_core_inst_n_89,
      DI(2) => mult_core_inst_n_90,
      DI(1) => mult_core_inst_n_91,
      DI(0) => '0',
      O(7 downto 0) => \mult_core_wait_dp_inst/z_mul_cmp_1_z_oreg_reg__1\(23 downto 16),
      S(7) => mult_core_inst_n_161,
      S(6) => mult_core_inst_n_162,
      S(5) => mult_core_inst_n_163,
      S(4) => mult_core_inst_n_164,
      S(3) => mult_core_inst_n_165,
      S(2) => mult_core_inst_n_166,
      S(1) => mult_core_inst_n_167,
      S(0) => mult_core_inst_n_168
    );
\vector_inferred__0/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \vector_inferred__0/i__carry_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_vector_inferred__0/i__carry__0_CO_UNCONNECTED\(7),
      CO(6) => \vector_inferred__0/i__carry__0_n_1\,
      CO(5) => \vector_inferred__0/i__carry__0_n_2\,
      CO(4) => \vector_inferred__0/i__carry__0_n_3\,
      CO(3) => \vector_inferred__0/i__carry__0_n_4\,
      CO(2) => \vector_inferred__0/i__carry__0_n_5\,
      CO(1) => \vector_inferred__0/i__carry__0_n_6\,
      CO(0) => \vector_inferred__0/i__carry__0_n_7\,
      DI(7) => '0',
      DI(6) => mult_core_inst_n_78,
      DI(5) => mult_core_inst_n_79,
      DI(4) => mult_core_inst_n_80,
      DI(3) => mult_core_inst_n_81,
      DI(2) => mult_core_inst_n_82,
      DI(1) => mult_core_inst_n_83,
      DI(0) => mult_core_inst_n_84,
      O(7 downto 0) => \mult_core_wait_dp_inst/z_mul_cmp_1_z_oreg_reg__1\(31 downto 24),
      S(7) => mult_core_inst_n_169,
      S(6) => mult_core_inst_n_170,
      S(5) => mult_core_inst_n_171,
      S(4) => mult_core_inst_n_172,
      S(3) => mult_core_inst_n_173,
      S(2) => mult_core_inst_n_174,
      S(1) => mult_core_inst_n_175,
      S(0) => mult_core_inst_n_176
    );
\z_asn_itm_1[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_118,
      I1 => \vector__3_n_99\,
      O => \z_asn_itm_1[23]_i_2_n_0\
    );
\z_asn_itm_1[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_119,
      I1 => \vector__3_n_100\,
      O => \z_asn_itm_1[23]_i_3_n_0\
    );
\z_asn_itm_1[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_120,
      I1 => \vector__3_n_101\,
      O => \z_asn_itm_1[23]_i_4_n_0\
    );
\z_asn_itm_1[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_121,
      I1 => \vector__3_n_102\,
      O => \z_asn_itm_1[23]_i_5_n_0\
    );
\z_asn_itm_1[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_122,
      I1 => \vector__3_n_103\,
      O => \z_asn_itm_1[23]_i_6_n_0\
    );
\z_asn_itm_1[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_123,
      I1 => \vector__3_n_104\,
      O => \z_asn_itm_1[23]_i_7_n_0\
    );
\z_asn_itm_1[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_124,
      I1 => \vector__3_n_105\,
      O => \z_asn_itm_1[23]_i_8_n_0\
    );
\z_asn_itm_1[31]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_117,
      I1 => \vector__3_n_98\,
      O => \z_asn_itm_1[31]_i_10_n_0\
    );
\z_asn_itm_1[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_110,
      I1 => \vector__3_n_91\,
      O => \z_asn_itm_1[31]_i_3_n_0\
    );
\z_asn_itm_1[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_111,
      I1 => \vector__3_n_92\,
      O => \z_asn_itm_1[31]_i_4_n_0\
    );
\z_asn_itm_1[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_112,
      I1 => \vector__3_n_93\,
      O => \z_asn_itm_1[31]_i_5_n_0\
    );
\z_asn_itm_1[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_113,
      I1 => \vector__3_n_94\,
      O => \z_asn_itm_1[31]_i_6_n_0\
    );
\z_asn_itm_1[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_114,
      I1 => \vector__3_n_95\,
      O => \z_asn_itm_1[31]_i_7_n_0\
    );
\z_asn_itm_1[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_115,
      I1 => \vector__3_n_96\,
      O => \z_asn_itm_1[31]_i_8_n_0\
    );
\z_asn_itm_1[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_core_inst_n_116,
      I1 => \vector__3_n_97\,
      O => \z_asn_itm_1[31]_i_9_n_0\
    );
\z_asn_itm_1_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \z_asn_itm_1_reg[23]_i_1_n_0\,
      CO(6) => \z_asn_itm_1_reg[23]_i_1_n_1\,
      CO(5) => \z_asn_itm_1_reg[23]_i_1_n_2\,
      CO(4) => \z_asn_itm_1_reg[23]_i_1_n_3\,
      CO(3) => \z_asn_itm_1_reg[23]_i_1_n_4\,
      CO(2) => \z_asn_itm_1_reg[23]_i_1_n_5\,
      CO(1) => \z_asn_itm_1_reg[23]_i_1_n_6\,
      CO(0) => \z_asn_itm_1_reg[23]_i_1_n_7\,
      DI(7) => mult_core_inst_n_118,
      DI(6) => mult_core_inst_n_119,
      DI(5) => mult_core_inst_n_120,
      DI(4) => mult_core_inst_n_121,
      DI(3) => mult_core_inst_n_122,
      DI(2) => mult_core_inst_n_123,
      DI(1) => mult_core_inst_n_124,
      DI(0) => '0',
      O(7 downto 0) => \mult_core_wait_dp_inst/z_mul_cmp_z_oreg_reg__1\(23 downto 16),
      S(7) => \z_asn_itm_1[23]_i_2_n_0\,
      S(6) => \z_asn_itm_1[23]_i_3_n_0\,
      S(5) => \z_asn_itm_1[23]_i_4_n_0\,
      S(4) => \z_asn_itm_1[23]_i_5_n_0\,
      S(3) => \z_asn_itm_1[23]_i_6_n_0\,
      S(2) => \z_asn_itm_1[23]_i_7_n_0\,
      S(1) => \z_asn_itm_1[23]_i_8_n_0\,
      S(0) => mult_core_inst_n_194
    );
\z_asn_itm_1_reg[31]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \z_asn_itm_1_reg[23]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_z_asn_itm_1_reg[31]_i_2_CO_UNCONNECTED\(7),
      CO(6) => \z_asn_itm_1_reg[31]_i_2_n_1\,
      CO(5) => \z_asn_itm_1_reg[31]_i_2_n_2\,
      CO(4) => \z_asn_itm_1_reg[31]_i_2_n_3\,
      CO(3) => \z_asn_itm_1_reg[31]_i_2_n_4\,
      CO(2) => \z_asn_itm_1_reg[31]_i_2_n_5\,
      CO(1) => \z_asn_itm_1_reg[31]_i_2_n_6\,
      CO(0) => \z_asn_itm_1_reg[31]_i_2_n_7\,
      DI(7) => '0',
      DI(6) => mult_core_inst_n_111,
      DI(5) => mult_core_inst_n_112,
      DI(4) => mult_core_inst_n_113,
      DI(3) => mult_core_inst_n_114,
      DI(2) => mult_core_inst_n_115,
      DI(1) => mult_core_inst_n_116,
      DI(0) => mult_core_inst_n_117,
      O(7 downto 0) => \mult_core_wait_dp_inst/z_mul_cmp_z_oreg_reg__1\(31 downto 24),
      S(7) => \z_asn_itm_1[31]_i_3_n_0\,
      S(6) => \z_asn_itm_1[31]_i_4_n_0\,
      S(5) => \z_asn_itm_1[31]_i_5_n_0\,
      S(4) => \z_asn_itm_1[31]_i_6_n_0\,
      S(3) => \z_asn_itm_1[31]_i_7_n_0\,
      S(2) => \z_asn_itm_1[31]_i_8_n_0\,
      S(1) => \z_asn_itm_1[31]_i_9_n_0\,
      S(0) => \z_asn_itm_1[31]_i_10_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core is
  port (
    twiddle_h_rsc_0_3_adra : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reg_run_rsci_oswt_cse : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    reg_complete_rsci_oswt_cse_reg_0 : out STD_LOGIC;
    core_wten : out STD_LOGIC;
    core_wten_iff : out STD_LOGIC;
    run_rsci_vdin_bfwt : out STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm : out STD_LOGIC;
    vec_rsc_0_7_we : out STD_LOGIC;
    vec_rsc_0_6_we : out STD_LOGIC;
    vec_rsc_0_5_we : out STD_LOGIC;
    vec_rsc_0_4_we : out STD_LOGIC;
    vec_rsc_0_3_we : out STD_LOGIC;
    vec_rsc_0_2_we : out STD_LOGIC;
    vec_rsc_0_1_we : out STD_LOGIC;
    vec_rsc_0_0_we : out STD_LOGIC;
    nl_VEC_LOOP_acc_10_tmp_carry_0 : out STD_LOGIC;
    vec_rsc_triosy_0_0_lz : out STD_LOGIC;
    run_rsci_vdin_bfwt_reg : out STD_LOGIC;
    run_rsc_lzin : out STD_LOGIC;
    vec_rsc_0_7_adr : out STD_LOGIC_VECTOR ( 6 downto 0 );
    vec_rsc_0_7_d : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    run_rsci_vdin_bfwt_reg_0 : in STD_LOGIC;
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_0 : in STD_LOGIC;
    complete_rsc_vzout : in STD_LOGIC;
    vec_rsc_0_0_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    vec_rsc_0_1_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    vec_rsc_0_2_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    vec_rsc_0_3_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    vec_rsc_0_4_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    vec_rsc_0_5_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    vec_rsc_0_6_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    vec_rsc_0_7_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_rsc_0_0_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_rsc_0_1_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_rsc_0_2_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_rsc_0_3_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_h_rsc_0_0_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_h_rsc_0_1_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_h_rsc_0_2_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_h_rsc_0_3_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_rsc_dat : in STD_LOGIC_VECTOR ( 31 downto 0 );
    run_rsc_vzin : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core : entity is "inPlaceNTT_DIF_precomp_core";
end Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core is
  signal COMP_LOOP_k_12_0_sva_11_0 : STD_LOGIC;
  signal COMP_LOOP_k_12_0_sva_11_00 : STD_LOGIC;
  signal \COMP_LOOP_k_12_0_sva_11_0[10]_i_1_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_k_12_0_sva_11_0[11]_i_1_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_k_12_0_sva_11_0[11]_i_2_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[0]\ : STD_LOGIC;
  signal \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[10]\ : STD_LOGIC;
  signal \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[11]\ : STD_LOGIC;
  signal \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[1]\ : STD_LOGIC;
  signal \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[2]\ : STD_LOGIC;
  signal \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[3]\ : STD_LOGIC;
  signal \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[4]\ : STD_LOGIC;
  signal \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[5]\ : STD_LOGIC;
  signal \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[6]\ : STD_LOGIC;
  signal \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[7]\ : STD_LOGIC;
  signal \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[8]\ : STD_LOGIC;
  signal \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[9]\ : STD_LOGIC;
  signal COMP_LOOP_twiddle_f_mul_cse_sva0 : STD_LOGIC;
  signal \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[0]\ : STD_LOGIC;
  signal \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[1]\ : STD_LOGIC;
  signal \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[2]\ : STD_LOGIC;
  signal \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[3]\ : STD_LOGIC;
  signal \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[4]\ : STD_LOGIC;
  signal \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[5]\ : STD_LOGIC;
  signal \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[6]\ : STD_LOGIC;
  signal \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[7]\ : STD_LOGIC;
  signal \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[8]\ : STD_LOGIC;
  signal \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[9]\ : STD_LOGIC;
  signal MUX1HOT_v_32_4_2_return : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal MUX1HOT_v_32_4_2_return5_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal MUX1HOT_v_32_8_2_return : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal STAGE_LOOP_i_3_0_sva : STD_LOGIC;
  signal STAGE_LOOP_i_3_0_sva_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \STAGE_LOOP_lshift_psp_sva[2]_i_1_n_0\ : STD_LOGIC;
  signal \STAGE_LOOP_lshift_psp_sva_reg_n_0_[0]\ : STD_LOGIC;
  signal \STAGE_LOOP_lshift_psp_sva_reg_n_0_[11]\ : STD_LOGIC;
  signal \STAGE_LOOP_lshift_psp_sva_reg_n_0_[12]\ : STD_LOGIC;
  signal \^vec_loop_vec_loop_and_11_itm\ : STD_LOGIC;
  signal VEC_LOOP_VEC_LOOP_and_12_itm : STD_LOGIC;
  signal VEC_LOOP_VEC_LOOP_and_12_itm_i_1_n_0 : STD_LOGIC;
  signal VEC_LOOP_VEC_LOOP_and_13_itm : STD_LOGIC;
  signal VEC_LOOP_VEC_LOOP_and_13_itm_i_1_n_0 : STD_LOGIC;
  signal VEC_LOOP_VEC_LOOP_and_2_itm : STD_LOGIC;
  signal VEC_LOOP_VEC_LOOP_and_2_itm_i_1_n_0 : STD_LOGIC;
  signal VEC_LOOP_VEC_LOOP_and_4_itm : STD_LOGIC;
  signal VEC_LOOP_VEC_LOOP_and_4_itm_i_1_n_0 : STD_LOGIC;
  signal VEC_LOOP_VEC_LOOP_and_5_itm : STD_LOGIC;
  signal VEC_LOOP_VEC_LOOP_and_5_itm_i_1_n_0 : STD_LOGIC;
  signal VEC_LOOP_VEC_LOOP_and_6_itm : STD_LOGIC;
  signal VEC_LOOP_VEC_LOOP_and_6_itm_i_1_n_0 : STD_LOGIC;
  signal VEC_LOOP_VEC_LOOP_and_9_itm : STD_LOGIC;
  signal VEC_LOOP_VEC_LOOP_and_9_itm_i_1_n_0 : STD_LOGIC;
  signal VEC_LOOP_VEC_LOOP_nor_1_itm : STD_LOGIC;
  signal VEC_LOOP_VEC_LOOP_nor_1_itm_i_1_n_0 : STD_LOGIC;
  signal VEC_LOOP_VEC_LOOP_nor_itm : STD_LOGIC;
  signal VEC_LOOP_VEC_LOOP_nor_itm_i_1_n_0 : STD_LOGIC;
  signal \VEC_LOOP_acc_10_cse_sva_reg_n_0_[0]\ : STD_LOGIC;
  signal \VEC_LOOP_acc_10_cse_sva_reg_n_0_[1]\ : STD_LOGIC;
  signal \VEC_LOOP_acc_10_cse_sva_reg_n_0_[3]\ : STD_LOGIC;
  signal \VEC_LOOP_acc_10_cse_sva_reg_n_0_[4]\ : STD_LOGIC;
  signal \VEC_LOOP_acc_10_cse_sva_reg_n_0_[5]\ : STD_LOGIC;
  signal \VEC_LOOP_acc_10_cse_sva_reg_n_0_[6]\ : STD_LOGIC;
  signal \VEC_LOOP_acc_10_cse_sva_reg_n_0_[7]\ : STD_LOGIC;
  signal \VEC_LOOP_acc_10_cse_sva_reg_n_0_[8]\ : STD_LOGIC;
  signal \VEC_LOOP_acc_10_cse_sva_reg_n_0_[9]\ : STD_LOGIC;
  signal VEC_LOOP_and_cse : STD_LOGIC;
  signal VEC_LOOP_slc_VEC_LOOP_acc_2_itm : STD_LOGIC;
  signal complete_rsci_wen_comp : STD_LOGIC;
  signal \^core_wten_iff\ : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_0 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_11 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_112 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_113 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_114 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_115 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_118 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_119 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_120 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_121 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_122 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_123 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_124 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_125 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_126 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_127 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_128 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_129 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_130 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_152 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_153 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_154 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_155 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_156 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_157 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_158 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_159 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_160 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_161 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_162 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_163 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_164 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_165 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_166 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_167 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_168 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_169 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_170 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_171 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_172 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_173 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_174 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_175 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_176 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_177 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_178 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_179 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_180 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_181 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_182 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_183 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_184 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_185 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_186 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_187 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_192 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_193 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_194 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_195 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_197 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_198 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_199 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_2 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_20 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_200 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_201 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_202 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_203 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_204 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_205 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_206 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_207 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_21 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_22 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_221 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_222 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_223 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_224 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_225 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_226 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_227 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_228 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_229 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_23 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_230 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_231 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_232 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_233 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_234 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_235 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_236 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_237 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_238 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_239 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_240 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_241 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_242 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_243 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_244 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_245 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_246 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_247 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_248 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_249 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_250 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_251 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_252 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_253 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_254 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_255 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_256 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_257 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_258 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_259 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_26 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_260 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_261 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_262 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_263 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_264 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_265 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_266 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_267 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_268 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_269 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_270 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_271 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_29 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_4 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_5 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_98 : STD_LOGIC;
  signal \inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp_inst/run_rsci_bcwt\ : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_staller_inst_n_10 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_staller_inst_n_11 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_staller_inst_n_12 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_staller_inst_n_13 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_staller_inst_n_14 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_staller_inst_n_15 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_staller_inst_n_16 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_staller_inst_n_17 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_staller_inst_n_18 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_staller_inst_n_2 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_staller_inst_n_3 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_staller_inst_n_4 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_staller_inst_n_5 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_staller_inst_n_6 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_staller_inst_n_7 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_staller_inst_n_8 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_staller_inst_n_9 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_1 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_10 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_11 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_12 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_13 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_14 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_15 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_16 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_17 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_18 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_19 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_2 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_20 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_21 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_22 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_23 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_24 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_25 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_26 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_27 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_28 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_29 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_3 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_30 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_31 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_32 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_4 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_5 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_6 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_7 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_8 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_9 : STD_LOGIC;
  signal \inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_twiddle_h_rsc_0_0_wait_dp_inst/twiddle_h_rsc_0_0_i_bcwt\ : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_1 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_10 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_11 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_12 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_13 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_14 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_15 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_16 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_17 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_18 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_19 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_2 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_20 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_21 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_22 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_23 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_24 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_25 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_26 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_27 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_28 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_29 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_3 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_30 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_31 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_32 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_4 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_5 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_6 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_7 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_8 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_9 : STD_LOGIC;
  signal \inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_twiddle_h_rsc_0_1_wait_dp_inst/twiddle_h_rsc_0_1_i_bcwt\ : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_1 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_10 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_11 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_12 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_13 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_14 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_15 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_16 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_17 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_18 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_19 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_2 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_20 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_21 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_22 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_23 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_24 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_25 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_26 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_27 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_28 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_29 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_3 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_30 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_31 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_32 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_4 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_5 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_6 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_7 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_8 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_9 : STD_LOGIC;
  signal \inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_twiddle_h_rsc_0_2_wait_dp_inst/twiddle_h_rsc_0_2_i_bcwt\ : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_1 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_10 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_11 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_12 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_13 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_14 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_15 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_16 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_17 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_18 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_19 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_2 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_20 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_21 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_22 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_23 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_24 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_25 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_26 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_27 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_28 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_29 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_3 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_30 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_31 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_32 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_4 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_5 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_6 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_7 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_8 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_9 : STD_LOGIC;
  signal \inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_twiddle_h_rsc_0_3_wait_dp_inst/twiddle_h_rsc_0_3_i_bcwt\ : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_1 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_10 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_11 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_12 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_13 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_14 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_15 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_16 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_17 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_18 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_19 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_2 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_20 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_21 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_22 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_23 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_24 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_25 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_26 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_27 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_28 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_29 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_3 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_30 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_31 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_32 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_4 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_5 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_6 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_7 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_8 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_9 : STD_LOGIC;
  signal \inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_twiddle_rsc_0_0_wait_dp_inst/twiddle_rsc_0_0_i_bcwt\ : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_1 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_10 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_11 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_12 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_13 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_14 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_15 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_16 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_17 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_18 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_19 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_2 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_20 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_21 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_22 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_23 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_24 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_25 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_26 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_27 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_28 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_29 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_3 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_30 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_31 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_32 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_4 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_5 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_6 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_7 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_8 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_9 : STD_LOGIC;
  signal \inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_twiddle_rsc_0_1_wait_dp_inst/twiddle_rsc_0_1_i_bcwt\ : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_1 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_10 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_11 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_12 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_13 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_14 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_15 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_16 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_17 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_18 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_19 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_2 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_20 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_21 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_22 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_23 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_24 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_25 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_26 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_27 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_28 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_29 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_3 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_30 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_31 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_32 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_4 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_5 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_6 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_7 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_8 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_9 : STD_LOGIC;
  signal \inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_twiddle_rsc_0_2_wait_dp_inst/twiddle_rsc_0_2_i_bcwt\ : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_1 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_10 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_11 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_12 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_13 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_14 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_15 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_16 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_17 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_18 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_19 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_2 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_20 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_21 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_22 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_23 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_24 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_25 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_26 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_27 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_28 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_29 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_3 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_30 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_31 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_32 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_4 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_5 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_6 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_7 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_8 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_9 : STD_LOGIC;
  signal \inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_twiddle_rsc_0_3_wait_dp_inst/twiddle_rsc_0_3_i_bcwt\ : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_1 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_10 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_11 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_12 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_13 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_14 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_15 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_16 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_17 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_18 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_19 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_2 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_20 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_21 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_22 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_23 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_24 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_25 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_26 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_27 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_28 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_29 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_3 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_30 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_31 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_32 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_4 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_5 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_6 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_7 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_8 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_9 : STD_LOGIC;
  signal \inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_dp_inst/vec_rsc_0_0_i_bcwt\ : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_13 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_14 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_15 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_16 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_17 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_18 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_19 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_20 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_21 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_22 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_23 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_24 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_25 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_26 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_27 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_28 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_29 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_30 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_31 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_32 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_33 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_34 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_35 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_36 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_37 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_38 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_39 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_40 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_41 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_42 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_43 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_44 : STD_LOGIC;
  signal \inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_dp_inst/vec_rsc_0_1_i_bcwt\ : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_1 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_2 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_3 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_37 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_38 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_39 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_4 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_40 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_41 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_42 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_43 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_44 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_45 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_46 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_47 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_48 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_49 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_5 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_50 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_51 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_52 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_53 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_54 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_55 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_56 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_57 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_58 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_59 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_6 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_60 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_61 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_62 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_63 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_64 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_65 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_66 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_67 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_68 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_69 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_7 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_70 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_71 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_72 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_73 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_74 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_75 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_76 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_77 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_78 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_8 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_9 : STD_LOGIC;
  signal \inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_dp_inst/vec_rsc_0_2_i_bcwt\ : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_1 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_10 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_11 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_12 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_13 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_14 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_15 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_16 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_17 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_18 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_19 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_2 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_20 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_21 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_22 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_23 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_24 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_25 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_26 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_27 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_28 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_29 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_3 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_30 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_31 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_32 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_33 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_34 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_35 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_36 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_37 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_38 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_39 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_4 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_40 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_41 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_42 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_43 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_44 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_45 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_46 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_47 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_48 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_5 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_6 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_7 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_8 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_9 : STD_LOGIC;
  signal \inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_dp_inst/vec_rsc_0_3_i_bcwt\ : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_1 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_27 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_28 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_29 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_30 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_31 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_32 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_33 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_34 : STD_LOGIC;
  signal \inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_dp_inst/vec_rsc_0_4_i_bcwt\ : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_1 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_10 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_11 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_12 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_13 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_14 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_15 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_16 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_17 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_18 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_19 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_2 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_20 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_21 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_22 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_23 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_24 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_25 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_26 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_27 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_28 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_29 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_3 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_30 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_31 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_32 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_33 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_34 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_35 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_36 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_37 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_38 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_39 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_4 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_40 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_41 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_42 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_43 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_44 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_45 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_5 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_6 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_7 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_8 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_9 : STD_LOGIC;
  signal \inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_dp_inst/vec_rsc_0_5_i_bcwt\ : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_1 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_10 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_11 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_12 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_13 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_14 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_15 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_16 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_17 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_18 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_19 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_2 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_20 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_21 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_22 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_23 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_24 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_25 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_26 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_27 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_28 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_29 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_3 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_30 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_31 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_32 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_33 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_34 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_35 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_36 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_37 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_38 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_39 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_4 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_40 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_41 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_42 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_43 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_44 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_45 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_46 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_47 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_48 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_49 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_5 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_50 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_51 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_6 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_7 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_8 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_9 : STD_LOGIC;
  signal \inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_dp_inst/vec_rsc_0_6_i_bcwt\ : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_1 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_10 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_11 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_12 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_13 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_14 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_15 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_16 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_17 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_18 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_19 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_2 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_20 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_21 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_22 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_23 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_24 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_25 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_26 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_27 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_28 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_29 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_3 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_30 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_31 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_32 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_33 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_34 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_35 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_36 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_37 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_38 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_39 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_4 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_40 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_41 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_42 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_43 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_44 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_45 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_46 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_47 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_48 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_5 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_6 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_7 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_8 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_9 : STD_LOGIC;
  signal \inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_dp_inst/vec_rsc_0_7_i_bcwt\ : STD_LOGIC;
  signal input_2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal modulo_add_cmp_n_0 : STD_LOGIC;
  signal modulo_add_cmp_n_1 : STD_LOGIC;
  signal modulo_add_cmp_return_rsc_z : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal modulo_sub_cmp_ccs_ccore_en : STD_LOGIC;
  signal mult_cmp_n_0 : STD_LOGIC;
  signal mult_cmp_n_1 : STD_LOGIC;
  signal mult_cmp_n_2 : STD_LOGIC;
  signal mult_cmp_n_3 : STD_LOGIC;
  signal \mult_core_inst/p_buf_sva_10\ : STD_LOGIC;
  signal nl_COMP_LOOP_twiddle_f_mul_tmp_i_10_n_0 : STD_LOGIC;
  signal nl_COMP_LOOP_twiddle_f_mul_tmp_i_11_n_0 : STD_LOGIC;
  signal nl_COMP_LOOP_twiddle_f_mul_tmp_i_12_n_0 : STD_LOGIC;
  signal nl_COMP_LOOP_twiddle_f_mul_tmp_i_23_n_0 : STD_LOGIC;
  signal nl_COMP_LOOP_twiddle_f_mul_tmp_i_3_n_0 : STD_LOGIC;
  signal nl_COMP_LOOP_twiddle_f_mul_tmp_i_4_n_0 : STD_LOGIC;
  signal nl_COMP_LOOP_twiddle_f_mul_tmp_i_5_n_0 : STD_LOGIC;
  signal nl_COMP_LOOP_twiddle_f_mul_tmp_i_6_n_0 : STD_LOGIC;
  signal nl_COMP_LOOP_twiddle_f_mul_tmp_i_7_n_0 : STD_LOGIC;
  signal nl_COMP_LOOP_twiddle_f_mul_tmp_i_8_n_0 : STD_LOGIC;
  signal nl_COMP_LOOP_twiddle_f_mul_tmp_i_9_n_0 : STD_LOGIC;
  signal nl_COMP_LOOP_twiddle_f_mul_tmp_n_104 : STD_LOGIC;
  signal nl_COMP_LOOP_twiddle_f_mul_tmp_n_105 : STD_LOGIC;
  signal nl_COMP_LOOP_twiddle_f_mul_tmp_n_86 : STD_LOGIC;
  signal nl_COMP_LOOP_twiddle_f_mul_tmp_n_87 : STD_LOGIC;
  signal nl_COMP_LOOP_twiddle_f_mul_tmp_n_88 : STD_LOGIC;
  signal nl_COMP_LOOP_twiddle_f_mul_tmp_n_89 : STD_LOGIC;
  signal nl_COMP_LOOP_twiddle_f_mul_tmp_n_90 : STD_LOGIC;
  signal nl_COMP_LOOP_twiddle_f_mul_tmp_n_91 : STD_LOGIC;
  signal nl_COMP_LOOP_twiddle_f_mul_tmp_n_92 : STD_LOGIC;
  signal nl_COMP_LOOP_twiddle_f_mul_tmp_n_93 : STD_LOGIC;
  signal nl_COMP_LOOP_twiddle_f_mul_tmp_n_94 : STD_LOGIC;
  signal nl_COMP_LOOP_twiddle_f_mul_tmp_n_95 : STD_LOGIC;
  signal \^nl_vec_loop_acc_10_tmp_carry_0\ : STD_LOGIC;
  signal \nl_VEC_LOOP_acc_10_tmp_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \nl_VEC_LOOP_acc_10_tmp_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \nl_VEC_LOOP_acc_10_tmp_carry__0_n_7\ : STD_LOGIC;
  signal nl_VEC_LOOP_acc_10_tmp_carry_i_1_n_0 : STD_LOGIC;
  signal nl_VEC_LOOP_acc_10_tmp_carry_i_2_n_0 : STD_LOGIC;
  signal nl_VEC_LOOP_acc_10_tmp_carry_i_3_n_0 : STD_LOGIC;
  signal nl_VEC_LOOP_acc_10_tmp_carry_i_4_n_0 : STD_LOGIC;
  signal nl_VEC_LOOP_acc_10_tmp_carry_i_5_n_0 : STD_LOGIC;
  signal nl_VEC_LOOP_acc_10_tmp_carry_i_6_n_0 : STD_LOGIC;
  signal nl_VEC_LOOP_acc_10_tmp_carry_i_7_n_0 : STD_LOGIC;
  signal nl_VEC_LOOP_acc_10_tmp_carry_i_8_n_0 : STD_LOGIC;
  signal nl_VEC_LOOP_acc_10_tmp_carry_n_0 : STD_LOGIC;
  signal nl_VEC_LOOP_acc_10_tmp_carry_n_1 : STD_LOGIC;
  signal nl_VEC_LOOP_acc_10_tmp_carry_n_14 : STD_LOGIC;
  signal nl_VEC_LOOP_acc_10_tmp_carry_n_15 : STD_LOGIC;
  signal nl_VEC_LOOP_acc_10_tmp_carry_n_2 : STD_LOGIC;
  signal nl_VEC_LOOP_acc_10_tmp_carry_n_3 : STD_LOGIC;
  signal nl_VEC_LOOP_acc_10_tmp_carry_n_4 : STD_LOGIC;
  signal nl_VEC_LOOP_acc_10_tmp_carry_n_5 : STD_LOGIC;
  signal nl_VEC_LOOP_acc_10_tmp_carry_n_6 : STD_LOGIC;
  signal nl_VEC_LOOP_acc_10_tmp_carry_n_7 : STD_LOGIC;
  signal \nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_n_14\ : STD_LOGIC;
  signal \nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_n_15\ : STD_LOGIC;
  signal \nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_n_7\ : STD_LOGIC;
  signal nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_1_n_0 : STD_LOGIC;
  signal nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_2_n_0 : STD_LOGIC;
  signal nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_3_n_0 : STD_LOGIC;
  signal nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_4_n_0 : STD_LOGIC;
  signal nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_5_n_0 : STD_LOGIC;
  signal nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_6_n_0 : STD_LOGIC;
  signal nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_7_n_0 : STD_LOGIC;
  signal nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_8_n_0 : STD_LOGIC;
  signal nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_0 : STD_LOGIC;
  signal nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_1 : STD_LOGIC;
  signal nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_10 : STD_LOGIC;
  signal nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_11 : STD_LOGIC;
  signal nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_12 : STD_LOGIC;
  signal nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_13 : STD_LOGIC;
  signal nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_14 : STD_LOGIC;
  signal nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_15 : STD_LOGIC;
  signal nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_2 : STD_LOGIC;
  signal nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_3 : STD_LOGIC;
  signal nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_4 : STD_LOGIC;
  signal nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_5 : STD_LOGIC;
  signal nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_6 : STD_LOGIC;
  signal nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_7 : STD_LOGIC;
  signal nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_8 : STD_LOGIC;
  signal nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_9 : STD_LOGIC;
  signal \nl_acc_nl_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \nl_acc_nl_carry__0_n_4\ : STD_LOGIC;
  signal \nl_acc_nl_carry__0_n_5\ : STD_LOGIC;
  signal \nl_acc_nl_carry__0_n_6\ : STD_LOGIC;
  signal \nl_acc_nl_carry__0_n_7\ : STD_LOGIC;
  signal nl_acc_nl_carry_n_0 : STD_LOGIC;
  signal nl_acc_nl_carry_n_1 : STD_LOGIC;
  signal nl_acc_nl_carry_n_2 : STD_LOGIC;
  signal nl_acc_nl_carry_n_3 : STD_LOGIC;
  signal nl_acc_nl_carry_n_4 : STD_LOGIC;
  signal nl_acc_nl_carry_n_5 : STD_LOGIC;
  signal nl_acc_nl_carry_n_6 : STD_LOGIC;
  signal nl_acc_nl_carry_n_7 : STD_LOGIC;
  signal nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_twiddle_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : STD_LOGIC;
  signal nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_twiddle_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : STD_LOGIC;
  signal nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_twiddle_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : STD_LOGIC;
  signal nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_twiddle_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : STD_LOGIC;
  signal nl_modulo_add_cmp_base_rsc_dat : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \nl_modulo_add_cmp_base_rsc_dat_carry__0_n_0\ : STD_LOGIC;
  signal \nl_modulo_add_cmp_base_rsc_dat_carry__0_n_1\ : STD_LOGIC;
  signal \nl_modulo_add_cmp_base_rsc_dat_carry__0_n_2\ : STD_LOGIC;
  signal \nl_modulo_add_cmp_base_rsc_dat_carry__0_n_3\ : STD_LOGIC;
  signal \nl_modulo_add_cmp_base_rsc_dat_carry__0_n_4\ : STD_LOGIC;
  signal \nl_modulo_add_cmp_base_rsc_dat_carry__0_n_5\ : STD_LOGIC;
  signal \nl_modulo_add_cmp_base_rsc_dat_carry__0_n_6\ : STD_LOGIC;
  signal \nl_modulo_add_cmp_base_rsc_dat_carry__0_n_7\ : STD_LOGIC;
  signal \nl_modulo_add_cmp_base_rsc_dat_carry__1_n_0\ : STD_LOGIC;
  signal \nl_modulo_add_cmp_base_rsc_dat_carry__1_n_1\ : STD_LOGIC;
  signal \nl_modulo_add_cmp_base_rsc_dat_carry__1_n_2\ : STD_LOGIC;
  signal \nl_modulo_add_cmp_base_rsc_dat_carry__1_n_3\ : STD_LOGIC;
  signal \nl_modulo_add_cmp_base_rsc_dat_carry__1_n_4\ : STD_LOGIC;
  signal \nl_modulo_add_cmp_base_rsc_dat_carry__1_n_5\ : STD_LOGIC;
  signal \nl_modulo_add_cmp_base_rsc_dat_carry__1_n_6\ : STD_LOGIC;
  signal \nl_modulo_add_cmp_base_rsc_dat_carry__1_n_7\ : STD_LOGIC;
  signal \nl_modulo_add_cmp_base_rsc_dat_carry__2_n_1\ : STD_LOGIC;
  signal \nl_modulo_add_cmp_base_rsc_dat_carry__2_n_2\ : STD_LOGIC;
  signal \nl_modulo_add_cmp_base_rsc_dat_carry__2_n_3\ : STD_LOGIC;
  signal \nl_modulo_add_cmp_base_rsc_dat_carry__2_n_4\ : STD_LOGIC;
  signal \nl_modulo_add_cmp_base_rsc_dat_carry__2_n_5\ : STD_LOGIC;
  signal \nl_modulo_add_cmp_base_rsc_dat_carry__2_n_6\ : STD_LOGIC;
  signal \nl_modulo_add_cmp_base_rsc_dat_carry__2_n_7\ : STD_LOGIC;
  signal nl_modulo_add_cmp_base_rsc_dat_carry_n_0 : STD_LOGIC;
  signal nl_modulo_add_cmp_base_rsc_dat_carry_n_1 : STD_LOGIC;
  signal nl_modulo_add_cmp_base_rsc_dat_carry_n_2 : STD_LOGIC;
  signal nl_modulo_add_cmp_base_rsc_dat_carry_n_3 : STD_LOGIC;
  signal nl_modulo_add_cmp_base_rsc_dat_carry_n_4 : STD_LOGIC;
  signal nl_modulo_add_cmp_base_rsc_dat_carry_n_5 : STD_LOGIC;
  signal nl_modulo_add_cmp_base_rsc_dat_carry_n_6 : STD_LOGIC;
  signal nl_modulo_add_cmp_base_rsc_dat_carry_n_7 : STD_LOGIC;
  signal nl_modulo_sub_cmp_base_rsc_dat0_out : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \nl_modulo_sub_cmp_base_rsc_dat0_out__0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \nl_modulo_sub_cmp_base_rsc_dat_carry__0_n_0\ : STD_LOGIC;
  signal \nl_modulo_sub_cmp_base_rsc_dat_carry__0_n_1\ : STD_LOGIC;
  signal \nl_modulo_sub_cmp_base_rsc_dat_carry__0_n_2\ : STD_LOGIC;
  signal \nl_modulo_sub_cmp_base_rsc_dat_carry__0_n_3\ : STD_LOGIC;
  signal \nl_modulo_sub_cmp_base_rsc_dat_carry__0_n_4\ : STD_LOGIC;
  signal \nl_modulo_sub_cmp_base_rsc_dat_carry__0_n_5\ : STD_LOGIC;
  signal \nl_modulo_sub_cmp_base_rsc_dat_carry__0_n_6\ : STD_LOGIC;
  signal \nl_modulo_sub_cmp_base_rsc_dat_carry__0_n_7\ : STD_LOGIC;
  signal \nl_modulo_sub_cmp_base_rsc_dat_carry__1_n_0\ : STD_LOGIC;
  signal \nl_modulo_sub_cmp_base_rsc_dat_carry__1_n_1\ : STD_LOGIC;
  signal \nl_modulo_sub_cmp_base_rsc_dat_carry__1_n_2\ : STD_LOGIC;
  signal \nl_modulo_sub_cmp_base_rsc_dat_carry__1_n_3\ : STD_LOGIC;
  signal \nl_modulo_sub_cmp_base_rsc_dat_carry__1_n_4\ : STD_LOGIC;
  signal \nl_modulo_sub_cmp_base_rsc_dat_carry__1_n_5\ : STD_LOGIC;
  signal \nl_modulo_sub_cmp_base_rsc_dat_carry__1_n_6\ : STD_LOGIC;
  signal \nl_modulo_sub_cmp_base_rsc_dat_carry__1_n_7\ : STD_LOGIC;
  signal \nl_modulo_sub_cmp_base_rsc_dat_carry__2_n_1\ : STD_LOGIC;
  signal \nl_modulo_sub_cmp_base_rsc_dat_carry__2_n_2\ : STD_LOGIC;
  signal \nl_modulo_sub_cmp_base_rsc_dat_carry__2_n_3\ : STD_LOGIC;
  signal \nl_modulo_sub_cmp_base_rsc_dat_carry__2_n_4\ : STD_LOGIC;
  signal \nl_modulo_sub_cmp_base_rsc_dat_carry__2_n_5\ : STD_LOGIC;
  signal \nl_modulo_sub_cmp_base_rsc_dat_carry__2_n_6\ : STD_LOGIC;
  signal \nl_modulo_sub_cmp_base_rsc_dat_carry__2_n_7\ : STD_LOGIC;
  signal nl_modulo_sub_cmp_base_rsc_dat_carry_n_0 : STD_LOGIC;
  signal nl_modulo_sub_cmp_base_rsc_dat_carry_n_1 : STD_LOGIC;
  signal nl_modulo_sub_cmp_base_rsc_dat_carry_n_2 : STD_LOGIC;
  signal nl_modulo_sub_cmp_base_rsc_dat_carry_n_3 : STD_LOGIC;
  signal nl_modulo_sub_cmp_base_rsc_dat_carry_n_4 : STD_LOGIC;
  signal nl_modulo_sub_cmp_base_rsc_dat_carry_n_5 : STD_LOGIC;
  signal nl_modulo_sub_cmp_base_rsc_dat_carry_n_6 : STD_LOGIC;
  signal nl_modulo_sub_cmp_base_rsc_dat_carry_n_7 : STD_LOGIC;
  signal nl_mult_cmp_ccs_ccore_start_rsc_dat : STD_LOGIC;
  signal or_20_rmff : STD_LOGIC;
  signal or_27_rmff : STD_LOGIC;
  signal or_30_rmff : STD_LOGIC;
  signal or_33_rmff : STD_LOGIC;
  signal or_36_rmff : STD_LOGIC;
  signal or_39_rmff : STD_LOGIC;
  signal or_42_rmff : STD_LOGIC;
  signal or_45_rmff : STD_LOGIC;
  signal or_61_rmff : STD_LOGIC;
  signal or_63_rmff : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_in10_in : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_sva : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_sva0 : STD_LOGIC;
  signal readslicef_14_13_1_return : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal readslicef_3_1_2_return : STD_LOGIC;
  signal reg_VEC_LOOP_j_12_0_ftd : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal reg_complete_rsci_oswt_cse0 : STD_LOGIC;
  signal \^reg_complete_rsci_oswt_cse_reg_0\ : STD_LOGIC;
  signal reg_ensig_cgo_1_cse : STD_LOGIC;
  signal reg_ensig_cgo_cse : STD_LOGIC;
  signal \^reg_run_rsci_oswt_cse\ : STD_LOGIC;
  signal reg_twiddle_rsc_0_0_i_oswt_cse : STD_LOGIC;
  signal reg_twiddle_rsc_0_1_i_oswt_cse : STD_LOGIC;
  signal reg_twiddle_rsc_0_2_i_oswt_cse : STD_LOGIC;
  signal reg_twiddle_rsc_0_3_i_oswt_cse : STD_LOGIC;
  signal reg_vec_rsc_0_0_i_oswt_cse : STD_LOGIC;
  signal reg_vec_rsc_0_0_i_oswt_cse_i_3_n_0 : STD_LOGIC;
  signal reg_vec_rsc_0_1_i_oswt_cse : STD_LOGIC;
  signal reg_vec_rsc_0_2_i_oswt_cse : STD_LOGIC;
  signal reg_vec_rsc_0_2_i_oswt_cse_i_3_n_0 : STD_LOGIC;
  signal reg_vec_rsc_0_3_i_oswt_cse : STD_LOGIC;
  signal reg_vec_rsc_0_3_i_oswt_cse_i_2_n_0 : STD_LOGIC;
  signal reg_vec_rsc_0_4_i_oswt_cse : STD_LOGIC;
  signal reg_vec_rsc_0_5_i_oswt_cse : STD_LOGIC;
  signal reg_vec_rsc_0_5_i_oswt_cse_i_2_n_0 : STD_LOGIC;
  signal reg_vec_rsc_0_6_i_oswt_cse : STD_LOGIC;
  signal reg_vec_rsc_0_6_i_oswt_cse_i_2_n_0 : STD_LOGIC;
  signal reg_vec_rsc_0_7_i_oswt_cse : STD_LOGIC;
  signal reg_vec_rsc_0_7_i_oswt_cse_i_2_n_0 : STD_LOGIC;
  signal reg_vec_rsc_0_7_i_oswt_cse_i_3_n_0 : STD_LOGIC;
  signal reg_vec_rsc_triosy_0_7_obj_iswt0_cse : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sel8_in : STD_LOGIC;
  signal tmp_1_lpi_4_dfm : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal twiddle_h_rsc_0_0_i_biwt : STD_LOGIC;
  signal twiddle_h_rsc_0_1_i_biwt : STD_LOGIC;
  signal twiddle_h_rsc_0_2_i_biwt : STD_LOGIC;
  signal \^twiddle_h_rsc_0_3_adra\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal twiddle_h_rsc_0_3_i_biwt : STD_LOGIC;
  signal vec_rsc_0_0_i_biwt : STD_LOGIC;
  signal vec_rsc_0_1_i_biwt : STD_LOGIC;
  signal vec_rsc_0_1_i_q_d_bfwt : STD_LOGIC_VECTOR ( 31 to 31 );
  signal vec_rsc_0_2_i_biwt : STD_LOGIC;
  signal vec_rsc_0_2_i_q_d_bfwt : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal vec_rsc_0_3_i_biwt : STD_LOGIC;
  signal vec_rsc_0_4_i_biwt : STD_LOGIC;
  signal vec_rsc_0_4_i_q_d_bfwt : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal vec_rsc_0_5_i_biwt : STD_LOGIC;
  signal vec_rsc_0_6_i_biwt : STD_LOGIC;
  signal vec_rsc_0_7_i_biwt : STD_LOGIC;
  signal z_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal z_out_2 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_nl_VEC_LOOP_acc_10_tmp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_nl_VEC_LOOP_acc_10_tmp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_nl_acc_nl_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_nl_acc_nl_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_nl_modulo_add_cmp_base_rsc_dat_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_nl_modulo_sub_cmp_base_rsc_dat_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \STAGE_LOOP_lshift_psp_sva[2]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of VEC_LOOP_VEC_LOOP_and_12_itm_i_1 : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of VEC_LOOP_VEC_LOOP_and_13_itm_i_1 : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of VEC_LOOP_VEC_LOOP_and_4_itm_i_1 : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of VEC_LOOP_VEC_LOOP_and_5_itm_i_1 : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of VEC_LOOP_VEC_LOOP_and_6_itm_i_1 : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of VEC_LOOP_VEC_LOOP_and_9_itm_i_1 : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of VEC_LOOP_VEC_LOOP_nor_1_itm_i_1 : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of VEC_LOOP_VEC_LOOP_nor_itm_i_1 : label is "soft_lutpair224";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of nl_COMP_LOOP_twiddle_f_mul_tmp : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of nl_COMP_LOOP_twiddle_f_mul_tmp : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM of nl_COMP_LOOP_twiddle_f_mul_tmp_i_10 : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of nl_COMP_LOOP_twiddle_f_mul_tmp_i_11 : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of nl_COMP_LOOP_twiddle_f_mul_tmp_i_16 : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of nl_COMP_LOOP_twiddle_f_mul_tmp_i_3 : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of nl_COMP_LOOP_twiddle_f_mul_tmp_i_4 : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of nl_COMP_LOOP_twiddle_f_mul_tmp_i_5 : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of nl_COMP_LOOP_twiddle_f_mul_tmp_i_6 : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of nl_COMP_LOOP_twiddle_f_mul_tmp_i_8 : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of nl_COMP_LOOP_twiddle_f_mul_tmp_i_9 : label is "soft_lutpair218";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of nl_VEC_LOOP_acc_10_tmp_carry : label is 35;
  attribute ADDER_THRESHOLD of \nl_VEC_LOOP_acc_10_tmp_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry : label is 35;
  attribute ADDER_THRESHOLD of \nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of nl_acc_nl_carry : label is 35;
  attribute ADDER_THRESHOLD of \nl_acc_nl_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of nl_modulo_add_cmp_base_rsc_dat_carry : label is 35;
  attribute ADDER_THRESHOLD of \nl_modulo_add_cmp_base_rsc_dat_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \nl_modulo_add_cmp_base_rsc_dat_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \nl_modulo_add_cmp_base_rsc_dat_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of nl_modulo_sub_cmp_base_rsc_dat_carry : label is 35;
  attribute ADDER_THRESHOLD of \nl_modulo_sub_cmp_base_rsc_dat_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \nl_modulo_sub_cmp_base_rsc_dat_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \nl_modulo_sub_cmp_base_rsc_dat_carry__2\ : label is 35;
  attribute SOFT_HLUTNM of reg_vec_rsc_0_0_i_oswt_cse_i_3 : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of reg_vec_rsc_0_2_i_oswt_cse_i_3 : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of reg_vec_rsc_0_5_i_oswt_cse_i_2 : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of reg_vec_rsc_0_5_i_oswt_cse_i_3 : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of reg_vec_rsc_0_6_i_oswt_cse_i_2 : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of reg_vec_rsc_0_7_i_oswt_cse_i_3 : label is "soft_lutpair223";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  VEC_LOOP_VEC_LOOP_and_11_itm <= \^vec_loop_vec_loop_and_11_itm\;
  core_wten_iff <= \^core_wten_iff\;
  nl_VEC_LOOP_acc_10_tmp_carry_0 <= \^nl_vec_loop_acc_10_tmp_carry_0\;
  reg_complete_rsci_oswt_cse_reg_0 <= \^reg_complete_rsci_oswt_cse_reg_0\;
  reg_run_rsci_oswt_cse <= \^reg_run_rsci_oswt_cse\;
  twiddle_h_rsc_0_3_adra(7 downto 0) <= \^twiddle_h_rsc_0_3_adra\(7 downto 0);
\COMP_LOOP_k_12_0_sva_11_0[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[9]\,
      I1 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[7]\,
      I2 => nl_COMP_LOOP_twiddle_f_mul_tmp_i_23_n_0,
      I3 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[6]\,
      I4 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[8]\,
      I5 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[10]\,
      O => \COMP_LOOP_k_12_0_sva_11_0[10]_i_1_n_0\
    );
\COMP_LOOP_k_12_0_sva_11_0[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[11]\,
      I1 => \COMP_LOOP_k_12_0_sva_11_0[11]_i_2_n_0\,
      O => \COMP_LOOP_k_12_0_sva_11_0[11]_i_1_n_0\
    );
\COMP_LOOP_k_12_0_sva_11_0[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[10]\,
      I1 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[8]\,
      I2 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[6]\,
      I3 => nl_COMP_LOOP_twiddle_f_mul_tmp_i_23_n_0,
      I4 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[7]\,
      I5 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[9]\,
      O => \COMP_LOOP_k_12_0_sva_11_0[11]_i_2_n_0\
    );
\COMP_LOOP_k_12_0_sva_11_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_k_12_0_sva_11_00,
      D => nl_COMP_LOOP_twiddle_f_mul_tmp_i_12_n_0,
      Q => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[0]\,
      R => COMP_LOOP_k_12_0_sva_11_0
    );
\COMP_LOOP_k_12_0_sva_11_0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_k_12_0_sva_11_00,
      D => \COMP_LOOP_k_12_0_sva_11_0[10]_i_1_n_0\,
      Q => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[10]\,
      R => COMP_LOOP_k_12_0_sva_11_0
    );
\COMP_LOOP_k_12_0_sva_11_0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_k_12_0_sva_11_00,
      D => \COMP_LOOP_k_12_0_sva_11_0[11]_i_1_n_0\,
      Q => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[11]\,
      R => COMP_LOOP_k_12_0_sva_11_0
    );
\COMP_LOOP_k_12_0_sva_11_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_k_12_0_sva_11_00,
      D => nl_COMP_LOOP_twiddle_f_mul_tmp_i_11_n_0,
      Q => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[1]\,
      R => COMP_LOOP_k_12_0_sva_11_0
    );
\COMP_LOOP_k_12_0_sva_11_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_k_12_0_sva_11_00,
      D => nl_COMP_LOOP_twiddle_f_mul_tmp_i_10_n_0,
      Q => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[2]\,
      R => COMP_LOOP_k_12_0_sva_11_0
    );
\COMP_LOOP_k_12_0_sva_11_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_k_12_0_sva_11_00,
      D => nl_COMP_LOOP_twiddle_f_mul_tmp_i_9_n_0,
      Q => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[3]\,
      R => COMP_LOOP_k_12_0_sva_11_0
    );
\COMP_LOOP_k_12_0_sva_11_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_k_12_0_sva_11_00,
      D => nl_COMP_LOOP_twiddle_f_mul_tmp_i_8_n_0,
      Q => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[4]\,
      R => COMP_LOOP_k_12_0_sva_11_0
    );
\COMP_LOOP_k_12_0_sva_11_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_k_12_0_sva_11_00,
      D => nl_COMP_LOOP_twiddle_f_mul_tmp_i_7_n_0,
      Q => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[5]\,
      R => COMP_LOOP_k_12_0_sva_11_0
    );
\COMP_LOOP_k_12_0_sva_11_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_k_12_0_sva_11_00,
      D => nl_COMP_LOOP_twiddle_f_mul_tmp_i_6_n_0,
      Q => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[6]\,
      R => COMP_LOOP_k_12_0_sva_11_0
    );
\COMP_LOOP_k_12_0_sva_11_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_k_12_0_sva_11_00,
      D => nl_COMP_LOOP_twiddle_f_mul_tmp_i_5_n_0,
      Q => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[7]\,
      R => COMP_LOOP_k_12_0_sva_11_0
    );
\COMP_LOOP_k_12_0_sva_11_0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_k_12_0_sva_11_00,
      D => nl_COMP_LOOP_twiddle_f_mul_tmp_i_4_n_0,
      Q => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[8]\,
      R => COMP_LOOP_k_12_0_sva_11_0
    );
\COMP_LOOP_k_12_0_sva_11_0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_k_12_0_sva_11_00,
      D => nl_COMP_LOOP_twiddle_f_mul_tmp_i_3_n_0,
      Q => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[9]\,
      R => COMP_LOOP_k_12_0_sva_11_0
    );
\COMP_LOOP_twiddle_f_mul_cse_sva_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_f_mul_cse_sva0,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_207,
      Q => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[0]\,
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_98
    );
\COMP_LOOP_twiddle_f_mul_cse_sva_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_f_mul_cse_sva0,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_206,
      Q => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[1]\,
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_98
    );
\COMP_LOOP_twiddle_f_mul_cse_sva_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_f_mul_cse_sva0,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_205,
      Q => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[2]\,
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_98
    );
\COMP_LOOP_twiddle_f_mul_cse_sva_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_f_mul_cse_sva0,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_204,
      Q => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[3]\,
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_98
    );
\COMP_LOOP_twiddle_f_mul_cse_sva_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_f_mul_cse_sva0,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_203,
      Q => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[4]\,
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_98
    );
\COMP_LOOP_twiddle_f_mul_cse_sva_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_f_mul_cse_sva0,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_202,
      Q => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[5]\,
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_98
    );
\COMP_LOOP_twiddle_f_mul_cse_sva_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_f_mul_cse_sva0,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_201,
      Q => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[6]\,
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_98
    );
\COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_f_mul_cse_sva0,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_200,
      Q => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[7]\,
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_98
    );
\COMP_LOOP_twiddle_f_mul_cse_sva_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_f_mul_cse_sva0,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_199,
      Q => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[8]\,
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_98
    );
\COMP_LOOP_twiddle_f_mul_cse_sva_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_f_mul_cse_sva0,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_198,
      Q => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[9]\,
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_98
    );
\STAGE_LOOP_i_3_0_sva[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => STAGE_LOOP_i_3_0_sva_reg(0),
      I1 => STAGE_LOOP_i_3_0_sva_reg(1),
      I2 => STAGE_LOOP_i_3_0_sva_reg(2),
      O => z_out_2(2)
    );
\STAGE_LOOP_i_3_0_sva_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_2,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_26,
      Q => STAGE_LOOP_i_3_0_sva_reg(0),
      R => STAGE_LOOP_i_3_0_sva
    );
\STAGE_LOOP_i_3_0_sva_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_2,
      D => z_out_2(1),
      Q => STAGE_LOOP_i_3_0_sva_reg(1),
      R => STAGE_LOOP_i_3_0_sva
    );
\STAGE_LOOP_i_3_0_sva_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_2,
      D => z_out_2(2),
      Q => STAGE_LOOP_i_3_0_sva_reg(2),
      S => STAGE_LOOP_i_3_0_sva
    );
\STAGE_LOOP_i_3_0_sva_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_2,
      D => z_out_2(3),
      Q => STAGE_LOOP_i_3_0_sva_reg(3),
      S => STAGE_LOOP_i_3_0_sva
    );
\STAGE_LOOP_lshift_psp_sva[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => STAGE_LOOP_i_3_0_sva_reg(1),
      I1 => STAGE_LOOP_i_3_0_sva_reg(0),
      I2 => STAGE_LOOP_i_3_0_sva_reg(2),
      O => \STAGE_LOOP_lshift_psp_sva[2]_i_1_n_0\
    );
\STAGE_LOOP_lshift_psp_sva_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_5,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_112,
      Q => \STAGE_LOOP_lshift_psp_sva_reg_n_0_[0]\,
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_29
    );
\STAGE_LOOP_lshift_psp_sva_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_5,
      D => \STAGE_LOOP_lshift_psp_sva[2]_i_1_n_0\,
      Q => p_0_in0_in(9),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_4
    );
\STAGE_LOOP_lshift_psp_sva_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_5,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_114,
      Q => \STAGE_LOOP_lshift_psp_sva_reg_n_0_[11]\,
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_4
    );
\STAGE_LOOP_lshift_psp_sva_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_5,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_115,
      Q => \STAGE_LOOP_lshift_psp_sva_reg_n_0_[12]\,
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_4
    );
\STAGE_LOOP_lshift_psp_sva_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_5,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_113,
      Q => p_0_in0_in(0),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_29
    );
\STAGE_LOOP_lshift_psp_sva_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_5,
      D => \STAGE_LOOP_lshift_psp_sva[2]_i_1_n_0\,
      Q => p_0_in0_in(1),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_29
    );
\STAGE_LOOP_lshift_psp_sva_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_5,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_114,
      Q => p_0_in0_in(2),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_29
    );
\STAGE_LOOP_lshift_psp_sva_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_5,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_115,
      Q => p_0_in0_in(3),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_29
    );
\STAGE_LOOP_lshift_psp_sva_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_5,
      D => z_out(5),
      Q => p_0_in0_in(4),
      R => '0'
    );
\STAGE_LOOP_lshift_psp_sva_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_5,
      D => z_out(6),
      Q => p_0_in0_in(5),
      R => '0'
    );
\STAGE_LOOP_lshift_psp_sva_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_5,
      D => z_out(7),
      Q => p_0_in0_in(6),
      R => '0'
    );
\STAGE_LOOP_lshift_psp_sva_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_5,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_112,
      Q => p_0_in0_in(7),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_4
    );
\STAGE_LOOP_lshift_psp_sva_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_5,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_113,
      Q => p_0_in0_in(8),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_4
    );
VEC_LOOP_VEC_LOOP_and_11_itm_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => VEC_LOOP_VEC_LOOP_and_11_itm_reg_0,
      Q => \^vec_loop_vec_loop_and_11_itm\,
      R => rst
    );
VEC_LOOP_VEC_LOOP_and_12_itm_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_0_in10_in,
      I1 => nl_VEC_LOOP_acc_10_tmp_carry_n_14,
      I2 => nl_VEC_LOOP_acc_10_tmp_carry_n_15,
      O => VEC_LOOP_VEC_LOOP_and_12_itm_i_1_n_0
    );
VEC_LOOP_VEC_LOOP_and_12_itm_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => VEC_LOOP_VEC_LOOP_and_12_itm_i_1_n_0,
      Q => VEC_LOOP_VEC_LOOP_and_12_itm,
      R => rst
    );
VEC_LOOP_VEC_LOOP_and_13_itm_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_0_in10_in,
      I1 => nl_VEC_LOOP_acc_10_tmp_carry_n_14,
      I2 => nl_VEC_LOOP_acc_10_tmp_carry_n_15,
      O => VEC_LOOP_VEC_LOOP_and_13_itm_i_1_n_0
    );
VEC_LOOP_VEC_LOOP_and_13_itm_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => VEC_LOOP_VEC_LOOP_and_13_itm_i_1_n_0,
      Q => VEC_LOOP_VEC_LOOP_and_13_itm,
      R => rst
    );
VEC_LOOP_VEC_LOOP_and_2_itm_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_14,
      I1 => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_15,
      I2 => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_13,
      O => VEC_LOOP_VEC_LOOP_and_2_itm_i_1_n_0
    );
VEC_LOOP_VEC_LOOP_and_2_itm_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_and_cse,
      D => VEC_LOOP_VEC_LOOP_and_2_itm_i_1_n_0,
      Q => VEC_LOOP_VEC_LOOP_and_2_itm,
      R => rst
    );
VEC_LOOP_VEC_LOOP_and_4_itm_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_14,
      I1 => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_15,
      I2 => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_13,
      O => VEC_LOOP_VEC_LOOP_and_4_itm_i_1_n_0
    );
VEC_LOOP_VEC_LOOP_and_4_itm_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_and_cse,
      D => VEC_LOOP_VEC_LOOP_and_4_itm_i_1_n_0,
      Q => VEC_LOOP_VEC_LOOP_and_4_itm,
      R => rst
    );
VEC_LOOP_VEC_LOOP_and_5_itm_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_15,
      I1 => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_14,
      I2 => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_13,
      O => VEC_LOOP_VEC_LOOP_and_5_itm_i_1_n_0
    );
VEC_LOOP_VEC_LOOP_and_5_itm_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_and_cse,
      D => VEC_LOOP_VEC_LOOP_and_5_itm_i_1_n_0,
      Q => VEC_LOOP_VEC_LOOP_and_5_itm,
      R => rst
    );
VEC_LOOP_VEC_LOOP_and_6_itm_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_15,
      I1 => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_14,
      I2 => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_13,
      O => VEC_LOOP_VEC_LOOP_and_6_itm_i_1_n_0
    );
VEC_LOOP_VEC_LOOP_and_6_itm_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_and_cse,
      D => VEC_LOOP_VEC_LOOP_and_6_itm_i_1_n_0,
      Q => VEC_LOOP_VEC_LOOP_and_6_itm,
      R => rst
    );
VEC_LOOP_VEC_LOOP_and_9_itm_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_0_in10_in,
      I1 => nl_VEC_LOOP_acc_10_tmp_carry_n_14,
      I2 => nl_VEC_LOOP_acc_10_tmp_carry_n_15,
      O => VEC_LOOP_VEC_LOOP_and_9_itm_i_1_n_0
    );
VEC_LOOP_VEC_LOOP_and_9_itm_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => VEC_LOOP_VEC_LOOP_and_9_itm_i_1_n_0,
      Q => VEC_LOOP_VEC_LOOP_and_9_itm,
      R => rst
    );
VEC_LOOP_VEC_LOOP_nor_1_itm_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => p_0_in10_in,
      I1 => nl_VEC_LOOP_acc_10_tmp_carry_n_14,
      I2 => nl_VEC_LOOP_acc_10_tmp_carry_n_15,
      O => VEC_LOOP_VEC_LOOP_nor_1_itm_i_1_n_0
    );
VEC_LOOP_VEC_LOOP_nor_1_itm_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => VEC_LOOP_VEC_LOOP_nor_1_itm_i_1_n_0,
      Q => VEC_LOOP_VEC_LOOP_nor_1_itm,
      R => rst
    );
VEC_LOOP_VEC_LOOP_nor_itm_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_14,
      I1 => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_15,
      I2 => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_13,
      O => VEC_LOOP_VEC_LOOP_nor_itm_i_1_n_0
    );
VEC_LOOP_VEC_LOOP_nor_itm_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_and_cse,
      D => VEC_LOOP_VEC_LOOP_nor_itm_i_1_n_0,
      Q => VEC_LOOP_VEC_LOOP_nor_itm,
      R => rst
    );
\VEC_LOOP_acc_10_cse_sva_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_and_cse,
      D => nl_VEC_LOOP_acc_10_tmp_carry_n_15,
      Q => \VEC_LOOP_acc_10_cse_sva_reg_n_0_[0]\,
      R => rst
    );
\VEC_LOOP_acc_10_cse_sva_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_and_cse,
      D => nl_VEC_LOOP_acc_10_tmp_carry_n_14,
      Q => \VEC_LOOP_acc_10_cse_sva_reg_n_0_[1]\,
      R => rst
    );
\VEC_LOOP_acc_10_cse_sva_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_and_cse,
      D => p_0_in10_in,
      Q => p_0_in7_in,
      R => rst
    );
\VEC_LOOP_acc_10_cse_sva_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_and_cse,
      D => input_2(0),
      Q => \VEC_LOOP_acc_10_cse_sva_reg_n_0_[3]\,
      R => rst
    );
\VEC_LOOP_acc_10_cse_sva_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_and_cse,
      D => input_2(1),
      Q => \VEC_LOOP_acc_10_cse_sva_reg_n_0_[4]\,
      R => rst
    );
\VEC_LOOP_acc_10_cse_sva_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_and_cse,
      D => input_2(2),
      Q => \VEC_LOOP_acc_10_cse_sva_reg_n_0_[5]\,
      R => rst
    );
\VEC_LOOP_acc_10_cse_sva_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_and_cse,
      D => input_2(3),
      Q => \VEC_LOOP_acc_10_cse_sva_reg_n_0_[6]\,
      R => rst
    );
\VEC_LOOP_acc_10_cse_sva_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_and_cse,
      D => input_2(4),
      Q => \VEC_LOOP_acc_10_cse_sva_reg_n_0_[7]\,
      R => rst
    );
\VEC_LOOP_acc_10_cse_sva_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_and_cse,
      D => input_2(5),
      Q => \VEC_LOOP_acc_10_cse_sva_reg_n_0_[8]\,
      R => rst
    );
\VEC_LOOP_acc_10_cse_sva_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_and_cse,
      D => input_2(6),
      Q => \VEC_LOOP_acc_10_cse_sva_reg_n_0_[9]\,
      R => rst
    );
VEC_LOOP_slc_VEC_LOOP_acc_2_itm_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \p_0_in__0\(2),
      I1 => \p_0_in__0\(0),
      I2 => \p_0_in__0\(1),
      O => readslicef_3_1_2_return
    );
VEC_LOOP_slc_VEC_LOOP_acc_2_itm_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_and_cse,
      D => readslicef_3_1_2_return,
      Q => VEC_LOOP_slc_VEC_LOOP_acc_2_itm,
      R => '0'
    );
inPlaceNTT_DIF_precomp_core_core_fsm_inst: entity work.Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_core_fsm
     port map (
      A(8 downto 6) => z_out(9 downto 7),
      A(5 downto 0) => z_out(5 downto 0),
      B(6) => nl_COMP_LOOP_twiddle_f_mul_tmp_i_3_n_0,
      B(5) => nl_COMP_LOOP_twiddle_f_mul_tmp_i_4_n_0,
      B(4) => nl_COMP_LOOP_twiddle_f_mul_tmp_i_5_n_0,
      B(3) => nl_COMP_LOOP_twiddle_f_mul_tmp_i_7_n_0,
      B(2) => nl_COMP_LOOP_twiddle_f_mul_tmp_i_8_n_0,
      B(1) => nl_COMP_LOOP_twiddle_f_mul_tmp_i_9_n_0,
      B(0) => nl_COMP_LOOP_twiddle_f_mul_tmp_i_10_n_0,
      C(30 downto 0) => \nl_modulo_sub_cmp_base_rsc_dat0_out__0\(30 downto 0),
      CEA1 => modulo_sub_cmp_ccs_ccore_en,
      CEB1 => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_11,
      \COMP_LOOP_k_12_0_sva_11_0_reg[7]\(7) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_118,
      \COMP_LOOP_k_12_0_sva_11_0_reg[7]\(6) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_119,
      \COMP_LOOP_k_12_0_sva_11_0_reg[7]\(5) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_120,
      \COMP_LOOP_k_12_0_sva_11_0_reg[7]\(4) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_121,
      \COMP_LOOP_k_12_0_sva_11_0_reg[7]\(3) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_122,
      \COMP_LOOP_k_12_0_sva_11_0_reg[7]\(2) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_123,
      \COMP_LOOP_k_12_0_sva_11_0_reg[7]\(1) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_124,
      \COMP_LOOP_k_12_0_sva_11_0_reg[7]\(0) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_125,
      \COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]\(7) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_221,
      \COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]\(6) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_222,
      \COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]\(5) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_223,
      \COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]\(4) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_224,
      \COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]\(3) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_225,
      \COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]\(2) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_226,
      \COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]\(1) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_227,
      \COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]\(0) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_228,
      \COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]_0\(7) => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_8,
      \COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]_0\(6) => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_9,
      \COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]_0\(5) => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_10,
      \COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]_0\(4) => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_11,
      \COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]_0\(3) => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_12,
      \COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]_0\(2) => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_13,
      \COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]_0\(1) => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_14,
      \COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]_0\(0) => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_15,
      \COMP_LOOP_twiddle_f_mul_cse_sva_reg[9]\(1) => \nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_n_14\,
      \COMP_LOOP_twiddle_f_mul_cse_sva_reg[9]\(0) => \nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_n_15\,
      \COMP_LOOP_twiddle_f_mul_cse_sva_reg[9]_0\(9 downto 0) => reg_VEC_LOOP_j_12_0_ftd(9 downto 0),
      D(2) => z_out_2(3),
      D(1) => z_out_2(1),
      D(0) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_26,
      DI(3) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_20,
      DI(2) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_21,
      DI(1) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_22,
      DI(0) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_23,
      DSP_A_B_DATA_INST => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_32,
      DSP_A_B_DATA_INST_0 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_32,
      DSP_A_B_DATA_INST_1 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_31,
      DSP_A_B_DATA_INST_10 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_27,
      DSP_A_B_DATA_INST_100 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_14,
      DSP_A_B_DATA_INST_101 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_13,
      DSP_A_B_DATA_INST_102 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_13,
      DSP_A_B_DATA_INST_103 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_12,
      DSP_A_B_DATA_INST_104 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_12,
      DSP_A_B_DATA_INST_105 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_11,
      DSP_A_B_DATA_INST_106 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_11,
      DSP_A_B_DATA_INST_107 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_10,
      DSP_A_B_DATA_INST_108 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_10,
      DSP_A_B_DATA_INST_109 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_9,
      DSP_A_B_DATA_INST_11 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_26,
      DSP_A_B_DATA_INST_110 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_9,
      DSP_A_B_DATA_INST_111 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_8,
      DSP_A_B_DATA_INST_112 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_8,
      DSP_A_B_DATA_INST_113 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_7,
      DSP_A_B_DATA_INST_114 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_7,
      DSP_A_B_DATA_INST_115 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_6,
      DSP_A_B_DATA_INST_116 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_6,
      DSP_A_B_DATA_INST_117 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_5,
      DSP_A_B_DATA_INST_118 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_5,
      DSP_A_B_DATA_INST_119 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_4,
      DSP_A_B_DATA_INST_12 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_26,
      DSP_A_B_DATA_INST_120 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_4,
      DSP_A_B_DATA_INST_121 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_3,
      DSP_A_B_DATA_INST_122 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_3,
      DSP_A_B_DATA_INST_123 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_2,
      DSP_A_B_DATA_INST_124 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_2,
      DSP_A_B_DATA_INST_125 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_1,
      DSP_A_B_DATA_INST_126 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_1,
      DSP_A_B_DATA_INST_127(0) => mult_cmp_n_2,
      DSP_A_B_DATA_INST_13 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_25,
      DSP_A_B_DATA_INST_14 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_25,
      DSP_A_B_DATA_INST_15 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_24,
      DSP_A_B_DATA_INST_16 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_24,
      DSP_A_B_DATA_INST_17 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_23,
      DSP_A_B_DATA_INST_18 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_23,
      DSP_A_B_DATA_INST_19 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_22,
      DSP_A_B_DATA_INST_2 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_31,
      DSP_A_B_DATA_INST_20 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_22,
      DSP_A_B_DATA_INST_21 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_21,
      DSP_A_B_DATA_INST_22 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_21,
      DSP_A_B_DATA_INST_23 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_20,
      DSP_A_B_DATA_INST_24 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_20,
      DSP_A_B_DATA_INST_25 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_19,
      DSP_A_B_DATA_INST_26 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_19,
      DSP_A_B_DATA_INST_27 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_18,
      DSP_A_B_DATA_INST_28 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_18,
      DSP_A_B_DATA_INST_29 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_17,
      DSP_A_B_DATA_INST_3 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_30,
      DSP_A_B_DATA_INST_30 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_17,
      DSP_A_B_DATA_INST_31 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_16,
      DSP_A_B_DATA_INST_32 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_16,
      DSP_A_B_DATA_INST_33 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_15,
      DSP_A_B_DATA_INST_34 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_15,
      DSP_A_B_DATA_INST_35 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_14,
      DSP_A_B_DATA_INST_36 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_14,
      DSP_A_B_DATA_INST_37 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_13,
      DSP_A_B_DATA_INST_38 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_13,
      DSP_A_B_DATA_INST_39 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_12,
      DSP_A_B_DATA_INST_4 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_30,
      DSP_A_B_DATA_INST_40 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_12,
      DSP_A_B_DATA_INST_41 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_11,
      DSP_A_B_DATA_INST_42 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_11,
      DSP_A_B_DATA_INST_43 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_10,
      DSP_A_B_DATA_INST_44 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_10,
      DSP_A_B_DATA_INST_45 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_9,
      DSP_A_B_DATA_INST_46 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_9,
      DSP_A_B_DATA_INST_47 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_8,
      DSP_A_B_DATA_INST_48 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_8,
      DSP_A_B_DATA_INST_49 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_7,
      DSP_A_B_DATA_INST_5 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_29,
      DSP_A_B_DATA_INST_50 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_7,
      DSP_A_B_DATA_INST_51 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_6,
      DSP_A_B_DATA_INST_52 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_6,
      DSP_A_B_DATA_INST_53 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_5,
      DSP_A_B_DATA_INST_54 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_5,
      DSP_A_B_DATA_INST_55 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_4,
      DSP_A_B_DATA_INST_56 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_4,
      DSP_A_B_DATA_INST_57 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_3,
      DSP_A_B_DATA_INST_58 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_3,
      DSP_A_B_DATA_INST_59 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_2,
      DSP_A_B_DATA_INST_6 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_29,
      DSP_A_B_DATA_INST_60 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_2,
      DSP_A_B_DATA_INST_61 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_1,
      DSP_A_B_DATA_INST_62 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_1,
      DSP_A_B_DATA_INST_63 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_32,
      DSP_A_B_DATA_INST_64 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_32,
      DSP_A_B_DATA_INST_65 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_31,
      DSP_A_B_DATA_INST_66 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_31,
      DSP_A_B_DATA_INST_67 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_30,
      DSP_A_B_DATA_INST_68 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_30,
      DSP_A_B_DATA_INST_69 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_29,
      DSP_A_B_DATA_INST_7 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_28,
      DSP_A_B_DATA_INST_70 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_29,
      DSP_A_B_DATA_INST_71 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_28,
      DSP_A_B_DATA_INST_72 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_28,
      DSP_A_B_DATA_INST_73 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_27,
      DSP_A_B_DATA_INST_74 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_27,
      DSP_A_B_DATA_INST_75 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_26,
      DSP_A_B_DATA_INST_76 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_26,
      DSP_A_B_DATA_INST_77 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_25,
      DSP_A_B_DATA_INST_78 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_25,
      DSP_A_B_DATA_INST_79 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_24,
      DSP_A_B_DATA_INST_8 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_28,
      DSP_A_B_DATA_INST_80 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_24,
      DSP_A_B_DATA_INST_81 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_23,
      DSP_A_B_DATA_INST_82 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_23,
      DSP_A_B_DATA_INST_83 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_22,
      DSP_A_B_DATA_INST_84 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_22,
      DSP_A_B_DATA_INST_85 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_21,
      DSP_A_B_DATA_INST_86 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_21,
      DSP_A_B_DATA_INST_87 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_20,
      DSP_A_B_DATA_INST_88 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_20,
      DSP_A_B_DATA_INST_89 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_19,
      DSP_A_B_DATA_INST_9 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_27,
      DSP_A_B_DATA_INST_90 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_19,
      DSP_A_B_DATA_INST_91 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_18,
      DSP_A_B_DATA_INST_92 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_18,
      DSP_A_B_DATA_INST_93 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_17,
      DSP_A_B_DATA_INST_94 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_17,
      DSP_A_B_DATA_INST_95 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_16,
      DSP_A_B_DATA_INST_96 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_16,
      DSP_A_B_DATA_INST_97 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_15,
      DSP_A_B_DATA_INST_98 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_15,
      DSP_A_B_DATA_INST_99 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_14,
      E(0) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_2,
      \FSM_onehot_state_var_reg[14]_0\(0) => COMP_LOOP_k_12_0_sva_11_00,
      \FSM_onehot_state_var_reg[14]_1\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_197,
      \FSM_onehot_state_var_reg[15]_0\(0) => \p_0_in__0\(2),
      \FSM_onehot_state_var_reg[16]_0\(4) => \^q\(1),
      \FSM_onehot_state_var_reg[16]_0\(3) => sel8_in,
      \FSM_onehot_state_var_reg[16]_0\(2) => nl_mult_cmp_ccs_ccore_start_rsc_dat,
      \FSM_onehot_state_var_reg[16]_0\(1) => sel,
      \FSM_onehot_state_var_reg[16]_0\(0) => \^q\(0),
      \FSM_onehot_state_var_reg[16]_1\(0) => p_sva0,
      \FSM_onehot_state_var_reg[16]_2\ => \^vec_loop_vec_loop_and_11_itm\,
      \FSM_onehot_state_var_reg[17]_0\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_5,
      \FSM_onehot_state_var_reg[1]_0\(0) => COMP_LOOP_k_12_0_sva_11_0,
      \FSM_onehot_state_var_reg[4]_0\(0) => COMP_LOOP_twiddle_f_mul_cse_sva0,
      \FSM_onehot_state_var_reg[4]_1\(9) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_198,
      \FSM_onehot_state_var_reg[4]_1\(8) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_199,
      \FSM_onehot_state_var_reg[4]_1\(7) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_200,
      \FSM_onehot_state_var_reg[4]_1\(6) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_201,
      \FSM_onehot_state_var_reg[4]_1\(5) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_202,
      \FSM_onehot_state_var_reg[4]_1\(4) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_203,
      \FSM_onehot_state_var_reg[4]_1\(3) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_204,
      \FSM_onehot_state_var_reg[4]_1\(2) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_205,
      \FSM_onehot_state_var_reg[4]_1\(1) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_206,
      \FSM_onehot_state_var_reg[4]_1\(0) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_207,
      \FSM_onehot_state_var_reg[6]_0\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_153,
      \FSM_onehot_state_var_reg[6]_1\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_154,
      MUX1HOT_v_32_4_2_return(31 downto 0) => MUX1HOT_v_32_4_2_return(31 downto 0),
      MUX1HOT_v_32_4_2_return5_out(31 downto 0) => MUX1HOT_v_32_4_2_return5_out(31 downto 0),
      O(7 downto 3) => input_2(4 downto 0),
      O(2) => p_0_in10_in,
      O(1) => nl_VEC_LOOP_acc_10_tmp_carry_n_14,
      O(0) => nl_VEC_LOOP_acc_10_tmp_carry_n_15,
      P(9 downto 2) => \^twiddle_h_rsc_0_3_adra\(7 downto 0),
      P(1) => nl_COMP_LOOP_twiddle_f_mul_tmp_n_104,
      P(0) => nl_COMP_LOOP_twiddle_f_mul_tmp_n_105,
      Q(3 downto 0) => STAGE_LOOP_i_3_0_sva_reg(3 downto 0),
      S(4) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_126,
      S(3) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_127,
      S(2) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_128,
      S(1) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_129,
      S(0) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_130,
      SR(0) => STAGE_LOOP_i_3_0_sva,
      \STAGE_LOOP_i_3_0_sva_reg[1]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_112,
      \STAGE_LOOP_i_3_0_sva_reg[1]_0\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_113,
      \STAGE_LOOP_i_3_0_sva_reg[1]_1\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_114,
      \STAGE_LOOP_i_3_0_sva_reg[1]_2\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_115,
      \STAGE_LOOP_i_3_0_sva_reg[3]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_4,
      \STAGE_LOOP_i_3_0_sva_reg[3]_0\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_29,
      VEC_LOOP_VEC_LOOP_and_12_itm => VEC_LOOP_VEC_LOOP_and_12_itm,
      VEC_LOOP_VEC_LOOP_and_13_itm => VEC_LOOP_VEC_LOOP_and_13_itm,
      VEC_LOOP_VEC_LOOP_and_2_itm => VEC_LOOP_VEC_LOOP_and_2_itm,
      VEC_LOOP_VEC_LOOP_and_2_itm_reg => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_193,
      VEC_LOOP_VEC_LOOP_and_4_itm => VEC_LOOP_VEC_LOOP_and_4_itm,
      VEC_LOOP_VEC_LOOP_and_4_itm_reg => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_194,
      VEC_LOOP_VEC_LOOP_and_5_itm => VEC_LOOP_VEC_LOOP_and_5_itm,
      VEC_LOOP_VEC_LOOP_and_5_itm_reg => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_195,
      VEC_LOOP_VEC_LOOP_and_6_itm => VEC_LOOP_VEC_LOOP_and_6_itm,
      VEC_LOOP_VEC_LOOP_and_6_itm_reg => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_192,
      VEC_LOOP_VEC_LOOP_and_9_itm => VEC_LOOP_VEC_LOOP_and_9_itm,
      \VEC_LOOP_acc_10_cse_sva_reg[1]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_155,
      VEC_LOOP_and_cse => VEC_LOOP_and_cse,
      VEC_LOOP_slc_VEC_LOOP_acc_2_itm => VEC_LOOP_slc_VEC_LOOP_acc_2_itm,
      clk => clk,
      complete_rsc_vzout => complete_rsc_vzout,
      complete_rsc_vzout_0 => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_0,
      complete_rsc_vzout_1(0) => \mult_core_inst/p_buf_sva_10\,
      complete_rsc_vzout_2(0) => complete_rsci_wen_comp,
      nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_twiddle_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct => nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_twiddle_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
      nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_twiddle_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct => nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_twiddle_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
      nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_twiddle_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct => nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_twiddle_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
      nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_twiddle_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct => nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_twiddle_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
      nl_modulo_add_cmp_base_rsc_dat_carry => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_13,
      nl_modulo_add_cmp_base_rsc_dat_carry_0 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_22,
      nl_modulo_add_cmp_base_rsc_dat_carry_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_15,
      nl_modulo_add_cmp_base_rsc_dat_carry_10 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_5,
      nl_modulo_add_cmp_base_rsc_dat_carry_2 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_4,
      nl_modulo_add_cmp_base_rsc_dat_carry_3 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_14,
      nl_modulo_add_cmp_base_rsc_dat_carry_4 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_17,
      nl_modulo_add_cmp_base_rsc_dat_carry_5 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_24,
      nl_modulo_add_cmp_base_rsc_dat_carry_6 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_7,
      nl_modulo_add_cmp_base_rsc_dat_carry_7 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_15,
      nl_modulo_add_cmp_base_rsc_dat_carry_8 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_26,
      nl_modulo_add_cmp_base_rsc_dat_carry_9 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_19,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_16,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_23,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_1\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_30,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_10\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_14,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_2\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_14,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_3\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_17,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_4\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_33,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_5\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_27,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_6\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_13,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_7\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_18,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_8\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_30,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_9\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_36,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_19,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_31,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_1\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_37,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_10\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_21,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_2\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_21,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_3\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_20,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_4\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_33,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_5\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_39,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_6\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_22,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_7\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_21,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_8\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_41,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_9\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_35,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_22,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_45,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_1\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_39,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_2\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_27,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_3\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_23,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_4\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_43,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_5\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_49,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_6\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_29,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2\(11) => tmp_1_lpi_4_dfm(31),
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2\(10) => tmp_1_lpi_4_dfm(28),
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2\(9) => tmp_1_lpi_4_dfm(24),
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2\(8) => tmp_1_lpi_4_dfm(20),
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2\(7) => tmp_1_lpi_4_dfm(18),
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2\(6 downto 5) => tmp_1_lpi_4_dfm(16 downto 15),
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2\(4) => tmp_1_lpi_4_dfm(12),
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2\(3) => tmp_1_lpi_4_dfm(8),
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2\(2) => tmp_1_lpi_4_dfm(4),
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2\(1) => tmp_1_lpi_4_dfm(2),
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2\(0) => tmp_1_lpi_4_dfm(0),
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_24,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_1\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_14,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_2\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_21,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_3\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_32,
      or_20_rmff => or_20_rmff,
      or_27_rmff => or_27_rmff,
      or_30_rmff => or_30_rmff,
      or_33_rmff => or_33_rmff,
      or_36_rmff => or_36_rmff,
      or_39_rmff => or_39_rmff,
      or_42_rmff => or_42_rmff,
      or_45_rmff => or_45_rmff,
      or_61_rmff => or_61_rmff,
      or_63_rmff => or_63_rmff,
      \out\(31) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_240,
      \out\(30) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_241,
      \out\(29) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_242,
      \out\(28) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_243,
      \out\(27) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_244,
      \out\(26) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_245,
      \out\(25) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_246,
      \out\(24) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_247,
      \out\(23) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_248,
      \out\(22) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_249,
      \out\(21) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_250,
      \out\(20) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_251,
      \out\(19) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_252,
      \out\(18) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_253,
      \out\(17) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_254,
      \out\(16) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_255,
      \out\(15) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_256,
      \out\(14) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_257,
      \out\(13) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_258,
      \out\(12) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_259,
      \out\(11) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_260,
      \out\(10) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_261,
      \out\(9) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_262,
      \out\(8) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_263,
      \out\(7) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_264,
      \out\(6) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_265,
      \out\(5) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_266,
      \out\(4) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_267,
      \out\(3) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_268,
      \out\(2) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_269,
      \out\(1) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_270,
      \out\(0) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_271,
      p_0_in0_in(9 downto 0) => p_0_in0_in(9 downto 0),
      p_0_in6_in => p_0_in6_in,
      \reg_VEC_LOOP_j_12_0_ftd_reg[7]\ => nl_COMP_LOOP_twiddle_f_mul_tmp_i_23_n_0,
      \reg_VEC_LOOP_j_12_0_ftd_reg[7]_0\ => \STAGE_LOOP_lshift_psp_sva_reg_n_0_[0]\,
      \reg_VEC_LOOP_j_12_0_ftd_reg[9]\(9) => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[11]\,
      \reg_VEC_LOOP_j_12_0_ftd_reg[9]\(8) => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[10]\,
      \reg_VEC_LOOP_j_12_0_ftd_reg[9]\(7) => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[9]\,
      \reg_VEC_LOOP_j_12_0_ftd_reg[9]\(6) => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[8]\,
      \reg_VEC_LOOP_j_12_0_ftd_reg[9]\(5) => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[7]\,
      \reg_VEC_LOOP_j_12_0_ftd_reg[9]\(4) => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[6]\,
      \reg_VEC_LOOP_j_12_0_ftd_reg[9]\(3) => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[3]\,
      \reg_VEC_LOOP_j_12_0_ftd_reg[9]\(2) => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[2]\,
      \reg_VEC_LOOP_j_12_0_ftd_reg[9]\(1) => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[1]\,
      \reg_VEC_LOOP_j_12_0_ftd_reg[9]\(0) => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[0]\,
      \reg_VEC_LOOP_j_12_0_ftd_reg[9]_0\ => \nl_acc_nl_carry__0_i_10_n_0\,
      \reg_VEC_LOOP_j_12_0_ftd_reg[9]_1\ => \COMP_LOOP_k_12_0_sva_11_0[11]_i_2_n_0\,
      \reg_VEC_LOOP_j_12_0_ftd_reg[9]_2\ => \STAGE_LOOP_lshift_psp_sva_reg_n_0_[12]\,
      \reg_VEC_LOOP_j_12_0_ftd_reg[9]_3\(0) => \COMP_LOOP_k_12_0_sva_11_0[10]_i_1_n_0\,
      \reg_VEC_LOOP_j_12_0_ftd_reg[9]_4\ => \STAGE_LOOP_lshift_psp_sva_reg_n_0_[11]\,
      reg_complete_rsci_oswt_cse0 => reg_complete_rsci_oswt_cse0,
      reg_ensig_cgo_1_cse => reg_ensig_cgo_1_cse,
      reg_ensig_cgo_cse => reg_ensig_cgo_cse,
      reg_vec_rsc_0_0_i_oswt_cse_reg => reg_vec_rsc_0_0_i_oswt_cse_i_3_n_0,
      reg_vec_rsc_0_1_i_oswt_cse_reg => mult_cmp_n_0,
      reg_vec_rsc_0_2_i_oswt_cse_reg => mult_cmp_n_3,
      reg_vec_rsc_0_2_i_oswt_cse_reg_0 => reg_vec_rsc_0_2_i_oswt_cse_i_3_n_0,
      reg_vec_rsc_0_3_i_oswt_cse_reg => reg_vec_rsc_0_3_i_oswt_cse_i_2_n_0,
      reg_vec_rsc_0_4_i_oswt_cse_reg => mult_cmp_n_1,
      reg_vec_rsc_0_5_i_oswt_cse_reg => reg_vec_rsc_0_5_i_oswt_cse_i_2_n_0,
      reg_vec_rsc_0_5_i_oswt_cse_reg_0 => \^nl_vec_loop_acc_10_tmp_carry_0\,
      reg_vec_rsc_0_6_i_oswt_cse_reg => reg_vec_rsc_0_6_i_oswt_cse_i_2_n_0,
      reg_vec_rsc_0_6_i_oswt_cse_reg_0 => VEC_LOOP_VEC_LOOP_and_12_itm_i_1_n_0,
      reg_vec_rsc_0_7_i_oswt_cse_reg => reg_vec_rsc_0_7_i_oswt_cse_i_2_n_0,
      reg_vec_rsc_0_7_i_oswt_cse_reg_0 => reg_vec_rsc_0_7_i_oswt_cse_i_3_n_0,
      rst => rst,
      rst_0(0) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_98,
      t_mul_cmp_z_oreg_pconst_63_32_reg_i_10_0 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_10,
      t_mul_cmp_z_oreg_pconst_63_32_reg_i_10_1 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_10,
      t_mul_cmp_z_oreg_pconst_63_32_reg_i_11_0 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_11,
      t_mul_cmp_z_oreg_pconst_63_32_reg_i_11_1 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_11,
      t_mul_cmp_z_oreg_pconst_63_32_reg_i_12_0 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_12,
      t_mul_cmp_z_oreg_pconst_63_32_reg_i_12_1 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_12,
      t_mul_cmp_z_oreg_pconst_63_32_reg_i_13_0 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_13,
      t_mul_cmp_z_oreg_pconst_63_32_reg_i_13_1 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_13,
      t_mul_cmp_z_oreg_pconst_63_32_reg_i_14_0 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_14,
      t_mul_cmp_z_oreg_pconst_63_32_reg_i_14_1 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_14,
      t_mul_cmp_z_oreg_pconst_63_32_reg_i_15_0 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_15,
      t_mul_cmp_z_oreg_pconst_63_32_reg_i_15_1 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_15,
      t_mul_cmp_z_oreg_pconst_63_32_reg_i_1_0 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_1,
      t_mul_cmp_z_oreg_pconst_63_32_reg_i_1_1 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_1,
      t_mul_cmp_z_oreg_pconst_63_32_reg_i_2_0 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_2,
      t_mul_cmp_z_oreg_pconst_63_32_reg_i_2_1 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_2,
      t_mul_cmp_z_oreg_pconst_63_32_reg_i_3_0 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_3,
      t_mul_cmp_z_oreg_pconst_63_32_reg_i_3_1 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_3,
      t_mul_cmp_z_oreg_pconst_63_32_reg_i_4_0 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_4,
      t_mul_cmp_z_oreg_pconst_63_32_reg_i_4_1 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_4,
      t_mul_cmp_z_oreg_pconst_63_32_reg_i_5_0 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_5,
      t_mul_cmp_z_oreg_pconst_63_32_reg_i_5_1 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_5,
      t_mul_cmp_z_oreg_pconst_63_32_reg_i_6_0 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_6,
      t_mul_cmp_z_oreg_pconst_63_32_reg_i_6_1 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_6,
      t_mul_cmp_z_oreg_pconst_63_32_reg_i_7_0 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_7,
      t_mul_cmp_z_oreg_pconst_63_32_reg_i_7_1 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_7,
      t_mul_cmp_z_oreg_pconst_63_32_reg_i_8_0 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_8,
      t_mul_cmp_z_oreg_pconst_63_32_reg_i_8_1 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_8,
      t_mul_cmp_z_oreg_pconst_63_32_reg_i_9_0 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_9,
      t_mul_cmp_z_oreg_pconst_63_32_reg_i_9_1 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_9,
      \tmp_1_lpi_4_dfm_reg[0]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_33,
      \tmp_1_lpi_4_dfm_reg[10]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_5,
      \tmp_1_lpi_4_dfm_reg[10]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_38,
      \tmp_1_lpi_4_dfm_reg[11]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_37,
      \tmp_1_lpi_4_dfm_reg[11]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_37,
      \tmp_1_lpi_4_dfm_reg[12]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_31,
      \tmp_1_lpi_4_dfm_reg[13]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_10,
      \tmp_1_lpi_4_dfm_reg[13]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_36,
      \tmp_1_lpi_4_dfm_reg[14]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_11,
      \tmp_1_lpi_4_dfm_reg[14]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_35,
      \tmp_1_lpi_4_dfm_reg[15]\(2) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_232,
      \tmp_1_lpi_4_dfm_reg[15]\(1) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_233,
      \tmp_1_lpi_4_dfm_reg[15]\(0) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_234,
      \tmp_1_lpi_4_dfm_reg[15]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_30,
      \tmp_1_lpi_4_dfm_reg[16]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_57,
      \tmp_1_lpi_4_dfm_reg[17]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_7,
      \tmp_1_lpi_4_dfm_reg[17]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_34,
      \tmp_1_lpi_4_dfm_reg[18]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_56,
      \tmp_1_lpi_4_dfm_reg[19]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_15,
      \tmp_1_lpi_4_dfm_reg[19]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_33,
      \tmp_1_lpi_4_dfm_reg[1]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_4,
      \tmp_1_lpi_4_dfm_reg[1]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_44,
      \tmp_1_lpi_4_dfm_reg[20]\(2) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_235,
      \tmp_1_lpi_4_dfm_reg[20]\(1) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_236,
      \tmp_1_lpi_4_dfm_reg[20]\(0) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_237,
      \tmp_1_lpi_4_dfm_reg[20]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_29,
      \tmp_1_lpi_4_dfm_reg[21]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_16,
      \tmp_1_lpi_4_dfm_reg[21]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_32,
      \tmp_1_lpi_4_dfm_reg[22]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_9,
      \tmp_1_lpi_4_dfm_reg[22]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_31,
      \tmp_1_lpi_4_dfm_reg[23]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_17,
      \tmp_1_lpi_4_dfm_reg[23]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_30,
      \tmp_1_lpi_4_dfm_reg[24]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_28,
      \tmp_1_lpi_4_dfm_reg[25]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_11,
      \tmp_1_lpi_4_dfm_reg[25]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_29,
      \tmp_1_lpi_4_dfm_reg[26]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_12,
      \tmp_1_lpi_4_dfm_reg[26]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_28,
      \tmp_1_lpi_4_dfm_reg[27]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_18,
      \tmp_1_lpi_4_dfm_reg[27]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_27,
      \tmp_1_lpi_4_dfm_reg[28]\(1) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_238,
      \tmp_1_lpi_4_dfm_reg[28]\(0) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_239,
      \tmp_1_lpi_4_dfm_reg[28]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_55,
      \tmp_1_lpi_4_dfm_reg[29]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_13,
      \tmp_1_lpi_4_dfm_reg[29]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_26,
      \tmp_1_lpi_4_dfm_reg[2]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_59,
      \tmp_1_lpi_4_dfm_reg[30]\(24 downto 19) => vec_rsc_0_4_i_q_d_bfwt(30 downto 25),
      \tmp_1_lpi_4_dfm_reg[30]\(18 downto 16) => vec_rsc_0_4_i_q_d_bfwt(23 downto 21),
      \tmp_1_lpi_4_dfm_reg[30]\(15 downto 12) => vec_rsc_0_4_i_q_d_bfwt(19 downto 16),
      \tmp_1_lpi_4_dfm_reg[30]\(11 downto 10) => vec_rsc_0_4_i_q_d_bfwt(14 downto 13),
      \tmp_1_lpi_4_dfm_reg[30]\(9 downto 3) => vec_rsc_0_4_i_q_d_bfwt(11 downto 5),
      \tmp_1_lpi_4_dfm_reg[30]\(2 downto 0) => vec_rsc_0_4_i_q_d_bfwt(3 downto 1),
      \tmp_1_lpi_4_dfm_reg[30]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_20,
      \tmp_1_lpi_4_dfm_reg[30]_1\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_25,
      \tmp_1_lpi_4_dfm_reg[31]\(0) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_176,
      \tmp_1_lpi_4_dfm_reg[31]_0\(26 downto 24) => vec_rsc_0_2_i_q_d_bfwt(31 downto 29),
      \tmp_1_lpi_4_dfm_reg[31]_0\(23 downto 15) => vec_rsc_0_2_i_q_d_bfwt(27 downto 19),
      \tmp_1_lpi_4_dfm_reg[31]_0\(14) => vec_rsc_0_2_i_q_d_bfwt(17),
      \tmp_1_lpi_4_dfm_reg[31]_0\(13 downto 7) => vec_rsc_0_2_i_q_d_bfwt(15 downto 9),
      \tmp_1_lpi_4_dfm_reg[31]_0\(6 downto 2) => vec_rsc_0_2_i_q_d_bfwt(7 downto 3),
      \tmp_1_lpi_4_dfm_reg[31]_0\(1 downto 0) => vec_rsc_0_2_i_q_d_bfwt(1 downto 0),
      \tmp_1_lpi_4_dfm_reg[31]_1\(0) => vec_rsc_0_1_i_q_d_bfwt(31),
      \tmp_1_lpi_4_dfm_reg[31]_2\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_3,
      \tmp_1_lpi_4_dfm_reg[31]_3\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_27,
      \tmp_1_lpi_4_dfm_reg[3]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_6,
      \tmp_1_lpi_4_dfm_reg[3]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_43,
      \tmp_1_lpi_4_dfm_reg[4]\(2) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_229,
      \tmp_1_lpi_4_dfm_reg[4]\(1) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_230,
      \tmp_1_lpi_4_dfm_reg[4]\(0) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_231,
      \tmp_1_lpi_4_dfm_reg[4]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_32,
      \tmp_1_lpi_4_dfm_reg[5]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_3,
      \tmp_1_lpi_4_dfm_reg[5]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_42,
      \tmp_1_lpi_4_dfm_reg[6]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_7,
      \tmp_1_lpi_4_dfm_reg[6]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_41,
      \tmp_1_lpi_4_dfm_reg[7]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_8,
      \tmp_1_lpi_4_dfm_reg[7]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_40,
      \tmp_1_lpi_4_dfm_reg[8]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_58,
      \tmp_1_lpi_4_dfm_reg[9]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_4,
      \tmp_1_lpi_4_dfm_reg[9]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_39,
      vec_rsc_0_0_we => vec_rsc_0_0_we,
      vec_rsc_0_0_we_0 => \^core_wten_iff\,
      vec_rsc_0_1_i_bcwt => \inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_dp_inst/vec_rsc_0_1_i_bcwt\,
      \vec_rsc_0_1_i_q_d_bfwt_reg[31]\(20 downto 18) => MUX1HOT_v_32_8_2_return(31 downto 29),
      \vec_rsc_0_1_i_q_d_bfwt_reg[31]\(17 downto 15) => MUX1HOT_v_32_8_2_return(27 downto 25),
      \vec_rsc_0_1_i_q_d_bfwt_reg[31]\(14 downto 12) => MUX1HOT_v_32_8_2_return(23 downto 21),
      \vec_rsc_0_1_i_q_d_bfwt_reg[31]\(11) => MUX1HOT_v_32_8_2_return(19),
      \vec_rsc_0_1_i_q_d_bfwt_reg[31]\(10) => MUX1HOT_v_32_8_2_return(17),
      \vec_rsc_0_1_i_q_d_bfwt_reg[31]\(9 downto 8) => MUX1HOT_v_32_8_2_return(14 downto 13),
      \vec_rsc_0_1_i_q_d_bfwt_reg[31]\(7 downto 5) => MUX1HOT_v_32_8_2_return(11 downto 9),
      \vec_rsc_0_1_i_q_d_bfwt_reg[31]\(4 downto 2) => MUX1HOT_v_32_8_2_return(7 downto 5),
      \vec_rsc_0_1_i_q_d_bfwt_reg[31]\(1) => MUX1HOT_v_32_8_2_return(3),
      \vec_rsc_0_1_i_q_d_bfwt_reg[31]\(0) => MUX1HOT_v_32_8_2_return(1),
      vec_rsc_0_1_q(0) => vec_rsc_0_1_q(31),
      vec_rsc_0_1_we => vec_rsc_0_1_we,
      vec_rsc_0_2_i_bcwt => \inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_dp_inst/vec_rsc_0_2_i_bcwt\,
      \vec_rsc_0_2_i_q_d_bfwt_reg[0]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_177,
      \vec_rsc_0_2_i_q_d_bfwt_reg[11]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_162,
      \vec_rsc_0_2_i_q_d_bfwt_reg[12]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_181,
      \vec_rsc_0_2_i_q_d_bfwt_reg[15]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_182,
      \vec_rsc_0_2_i_q_d_bfwt_reg[20]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_185,
      \vec_rsc_0_2_i_q_d_bfwt_reg[24]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_186,
      \vec_rsc_0_2_i_q_d_bfwt_reg[31]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_175,
      \vec_rsc_0_2_i_q_d_bfwt_reg[4]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_179,
      vec_rsc_0_2_q(26 downto 24) => vec_rsc_0_2_q(31 downto 29),
      vec_rsc_0_2_q(23 downto 15) => vec_rsc_0_2_q(27 downto 19),
      vec_rsc_0_2_q(14) => vec_rsc_0_2_q(17),
      vec_rsc_0_2_q(13 downto 7) => vec_rsc_0_2_q(15 downto 9),
      vec_rsc_0_2_q(6 downto 2) => vec_rsc_0_2_q(7 downto 3),
      vec_rsc_0_2_q(1 downto 0) => vec_rsc_0_2_q(1 downto 0),
      vec_rsc_0_2_we => vec_rsc_0_2_we,
      vec_rsc_0_3_we => vec_rsc_0_3_we,
      vec_rsc_0_4_i_bcwt => \inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_dp_inst/vec_rsc_0_4_i_bcwt\,
      \vec_rsc_0_4_i_q_d_bfwt_reg[10]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_161,
      \vec_rsc_0_4_i_q_d_bfwt_reg[13]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_163,
      \vec_rsc_0_4_i_q_d_bfwt_reg[14]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_164,
      \vec_rsc_0_4_i_q_d_bfwt_reg[16]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_183,
      \vec_rsc_0_4_i_q_d_bfwt_reg[17]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_165,
      \vec_rsc_0_4_i_q_d_bfwt_reg[18]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_184,
      \vec_rsc_0_4_i_q_d_bfwt_reg[19]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_166,
      \vec_rsc_0_4_i_q_d_bfwt_reg[1]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_152,
      \vec_rsc_0_4_i_q_d_bfwt_reg[21]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_167,
      \vec_rsc_0_4_i_q_d_bfwt_reg[22]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_168,
      \vec_rsc_0_4_i_q_d_bfwt_reg[23]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_169,
      \vec_rsc_0_4_i_q_d_bfwt_reg[25]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_170,
      \vec_rsc_0_4_i_q_d_bfwt_reg[26]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_171,
      \vec_rsc_0_4_i_q_d_bfwt_reg[27]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_172,
      \vec_rsc_0_4_i_q_d_bfwt_reg[28]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_187,
      \vec_rsc_0_4_i_q_d_bfwt_reg[29]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_173,
      \vec_rsc_0_4_i_q_d_bfwt_reg[2]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_178,
      \vec_rsc_0_4_i_q_d_bfwt_reg[30]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_174,
      \vec_rsc_0_4_i_q_d_bfwt_reg[3]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_156,
      \vec_rsc_0_4_i_q_d_bfwt_reg[5]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_157,
      \vec_rsc_0_4_i_q_d_bfwt_reg[6]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_158,
      \vec_rsc_0_4_i_q_d_bfwt_reg[7]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_159,
      \vec_rsc_0_4_i_q_d_bfwt_reg[8]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_180,
      \vec_rsc_0_4_i_q_d_bfwt_reg[9]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_160,
      vec_rsc_0_4_q(24 downto 19) => vec_rsc_0_4_q(30 downto 25),
      vec_rsc_0_4_q(18 downto 16) => vec_rsc_0_4_q(23 downto 21),
      vec_rsc_0_4_q(15 downto 12) => vec_rsc_0_4_q(19 downto 16),
      vec_rsc_0_4_q(11 downto 10) => vec_rsc_0_4_q(14 downto 13),
      vec_rsc_0_4_q(9 downto 3) => vec_rsc_0_4_q(11 downto 5),
      vec_rsc_0_4_q(2 downto 0) => vec_rsc_0_4_q(3 downto 1),
      vec_rsc_0_4_we => vec_rsc_0_4_we,
      vec_rsc_0_5_we => vec_rsc_0_5_we,
      vec_rsc_0_6_we => vec_rsc_0_6_we,
      vec_rsc_0_7_adr(6 downto 0) => vec_rsc_0_7_adr(6 downto 0),
      \vec_rsc_0_7_adr[6]\(9) => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[9]\,
      \vec_rsc_0_7_adr[6]\(8) => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[8]\,
      \vec_rsc_0_7_adr[6]\(7) => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[7]\,
      \vec_rsc_0_7_adr[6]\(6) => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[6]\,
      \vec_rsc_0_7_adr[6]\(5) => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[5]\,
      \vec_rsc_0_7_adr[6]\(4) => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[4]\,
      \vec_rsc_0_7_adr[6]\(3) => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[3]\,
      \vec_rsc_0_7_adr[6]\(2) => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[2]\,
      \vec_rsc_0_7_adr[6]\(1) => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[1]\,
      \vec_rsc_0_7_adr[6]\(0) => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[0]\,
      \vec_rsc_0_7_adr[6]_0\(9) => \VEC_LOOP_acc_10_cse_sva_reg_n_0_[9]\,
      \vec_rsc_0_7_adr[6]_0\(8) => \VEC_LOOP_acc_10_cse_sva_reg_n_0_[8]\,
      \vec_rsc_0_7_adr[6]_0\(7) => \VEC_LOOP_acc_10_cse_sva_reg_n_0_[7]\,
      \vec_rsc_0_7_adr[6]_0\(6) => \VEC_LOOP_acc_10_cse_sva_reg_n_0_[6]\,
      \vec_rsc_0_7_adr[6]_0\(5) => \VEC_LOOP_acc_10_cse_sva_reg_n_0_[5]\,
      \vec_rsc_0_7_adr[6]_0\(4) => \VEC_LOOP_acc_10_cse_sva_reg_n_0_[4]\,
      \vec_rsc_0_7_adr[6]_0\(3) => \VEC_LOOP_acc_10_cse_sva_reg_n_0_[3]\,
      \vec_rsc_0_7_adr[6]_0\(2) => p_0_in7_in,
      \vec_rsc_0_7_adr[6]_0\(1) => \VEC_LOOP_acc_10_cse_sva_reg_n_0_[1]\,
      \vec_rsc_0_7_adr[6]_0\(0) => \VEC_LOOP_acc_10_cse_sva_reg_n_0_[0]\,
      \vec_rsc_0_7_adr[6]_1\(1 downto 0) => input_2(6 downto 5),
      vec_rsc_0_7_we => vec_rsc_0_7_we,
      \vector__3_i_10_0\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_25,
      \vector__3_i_10_1\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_25,
      \vector__3_i_11_0\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_26,
      \vector__3_i_11_1\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_26,
      \vector__3_i_12_0\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_27,
      \vector__3_i_12_1\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_27,
      \vector__3_i_13_0\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_28,
      \vector__3_i_13_1\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_28,
      \vector__3_i_14_0\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_29,
      \vector__3_i_14_1\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_29,
      \vector__3_i_15_0\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_30,
      \vector__3_i_15_1\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_30,
      \vector__3_i_16_0\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_31,
      \vector__3_i_16_1\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_31,
      \vector__3_i_17_0\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_32,
      \vector__3_i_17_1\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_32,
      \vector__3_i_1_0\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_16,
      \vector__3_i_1_1\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_16,
      \vector__3_i_2_0\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_17,
      \vector__3_i_2_1\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_17,
      \vector__3_i_3_0\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_18,
      \vector__3_i_3_1\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_18,
      \vector__3_i_4_0\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_19,
      \vector__3_i_4_1\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_19,
      \vector__3_i_5_0\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_20,
      \vector__3_i_5_1\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_20,
      \vector__3_i_6_0\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_21,
      \vector__3_i_6_1\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_21,
      \vector__3_i_7_0\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_22,
      \vector__3_i_7_1\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_22,
      \vector__3_i_8_0\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_23,
      \vector__3_i_8_1\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_23,
      \vector__3_i_9_0\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_24,
      \vector__3_i_9_1\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_24,
      vector_i_10_0 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_21,
      vector_i_10_1 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_21,
      vector_i_11_0 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_22,
      vector_i_11_1 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_22,
      vector_i_12_0 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_23,
      vector_i_12_1 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_23,
      vector_i_13_0 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_24,
      vector_i_13_1 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_24,
      vector_i_14_0 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_25,
      vector_i_14_1 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_25,
      vector_i_15_0 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_26,
      vector_i_15_1 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_26,
      vector_i_16_0 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_27,
      vector_i_16_1 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_27,
      vector_i_17_0 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_28,
      vector_i_17_1 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_28,
      vector_i_18_0 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_29,
      vector_i_18_1 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_29,
      vector_i_19_0 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_30,
      vector_i_19_1 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_30,
      vector_i_20_0 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_31,
      vector_i_20_1 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_31,
      vector_i_21_0 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_32,
      vector_i_21_1 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_32,
      vector_i_3_0(0) => nl_modulo_sub_cmp_base_rsc_dat0_out(31),
      vector_i_3_1(30 downto 0) => p_sva(30 downto 0),
      vector_i_5_0 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_16,
      vector_i_5_1 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_16,
      vector_i_6_0 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_17,
      vector_i_6_1 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_17,
      vector_i_7_0 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_18,
      vector_i_7_1 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_18,
      vector_i_8_0 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_19,
      vector_i_8_1 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_19,
      vector_i_9_0 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_20,
      vector_i_9_1 => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_20,
      \z_mul_cmp_z_oreg_reg[0]__0\ => \^reg_complete_rsci_oswt_cse_reg_0\,
      z_mul_cmp_z_oreg_reg_i_10_0 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_10,
      z_mul_cmp_z_oreg_reg_i_10_1 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_10,
      z_mul_cmp_z_oreg_reg_i_11_0 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_11,
      z_mul_cmp_z_oreg_reg_i_11_1 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_11,
      z_mul_cmp_z_oreg_reg_i_12_0 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_12,
      z_mul_cmp_z_oreg_reg_i_12_1 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_12,
      z_mul_cmp_z_oreg_reg_i_13_0 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_13,
      z_mul_cmp_z_oreg_reg_i_13_1 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_13,
      z_mul_cmp_z_oreg_reg_i_14_0 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_14,
      z_mul_cmp_z_oreg_reg_i_14_1 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_14,
      z_mul_cmp_z_oreg_reg_i_15_0 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_15,
      z_mul_cmp_z_oreg_reg_i_15_1 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_15,
      z_mul_cmp_z_oreg_reg_i_1_0 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_1,
      z_mul_cmp_z_oreg_reg_i_1_1 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_1,
      z_mul_cmp_z_oreg_reg_i_2_0 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_2,
      z_mul_cmp_z_oreg_reg_i_2_1 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_2,
      z_mul_cmp_z_oreg_reg_i_3_0 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_3,
      z_mul_cmp_z_oreg_reg_i_3_1 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_3,
      z_mul_cmp_z_oreg_reg_i_4_0 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_4,
      z_mul_cmp_z_oreg_reg_i_4_1 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_4,
      z_mul_cmp_z_oreg_reg_i_5_0 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_5,
      z_mul_cmp_z_oreg_reg_i_5_1 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_5,
      z_mul_cmp_z_oreg_reg_i_6_0 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_6,
      z_mul_cmp_z_oreg_reg_i_6_1 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_6,
      z_mul_cmp_z_oreg_reg_i_7_0 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_7,
      z_mul_cmp_z_oreg_reg_i_7_1 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_7,
      z_mul_cmp_z_oreg_reg_i_8_0 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_8,
      z_mul_cmp_z_oreg_reg_i_8_1 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_8,
      z_mul_cmp_z_oreg_reg_i_9_0 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_9,
      z_mul_cmp_z_oreg_reg_i_9_1 => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_9
    );
inPlaceNTT_DIF_precomp_core_run_rsci_inst: entity work.Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_run_rsci
     port map (
      clk => clk,
      rst => rst,
      run_rsc_vzin => run_rsc_vzin,
      run_rsci_bcwt => \inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp_inst/run_rsci_bcwt\,
      run_rsci_bcwt_reg => inPlaceNTT_DIF_precomp_core_staller_inst_n_2,
      run_rsci_vdin_bfwt => run_rsci_vdin_bfwt,
      run_rsci_vdin_bfwt_reg => run_rsci_vdin_bfwt_reg,
      run_rsci_vdin_bfwt_reg_0 => run_rsci_vdin_bfwt_reg_0
    );
inPlaceNTT_DIF_precomp_core_staller_inst: entity work.Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_staller
     port map (
      E(0) => twiddle_h_rsc_0_2_i_biwt,
      clk => clk,
      complete_rsc_vzout => complete_rsc_vzout,
      core_wten_iff => \^core_wten_iff\,
      core_wten_reg_reg_0 => core_wten,
      reg_complete_rsci_oswt_cse_reg => inPlaceNTT_DIF_precomp_core_staller_inst_n_2,
      reg_complete_rsci_oswt_cse_reg_0 => inPlaceNTT_DIF_precomp_core_staller_inst_n_3,
      reg_complete_rsci_oswt_cse_reg_1 => inPlaceNTT_DIF_precomp_core_staller_inst_n_4,
      reg_complete_rsci_oswt_cse_reg_10 => inPlaceNTT_DIF_precomp_core_staller_inst_n_13,
      reg_complete_rsci_oswt_cse_reg_11 => inPlaceNTT_DIF_precomp_core_staller_inst_n_14,
      reg_complete_rsci_oswt_cse_reg_12 => inPlaceNTT_DIF_precomp_core_staller_inst_n_15,
      reg_complete_rsci_oswt_cse_reg_13 => inPlaceNTT_DIF_precomp_core_staller_inst_n_16,
      reg_complete_rsci_oswt_cse_reg_14 => inPlaceNTT_DIF_precomp_core_staller_inst_n_17,
      reg_complete_rsci_oswt_cse_reg_15 => inPlaceNTT_DIF_precomp_core_staller_inst_n_18,
      reg_complete_rsci_oswt_cse_reg_2 => inPlaceNTT_DIF_precomp_core_staller_inst_n_5,
      reg_complete_rsci_oswt_cse_reg_3 => inPlaceNTT_DIF_precomp_core_staller_inst_n_6,
      reg_complete_rsci_oswt_cse_reg_4 => inPlaceNTT_DIF_precomp_core_staller_inst_n_7,
      reg_complete_rsci_oswt_cse_reg_5 => inPlaceNTT_DIF_precomp_core_staller_inst_n_8,
      reg_complete_rsci_oswt_cse_reg_6 => inPlaceNTT_DIF_precomp_core_staller_inst_n_9,
      reg_complete_rsci_oswt_cse_reg_7 => inPlaceNTT_DIF_precomp_core_staller_inst_n_10,
      reg_complete_rsci_oswt_cse_reg_8 => inPlaceNTT_DIF_precomp_core_staller_inst_n_11,
      reg_complete_rsci_oswt_cse_reg_9 => inPlaceNTT_DIF_precomp_core_staller_inst_n_12,
      reg_run_rsci_oswt_cse => \^reg_run_rsci_oswt_cse\,
      reg_twiddle_rsc_0_0_i_oswt_cse => reg_twiddle_rsc_0_0_i_oswt_cse,
      reg_twiddle_rsc_0_0_i_oswt_cse_reg(0) => twiddle_h_rsc_0_0_i_biwt,
      reg_twiddle_rsc_0_1_i_oswt_cse => reg_twiddle_rsc_0_1_i_oswt_cse,
      reg_twiddle_rsc_0_1_i_oswt_cse_reg(0) => twiddle_h_rsc_0_1_i_biwt,
      reg_twiddle_rsc_0_2_i_oswt_cse => reg_twiddle_rsc_0_2_i_oswt_cse,
      reg_twiddle_rsc_0_3_i_oswt_cse => reg_twiddle_rsc_0_3_i_oswt_cse,
      reg_twiddle_rsc_0_3_i_oswt_cse_reg(0) => twiddle_h_rsc_0_3_i_biwt,
      reg_vec_rsc_0_0_i_oswt_cse => reg_vec_rsc_0_0_i_oswt_cse,
      reg_vec_rsc_0_0_i_oswt_cse_reg(0) => vec_rsc_0_0_i_biwt,
      reg_vec_rsc_0_1_i_oswt_cse => reg_vec_rsc_0_1_i_oswt_cse,
      reg_vec_rsc_0_1_i_oswt_cse_reg(0) => vec_rsc_0_1_i_biwt,
      reg_vec_rsc_0_2_i_oswt_cse => reg_vec_rsc_0_2_i_oswt_cse,
      reg_vec_rsc_0_2_i_oswt_cse_reg(0) => vec_rsc_0_2_i_biwt,
      reg_vec_rsc_0_3_i_oswt_cse => reg_vec_rsc_0_3_i_oswt_cse,
      reg_vec_rsc_0_3_i_oswt_cse_reg(0) => vec_rsc_0_3_i_biwt,
      reg_vec_rsc_0_4_i_oswt_cse => reg_vec_rsc_0_4_i_oswt_cse,
      reg_vec_rsc_0_4_i_oswt_cse_reg(0) => vec_rsc_0_4_i_biwt,
      reg_vec_rsc_0_5_i_oswt_cse => reg_vec_rsc_0_5_i_oswt_cse,
      reg_vec_rsc_0_5_i_oswt_cse_reg(0) => vec_rsc_0_5_i_biwt,
      reg_vec_rsc_0_6_i_oswt_cse => reg_vec_rsc_0_6_i_oswt_cse,
      reg_vec_rsc_0_6_i_oswt_cse_reg(0) => vec_rsc_0_6_i_biwt,
      reg_vec_rsc_0_7_i_oswt_cse => reg_vec_rsc_0_7_i_oswt_cse,
      reg_vec_rsc_0_7_i_oswt_cse_reg(0) => vec_rsc_0_7_i_biwt,
      reg_vec_rsc_triosy_0_7_obj_iswt0_cse => reg_vec_rsc_triosy_0_7_obj_iswt0_cse,
      rst => rst,
      run_rsc_lzin => run_rsc_lzin,
      run_rsci_bcwt => \inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp_inst/run_rsci_bcwt\,
      run_rsci_bcwt_reg => \^reg_complete_rsci_oswt_cse_reg_0\,
      twiddle_h_rsc_0_0_i_bcwt => \inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_twiddle_h_rsc_0_0_wait_dp_inst/twiddle_h_rsc_0_0_i_bcwt\,
      twiddle_h_rsc_0_1_i_bcwt => \inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_twiddle_h_rsc_0_1_wait_dp_inst/twiddle_h_rsc_0_1_i_bcwt\,
      twiddle_h_rsc_0_2_i_bcwt => \inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_twiddle_h_rsc_0_2_wait_dp_inst/twiddle_h_rsc_0_2_i_bcwt\,
      twiddle_h_rsc_0_3_i_bcwt => \inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_twiddle_h_rsc_0_3_wait_dp_inst/twiddle_h_rsc_0_3_i_bcwt\,
      twiddle_rsc_0_0_i_bcwt => \inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_twiddle_rsc_0_0_wait_dp_inst/twiddle_rsc_0_0_i_bcwt\,
      twiddle_rsc_0_1_i_bcwt => \inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_twiddle_rsc_0_1_wait_dp_inst/twiddle_rsc_0_1_i_bcwt\,
      twiddle_rsc_0_2_i_bcwt => \inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_twiddle_rsc_0_2_wait_dp_inst/twiddle_rsc_0_2_i_bcwt\,
      twiddle_rsc_0_3_i_bcwt => \inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_twiddle_rsc_0_3_wait_dp_inst/twiddle_rsc_0_3_i_bcwt\,
      vec_rsc_0_0_i_bcwt => \inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_dp_inst/vec_rsc_0_0_i_bcwt\,
      vec_rsc_0_1_i_bcwt => \inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_dp_inst/vec_rsc_0_1_i_bcwt\,
      vec_rsc_0_2_i_bcwt => \inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_dp_inst/vec_rsc_0_2_i_bcwt\,
      vec_rsc_0_3_i_bcwt => \inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_dp_inst/vec_rsc_0_3_i_bcwt\,
      vec_rsc_0_4_i_bcwt => \inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_dp_inst/vec_rsc_0_4_i_bcwt\,
      vec_rsc_0_5_i_bcwt => \inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_dp_inst/vec_rsc_0_5_i_bcwt\,
      vec_rsc_0_6_i_bcwt => \inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_dp_inst/vec_rsc_0_6_i_bcwt\,
      vec_rsc_0_7_i_bcwt => \inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_dp_inst/vec_rsc_0_7_i_bcwt\,
      vec_rsc_triosy_0_0_lz => vec_rsc_triosy_0_0_lz
    );
inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst: entity work.Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1
     port map (
      E(0) => twiddle_h_rsc_0_0_i_biwt,
      clk => clk,
      rst => rst,
      twiddle_h_rsc_0_0_i_bcwt => \inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_twiddle_h_rsc_0_0_wait_dp_inst/twiddle_h_rsc_0_0_i_bcwt\,
      twiddle_h_rsc_0_0_i_bcwt_reg => inPlaceNTT_DIF_precomp_core_staller_inst_n_11,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[0]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_32,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[10]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_22,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[11]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_21,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[12]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_20,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[13]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_19,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[14]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_18,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[15]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_17,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[16]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_16,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[17]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_15,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[18]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_14,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[19]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_13,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[1]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_31,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[20]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_12,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[21]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_11,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[22]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_10,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[23]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_9,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[24]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_8,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[25]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_7,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[26]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_6,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[27]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_5,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[28]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_4,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[29]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_3,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[2]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_30,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[30]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_2,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[31]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_1,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[3]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_29,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[4]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_28,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[5]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_27,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[6]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_26,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[7]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_25,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[8]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_24,
      \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[9]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_23,
      twiddle_h_rsc_0_0_qa(31 downto 0) => twiddle_h_rsc_0_0_qa(31 downto 0)
    );
inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst: entity work.Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1
     port map (
      E(0) => twiddle_h_rsc_0_1_i_biwt,
      clk => clk,
      rst => rst,
      twiddle_h_rsc_0_1_i_bcwt => \inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_twiddle_h_rsc_0_1_wait_dp_inst/twiddle_h_rsc_0_1_i_bcwt\,
      twiddle_h_rsc_0_1_i_bcwt_reg => inPlaceNTT_DIF_precomp_core_staller_inst_n_13,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[0]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_32,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[10]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_22,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[11]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_21,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[12]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_20,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[13]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_19,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[14]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_18,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[15]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_17,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[16]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_16,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[17]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_15,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[18]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_14,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[19]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_13,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[1]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_31,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[20]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_12,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[21]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_11,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[22]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_10,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[23]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_9,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[24]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_8,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[25]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_7,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[26]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_6,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[27]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_5,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[28]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_4,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[29]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_3,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[2]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_30,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[30]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_2,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[31]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_1,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[3]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_29,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[4]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_28,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[5]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_27,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[6]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_26,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[7]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_25,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[8]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_24,
      \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[9]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_23,
      twiddle_h_rsc_0_1_qa(31 downto 0) => twiddle_h_rsc_0_1_qa(31 downto 0)
    );
inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst: entity work.Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1
     port map (
      E(0) => twiddle_h_rsc_0_2_i_biwt,
      clk => clk,
      rst => rst,
      twiddle_h_rsc_0_2_i_bcwt => \inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_twiddle_h_rsc_0_2_wait_dp_inst/twiddle_h_rsc_0_2_i_bcwt\,
      twiddle_h_rsc_0_2_i_bcwt_reg => inPlaceNTT_DIF_precomp_core_staller_inst_n_15,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[0]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_32,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[10]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_22,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[11]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_21,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[12]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_20,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[13]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_19,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[14]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_18,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[15]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_17,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[16]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_16,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[17]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_15,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[18]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_14,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[19]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_13,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[1]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_31,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[20]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_12,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[21]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_11,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[22]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_10,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[23]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_9,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[24]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_8,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[25]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_7,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[26]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_6,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[27]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_5,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[28]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_4,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[29]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_3,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[2]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_30,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[30]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_2,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[31]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_1,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[3]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_29,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[4]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_28,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[5]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_27,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[6]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_26,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[7]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_25,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[8]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_24,
      \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[9]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_23,
      twiddle_h_rsc_0_2_qa(31 downto 0) => twiddle_h_rsc_0_2_qa(31 downto 0)
    );
inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst: entity work.Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1
     port map (
      E(0) => twiddle_h_rsc_0_3_i_biwt,
      clk => clk,
      rst => rst,
      twiddle_h_rsc_0_3_i_bcwt => \inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_twiddle_h_rsc_0_3_wait_dp_inst/twiddle_h_rsc_0_3_i_bcwt\,
      twiddle_h_rsc_0_3_i_bcwt_reg => inPlaceNTT_DIF_precomp_core_staller_inst_n_17,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[0]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_32,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[10]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_22,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[11]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_21,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[12]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_20,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[13]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_19,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[14]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_18,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[15]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_17,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[16]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_16,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[17]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_15,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[18]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_14,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[19]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_13,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[1]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_31,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[20]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_12,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[21]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_11,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[22]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_10,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[23]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_9,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[24]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_8,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[25]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_7,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[26]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_6,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[27]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_5,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[28]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_4,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[29]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_3,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[2]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_30,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[30]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_2,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[31]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_1,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[3]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_29,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[4]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_28,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[5]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_27,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[6]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_26,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[7]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_25,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[8]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_24,
      \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[9]\ => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_23,
      twiddle_h_rsc_0_3_qa(31 downto 0) => twiddle_h_rsc_0_3_qa(31 downto 0)
    );
inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst: entity work.Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1
     port map (
      E(0) => twiddle_h_rsc_0_0_i_biwt,
      clk => clk,
      rst => rst,
      twiddle_rsc_0_0_i_bcwt => \inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_twiddle_rsc_0_0_wait_dp_inst/twiddle_rsc_0_0_i_bcwt\,
      twiddle_rsc_0_0_i_bcwt_reg => inPlaceNTT_DIF_precomp_core_staller_inst_n_12,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[0]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_32,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[10]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_22,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[11]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_21,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[12]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_20,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[13]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_19,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[14]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_18,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[15]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_17,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[16]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_16,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[17]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_15,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[18]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_14,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[19]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_13,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[1]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_31,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[20]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_12,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[21]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_11,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[22]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_10,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[23]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_9,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[24]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_8,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[25]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_7,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[26]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_6,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[27]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_5,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[28]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_4,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[29]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_3,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[2]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_30,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[30]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_2,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[31]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_1,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[3]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_29,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[4]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_28,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[5]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_27,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[6]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_26,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[7]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_25,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[8]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_24,
      \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[9]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_23,
      twiddle_rsc_0_0_qa(31 downto 0) => twiddle_rsc_0_0_qa(31 downto 0)
    );
inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst: entity work.Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1
     port map (
      E(0) => twiddle_h_rsc_0_1_i_biwt,
      clk => clk,
      rst => rst,
      twiddle_rsc_0_1_i_bcwt => \inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_twiddle_rsc_0_1_wait_dp_inst/twiddle_rsc_0_1_i_bcwt\,
      twiddle_rsc_0_1_i_bcwt_reg => inPlaceNTT_DIF_precomp_core_staller_inst_n_14,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[0]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_32,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[10]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_22,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[11]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_21,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[12]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_20,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[13]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_19,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[14]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_18,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[15]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_17,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[16]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_16,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[17]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_15,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[18]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_14,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[19]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_13,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[1]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_31,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[20]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_12,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[21]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_11,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[22]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_10,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[23]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_9,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[24]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_8,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[25]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_7,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[26]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_6,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[27]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_5,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[28]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_4,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[29]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_3,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[2]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_30,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[30]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_2,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[31]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_1,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[3]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_29,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[4]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_28,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[5]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_27,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[6]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_26,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[7]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_25,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[8]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_24,
      \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[9]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_23,
      twiddle_rsc_0_1_qa(31 downto 0) => twiddle_rsc_0_1_qa(31 downto 0)
    );
inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst: entity work.Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1
     port map (
      E(0) => twiddle_h_rsc_0_2_i_biwt,
      clk => clk,
      rst => rst,
      twiddle_rsc_0_2_i_bcwt => \inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_twiddle_rsc_0_2_wait_dp_inst/twiddle_rsc_0_2_i_bcwt\,
      twiddle_rsc_0_2_i_bcwt_reg => inPlaceNTT_DIF_precomp_core_staller_inst_n_16,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[0]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_32,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[10]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_22,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[11]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_21,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[12]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_20,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[13]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_19,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[14]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_18,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[15]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_17,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[16]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_16,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[17]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_15,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[18]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_14,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[19]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_13,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[1]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_31,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[20]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_12,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[21]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_11,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[22]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_10,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[23]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_9,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[24]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_8,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[25]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_7,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[26]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_6,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[27]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_5,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[28]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_4,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[29]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_3,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[2]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_30,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[30]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_2,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[31]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_1,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[3]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_29,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[4]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_28,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[5]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_27,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[6]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_26,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[7]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_25,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[8]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_24,
      \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[9]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_23,
      twiddle_rsc_0_2_qa(31 downto 0) => twiddle_rsc_0_2_qa(31 downto 0)
    );
inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst: entity work.Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1
     port map (
      E(0) => twiddle_h_rsc_0_3_i_biwt,
      clk => clk,
      rst => rst,
      twiddle_rsc_0_3_i_bcwt => \inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_twiddle_rsc_0_3_wait_dp_inst/twiddle_rsc_0_3_i_bcwt\,
      twiddle_rsc_0_3_i_bcwt_reg => inPlaceNTT_DIF_precomp_core_staller_inst_n_18,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[0]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_32,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[10]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_22,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[11]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_21,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[12]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_20,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[13]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_19,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[14]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_18,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[15]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_17,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[16]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_16,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[17]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_15,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[18]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_14,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[19]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_13,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[1]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_31,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[20]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_12,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[21]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_11,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[22]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_10,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[23]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_9,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[24]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_8,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[25]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_7,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[26]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_6,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[27]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_5,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[28]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_4,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[29]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_3,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[2]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_30,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[30]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_2,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[31]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_1,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[3]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_29,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[4]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_28,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[5]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_27,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[6]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_26,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[7]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_25,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[8]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_24,
      \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[9]\ => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_23,
      twiddle_rsc_0_3_qa(31 downto 0) => twiddle_rsc_0_3_qa(31 downto 0)
    );
inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst: entity work.Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1
     port map (
      E(0) => vec_rsc_0_0_i_biwt,
      VEC_LOOP_VEC_LOOP_nor_1_itm => VEC_LOOP_VEC_LOOP_nor_1_itm,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_1,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_0 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_2,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_3,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_10 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_12,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_11 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_13,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_12 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_14,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_13 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_15,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_14 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_16,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_15 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_17,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_16 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_18,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_17 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_19,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_18 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_20,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_19 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_21,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_2 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_4,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_20 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_22,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_21 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_23,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_22 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_24,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_23 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_25,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_24 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_26,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_25 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_27,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_26 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_28,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_27 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_29,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_28 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_30,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_29 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_31,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_3 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_5,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_30 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_32,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_4 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_6,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_5 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_7,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_6 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_8,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_7 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_9,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_8 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_10,
      VEC_LOOP_VEC_LOOP_nor_1_itm_reg_9 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_11,
      VEC_LOOP_VEC_LOOP_nor_itm => VEC_LOOP_VEC_LOOP_nor_itm,
      clk => clk,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0) => sel,
      rst => rst,
      vec_rsc_0_0_i_bcwt => \inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_dp_inst/vec_rsc_0_0_i_bcwt\,
      vec_rsc_0_0_i_bcwt_reg => inPlaceNTT_DIF_precomp_core_staller_inst_n_3,
      vec_rsc_0_0_q(31 downto 0) => vec_rsc_0_0_q(31 downto 0)
    );
inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst: entity work.Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1
     port map (
      D(10) => MUX1HOT_v_32_8_2_return(28),
      D(9) => MUX1HOT_v_32_8_2_return(24),
      D(8) => MUX1HOT_v_32_8_2_return(20),
      D(7) => MUX1HOT_v_32_8_2_return(18),
      D(6 downto 5) => MUX1HOT_v_32_8_2_return(16 downto 15),
      D(4) => MUX1HOT_v_32_8_2_return(12),
      D(3) => MUX1HOT_v_32_8_2_return(8),
      D(2) => MUX1HOT_v_32_8_2_return(4),
      D(1) => MUX1HOT_v_32_8_2_return(2),
      D(0) => MUX1HOT_v_32_8_2_return(0),
      E(0) => vec_rsc_0_1_i_biwt,
      Q(0) => vec_rsc_0_1_i_q_d_bfwt(31),
      clk => clk,
      rst => rst,
      \tmp_1_lpi_4_dfm_reg[0]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_1,
      \tmp_1_lpi_4_dfm_reg[0]_0\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_177,
      \tmp_1_lpi_4_dfm_reg[12]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_6,
      \tmp_1_lpi_4_dfm_reg[12]_0\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_181,
      \tmp_1_lpi_4_dfm_reg[15]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_12,
      \tmp_1_lpi_4_dfm_reg[15]_0\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_182,
      \tmp_1_lpi_4_dfm_reg[16]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_13,
      \tmp_1_lpi_4_dfm_reg[16]_0\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_183,
      \tmp_1_lpi_4_dfm_reg[18]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_14,
      \tmp_1_lpi_4_dfm_reg[18]_0\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_184,
      \tmp_1_lpi_4_dfm_reg[20]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_8,
      \tmp_1_lpi_4_dfm_reg[20]_0\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_185,
      \tmp_1_lpi_4_dfm_reg[24]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_10,
      \tmp_1_lpi_4_dfm_reg[24]_0\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_186,
      \tmp_1_lpi_4_dfm_reg[28]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_155,
      \tmp_1_lpi_4_dfm_reg[28]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_19,
      \tmp_1_lpi_4_dfm_reg[28]_1\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_187,
      \tmp_1_lpi_4_dfm_reg[2]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_5,
      \tmp_1_lpi_4_dfm_reg[2]_0\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_178,
      \tmp_1_lpi_4_dfm_reg[4]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_2,
      \tmp_1_lpi_4_dfm_reg[4]_0\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_179,
      \tmp_1_lpi_4_dfm_reg[8]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_9,
      \tmp_1_lpi_4_dfm_reg[8]_0\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_180,
      vec_rsc_0_1_i_bcwt => \inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_dp_inst/vec_rsc_0_1_i_bcwt\,
      vec_rsc_0_1_i_bcwt_reg => inPlaceNTT_DIF_precomp_core_staller_inst_n_4,
      \vec_rsc_0_1_i_q_d_bfwt_reg[10]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_38,
      \vec_rsc_0_1_i_q_d_bfwt_reg[11]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_37,
      \vec_rsc_0_1_i_q_d_bfwt_reg[13]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_36,
      \vec_rsc_0_1_i_q_d_bfwt_reg[14]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_35,
      \vec_rsc_0_1_i_q_d_bfwt_reg[17]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_34,
      \vec_rsc_0_1_i_q_d_bfwt_reg[19]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_33,
      \vec_rsc_0_1_i_q_d_bfwt_reg[1]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_44,
      \vec_rsc_0_1_i_q_d_bfwt_reg[21]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_32,
      \vec_rsc_0_1_i_q_d_bfwt_reg[22]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_31,
      \vec_rsc_0_1_i_q_d_bfwt_reg[23]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_30,
      \vec_rsc_0_1_i_q_d_bfwt_reg[25]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_29,
      \vec_rsc_0_1_i_q_d_bfwt_reg[26]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_28,
      \vec_rsc_0_1_i_q_d_bfwt_reg[27]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_27,
      \vec_rsc_0_1_i_q_d_bfwt_reg[29]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_26,
      \vec_rsc_0_1_i_q_d_bfwt_reg[30]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_25,
      \vec_rsc_0_1_i_q_d_bfwt_reg[3]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_43,
      \vec_rsc_0_1_i_q_d_bfwt_reg[5]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_42,
      \vec_rsc_0_1_i_q_d_bfwt_reg[6]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_41,
      \vec_rsc_0_1_i_q_d_bfwt_reg[7]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_40,
      \vec_rsc_0_1_i_q_d_bfwt_reg[9]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_39,
      vec_rsc_0_1_q(31 downto 0) => vec_rsc_0_1_q(31 downto 0),
      vec_rsc_0_1_q_0_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_13,
      vec_rsc_0_1_q_12_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_17,
      vec_rsc_0_1_q_15_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_18,
      vec_rsc_0_1_q_16_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_19,
      vec_rsc_0_1_q_18_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_20,
      vec_rsc_0_1_q_20_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_21,
      vec_rsc_0_1_q_24_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_22,
      vec_rsc_0_1_q_28_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_23,
      vec_rsc_0_1_q_2_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_14,
      vec_rsc_0_1_q_31_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_24,
      vec_rsc_0_1_q_4_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_15,
      vec_rsc_0_1_q_8_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_16
    );
inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst: entity work.Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1
     port map (
      CO(0) => modulo_add_cmp_n_0,
      D(7) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_1,
      D(6) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_2,
      D(5) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_3,
      D(4) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_4,
      D(3) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_5,
      D(2) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_6,
      D(1) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_7,
      D(0) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_8,
      E(0) => vec_rsc_0_2_i_biwt,
      O(7 downto 0) => nl_modulo_add_cmp_base_rsc_dat(31 downto 24),
      Q(7 downto 0) => p_sva(31 downto 24),
      S(4) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_60,
      S(3) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_61,
      S(2) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_62,
      S(1) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_63,
      S(0) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_64,
      clk => clk,
      nl_modulo_add_cmp_base_rsc_dat_carry => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_152,
      nl_modulo_add_cmp_base_rsc_dat_carry_0 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_16,
      nl_modulo_add_cmp_base_rsc_dat_carry_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_23,
      nl_modulo_add_cmp_base_rsc_dat_carry_10 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_6,
      nl_modulo_add_cmp_base_rsc_dat_carry_11 => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_158,
      nl_modulo_add_cmp_base_rsc_dat_carry_12 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_21,
      nl_modulo_add_cmp_base_rsc_dat_carry_13 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_28,
      nl_modulo_add_cmp_base_rsc_dat_carry_14 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_9,
      nl_modulo_add_cmp_base_rsc_dat_carry_15 => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_159,
      nl_modulo_add_cmp_base_rsc_dat_carry_16 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_22,
      nl_modulo_add_cmp_base_rsc_dat_carry_17 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_29,
      nl_modulo_add_cmp_base_rsc_dat_carry_18 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_10,
      nl_modulo_add_cmp_base_rsc_dat_carry_2 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_6,
      nl_modulo_add_cmp_base_rsc_dat_carry_3 => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_156,
      nl_modulo_add_cmp_base_rsc_dat_carry_4 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_18,
      nl_modulo_add_cmp_base_rsc_dat_carry_5 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_25,
      nl_modulo_add_cmp_base_rsc_dat_carry_6 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_8,
      nl_modulo_add_cmp_base_rsc_dat_carry_7 => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_157,
      nl_modulo_add_cmp_base_rsc_dat_carry_8 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_27,
      nl_modulo_add_cmp_base_rsc_dat_carry_9 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_20,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_160,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_31,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_1\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_24,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_10\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_15,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_11\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_164,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_12\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_29,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_13\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_35,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_14\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_16,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_2\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_11,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_3\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_161,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_4\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_32,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_5\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_25,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_6\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_12,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_7\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_163,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_8\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_28,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_9\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_34,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_165,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_38,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_1\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_32,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_10\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_23,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_11\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_168,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_12\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_43,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_13\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_37,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_14\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_22,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_15\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_169,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_16\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_38,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_17\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_44,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_18\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_24,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_2\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_19,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_3\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_166,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_4\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_34,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_5\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_40,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_6\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_20,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_7\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_167,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_8\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_36,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_9\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_42,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2\(18 downto 17) => tmp_1_lpi_4_dfm(30 downto 29),
      \nl_modulo_add_cmp_base_rsc_dat_carry__2\(16 downto 14) => tmp_1_lpi_4_dfm(27 downto 25),
      \nl_modulo_add_cmp_base_rsc_dat_carry__2\(13 downto 11) => tmp_1_lpi_4_dfm(23 downto 21),
      \nl_modulo_add_cmp_base_rsc_dat_carry__2\(10) => tmp_1_lpi_4_dfm(19),
      \nl_modulo_add_cmp_base_rsc_dat_carry__2\(9) => tmp_1_lpi_4_dfm(17),
      \nl_modulo_add_cmp_base_rsc_dat_carry__2\(8 downto 7) => tmp_1_lpi_4_dfm(14 downto 13),
      \nl_modulo_add_cmp_base_rsc_dat_carry__2\(6 downto 5) => tmp_1_lpi_4_dfm(10 downto 9),
      \nl_modulo_add_cmp_base_rsc_dat_carry__2\(4 downto 2) => tmp_1_lpi_4_dfm(7 downto 5),
      \nl_modulo_add_cmp_base_rsc_dat_carry__2\(1) => tmp_1_lpi_4_dfm(3),
      \nl_modulo_add_cmp_base_rsc_dat_carry__2\(0) => tmp_1_lpi_4_dfm(1),
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_0\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_170,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_1\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_46,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_10\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_48,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_11\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_28,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_12\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_173,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_13\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_50,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_14\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_44,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_15\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_30,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_16\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_174,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_17\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_45,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_18\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_51,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_19\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_30,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_2\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_40,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_3\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_28,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_4\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_171,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_5\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_47,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_6\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_41,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_7\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_29,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_8\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_172,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_9\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_42,
      nl_modulo_sub_cmp_base_rsc_dat_carry_i_7 => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_153,
      \return_rsci_d_reg[31]\(0) => modulo_add_cmp_n_1,
      rst => rst,
      \tmp_1_lpi_4_dfm_reg[14]\(3) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_65,
      \tmp_1_lpi_4_dfm_reg[14]\(2) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_66,
      \tmp_1_lpi_4_dfm_reg[14]\(1) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_67,
      \tmp_1_lpi_4_dfm_reg[14]\(0) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_68,
      \tmp_1_lpi_4_dfm_reg[23]\(4) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_69,
      \tmp_1_lpi_4_dfm_reg[23]\(3) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_70,
      \tmp_1_lpi_4_dfm_reg[23]\(2) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_71,
      \tmp_1_lpi_4_dfm_reg[23]\(1) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_72,
      \tmp_1_lpi_4_dfm_reg[23]\(0) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_73,
      \tmp_1_lpi_4_dfm_reg[30]\(4) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_74,
      \tmp_1_lpi_4_dfm_reg[30]\(3) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_75,
      \tmp_1_lpi_4_dfm_reg[30]\(2) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_76,
      \tmp_1_lpi_4_dfm_reg[30]\(1) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_77,
      \tmp_1_lpi_4_dfm_reg[30]\(0) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_78,
      vec_rsc_0_2_i_bcwt => \inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_dp_inst/vec_rsc_0_2_i_bcwt\,
      vec_rsc_0_2_i_bcwt_reg => inPlaceNTT_DIF_precomp_core_staller_inst_n_5,
      \vec_rsc_0_2_i_q_d_bfwt_reg[16]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_57,
      \vec_rsc_0_2_i_q_d_bfwt_reg[18]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_56,
      \vec_rsc_0_2_i_q_d_bfwt_reg[28]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_55,
      \vec_rsc_0_2_i_q_d_bfwt_reg[2]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_59,
      \vec_rsc_0_2_i_q_d_bfwt_reg[31]\(26 downto 24) => vec_rsc_0_2_i_q_d_bfwt(31 downto 29),
      \vec_rsc_0_2_i_q_d_bfwt_reg[31]\(23 downto 15) => vec_rsc_0_2_i_q_d_bfwt(27 downto 19),
      \vec_rsc_0_2_i_q_d_bfwt_reg[31]\(14) => vec_rsc_0_2_i_q_d_bfwt(17),
      \vec_rsc_0_2_i_q_d_bfwt_reg[31]\(13 downto 7) => vec_rsc_0_2_i_q_d_bfwt(15 downto 9),
      \vec_rsc_0_2_i_q_d_bfwt_reg[31]\(6 downto 2) => vec_rsc_0_2_i_q_d_bfwt(7 downto 3),
      \vec_rsc_0_2_i_q_d_bfwt_reg[31]\(1 downto 0) => vec_rsc_0_2_i_q_d_bfwt(1 downto 0),
      \vec_rsc_0_2_i_q_d_bfwt_reg[8]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_58,
      vec_rsc_0_2_q(31 downto 0) => vec_rsc_0_2_q(31 downto 0),
      vec_rsc_0_2_q_10_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_42,
      vec_rsc_0_2_q_13_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_43,
      vec_rsc_0_2_q_14_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_44,
      vec_rsc_0_2_q_17_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_45,
      vec_rsc_0_2_q_19_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_46,
      vec_rsc_0_2_q_1_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_9,
      vec_rsc_0_2_q_21_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_47,
      vec_rsc_0_2_q_22_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_48,
      vec_rsc_0_2_q_23_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_49,
      vec_rsc_0_2_q_25_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_50,
      vec_rsc_0_2_q_26_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_51,
      vec_rsc_0_2_q_27_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_52,
      vec_rsc_0_2_q_29_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_53,
      vec_rsc_0_2_q_30_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_54,
      vec_rsc_0_2_q_3_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_37,
      vec_rsc_0_2_q_5_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_38,
      vec_rsc_0_2_q_6_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_39,
      vec_rsc_0_2_q_7_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_40,
      vec_rsc_0_2_q_9_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_41
    );
inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst: entity work.Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1
     port map (
      E(0) => vec_rsc_0_3_i_biwt,
      Q(15) => tmp_1_lpi_4_dfm(31),
      Q(14) => tmp_1_lpi_4_dfm(29),
      Q(13 downto 11) => tmp_1_lpi_4_dfm(26 downto 24),
      Q(10) => tmp_1_lpi_4_dfm(22),
      Q(9 downto 8) => tmp_1_lpi_4_dfm(20 downto 19),
      Q(7) => tmp_1_lpi_4_dfm(17),
      Q(6) => tmp_1_lpi_4_dfm(15),
      Q(5) => tmp_1_lpi_4_dfm(12),
      Q(4 downto 3) => tmp_1_lpi_4_dfm(10 downto 9),
      Q(2 downto 1) => tmp_1_lpi_4_dfm(5 downto 4),
      Q(0) => tmp_1_lpi_4_dfm(0),
      S(2) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_1,
      S(1) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_2,
      S(0) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_3,
      VEC_LOOP_VEC_LOOP_and_2_itm => VEC_LOOP_VEC_LOOP_and_2_itm,
      VEC_LOOP_VEC_LOOP_and_9_itm => VEC_LOOP_VEC_LOOP_and_9_itm,
      VEC_LOOP_VEC_LOOP_and_9_itm_reg => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_33,
      VEC_LOOP_VEC_LOOP_and_9_itm_reg_0 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_34,
      VEC_LOOP_VEC_LOOP_and_9_itm_reg_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_35,
      VEC_LOOP_VEC_LOOP_and_9_itm_reg_10 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_44,
      VEC_LOOP_VEC_LOOP_and_9_itm_reg_11 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_45,
      VEC_LOOP_VEC_LOOP_and_9_itm_reg_12 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_46,
      VEC_LOOP_VEC_LOOP_and_9_itm_reg_13 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_47,
      VEC_LOOP_VEC_LOOP_and_9_itm_reg_14 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_48,
      VEC_LOOP_VEC_LOOP_and_9_itm_reg_2 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_36,
      VEC_LOOP_VEC_LOOP_and_9_itm_reg_3 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_37,
      VEC_LOOP_VEC_LOOP_and_9_itm_reg_4 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_38,
      VEC_LOOP_VEC_LOOP_and_9_itm_reg_5 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_39,
      VEC_LOOP_VEC_LOOP_and_9_itm_reg_6 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_40,
      VEC_LOOP_VEC_LOOP_and_9_itm_reg_7 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_41,
      VEC_LOOP_VEC_LOOP_and_9_itm_reg_8 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_42,
      VEC_LOOP_VEC_LOOP_and_9_itm_reg_9 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_43,
      clk => clk,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_1\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_40,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_1_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_17,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_4\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_39,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_4_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_14,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_6\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_36,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_6_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_12,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_7\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_35,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_7_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_11,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_2\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_44,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_2_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_24,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_4\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_43,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_4_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_22,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_5\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_42,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_5_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_21,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_7\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_41,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_7_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_19,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_21,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_14,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_1\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_24,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_2\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_175,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_3\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_48,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_3_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_31,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_6\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_47,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_6_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_28,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_7\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_46,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_7_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_27,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_8\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_45,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_8_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_26,
      nl_modulo_add_cmp_base_rsc_dat_carry_i_3 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_34,
      nl_modulo_add_cmp_base_rsc_dat_carry_i_36(0) => sel,
      nl_modulo_add_cmp_base_rsc_dat_carry_i_3_0 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_7,
      nl_modulo_add_cmp_base_rsc_dat_carry_i_4 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_33,
      nl_modulo_add_cmp_base_rsc_dat_carry_i_4_0 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_6,
      nl_modulo_add_cmp_base_rsc_dat_carry_i_8 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_32,
      nl_modulo_add_cmp_base_rsc_dat_carry_i_8_0 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_2,
      nl_modulo_sub_cmp_base_rsc_dat_carry => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_15,
      nl_modulo_sub_cmp_base_rsc_dat_carry_0 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_22,
      nl_modulo_sub_cmp_base_rsc_dat_carry_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_13,
      nl_modulo_sub_cmp_base_rsc_dat_carry_10 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_38,
      nl_modulo_sub_cmp_base_rsc_dat_carry_2 => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_177,
      nl_modulo_sub_cmp_base_rsc_dat_carry_3 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_19,
      nl_modulo_sub_cmp_base_rsc_dat_carry_4 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_26,
      nl_modulo_sub_cmp_base_rsc_dat_carry_5 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_15,
      nl_modulo_sub_cmp_base_rsc_dat_carry_6 => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_179,
      nl_modulo_sub_cmp_base_rsc_dat_carry_7 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_20,
      nl_modulo_sub_cmp_base_rsc_dat_carry_8 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_27,
      nl_modulo_sub_cmp_base_rsc_dat_carry_9 => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_157,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_24,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_31,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_1\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_160,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_10\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_181,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_11\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_36,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_12\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_30,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_13\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_18,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_14\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_182,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_2\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_41,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_3\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_25,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_4\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_32,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_5\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_161,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_6\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_42,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_7\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_27,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_8\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_33,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_9\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_17,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_32,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_38,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_1\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_165,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_10\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_185,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_11\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_37,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_12\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_43,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_13\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_168,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_14\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_48,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_2\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_45,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_3\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_40,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_4\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_34,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_5\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_166,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_6\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_46,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_7\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_35,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_8\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_41,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_9\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_21,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_39,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_45,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_1\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_22,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_10\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_51,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_11\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_44,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_12\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_50,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_13\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_173,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_14\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_53,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_2\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_186,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_3\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_40,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_4\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_46,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_5\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_170,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_6\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_50,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_7\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_41,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_8\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_47,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_9\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_171,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_193,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_31,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1_1\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_1,
      rst => rst,
      \tmp_1_lpi_4_dfm_reg[15]\(3) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_7,
      \tmp_1_lpi_4_dfm_reg[15]\(2) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_8,
      \tmp_1_lpi_4_dfm_reg[15]\(1) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_9,
      \tmp_1_lpi_4_dfm_reg[15]\(0) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_10,
      \tmp_1_lpi_4_dfm_reg[22]\(3) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_15,
      \tmp_1_lpi_4_dfm_reg[22]\(2) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_16,
      \tmp_1_lpi_4_dfm_reg[22]\(1) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_17,
      \tmp_1_lpi_4_dfm_reg[22]\(0) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_18,
      \tmp_1_lpi_4_dfm_reg[29]\(3) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_23,
      \tmp_1_lpi_4_dfm_reg[29]\(2) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_24,
      \tmp_1_lpi_4_dfm_reg[29]\(1) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_25,
      \tmp_1_lpi_4_dfm_reg[29]\(0) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_26,
      \tmp_1_lpi_4_dfm_reg[31]\(0) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_31,
      vec_rsc_0_3_i_bcwt => \inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_dp_inst/vec_rsc_0_3_i_bcwt\,
      vec_rsc_0_3_i_bcwt_reg => inPlaceNTT_DIF_precomp_core_staller_inst_n_6,
      \vec_rsc_0_3_i_q_d_bfwt_reg[0]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_4,
      \vec_rsc_0_3_i_q_d_bfwt_reg[10]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_12,
      \vec_rsc_0_3_i_q_d_bfwt_reg[12]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_13,
      \vec_rsc_0_3_i_q_d_bfwt_reg[15]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_14,
      \vec_rsc_0_3_i_q_d_bfwt_reg[17]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_19,
      \vec_rsc_0_3_i_q_d_bfwt_reg[19]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_20,
      \vec_rsc_0_3_i_q_d_bfwt_reg[20]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_21,
      \vec_rsc_0_3_i_q_d_bfwt_reg[22]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_22,
      \vec_rsc_0_3_i_q_d_bfwt_reg[24]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_27,
      \vec_rsc_0_3_i_q_d_bfwt_reg[25]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_28,
      \vec_rsc_0_3_i_q_d_bfwt_reg[26]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_29,
      \vec_rsc_0_3_i_q_d_bfwt_reg[29]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_30,
      \vec_rsc_0_3_i_q_d_bfwt_reg[31]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_32,
      \vec_rsc_0_3_i_q_d_bfwt_reg[4]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_5,
      \vec_rsc_0_3_i_q_d_bfwt_reg[5]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_6,
      \vec_rsc_0_3_i_q_d_bfwt_reg[9]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_11,
      vec_rsc_0_3_q(31 downto 0) => vec_rsc_0_3_q(31 downto 0)
    );
inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst: entity work.Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1
     port map (
      E(0) => vec_rsc_0_4_i_biwt,
      Q(24 downto 19) => vec_rsc_0_4_i_q_d_bfwt(30 downto 25),
      Q(18 downto 16) => vec_rsc_0_4_i_q_d_bfwt(23 downto 21),
      Q(15 downto 12) => vec_rsc_0_4_i_q_d_bfwt(19 downto 16),
      Q(11 downto 10) => vec_rsc_0_4_i_q_d_bfwt(14 downto 13),
      Q(9 downto 3) => vec_rsc_0_4_i_q_d_bfwt(11 downto 5),
      Q(2 downto 0) => vec_rsc_0_4_i_q_d_bfwt(3 downto 1),
      S(0) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_34,
      clk => clk,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_162,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_13,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_1\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_38,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_2\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_2,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_3\(0) => tmp_1_lpi_4_dfm(11),
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_i_5\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_154,
      rst => rst,
      vec_rsc_0_4_i_bcwt => \inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_dp_inst/vec_rsc_0_4_i_bcwt\,
      vec_rsc_0_4_i_bcwt_reg => inPlaceNTT_DIF_precomp_core_staller_inst_n_7,
      \vec_rsc_0_4_i_q_d_bfwt_reg[0]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_33,
      \vec_rsc_0_4_i_q_d_bfwt_reg[12]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_31,
      \vec_rsc_0_4_i_q_d_bfwt_reg[15]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_30,
      \vec_rsc_0_4_i_q_d_bfwt_reg[20]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_29,
      \vec_rsc_0_4_i_q_d_bfwt_reg[24]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_28,
      \vec_rsc_0_4_i_q_d_bfwt_reg[31]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_27,
      \vec_rsc_0_4_i_q_d_bfwt_reg[4]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_32,
      vec_rsc_0_4_q(31 downto 0) => vec_rsc_0_4_q(31 downto 0),
      vec_rsc_0_4_q_11_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_1
    );
inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst: entity work.Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1
     port map (
      E(0) => vec_rsc_0_5_i_biwt,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_14,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_0 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_15,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_16,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_10 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_25,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_11 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_26,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_12 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_27,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_13 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_28,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_14 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_29,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_15 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_30,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_16 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_31,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_17 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_32,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_18 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_33,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_19 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_34,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_2 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_17,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_20 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_35,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_21 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_36,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_22 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_37,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_23 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_38,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_24 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_39,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_25 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_40,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_26 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_41,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_27 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_42,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_28 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_43,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_29 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_44,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_3 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_18,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_30 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_45,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_4 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_19,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_5 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_20,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_6 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_21,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_7 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_22,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_8 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_23,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_9 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_24,
      VEC_LOOP_VEC_LOOP_and_4_itm => VEC_LOOP_VEC_LOOP_and_4_itm,
      clk => clk,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\ => \^vec_loop_vec_loop_and_11_itm\,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0) => sel,
      rst => rst,
      \tmp_1_lpi_4_dfm_reg[0]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_22,
      \tmp_1_lpi_4_dfm_reg[0]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_4,
      \tmp_1_lpi_4_dfm_reg[10]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_32,
      \tmp_1_lpi_4_dfm_reg[10]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_12,
      \tmp_1_lpi_4_dfm_reg[12]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_33,
      \tmp_1_lpi_4_dfm_reg[12]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_13,
      \tmp_1_lpi_4_dfm_reg[17]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_38,
      \tmp_1_lpi_4_dfm_reg[17]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_19,
      \tmp_1_lpi_4_dfm_reg[20]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_41,
      \tmp_1_lpi_4_dfm_reg[20]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_21,
      \tmp_1_lpi_4_dfm_reg[22]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_43,
      \tmp_1_lpi_4_dfm_reg[22]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_22,
      \tmp_1_lpi_4_dfm_reg[24]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_45,
      \tmp_1_lpi_4_dfm_reg[24]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_27,
      \tmp_1_lpi_4_dfm_reg[25]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_46,
      \tmp_1_lpi_4_dfm_reg[25]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_28,
      \tmp_1_lpi_4_dfm_reg[26]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_47,
      \tmp_1_lpi_4_dfm_reg[26]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_29,
      \tmp_1_lpi_4_dfm_reg[29]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_194,
      \tmp_1_lpi_4_dfm_reg[29]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_50,
      \tmp_1_lpi_4_dfm_reg[29]_1\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_30,
      \tmp_1_lpi_4_dfm_reg[4]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_26,
      \tmp_1_lpi_4_dfm_reg[4]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_5,
      \tmp_1_lpi_4_dfm_reg[5]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_27,
      \tmp_1_lpi_4_dfm_reg[5]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_6,
      \tmp_1_lpi_4_dfm_reg[9]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_31,
      \tmp_1_lpi_4_dfm_reg[9]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_11,
      vec_rsc_0_5_i_bcwt => \inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_dp_inst/vec_rsc_0_5_i_bcwt\,
      vec_rsc_0_5_i_bcwt_reg => inPlaceNTT_DIF_precomp_core_staller_inst_n_8,
      vec_rsc_0_5_q(31 downto 0) => vec_rsc_0_5_q(31 downto 0),
      vec_rsc_0_5_q_0_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_1,
      vec_rsc_0_5_q_10_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_5,
      vec_rsc_0_5_q_12_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_6,
      vec_rsc_0_5_q_17_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_7,
      vec_rsc_0_5_q_20_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_8,
      vec_rsc_0_5_q_22_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_9,
      vec_rsc_0_5_q_24_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_10,
      vec_rsc_0_5_q_25_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_11,
      vec_rsc_0_5_q_26_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_12,
      vec_rsc_0_5_q_29_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_13,
      vec_rsc_0_5_q_4_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_2,
      vec_rsc_0_5_q_5_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_3,
      vec_rsc_0_5_q_9_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_4
    );
inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst: entity work.Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1
     port map (
      E(0) => vec_rsc_0_6_i_biwt,
      Q(0) => tmp_1_lpi_4_dfm(11),
      S(0) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_1,
      VEC_LOOP_VEC_LOOP_and_12_itm => VEC_LOOP_VEC_LOOP_and_12_itm,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_21,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_0 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_22,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_23,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_10 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_32,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_11 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_33,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_12 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_34,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_13 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_35,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_14 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_36,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_15 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_37,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_16 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_38,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_17 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_39,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_18 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_40,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_19 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_41,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_2 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_24,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_20 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_42,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_21 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_43,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_22 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_44,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_23 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_45,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_24 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_46,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_25 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_47,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_26 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_48,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_27 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_49,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_28 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_50,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_29 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_51,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_3 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_25,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_4 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_26,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_5 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_27,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_6 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_28,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_7 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_29,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_8 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_30,
      VEC_LOOP_VEC_LOOP_and_12_itm_reg_9 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_31,
      VEC_LOOP_VEC_LOOP_and_5_itm => VEC_LOOP_VEC_LOOP_and_5_itm,
      clk => clk,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_5\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_26,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_5_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_39,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_38,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_13,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_1\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_162,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_2\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_1,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1\(0) => sel,
      rst => rst,
      \tmp_1_lpi_4_dfm_reg[13]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_28,
      \tmp_1_lpi_4_dfm_reg[13]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_15,
      \tmp_1_lpi_4_dfm_reg[14]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_29,
      \tmp_1_lpi_4_dfm_reg[14]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_16,
      \tmp_1_lpi_4_dfm_reg[15]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_30,
      \tmp_1_lpi_4_dfm_reg[15]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_14,
      \tmp_1_lpi_4_dfm_reg[16]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_31,
      \tmp_1_lpi_4_dfm_reg[16]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_21,
      \tmp_1_lpi_4_dfm_reg[18]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_33,
      \tmp_1_lpi_4_dfm_reg[18]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_22,
      \tmp_1_lpi_4_dfm_reg[19]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_34,
      \tmp_1_lpi_4_dfm_reg[19]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_20,
      \tmp_1_lpi_4_dfm_reg[1]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_16,
      \tmp_1_lpi_4_dfm_reg[1]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_6,
      \tmp_1_lpi_4_dfm_reg[21]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_36,
      \tmp_1_lpi_4_dfm_reg[21]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_23,
      \tmp_1_lpi_4_dfm_reg[23]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_38,
      \tmp_1_lpi_4_dfm_reg[23]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_24,
      \tmp_1_lpi_4_dfm_reg[27]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_42,
      \tmp_1_lpi_4_dfm_reg[27]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_28,
      \tmp_1_lpi_4_dfm_reg[28]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_43,
      \tmp_1_lpi_4_dfm_reg[28]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_29,
      \tmp_1_lpi_4_dfm_reg[2]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_17,
      \tmp_1_lpi_4_dfm_reg[2]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_7,
      \tmp_1_lpi_4_dfm_reg[30]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_195,
      \tmp_1_lpi_4_dfm_reg[30]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_45,
      \tmp_1_lpi_4_dfm_reg[30]_1\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_30,
      \tmp_1_lpi_4_dfm_reg[31]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_14,
      \tmp_1_lpi_4_dfm_reg[31]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_32,
      \tmp_1_lpi_4_dfm_reg[3]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_18,
      \tmp_1_lpi_4_dfm_reg[3]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_8,
      \tmp_1_lpi_4_dfm_reg[6]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_21,
      \tmp_1_lpi_4_dfm_reg[6]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_9,
      \tmp_1_lpi_4_dfm_reg[7]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_22,
      \tmp_1_lpi_4_dfm_reg[7]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_10,
      \tmp_1_lpi_4_dfm_reg[8]\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_23,
      \tmp_1_lpi_4_dfm_reg[8]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_14,
      vec_rsc_0_6_i_bcwt => \inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_dp_inst/vec_rsc_0_6_i_bcwt\,
      vec_rsc_0_6_i_bcwt_reg => inPlaceNTT_DIF_precomp_core_staller_inst_n_9,
      vec_rsc_0_6_q(31 downto 0) => vec_rsc_0_6_q(31 downto 0),
      vec_rsc_0_6_q_11_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_2,
      vec_rsc_0_6_q_13_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_10,
      vec_rsc_0_6_q_14_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_11,
      vec_rsc_0_6_q_15_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_12,
      vec_rsc_0_6_q_16_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_13,
      vec_rsc_0_6_q_18_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_14,
      vec_rsc_0_6_q_19_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_15,
      vec_rsc_0_6_q_1_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_4,
      vec_rsc_0_6_q_21_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_16,
      vec_rsc_0_6_q_23_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_17,
      vec_rsc_0_6_q_27_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_18,
      vec_rsc_0_6_q_28_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_19,
      vec_rsc_0_6_q_2_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_5,
      vec_rsc_0_6_q_30_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_20,
      vec_rsc_0_6_q_31_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_3,
      vec_rsc_0_6_q_3_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_6,
      vec_rsc_0_6_q_6_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_7,
      vec_rsc_0_6_q_7_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_8,
      vec_rsc_0_6_q_8_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_9
    );
inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst: entity work.Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1
     port map (
      E(0) => vec_rsc_0_7_i_biwt,
      Q(14) => tmp_1_lpi_4_dfm(30),
      Q(13 downto 12) => tmp_1_lpi_4_dfm(28 downto 27),
      Q(11) => tmp_1_lpi_4_dfm(23),
      Q(10) => tmp_1_lpi_4_dfm(21),
      Q(9) => tmp_1_lpi_4_dfm(18),
      Q(8) => tmp_1_lpi_4_dfm(16),
      Q(7 downto 6) => tmp_1_lpi_4_dfm(14 downto 13),
      Q(5 downto 3) => tmp_1_lpi_4_dfm(8 downto 6),
      Q(2 downto 0) => tmp_1_lpi_4_dfm(3 downto 1),
      S(4) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_1,
      S(3) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_2,
      S(2) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_3,
      S(1) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_4,
      S(0) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_5,
      VEC_LOOP_VEC_LOOP_and_13_itm => VEC_LOOP_VEC_LOOP_and_13_itm,
      VEC_LOOP_VEC_LOOP_and_13_itm_reg => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_31,
      VEC_LOOP_VEC_LOOP_and_13_itm_reg_0 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_32,
      VEC_LOOP_VEC_LOOP_and_13_itm_reg_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_33,
      VEC_LOOP_VEC_LOOP_and_13_itm_reg_10 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_43,
      VEC_LOOP_VEC_LOOP_and_13_itm_reg_11 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_44,
      VEC_LOOP_VEC_LOOP_and_13_itm_reg_12 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_45,
      VEC_LOOP_VEC_LOOP_and_13_itm_reg_13 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_46,
      VEC_LOOP_VEC_LOOP_and_13_itm_reg_14 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_47,
      VEC_LOOP_VEC_LOOP_and_13_itm_reg_15 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_48,
      VEC_LOOP_VEC_LOOP_and_13_itm_reg_2 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_34,
      VEC_LOOP_VEC_LOOP_and_13_itm_reg_3 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_35,
      VEC_LOOP_VEC_LOOP_and_13_itm_reg_4 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_36,
      VEC_LOOP_VEC_LOOP_and_13_itm_reg_5 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_38,
      VEC_LOOP_VEC_LOOP_and_13_itm_reg_6 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_39,
      VEC_LOOP_VEC_LOOP_and_13_itm_reg_7 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_40,
      VEC_LOOP_VEC_LOOP_and_13_itm_reg_8 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_41,
      VEC_LOOP_VEC_LOOP_and_13_itm_reg_9 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_42,
      VEC_LOOP_VEC_LOOP_and_6_itm => VEC_LOOP_VEC_LOOP_and_6_itm,
      clk => clk,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_2\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_16,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_2_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_41,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_3\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_15,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_3_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_40,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_8\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_10,
      \nl_modulo_add_cmp_base_rsc_dat_carry__0_i_8_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_38,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_1\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_25,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_1_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_45,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_3\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_23,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_3_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_44,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_6\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_20,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_6_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_43,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_8\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_18,
      \nl_modulo_add_cmp_base_rsc_dat_carry__1_i_8_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_42,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_32,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_48,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_4\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_30,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_4_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_47,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_5\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_29,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_5_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_46,
      \nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9\(0) => sel,
      nl_modulo_add_cmp_base_rsc_dat_carry_i_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_9,
      nl_modulo_add_cmp_base_rsc_dat_carry_i_1_0 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_37,
      nl_modulo_add_cmp_base_rsc_dat_carry_i_2 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_8,
      nl_modulo_add_cmp_base_rsc_dat_carry_i_2_0 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_36,
      nl_modulo_add_cmp_base_rsc_dat_carry_i_5 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_5,
      nl_modulo_add_cmp_base_rsc_dat_carry_i_5_0 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_35,
      nl_modulo_add_cmp_base_rsc_dat_carry_i_6 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_4,
      nl_modulo_add_cmp_base_rsc_dat_carry_i_6_0 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_34,
      nl_modulo_add_cmp_base_rsc_dat_carry_i_7 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_3,
      nl_modulo_add_cmp_base_rsc_dat_carry_i_7_0 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_33,
      nl_modulo_sub_cmp_base_rsc_dat_carry => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_23,
      nl_modulo_sub_cmp_base_rsc_dat_carry_0 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_16,
      nl_modulo_sub_cmp_base_rsc_dat_carry_1 => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_152,
      nl_modulo_sub_cmp_base_rsc_dat_carry_10 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_37,
      nl_modulo_sub_cmp_base_rsc_dat_carry_11 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_28,
      nl_modulo_sub_cmp_base_rsc_dat_carry_12 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_21,
      nl_modulo_sub_cmp_base_rsc_dat_carry_13 => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_158,
      nl_modulo_sub_cmp_base_rsc_dat_carry_14 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_39,
      nl_modulo_sub_cmp_base_rsc_dat_carry_15 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_29,
      nl_modulo_sub_cmp_base_rsc_dat_carry_16 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_22,
      nl_modulo_sub_cmp_base_rsc_dat_carry_17 => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_159,
      nl_modulo_sub_cmp_base_rsc_dat_carry_18 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_40,
      nl_modulo_sub_cmp_base_rsc_dat_carry_2 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_9,
      nl_modulo_sub_cmp_base_rsc_dat_carry_3 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_24,
      nl_modulo_sub_cmp_base_rsc_dat_carry_4 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_17,
      nl_modulo_sub_cmp_base_rsc_dat_carry_5 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_14,
      nl_modulo_sub_cmp_base_rsc_dat_carry_6 => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_178,
      nl_modulo_sub_cmp_base_rsc_dat_carry_7 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_25,
      nl_modulo_sub_cmp_base_rsc_dat_carry_8 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_18,
      nl_modulo_sub_cmp_base_rsc_dat_carry_9 => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_156,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_30,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_23,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_1\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_16,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_10\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_44,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_2\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_180,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_3\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_34,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_4\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_28,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_5\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_163,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_6\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_43,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_7\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_35,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_8\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_29,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__0_9\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_164,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_37,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_31,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_1\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_19,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_10\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_47,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_11\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_44,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_12\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_38,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_13\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_169,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_14\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_49,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_2\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_183,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_3\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_39,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_4\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_33,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_5\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_20,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_6\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_184,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_7\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_42,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_8\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_36,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__1_9\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_167,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_48,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_42,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_1\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_172,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_10\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_54,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_2\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_52,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_3\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_49,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_4\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_43,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_5\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_23,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_6\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_187,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_7\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_51,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_8\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_45,
      \nl_modulo_sub_cmp_base_rsc_dat_carry__2_9\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_174,
      rst => rst,
      \tmp_1_lpi_4_dfm_reg[11]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_192,
      \tmp_1_lpi_4_dfm_reg[11]_0\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_13,
      \tmp_1_lpi_4_dfm_reg[11]_1\ => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_2,
      \tmp_1_lpi_4_dfm_reg[14]\(2) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_11,
      \tmp_1_lpi_4_dfm_reg[14]\(1) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_12,
      \tmp_1_lpi_4_dfm_reg[14]\(0) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_13,
      \tmp_1_lpi_4_dfm_reg[23]\(3) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_17,
      \tmp_1_lpi_4_dfm_reg[23]\(2) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_18,
      \tmp_1_lpi_4_dfm_reg[23]\(1) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_19,
      \tmp_1_lpi_4_dfm_reg[23]\(0) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_20,
      \tmp_1_lpi_4_dfm_reg[30]\(2) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_25,
      \tmp_1_lpi_4_dfm_reg[30]\(1) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_26,
      \tmp_1_lpi_4_dfm_reg[30]\(0) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_27,
      vec_rsc_0_7_i_bcwt => \inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_dp_inst/vec_rsc_0_7_i_bcwt\,
      vec_rsc_0_7_i_bcwt_reg => inPlaceNTT_DIF_precomp_core_staller_inst_n_10,
      vec_rsc_0_7_q(31 downto 0) => vec_rsc_0_7_q(31 downto 0),
      vec_rsc_0_7_q_11_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_37,
      vec_rsc_0_7_q_13_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_15,
      vec_rsc_0_7_q_14_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_16,
      vec_rsc_0_7_q_16_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_21,
      vec_rsc_0_7_q_18_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_22,
      vec_rsc_0_7_q_1_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_6,
      vec_rsc_0_7_q_21_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_23,
      vec_rsc_0_7_q_23_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_24,
      vec_rsc_0_7_q_27_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_28,
      vec_rsc_0_7_q_28_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_29,
      vec_rsc_0_7_q_2_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_7,
      vec_rsc_0_7_q_30_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_30,
      vec_rsc_0_7_q_3_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_8,
      vec_rsc_0_7_q_6_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_9,
      vec_rsc_0_7_q_7_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_10,
      vec_rsc_0_7_q_8_sp_1 => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_14
    );
modulo_add_cmp: entity work.Board_inPlaceNTT_DIF_preco_0_0_modulo_add
     port map (
      CEA1 => modulo_sub_cmp_ccs_ccore_en,
      CO(0) => modulo_add_cmp_n_0,
      D(7) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_1,
      D(6) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_2,
      D(5) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_3,
      D(4) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_4,
      D(3) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_5,
      D(2) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_6,
      D(1) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_7,
      D(0) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_8,
      Q(31 downto 0) => p_sva(31 downto 0),
      clk => clk,
      nl_modulo_add_cmp_base_rsc_dat(31 downto 0) => nl_modulo_add_cmp_base_rsc_dat(31 downto 0),
      \p_sva_reg[31]\(0) => modulo_add_cmp_n_1,
      \return_rsci_d_reg[31]\(31 downto 0) => modulo_add_cmp_return_rsc_z(31 downto 0)
    );
mult_cmp: entity work.Board_inPlaceNTT_DIF_preco_0_0_mult
     port map (
      CEA1 => modulo_sub_cmp_ccs_ccore_en,
      CEB1 => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_11,
      \COMP_LOOP_twiddle_f_mul_cse_sva_reg[1]\ => mult_cmp_n_1,
      \COMP_LOOP_twiddle_f_mul_cse_sva_reg[2]\ => mult_cmp_n_0,
      \COMP_LOOP_twiddle_f_mul_cse_sva_reg[2]_0\ => mult_cmp_n_3,
      E(0) => \mult_core_inst/p_buf_sva_10\,
      MUX1HOT_v_32_4_2_return(31 downto 0) => MUX1HOT_v_32_4_2_return(31 downto 0),
      MUX1HOT_v_32_4_2_return5_out(31 downto 0) => MUX1HOT_v_32_4_2_return5_out(31 downto 0),
      Q(2) => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[2]\,
      Q(1) => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[1]\,
      Q(0) => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[0]\,
      clk => clk,
      complete_rsc_vzout => complete_rsc_vzout,
      or_61_rmff => or_61_rmff,
      \out\(31) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_240,
      \out\(30) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_241,
      \out\(29) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_242,
      \out\(28) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_243,
      \out\(27) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_244,
      \out\(26) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_245,
      \out\(25) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_246,
      \out\(24) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_247,
      \out\(23) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_248,
      \out\(22) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_249,
      \out\(21) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_250,
      \out\(20) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_251,
      \out\(19) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_252,
      \out\(18) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_253,
      \out\(17) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_254,
      \out\(16) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_255,
      \out\(15) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_256,
      \out\(14) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_257,
      \out\(13) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_258,
      \out\(12) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_259,
      \out\(11) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_260,
      \out\(10) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_261,
      \out\(9) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_262,
      \out\(8) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_263,
      \out\(7) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_264,
      \out\(6) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_265,
      \out\(5) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_266,
      \out\(4) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_267,
      \out\(3) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_268,
      \out\(2) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_269,
      \out\(1) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_270,
      \out\(0) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_271,
      \p_buf_sva_1_reg[31]\(31 downto 0) => p_sva(31 downto 0),
      \p_buf_sva_2_reg[31]\ => \^reg_complete_rsci_oswt_cse_reg_0\,
      \p_sva_reg[31]\(0) => mult_cmp_n_2,
      reg_ensig_cgo_cse => reg_ensig_cgo_cse,
      rst => rst,
      vec_rsc_0_7_d(31 downto 0) => vec_rsc_0_7_d(31 downto 0),
      \vec_rsc_0_7_d[0]\(1) => sel8_in,
      \vec_rsc_0_7_d[0]\(0) => nl_mult_cmp_ccs_ccore_start_rsc_dat,
      \vec_rsc_0_7_d[31]\(31 downto 0) => modulo_add_cmp_return_rsc_z(31 downto 0),
      vector_i_3(0) => nl_modulo_sub_cmp_base_rsc_dat0_out(31),
      \z_mul_cmp_z_oreg_reg[0]__0\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_0
    );
nl_COMP_LOOP_twiddle_f_mul_tmp: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 10) => B"00000000000000000000",
      A(9 downto 0) => z_out(9 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 10) => B"00000000",
      B(9) => nl_COMP_LOOP_twiddle_f_mul_tmp_i_3_n_0,
      B(8) => nl_COMP_LOOP_twiddle_f_mul_tmp_i_4_n_0,
      B(7) => nl_COMP_LOOP_twiddle_f_mul_tmp_i_5_n_0,
      B(6) => nl_COMP_LOOP_twiddle_f_mul_tmp_i_6_n_0,
      B(5) => nl_COMP_LOOP_twiddle_f_mul_tmp_i_7_n_0,
      B(4) => nl_COMP_LOOP_twiddle_f_mul_tmp_i_8_n_0,
      B(3) => nl_COMP_LOOP_twiddle_f_mul_tmp_i_9_n_0,
      B(2) => nl_COMP_LOOP_twiddle_f_mul_tmp_i_10_n_0,
      B(1) => nl_COMP_LOOP_twiddle_f_mul_tmp_i_11_n_0,
      B(0) => nl_COMP_LOOP_twiddle_f_mul_tmp_i_12_n_0,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => COMP_LOOP_k_12_0_sva_11_00,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_P_UNCONNECTED(47 downto 20),
      P(19) => nl_COMP_LOOP_twiddle_f_mul_tmp_n_86,
      P(18) => nl_COMP_LOOP_twiddle_f_mul_tmp_n_87,
      P(17) => nl_COMP_LOOP_twiddle_f_mul_tmp_n_88,
      P(16) => nl_COMP_LOOP_twiddle_f_mul_tmp_n_89,
      P(15) => nl_COMP_LOOP_twiddle_f_mul_tmp_n_90,
      P(14) => nl_COMP_LOOP_twiddle_f_mul_tmp_n_91,
      P(13) => nl_COMP_LOOP_twiddle_f_mul_tmp_n_92,
      P(12) => nl_COMP_LOOP_twiddle_f_mul_tmp_n_93,
      P(11) => nl_COMP_LOOP_twiddle_f_mul_tmp_n_94,
      P(10) => nl_COMP_LOOP_twiddle_f_mul_tmp_n_95,
      P(9 downto 2) => \^twiddle_h_rsc_0_3_adra\(7 downto 0),
      P(1) => nl_COMP_LOOP_twiddle_f_mul_tmp_n_104,
      P(0) => nl_COMP_LOOP_twiddle_f_mul_tmp_n_105,
      PATTERNBDETECT => NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => COMP_LOOP_k_12_0_sva_11_0,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_XOROUT_UNCONNECTED(7 downto 0)
    );
nl_COMP_LOOP_twiddle_f_mul_tmp_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[2]\,
      I1 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[0]\,
      I2 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[1]\,
      O => nl_COMP_LOOP_twiddle_f_mul_tmp_i_10_n_0
    );
nl_COMP_LOOP_twiddle_f_mul_tmp_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[0]\,
      I1 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[1]\,
      O => nl_COMP_LOOP_twiddle_f_mul_tmp_i_11_n_0
    );
nl_COMP_LOOP_twiddle_f_mul_tmp_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[0]\,
      O => nl_COMP_LOOP_twiddle_f_mul_tmp_i_12_n_0
    );
nl_COMP_LOOP_twiddle_f_mul_tmp_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => STAGE_LOOP_i_3_0_sva_reg(0),
      I1 => STAGE_LOOP_i_3_0_sva_reg(1),
      I2 => STAGE_LOOP_i_3_0_sva_reg(2),
      I3 => STAGE_LOOP_i_3_0_sva_reg(3),
      O => z_out(6)
    );
nl_COMP_LOOP_twiddle_f_mul_tmp_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[4]\,
      I1 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[2]\,
      I2 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[0]\,
      I3 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[1]\,
      I4 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[3]\,
      I5 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[5]\,
      O => nl_COMP_LOOP_twiddle_f_mul_tmp_i_23_n_0
    );
nl_COMP_LOOP_twiddle_f_mul_tmp_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[9]\,
      I1 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[7]\,
      I2 => nl_COMP_LOOP_twiddle_f_mul_tmp_i_23_n_0,
      I3 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[6]\,
      I4 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[8]\,
      O => nl_COMP_LOOP_twiddle_f_mul_tmp_i_3_n_0
    );
nl_COMP_LOOP_twiddle_f_mul_tmp_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[8]\,
      I1 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[6]\,
      I2 => nl_COMP_LOOP_twiddle_f_mul_tmp_i_23_n_0,
      I3 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[7]\,
      O => nl_COMP_LOOP_twiddle_f_mul_tmp_i_4_n_0
    );
nl_COMP_LOOP_twiddle_f_mul_tmp_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[7]\,
      I1 => nl_COMP_LOOP_twiddle_f_mul_tmp_i_23_n_0,
      I2 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[6]\,
      O => nl_COMP_LOOP_twiddle_f_mul_tmp_i_5_n_0
    );
nl_COMP_LOOP_twiddle_f_mul_tmp_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_COMP_LOOP_twiddle_f_mul_tmp_i_23_n_0,
      I1 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[6]\,
      O => nl_COMP_LOOP_twiddle_f_mul_tmp_i_6_n_0
    );
nl_COMP_LOOP_twiddle_f_mul_tmp_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[5]\,
      I1 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[3]\,
      I2 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[1]\,
      I3 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[0]\,
      I4 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[2]\,
      I5 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[4]\,
      O => nl_COMP_LOOP_twiddle_f_mul_tmp_i_7_n_0
    );
nl_COMP_LOOP_twiddle_f_mul_tmp_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[4]\,
      I1 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[2]\,
      I2 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[0]\,
      I3 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[1]\,
      I4 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[3]\,
      O => nl_COMP_LOOP_twiddle_f_mul_tmp_i_8_n_0
    );
nl_COMP_LOOP_twiddle_f_mul_tmp_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[3]\,
      I1 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[1]\,
      I2 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[0]\,
      I3 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[2]\,
      O => nl_COMP_LOOP_twiddle_f_mul_tmp_i_9_n_0
    );
nl_VEC_LOOP_acc_10_tmp_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => nl_VEC_LOOP_acc_10_tmp_carry_n_0,
      CO(6) => nl_VEC_LOOP_acc_10_tmp_carry_n_1,
      CO(5) => nl_VEC_LOOP_acc_10_tmp_carry_n_2,
      CO(4) => nl_VEC_LOOP_acc_10_tmp_carry_n_3,
      CO(3) => nl_VEC_LOOP_acc_10_tmp_carry_n_4,
      CO(2) => nl_VEC_LOOP_acc_10_tmp_carry_n_5,
      CO(1) => nl_VEC_LOOP_acc_10_tmp_carry_n_6,
      CO(0) => nl_VEC_LOOP_acc_10_tmp_carry_n_7,
      DI(7) => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_8,
      DI(6) => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_9,
      DI(5) => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_10,
      DI(4) => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_11,
      DI(3) => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_12,
      DI(2) => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_13,
      DI(1) => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_14,
      DI(0) => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_15,
      O(7 downto 3) => input_2(4 downto 0),
      O(2) => p_0_in10_in,
      O(1) => nl_VEC_LOOP_acc_10_tmp_carry_n_14,
      O(0) => nl_VEC_LOOP_acc_10_tmp_carry_n_15,
      S(7) => nl_VEC_LOOP_acc_10_tmp_carry_i_1_n_0,
      S(6) => nl_VEC_LOOP_acc_10_tmp_carry_i_2_n_0,
      S(5) => nl_VEC_LOOP_acc_10_tmp_carry_i_3_n_0,
      S(4) => nl_VEC_LOOP_acc_10_tmp_carry_i_4_n_0,
      S(3) => nl_VEC_LOOP_acc_10_tmp_carry_i_5_n_0,
      S(2) => nl_VEC_LOOP_acc_10_tmp_carry_i_6_n_0,
      S(1) => nl_VEC_LOOP_acc_10_tmp_carry_i_7_n_0,
      S(0) => nl_VEC_LOOP_acc_10_tmp_carry_i_8_n_0
    );
\nl_VEC_LOOP_acc_10_tmp_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => nl_VEC_LOOP_acc_10_tmp_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_nl_VEC_LOOP_acc_10_tmp_carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \nl_VEC_LOOP_acc_10_tmp_carry__0_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_n_15\,
      O(7 downto 2) => \NLW_nl_VEC_LOOP_acc_10_tmp_carry__0_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => input_2(6 downto 5),
      S(7 downto 2) => B"000000",
      S(1) => \nl_VEC_LOOP_acc_10_tmp_carry__0_i_1_n_0\,
      S(0) => \nl_VEC_LOOP_acc_10_tmp_carry__0_i_2_n_0\
    );
\nl_VEC_LOOP_acc_10_tmp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in0_in(9),
      I1 => \nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_n_14\,
      O => \nl_VEC_LOOP_acc_10_tmp_carry__0_i_1_n_0\
    );
\nl_VEC_LOOP_acc_10_tmp_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_n_15\,
      I1 => p_0_in0_in(8),
      O => \nl_VEC_LOOP_acc_10_tmp_carry__0_i_2_n_0\
    );
nl_VEC_LOOP_acc_10_tmp_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_8,
      I1 => p_0_in0_in(7),
      O => nl_VEC_LOOP_acc_10_tmp_carry_i_1_n_0
    );
nl_VEC_LOOP_acc_10_tmp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_9,
      I1 => p_0_in0_in(6),
      O => nl_VEC_LOOP_acc_10_tmp_carry_i_2_n_0
    );
nl_VEC_LOOP_acc_10_tmp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_10,
      I1 => p_0_in0_in(5),
      O => nl_VEC_LOOP_acc_10_tmp_carry_i_3_n_0
    );
nl_VEC_LOOP_acc_10_tmp_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_11,
      I1 => p_0_in0_in(4),
      O => nl_VEC_LOOP_acc_10_tmp_carry_i_4_n_0
    );
nl_VEC_LOOP_acc_10_tmp_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_12,
      I1 => p_0_in0_in(3),
      O => nl_VEC_LOOP_acc_10_tmp_carry_i_5_n_0
    );
nl_VEC_LOOP_acc_10_tmp_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_13,
      I1 => p_0_in0_in(2),
      O => nl_VEC_LOOP_acc_10_tmp_carry_i_6_n_0
    );
nl_VEC_LOOP_acc_10_tmp_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_14,
      I1 => p_0_in0_in(1),
      O => nl_VEC_LOOP_acc_10_tmp_carry_i_7_n_0
    );
nl_VEC_LOOP_acc_10_tmp_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_15,
      I1 => p_0_in0_in(0),
      O => nl_VEC_LOOP_acc_10_tmp_carry_i_8_n_0
    );
nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_0,
      CO(6) => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_1,
      CO(5) => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_2,
      CO(4) => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_3,
      CO(3) => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_4,
      CO(2) => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_5,
      CO(1) => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_6,
      CO(0) => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_7,
      DI(7) => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[7]\,
      DI(6) => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[6]\,
      DI(5) => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[5]\,
      DI(4) => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[4]\,
      DI(3) => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[3]\,
      DI(2) => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[2]\,
      DI(1) => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[1]\,
      DI(0) => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[0]\,
      O(7) => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_8,
      O(6) => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_9,
      O(5) => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_10,
      O(4) => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_11,
      O(3) => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_12,
      O(2) => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_13,
      O(1) => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_14,
      O(0) => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_15,
      S(7) => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_1_n_0,
      S(6) => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_2_n_0,
      S(5) => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_3_n_0,
      S(4) => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_4_n_0,
      S(3) => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_5_n_0,
      S(2) => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_6_n_0,
      S(1) => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_7_n_0,
      S(0) => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_8_n_0
    );
\nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[8]\,
      O(7 downto 2) => \NLW_nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_O_UNCONNECTED\(7 downto 2),
      O(1) => \nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_n_14\,
      O(0) => \nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_n_15\,
      S(7 downto 2) => B"000000",
      S(1) => \nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_i_1_n_0\,
      S(0) => \nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_i_2_n_0\
    );
\nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[9]\,
      I1 => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[9]\,
      O => \nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_i_1_n_0\
    );
\nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[8]\,
      I1 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[8]\,
      O => \nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_i_2_n_0\
    );
nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[7]\,
      I1 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[7]\,
      O => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_1_n_0
    );
nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[6]\,
      I1 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[6]\,
      O => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_2_n_0
    );
nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[5]\,
      I1 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[5]\,
      O => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_3_n_0
    );
nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[4]\,
      I1 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[4]\,
      O => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_4_n_0
    );
nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[3]\,
      I1 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[3]\,
      O => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_5_n_0
    );
nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[2]\,
      I1 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[2]\,
      O => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_6_n_0
    );
nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[1]\,
      I1 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[1]\,
      O => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_7_n_0
    );
nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[0]\,
      I1 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[0]\,
      O => nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_8_n_0
    );
nl_acc_nl_carry: unisim.vcomponents.CARRY8
     port map (
      CI => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_197,
      CI_TOP => '0',
      CO(7) => nl_acc_nl_carry_n_0,
      CO(6) => nl_acc_nl_carry_n_1,
      CO(5) => nl_acc_nl_carry_n_2,
      CO(4) => nl_acc_nl_carry_n_3,
      CO(3) => nl_acc_nl_carry_n_4,
      CO(2) => nl_acc_nl_carry_n_5,
      CO(1) => nl_acc_nl_carry_n_6,
      CO(0) => nl_acc_nl_carry_n_7,
      DI(7) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_118,
      DI(6) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_119,
      DI(5) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_120,
      DI(4) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_121,
      DI(3) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_122,
      DI(2) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_123,
      DI(1) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_124,
      DI(0) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_125,
      O(7 downto 0) => readslicef_14_13_1_return(7 downto 0),
      S(7) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_221,
      S(6) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_222,
      S(5) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_223,
      S(4) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_224,
      S(3) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_225,
      S(2) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_226,
      S(1) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_227,
      S(0) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_228
    );
\nl_acc_nl_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => nl_acc_nl_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_nl_acc_nl_carry__0_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \nl_acc_nl_carry__0_n_4\,
      CO(2) => \nl_acc_nl_carry__0_n_5\,
      CO(1) => \nl_acc_nl_carry__0_n_6\,
      CO(0) => \nl_acc_nl_carry__0_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_20,
      DI(2) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_21,
      DI(1) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_22,
      DI(0) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_23,
      O(7 downto 5) => \NLW_nl_acc_nl_carry__0_O_UNCONNECTED\(7 downto 5),
      O(4 downto 2) => \p_0_in__0\(2 downto 0),
      O(1 downto 0) => readslicef_14_13_1_return(9 downto 8),
      S(7 downto 5) => B"000",
      S(4) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_126,
      S(3) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_127,
      S(2) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_128,
      S(1) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_129,
      S(0) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_130
    );
\nl_acc_nl_carry__0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[6]\,
      I1 => nl_COMP_LOOP_twiddle_f_mul_tmp_i_23_n_0,
      O => \nl_acc_nl_carry__0_i_10_n_0\
    );
nl_modulo_add_cmp_base_rsc_dat_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => nl_modulo_add_cmp_base_rsc_dat_carry_n_0,
      CO(6) => nl_modulo_add_cmp_base_rsc_dat_carry_n_1,
      CO(5) => nl_modulo_add_cmp_base_rsc_dat_carry_n_2,
      CO(4) => nl_modulo_add_cmp_base_rsc_dat_carry_n_3,
      CO(3) => nl_modulo_add_cmp_base_rsc_dat_carry_n_4,
      CO(2) => nl_modulo_add_cmp_base_rsc_dat_carry_n_5,
      CO(1) => nl_modulo_add_cmp_base_rsc_dat_carry_n_6,
      CO(0) => nl_modulo_add_cmp_base_rsc_dat_carry_n_7,
      DI(7 downto 0) => tmp_1_lpi_4_dfm(7 downto 0),
      O(7 downto 0) => nl_modulo_add_cmp_base_rsc_dat(7 downto 0),
      S(7) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_60,
      S(6) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_61,
      S(5) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_62,
      S(4) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_229,
      S(3) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_63,
      S(2) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_230,
      S(1) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_64,
      S(0) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_231
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => nl_modulo_add_cmp_base_rsc_dat_carry_n_0,
      CI_TOP => '0',
      CO(7) => \nl_modulo_add_cmp_base_rsc_dat_carry__0_n_0\,
      CO(6) => \nl_modulo_add_cmp_base_rsc_dat_carry__0_n_1\,
      CO(5) => \nl_modulo_add_cmp_base_rsc_dat_carry__0_n_2\,
      CO(4) => \nl_modulo_add_cmp_base_rsc_dat_carry__0_n_3\,
      CO(3) => \nl_modulo_add_cmp_base_rsc_dat_carry__0_n_4\,
      CO(2) => \nl_modulo_add_cmp_base_rsc_dat_carry__0_n_5\,
      CO(1) => \nl_modulo_add_cmp_base_rsc_dat_carry__0_n_6\,
      CO(0) => \nl_modulo_add_cmp_base_rsc_dat_carry__0_n_7\,
      DI(7 downto 0) => tmp_1_lpi_4_dfm(15 downto 8),
      O(7 downto 0) => nl_modulo_add_cmp_base_rsc_dat(15 downto 8),
      S(7) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_232,
      S(6) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_65,
      S(5) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_66,
      S(4) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_233,
      S(3) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_34,
      S(2) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_67,
      S(1) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_68,
      S(0) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_234
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \nl_modulo_add_cmp_base_rsc_dat_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \nl_modulo_add_cmp_base_rsc_dat_carry__1_n_0\,
      CO(6) => \nl_modulo_add_cmp_base_rsc_dat_carry__1_n_1\,
      CO(5) => \nl_modulo_add_cmp_base_rsc_dat_carry__1_n_2\,
      CO(4) => \nl_modulo_add_cmp_base_rsc_dat_carry__1_n_3\,
      CO(3) => \nl_modulo_add_cmp_base_rsc_dat_carry__1_n_4\,
      CO(2) => \nl_modulo_add_cmp_base_rsc_dat_carry__1_n_5\,
      CO(1) => \nl_modulo_add_cmp_base_rsc_dat_carry__1_n_6\,
      CO(0) => \nl_modulo_add_cmp_base_rsc_dat_carry__1_n_7\,
      DI(7 downto 0) => tmp_1_lpi_4_dfm(23 downto 16),
      O(7 downto 0) => nl_modulo_add_cmp_base_rsc_dat(23 downto 16),
      S(7) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_69,
      S(6) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_70,
      S(5) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_71,
      S(4) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_235,
      S(3) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_72,
      S(2) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_236,
      S(1) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_73,
      S(0) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_237
    );
\nl_modulo_add_cmp_base_rsc_dat_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \nl_modulo_add_cmp_base_rsc_dat_carry__1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_nl_modulo_add_cmp_base_rsc_dat_carry__2_CO_UNCONNECTED\(7),
      CO(6) => \nl_modulo_add_cmp_base_rsc_dat_carry__2_n_1\,
      CO(5) => \nl_modulo_add_cmp_base_rsc_dat_carry__2_n_2\,
      CO(4) => \nl_modulo_add_cmp_base_rsc_dat_carry__2_n_3\,
      CO(3) => \nl_modulo_add_cmp_base_rsc_dat_carry__2_n_4\,
      CO(2) => \nl_modulo_add_cmp_base_rsc_dat_carry__2_n_5\,
      CO(1) => \nl_modulo_add_cmp_base_rsc_dat_carry__2_n_6\,
      CO(0) => \nl_modulo_add_cmp_base_rsc_dat_carry__2_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => tmp_1_lpi_4_dfm(30 downto 24),
      O(7 downto 0) => nl_modulo_add_cmp_base_rsc_dat(31 downto 24),
      S(7) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_31,
      S(6) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_74,
      S(5) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_75,
      S(4) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_238,
      S(3) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_76,
      S(2) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_77,
      S(1) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_78,
      S(0) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_239
    );
nl_modulo_sub_cmp_base_rsc_dat_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => nl_modulo_sub_cmp_base_rsc_dat_carry_n_0,
      CO(6) => nl_modulo_sub_cmp_base_rsc_dat_carry_n_1,
      CO(5) => nl_modulo_sub_cmp_base_rsc_dat_carry_n_2,
      CO(4) => nl_modulo_sub_cmp_base_rsc_dat_carry_n_3,
      CO(3) => nl_modulo_sub_cmp_base_rsc_dat_carry_n_4,
      CO(2) => nl_modulo_sub_cmp_base_rsc_dat_carry_n_5,
      CO(1) => nl_modulo_sub_cmp_base_rsc_dat_carry_n_6,
      CO(0) => nl_modulo_sub_cmp_base_rsc_dat_carry_n_7,
      DI(7 downto 0) => MUX1HOT_v_32_8_2_return(7 downto 0),
      O(7 downto 0) => \nl_modulo_sub_cmp_base_rsc_dat0_out__0\(7 downto 0),
      S(7) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_1,
      S(6) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_2,
      S(5) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_1,
      S(4) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_2,
      S(3) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_3,
      S(2) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_4,
      S(1) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_5,
      S(0) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_3
    );
\nl_modulo_sub_cmp_base_rsc_dat_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => nl_modulo_sub_cmp_base_rsc_dat_carry_n_0,
      CI_TOP => '0',
      CO(7) => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_n_0\,
      CO(6) => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_n_1\,
      CO(5) => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_n_2\,
      CO(4) => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_n_3\,
      CO(3) => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_n_4\,
      CO(2) => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_n_5\,
      CO(1) => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_n_6\,
      CO(0) => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_n_7\,
      DI(7 downto 0) => MUX1HOT_v_32_8_2_return(15 downto 8),
      O(7 downto 0) => \nl_modulo_sub_cmp_base_rsc_dat0_out__0\(15 downto 8),
      S(7) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_7,
      S(6) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_11,
      S(5) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_12,
      S(4) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_8,
      S(3) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_1,
      S(2) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_9,
      S(1) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_10,
      S(0) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_13
    );
\nl_modulo_sub_cmp_base_rsc_dat_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \nl_modulo_sub_cmp_base_rsc_dat_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_n_0\,
      CO(6) => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_n_1\,
      CO(5) => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_n_2\,
      CO(4) => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_n_3\,
      CO(3) => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_n_4\,
      CO(2) => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_n_5\,
      CO(1) => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_n_6\,
      CO(0) => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_n_7\,
      DI(7 downto 0) => MUX1HOT_v_32_8_2_return(23 downto 16),
      O(7 downto 0) => \nl_modulo_sub_cmp_base_rsc_dat0_out__0\(23 downto 16),
      S(7) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_17,
      S(6) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_15,
      S(5) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_18,
      S(4) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_16,
      S(3) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_17,
      S(2) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_19,
      S(1) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_18,
      S(0) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_20
    );
\nl_modulo_sub_cmp_base_rsc_dat_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \nl_modulo_sub_cmp_base_rsc_dat_carry__1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_nl_modulo_sub_cmp_base_rsc_dat_carry__2_CO_UNCONNECTED\(7),
      CO(6) => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_n_1\,
      CO(5) => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_n_2\,
      CO(4) => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_n_3\,
      CO(3) => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_n_4\,
      CO(2) => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_n_5\,
      CO(1) => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_n_6\,
      CO(0) => \nl_modulo_sub_cmp_base_rsc_dat_carry__2_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => MUX1HOT_v_32_8_2_return(30 downto 24),
      O(7) => nl_modulo_sub_cmp_base_rsc_dat0_out(31),
      O(6 downto 0) => \nl_modulo_sub_cmp_base_rsc_dat0_out__0\(30 downto 24),
      S(7) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_176,
      S(6) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_25,
      S(5) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_23,
      S(4) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_26,
      S(3) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_27,
      S(2) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_24,
      S(1) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_25,
      S(0) => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_26
    );
\p_sva_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(0),
      Q => p_sva(0),
      R => '0'
    );
\p_sva_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(10),
      Q => p_sva(10),
      R => '0'
    );
\p_sva_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(11),
      Q => p_sva(11),
      R => '0'
    );
\p_sva_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(12),
      Q => p_sva(12),
      R => '0'
    );
\p_sva_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(13),
      Q => p_sva(13),
      R => '0'
    );
\p_sva_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(14),
      Q => p_sva(14),
      R => '0'
    );
\p_sva_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(15),
      Q => p_sva(15),
      R => '0'
    );
\p_sva_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(16),
      Q => p_sva(16),
      R => '0'
    );
\p_sva_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(17),
      Q => p_sva(17),
      R => '0'
    );
\p_sva_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(18),
      Q => p_sva(18),
      R => '0'
    );
\p_sva_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(19),
      Q => p_sva(19),
      R => '0'
    );
\p_sva_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(1),
      Q => p_sva(1),
      R => '0'
    );
\p_sva_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(20),
      Q => p_sva(20),
      R => '0'
    );
\p_sva_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(21),
      Q => p_sva(21),
      R => '0'
    );
\p_sva_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(22),
      Q => p_sva(22),
      R => '0'
    );
\p_sva_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(23),
      Q => p_sva(23),
      R => '0'
    );
\p_sva_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(24),
      Q => p_sva(24),
      R => '0'
    );
\p_sva_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(25),
      Q => p_sva(25),
      R => '0'
    );
\p_sva_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(26),
      Q => p_sva(26),
      R => '0'
    );
\p_sva_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(27),
      Q => p_sva(27),
      R => '0'
    );
\p_sva_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(28),
      Q => p_sva(28),
      R => '0'
    );
\p_sva_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(29),
      Q => p_sva(29),
      R => '0'
    );
\p_sva_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(2),
      Q => p_sva(2),
      R => '0'
    );
\p_sva_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(30),
      Q => p_sva(30),
      R => '0'
    );
\p_sva_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(31),
      Q => p_sva(31),
      R => '0'
    );
\p_sva_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(3),
      Q => p_sva(3),
      R => '0'
    );
\p_sva_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(4),
      Q => p_sva(4),
      R => '0'
    );
\p_sva_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(5),
      Q => p_sva(5),
      R => '0'
    );
\p_sva_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(6),
      Q => p_sva(6),
      R => '0'
    );
\p_sva_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(7),
      Q => p_sva(7),
      R => '0'
    );
\p_sva_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(8),
      Q => p_sva(8),
      R => '0'
    );
\p_sva_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(9),
      Q => p_sva(9),
      R => '0'
    );
\reg_VEC_LOOP_j_12_0_ftd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_and_cse,
      D => readslicef_14_13_1_return(0),
      Q => reg_VEC_LOOP_j_12_0_ftd(0),
      R => '0'
    );
\reg_VEC_LOOP_j_12_0_ftd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_and_cse,
      D => readslicef_14_13_1_return(1),
      Q => reg_VEC_LOOP_j_12_0_ftd(1),
      R => '0'
    );
\reg_VEC_LOOP_j_12_0_ftd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_and_cse,
      D => readslicef_14_13_1_return(2),
      Q => reg_VEC_LOOP_j_12_0_ftd(2),
      R => '0'
    );
\reg_VEC_LOOP_j_12_0_ftd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_and_cse,
      D => readslicef_14_13_1_return(3),
      Q => reg_VEC_LOOP_j_12_0_ftd(3),
      R => '0'
    );
\reg_VEC_LOOP_j_12_0_ftd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_and_cse,
      D => readslicef_14_13_1_return(4),
      Q => reg_VEC_LOOP_j_12_0_ftd(4),
      R => '0'
    );
\reg_VEC_LOOP_j_12_0_ftd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_and_cse,
      D => readslicef_14_13_1_return(5),
      Q => reg_VEC_LOOP_j_12_0_ftd(5),
      R => '0'
    );
\reg_VEC_LOOP_j_12_0_ftd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_and_cse,
      D => readslicef_14_13_1_return(6),
      Q => reg_VEC_LOOP_j_12_0_ftd(6),
      R => '0'
    );
\reg_VEC_LOOP_j_12_0_ftd_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_and_cse,
      D => readslicef_14_13_1_return(7),
      Q => reg_VEC_LOOP_j_12_0_ftd(7),
      R => '0'
    );
\reg_VEC_LOOP_j_12_0_ftd_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_and_cse,
      D => readslicef_14_13_1_return(8),
      Q => reg_VEC_LOOP_j_12_0_ftd(8),
      R => '0'
    );
\reg_VEC_LOOP_j_12_0_ftd_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_and_cse,
      D => readslicef_14_13_1_return(9),
      Q => reg_VEC_LOOP_j_12_0_ftd(9),
      R => '0'
    );
reg_complete_rsci_oswt_cse_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => reg_complete_rsci_oswt_cse0,
      Q => \^reg_complete_rsci_oswt_cse_reg_0\,
      R => rst
    );
reg_ensig_cgo_1_cse_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => or_63_rmff,
      Q => reg_ensig_cgo_1_cse,
      R => rst
    );
reg_ensig_cgo_cse_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => or_61_rmff,
      Q => reg_ensig_cgo_cse,
      R => rst
    );
reg_run_rsci_oswt_cse_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => p_0_in6_in,
      Q => \^reg_run_rsci_oswt_cse\,
      R => rst
    );
reg_twiddle_rsc_0_0_i_oswt_cse_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_twiddle_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
      Q => reg_twiddle_rsc_0_0_i_oswt_cse,
      R => rst
    );
reg_twiddle_rsc_0_1_i_oswt_cse_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_twiddle_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
      Q => reg_twiddle_rsc_0_1_i_oswt_cse,
      R => rst
    );
reg_twiddle_rsc_0_2_i_oswt_cse_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_twiddle_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
      Q => reg_twiddle_rsc_0_2_i_oswt_cse,
      R => rst
    );
reg_twiddle_rsc_0_3_i_oswt_cse_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_twiddle_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
      Q => reg_twiddle_rsc_0_3_i_oswt_cse,
      R => rst
    );
reg_vec_rsc_0_0_i_oswt_cse_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[0]\,
      I1 => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[1]\,
      O => reg_vec_rsc_0_0_i_oswt_cse_i_3_n_0
    );
reg_vec_rsc_0_0_i_oswt_cse_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => or_20_rmff,
      Q => reg_vec_rsc_0_0_i_oswt_cse,
      R => rst
    );
reg_vec_rsc_0_1_i_oswt_cse_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => or_27_rmff,
      Q => reg_vec_rsc_0_1_i_oswt_cse,
      R => rst
    );
reg_vec_rsc_0_2_i_oswt_cse_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => nl_VEC_LOOP_acc_10_tmp_carry_n_15,
      I1 => nl_VEC_LOOP_acc_10_tmp_carry_n_14,
      O => reg_vec_rsc_0_2_i_oswt_cse_i_3_n_0
    );
reg_vec_rsc_0_2_i_oswt_cse_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => or_30_rmff,
      Q => reg_vec_rsc_0_2_i_oswt_cse,
      R => rst
    );
reg_vec_rsc_0_3_i_oswt_cse_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[0]\,
      I1 => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[1]\,
      O => reg_vec_rsc_0_3_i_oswt_cse_i_2_n_0
    );
reg_vec_rsc_0_3_i_oswt_cse_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => or_33_rmff,
      Q => reg_vec_rsc_0_3_i_oswt_cse,
      R => rst
    );
reg_vec_rsc_0_4_i_oswt_cse_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => or_36_rmff,
      Q => reg_vec_rsc_0_4_i_oswt_cse,
      R => rst
    );
reg_vec_rsc_0_5_i_oswt_cse_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[1]\,
      I1 => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[0]\,
      O => reg_vec_rsc_0_5_i_oswt_cse_i_2_n_0
    );
reg_vec_rsc_0_5_i_oswt_cse_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => nl_VEC_LOOP_acc_10_tmp_carry_n_14,
      I1 => nl_VEC_LOOP_acc_10_tmp_carry_n_15,
      I2 => p_0_in10_in,
      O => \^nl_vec_loop_acc_10_tmp_carry_0\
    );
reg_vec_rsc_0_5_i_oswt_cse_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => or_39_rmff,
      Q => reg_vec_rsc_0_5_i_oswt_cse,
      R => rst
    );
reg_vec_rsc_0_6_i_oswt_cse_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[0]\,
      I1 => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[1]\,
      O => reg_vec_rsc_0_6_i_oswt_cse_i_2_n_0
    );
reg_vec_rsc_0_6_i_oswt_cse_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => or_42_rmff,
      Q => reg_vec_rsc_0_6_i_oswt_cse,
      R => rst
    );
reg_vec_rsc_0_7_i_oswt_cse_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => nl_VEC_LOOP_acc_10_tmp_carry_n_15,
      I1 => nl_VEC_LOOP_acc_10_tmp_carry_n_14,
      O => reg_vec_rsc_0_7_i_oswt_cse_i_2_n_0
    );
reg_vec_rsc_0_7_i_oswt_cse_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[1]\,
      I1 => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[0]\,
      I2 => \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[2]\,
      O => reg_vec_rsc_0_7_i_oswt_cse_i_3_n_0
    );
reg_vec_rsc_0_7_i_oswt_cse_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => or_45_rmff,
      Q => reg_vec_rsc_0_7_i_oswt_cse,
      R => rst
    );
reg_vec_rsc_triosy_0_7_obj_iswt0_cse_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => \^q\(1),
      Q => reg_vec_rsc_triosy_0_7_obj_iswt0_cse,
      R => rst
    );
\tmp_1_lpi_4_dfm_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => MUX1HOT_v_32_8_2_return(0),
      Q => tmp_1_lpi_4_dfm(0),
      R => '0'
    );
\tmp_1_lpi_4_dfm_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => MUX1HOT_v_32_8_2_return(10),
      Q => tmp_1_lpi_4_dfm(10),
      R => '0'
    );
\tmp_1_lpi_4_dfm_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => MUX1HOT_v_32_8_2_return(11),
      Q => tmp_1_lpi_4_dfm(11),
      R => '0'
    );
\tmp_1_lpi_4_dfm_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => MUX1HOT_v_32_8_2_return(12),
      Q => tmp_1_lpi_4_dfm(12),
      R => '0'
    );
\tmp_1_lpi_4_dfm_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => MUX1HOT_v_32_8_2_return(13),
      Q => tmp_1_lpi_4_dfm(13),
      R => '0'
    );
\tmp_1_lpi_4_dfm_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => MUX1HOT_v_32_8_2_return(14),
      Q => tmp_1_lpi_4_dfm(14),
      R => '0'
    );
\tmp_1_lpi_4_dfm_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => MUX1HOT_v_32_8_2_return(15),
      Q => tmp_1_lpi_4_dfm(15),
      R => '0'
    );
\tmp_1_lpi_4_dfm_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => MUX1HOT_v_32_8_2_return(16),
      Q => tmp_1_lpi_4_dfm(16),
      R => '0'
    );
\tmp_1_lpi_4_dfm_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => MUX1HOT_v_32_8_2_return(17),
      Q => tmp_1_lpi_4_dfm(17),
      R => '0'
    );
\tmp_1_lpi_4_dfm_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => MUX1HOT_v_32_8_2_return(18),
      Q => tmp_1_lpi_4_dfm(18),
      R => '0'
    );
\tmp_1_lpi_4_dfm_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => MUX1HOT_v_32_8_2_return(19),
      Q => tmp_1_lpi_4_dfm(19),
      R => '0'
    );
\tmp_1_lpi_4_dfm_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => MUX1HOT_v_32_8_2_return(1),
      Q => tmp_1_lpi_4_dfm(1),
      R => '0'
    );
\tmp_1_lpi_4_dfm_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => MUX1HOT_v_32_8_2_return(20),
      Q => tmp_1_lpi_4_dfm(20),
      R => '0'
    );
\tmp_1_lpi_4_dfm_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => MUX1HOT_v_32_8_2_return(21),
      Q => tmp_1_lpi_4_dfm(21),
      R => '0'
    );
\tmp_1_lpi_4_dfm_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => MUX1HOT_v_32_8_2_return(22),
      Q => tmp_1_lpi_4_dfm(22),
      R => '0'
    );
\tmp_1_lpi_4_dfm_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => MUX1HOT_v_32_8_2_return(23),
      Q => tmp_1_lpi_4_dfm(23),
      R => '0'
    );
\tmp_1_lpi_4_dfm_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => MUX1HOT_v_32_8_2_return(24),
      Q => tmp_1_lpi_4_dfm(24),
      R => '0'
    );
\tmp_1_lpi_4_dfm_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => MUX1HOT_v_32_8_2_return(25),
      Q => tmp_1_lpi_4_dfm(25),
      R => '0'
    );
\tmp_1_lpi_4_dfm_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => MUX1HOT_v_32_8_2_return(26),
      Q => tmp_1_lpi_4_dfm(26),
      R => '0'
    );
\tmp_1_lpi_4_dfm_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => MUX1HOT_v_32_8_2_return(27),
      Q => tmp_1_lpi_4_dfm(27),
      R => '0'
    );
\tmp_1_lpi_4_dfm_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => MUX1HOT_v_32_8_2_return(28),
      Q => tmp_1_lpi_4_dfm(28),
      R => '0'
    );
\tmp_1_lpi_4_dfm_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => MUX1HOT_v_32_8_2_return(29),
      Q => tmp_1_lpi_4_dfm(29),
      R => '0'
    );
\tmp_1_lpi_4_dfm_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => MUX1HOT_v_32_8_2_return(2),
      Q => tmp_1_lpi_4_dfm(2),
      R => '0'
    );
\tmp_1_lpi_4_dfm_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => MUX1HOT_v_32_8_2_return(30),
      Q => tmp_1_lpi_4_dfm(30),
      R => '0'
    );
\tmp_1_lpi_4_dfm_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => MUX1HOT_v_32_8_2_return(31),
      Q => tmp_1_lpi_4_dfm(31),
      R => '0'
    );
\tmp_1_lpi_4_dfm_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => MUX1HOT_v_32_8_2_return(3),
      Q => tmp_1_lpi_4_dfm(3),
      R => '0'
    );
\tmp_1_lpi_4_dfm_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => MUX1HOT_v_32_8_2_return(4),
      Q => tmp_1_lpi_4_dfm(4),
      R => '0'
    );
\tmp_1_lpi_4_dfm_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => MUX1HOT_v_32_8_2_return(5),
      Q => tmp_1_lpi_4_dfm(5),
      R => '0'
    );
\tmp_1_lpi_4_dfm_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => MUX1HOT_v_32_8_2_return(6),
      Q => tmp_1_lpi_4_dfm(6),
      R => '0'
    );
\tmp_1_lpi_4_dfm_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => MUX1HOT_v_32_8_2_return(7),
      Q => tmp_1_lpi_4_dfm(7),
      R => '0'
    );
\tmp_1_lpi_4_dfm_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => MUX1HOT_v_32_8_2_return(8),
      Q => tmp_1_lpi_4_dfm(8),
      R => '0'
    );
\tmp_1_lpi_4_dfm_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => complete_rsci_wen_comp,
      D => MUX1HOT_v_32_8_2_return(9),
      Q => tmp_1_lpi_4_dfm(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp is
  port (
    reg_complete_rsci_oswt_cse_reg : out STD_LOGIC;
    vec_rsc_0_7_we : out STD_LOGIC;
    vec_rsc_0_6_we : out STD_LOGIC;
    vec_rsc_0_5_we : out STD_LOGIC;
    vec_rsc_0_4_we : out STD_LOGIC;
    vec_rsc_0_3_we : out STD_LOGIC;
    vec_rsc_0_2_we : out STD_LOGIC;
    vec_rsc_0_1_we : out STD_LOGIC;
    vec_rsc_0_0_we : out STD_LOGIC;
    twiddle_h_rsc_0_3_adra : out STD_LOGIC_VECTOR ( 7 downto 0 );
    vec_rsc_triosy_0_0_lz : out STD_LOGIC;
    run_rsc_lzin : out STD_LOGIC;
    vec_rsc_0_7_adr : out STD_LOGIC_VECTOR ( 6 downto 0 );
    vec_rsc_0_7_d : out STD_LOGIC_VECTOR ( 31 downto 0 );
    complete_rsc_vzout : in STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    vec_rsc_0_0_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    vec_rsc_0_1_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    vec_rsc_0_2_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    vec_rsc_0_3_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    vec_rsc_0_4_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    vec_rsc_0_5_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    vec_rsc_0_6_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    vec_rsc_0_7_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_rsc_0_0_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_rsc_0_1_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_rsc_0_2_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_rsc_0_3_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_h_rsc_0_0_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_h_rsc_0_1_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_h_rsc_0_2_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_h_rsc_0_3_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_rsc_dat : in STD_LOGIC_VECTOR ( 31 downto 0 );
    run_rsc_vzin : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp : entity is "inPlaceNTT_DIF_precomp";
end Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp is
  signal VEC_LOOP_VEC_LOOP_and_11_itm : STD_LOGIC;
  signal VEC_LOOP_VEC_LOOP_and_11_itm_i_1_n_0 : STD_LOGIC;
  signal core_wten : STD_LOGIC;
  signal core_wten_iff : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_inst_n_24 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_inst_n_26 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_inst_n_9 : STD_LOGIC;
  signal \inPlaceNTT_DIF_precomp_core_run_rsci_inst/inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp_inst/run_rsci_vdin_bfwt\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal reg_run_rsci_oswt_cse : STD_LOGIC;
  signal run_rsci_vdin_bfwt_i_1_n_0 : STD_LOGIC;
begin
VEC_LOOP_VEC_LOOP_and_11_itm_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFACAF0000ACA0"
    )
        port map (
      I0 => inPlaceNTT_DIF_precomp_core_inst_n_26,
      I1 => inPlaceNTT_DIF_precomp_core_inst_n_24,
      I2 => inPlaceNTT_DIF_precomp_core_inst_n_9,
      I3 => p_0_in,
      I4 => core_wten_iff,
      I5 => VEC_LOOP_VEC_LOOP_and_11_itm,
      O => VEC_LOOP_VEC_LOOP_and_11_itm_i_1_n_0
    );
inPlaceNTT_DIF_precomp_core_inst: entity work.Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core
     port map (
      Q(1) => inPlaceNTT_DIF_precomp_core_inst_n_9,
      Q(0) => p_0_in,
      VEC_LOOP_VEC_LOOP_and_11_itm => VEC_LOOP_VEC_LOOP_and_11_itm,
      VEC_LOOP_VEC_LOOP_and_11_itm_reg_0 => VEC_LOOP_VEC_LOOP_and_11_itm_i_1_n_0,
      clk => clk,
      complete_rsc_vzout => complete_rsc_vzout,
      core_wten => core_wten,
      core_wten_iff => core_wten_iff,
      nl_VEC_LOOP_acc_10_tmp_carry_0 => inPlaceNTT_DIF_precomp_core_inst_n_24,
      p_rsc_dat(31 downto 0) => p_rsc_dat(31 downto 0),
      reg_complete_rsci_oswt_cse_reg_0 => reg_complete_rsci_oswt_cse_reg,
      reg_run_rsci_oswt_cse => reg_run_rsci_oswt_cse,
      rst => rst,
      run_rsc_lzin => run_rsc_lzin,
      run_rsc_vzin => run_rsc_vzin,
      run_rsci_vdin_bfwt => \inPlaceNTT_DIF_precomp_core_run_rsci_inst/inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp_inst/run_rsci_vdin_bfwt\,
      run_rsci_vdin_bfwt_reg => inPlaceNTT_DIF_precomp_core_inst_n_26,
      run_rsci_vdin_bfwt_reg_0 => run_rsci_vdin_bfwt_i_1_n_0,
      twiddle_h_rsc_0_0_qa(31 downto 0) => twiddle_h_rsc_0_0_qa(31 downto 0),
      twiddle_h_rsc_0_1_qa(31 downto 0) => twiddle_h_rsc_0_1_qa(31 downto 0),
      twiddle_h_rsc_0_2_qa(31 downto 0) => twiddle_h_rsc_0_2_qa(31 downto 0),
      twiddle_h_rsc_0_3_adra(7 downto 0) => twiddle_h_rsc_0_3_adra(7 downto 0),
      twiddle_h_rsc_0_3_qa(31 downto 0) => twiddle_h_rsc_0_3_qa(31 downto 0),
      twiddle_rsc_0_0_qa(31 downto 0) => twiddle_rsc_0_0_qa(31 downto 0),
      twiddle_rsc_0_1_qa(31 downto 0) => twiddle_rsc_0_1_qa(31 downto 0),
      twiddle_rsc_0_2_qa(31 downto 0) => twiddle_rsc_0_2_qa(31 downto 0),
      twiddle_rsc_0_3_qa(31 downto 0) => twiddle_rsc_0_3_qa(31 downto 0),
      vec_rsc_0_0_q(31 downto 0) => vec_rsc_0_0_q(31 downto 0),
      vec_rsc_0_0_we => vec_rsc_0_0_we,
      vec_rsc_0_1_q(31 downto 0) => vec_rsc_0_1_q(31 downto 0),
      vec_rsc_0_1_we => vec_rsc_0_1_we,
      vec_rsc_0_2_q(31 downto 0) => vec_rsc_0_2_q(31 downto 0),
      vec_rsc_0_2_we => vec_rsc_0_2_we,
      vec_rsc_0_3_q(31 downto 0) => vec_rsc_0_3_q(31 downto 0),
      vec_rsc_0_3_we => vec_rsc_0_3_we,
      vec_rsc_0_4_q(31 downto 0) => vec_rsc_0_4_q(31 downto 0),
      vec_rsc_0_4_we => vec_rsc_0_4_we,
      vec_rsc_0_5_q(31 downto 0) => vec_rsc_0_5_q(31 downto 0),
      vec_rsc_0_5_we => vec_rsc_0_5_we,
      vec_rsc_0_6_q(31 downto 0) => vec_rsc_0_6_q(31 downto 0),
      vec_rsc_0_6_we => vec_rsc_0_6_we,
      vec_rsc_0_7_adr(6 downto 0) => vec_rsc_0_7_adr(6 downto 0),
      vec_rsc_0_7_d(31 downto 0) => vec_rsc_0_7_d(31 downto 0),
      vec_rsc_0_7_q(31 downto 0) => vec_rsc_0_7_q(31 downto 0),
      vec_rsc_0_7_we => vec_rsc_0_7_we,
      vec_rsc_triosy_0_0_lz => vec_rsc_triosy_0_0_lz
    );
run_rsci_vdin_bfwt_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => run_rsc_vzin,
      I1 => reg_run_rsci_oswt_cse,
      I2 => core_wten,
      I3 => \inPlaceNTT_DIF_precomp_core_run_rsci_inst/inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp_inst/run_rsci_vdin_bfwt\,
      O => run_rsci_vdin_bfwt_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Board_inPlaceNTT_DIF_preco_0_0 is
  port (
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    run_rsc_lzin : out STD_LOGIC;
    run_rsc_vzin : in STD_LOGIC;
    vec_rsc_0_0_adr : out STD_LOGIC_VECTOR ( 6 downto 0 );
    vec_rsc_0_0_d : out STD_LOGIC_VECTOR ( 31 downto 0 );
    vec_rsc_0_0_we : out STD_LOGIC;
    vec_rsc_0_0_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    vec_rsc_triosy_0_0_lz : out STD_LOGIC;
    vec_rsc_0_1_adr : out STD_LOGIC_VECTOR ( 6 downto 0 );
    vec_rsc_0_1_d : out STD_LOGIC_VECTOR ( 31 downto 0 );
    vec_rsc_0_1_we : out STD_LOGIC;
    vec_rsc_0_1_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    vec_rsc_triosy_0_1_lz : out STD_LOGIC;
    vec_rsc_0_2_adr : out STD_LOGIC_VECTOR ( 6 downto 0 );
    vec_rsc_0_2_d : out STD_LOGIC_VECTOR ( 31 downto 0 );
    vec_rsc_0_2_we : out STD_LOGIC;
    vec_rsc_0_2_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    vec_rsc_triosy_0_2_lz : out STD_LOGIC;
    vec_rsc_0_3_adr : out STD_LOGIC_VECTOR ( 6 downto 0 );
    vec_rsc_0_3_d : out STD_LOGIC_VECTOR ( 31 downto 0 );
    vec_rsc_0_3_we : out STD_LOGIC;
    vec_rsc_0_3_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    vec_rsc_triosy_0_3_lz : out STD_LOGIC;
    vec_rsc_0_4_adr : out STD_LOGIC_VECTOR ( 6 downto 0 );
    vec_rsc_0_4_d : out STD_LOGIC_VECTOR ( 31 downto 0 );
    vec_rsc_0_4_we : out STD_LOGIC;
    vec_rsc_0_4_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    vec_rsc_triosy_0_4_lz : out STD_LOGIC;
    vec_rsc_0_5_adr : out STD_LOGIC_VECTOR ( 6 downto 0 );
    vec_rsc_0_5_d : out STD_LOGIC_VECTOR ( 31 downto 0 );
    vec_rsc_0_5_we : out STD_LOGIC;
    vec_rsc_0_5_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    vec_rsc_triosy_0_5_lz : out STD_LOGIC;
    vec_rsc_0_6_adr : out STD_LOGIC_VECTOR ( 6 downto 0 );
    vec_rsc_0_6_d : out STD_LOGIC_VECTOR ( 31 downto 0 );
    vec_rsc_0_6_we : out STD_LOGIC;
    vec_rsc_0_6_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    vec_rsc_triosy_0_6_lz : out STD_LOGIC;
    vec_rsc_0_7_adr : out STD_LOGIC_VECTOR ( 6 downto 0 );
    vec_rsc_0_7_d : out STD_LOGIC_VECTOR ( 31 downto 0 );
    vec_rsc_0_7_we : out STD_LOGIC;
    vec_rsc_0_7_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    vec_rsc_triosy_0_7_lz : out STD_LOGIC;
    p_rsc_dat : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_rsc_triosy_lz : out STD_LOGIC;
    r_rsc_dat : in STD_LOGIC_VECTOR ( 31 downto 0 );
    r_rsc_triosy_lz : out STD_LOGIC;
    twiddle_rsc_0_0_adra : out STD_LOGIC_VECTOR ( 7 downto 0 );
    twiddle_rsc_0_0_da : out STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_rsc_0_0_wea : out STD_LOGIC;
    twiddle_rsc_0_0_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_rsc_0_0_adrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    twiddle_rsc_0_0_db : out STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_rsc_0_0_web : out STD_LOGIC;
    twiddle_rsc_0_0_qb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_rsc_triosy_0_0_lz : out STD_LOGIC;
    twiddle_rsc_0_1_adra : out STD_LOGIC_VECTOR ( 7 downto 0 );
    twiddle_rsc_0_1_da : out STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_rsc_0_1_wea : out STD_LOGIC;
    twiddle_rsc_0_1_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_rsc_0_1_adrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    twiddle_rsc_0_1_db : out STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_rsc_0_1_web : out STD_LOGIC;
    twiddle_rsc_0_1_qb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_rsc_triosy_0_1_lz : out STD_LOGIC;
    twiddle_rsc_0_2_adra : out STD_LOGIC_VECTOR ( 7 downto 0 );
    twiddle_rsc_0_2_da : out STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_rsc_0_2_wea : out STD_LOGIC;
    twiddle_rsc_0_2_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_rsc_0_2_adrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    twiddle_rsc_0_2_db : out STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_rsc_0_2_web : out STD_LOGIC;
    twiddle_rsc_0_2_qb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_rsc_triosy_0_2_lz : out STD_LOGIC;
    twiddle_rsc_0_3_adra : out STD_LOGIC_VECTOR ( 7 downto 0 );
    twiddle_rsc_0_3_da : out STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_rsc_0_3_wea : out STD_LOGIC;
    twiddle_rsc_0_3_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_rsc_0_3_adrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    twiddle_rsc_0_3_db : out STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_rsc_0_3_web : out STD_LOGIC;
    twiddle_rsc_0_3_qb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_rsc_triosy_0_3_lz : out STD_LOGIC;
    twiddle_h_rsc_0_0_adra : out STD_LOGIC_VECTOR ( 7 downto 0 );
    twiddle_h_rsc_0_0_da : out STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_h_rsc_0_0_wea : out STD_LOGIC;
    twiddle_h_rsc_0_0_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_h_rsc_0_0_adrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    twiddle_h_rsc_0_0_db : out STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_h_rsc_0_0_web : out STD_LOGIC;
    twiddle_h_rsc_0_0_qb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_h_rsc_triosy_0_0_lz : out STD_LOGIC;
    twiddle_h_rsc_0_1_adra : out STD_LOGIC_VECTOR ( 7 downto 0 );
    twiddle_h_rsc_0_1_da : out STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_h_rsc_0_1_wea : out STD_LOGIC;
    twiddle_h_rsc_0_1_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_h_rsc_0_1_adrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    twiddle_h_rsc_0_1_db : out STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_h_rsc_0_1_web : out STD_LOGIC;
    twiddle_h_rsc_0_1_qb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_h_rsc_triosy_0_1_lz : out STD_LOGIC;
    twiddle_h_rsc_0_2_adra : out STD_LOGIC_VECTOR ( 7 downto 0 );
    twiddle_h_rsc_0_2_da : out STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_h_rsc_0_2_wea : out STD_LOGIC;
    twiddle_h_rsc_0_2_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_h_rsc_0_2_adrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    twiddle_h_rsc_0_2_db : out STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_h_rsc_0_2_web : out STD_LOGIC;
    twiddle_h_rsc_0_2_qb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_h_rsc_triosy_0_2_lz : out STD_LOGIC;
    twiddle_h_rsc_0_3_adra : out STD_LOGIC_VECTOR ( 7 downto 0 );
    twiddle_h_rsc_0_3_da : out STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_h_rsc_0_3_wea : out STD_LOGIC;
    twiddle_h_rsc_0_3_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_h_rsc_0_3_adrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    twiddle_h_rsc_0_3_db : out STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_h_rsc_0_3_web : out STD_LOGIC;
    twiddle_h_rsc_0_3_qb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_h_rsc_triosy_0_3_lz : out STD_LOGIC;
    complete_rsc_lzout : out STD_LOGIC;
    complete_rsc_vzout : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of Board_inPlaceNTT_DIF_preco_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of Board_inPlaceNTT_DIF_preco_0_0 : entity is "Board_inPlaceNTT_DIF_preco_0_0,inPlaceNTT_DIF_precomp,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of Board_inPlaceNTT_DIF_preco_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of Board_inPlaceNTT_DIF_preco_0_0 : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of Board_inPlaceNTT_DIF_preco_0_0 : entity is "inPlaceNTT_DIF_precomp,Vivado 2021.1";
end Board_inPlaceNTT_DIF_preco_0_0;

architecture STRUCTURE of Board_inPlaceNTT_DIF_preco_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^twiddle_h_rsc_0_3_adra\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^vec_rsc_0_7_adr\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^vec_rsc_0_7_d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^vec_rsc_triosy_0_0_lz\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_RESET rst, FREQ_HZ 62500000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN Board_axi_pcie3_0_0_axi_aclk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rst : signal is "xilinx.com:signal:reset:1.0 rst RST";
  attribute X_INTERFACE_PARAMETER of rst : signal is "XIL_INTERFACENAME rst, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
  p_rsc_triosy_lz <= \^vec_rsc_triosy_0_0_lz\;
  r_rsc_triosy_lz <= \^vec_rsc_triosy_0_0_lz\;
  twiddle_h_rsc_0_0_adra(7 downto 0) <= \^twiddle_h_rsc_0_3_adra\(7 downto 0);
  twiddle_h_rsc_0_0_adrb(7) <= \<const0>\;
  twiddle_h_rsc_0_0_adrb(6) <= \<const0>\;
  twiddle_h_rsc_0_0_adrb(5) <= \<const0>\;
  twiddle_h_rsc_0_0_adrb(4) <= \<const0>\;
  twiddle_h_rsc_0_0_adrb(3) <= \<const0>\;
  twiddle_h_rsc_0_0_adrb(2) <= \<const0>\;
  twiddle_h_rsc_0_0_adrb(1) <= \<const0>\;
  twiddle_h_rsc_0_0_adrb(0) <= \<const0>\;
  twiddle_h_rsc_0_0_da(31) <= \<const0>\;
  twiddle_h_rsc_0_0_da(30) <= \<const0>\;
  twiddle_h_rsc_0_0_da(29) <= \<const0>\;
  twiddle_h_rsc_0_0_da(28) <= \<const0>\;
  twiddle_h_rsc_0_0_da(27) <= \<const0>\;
  twiddle_h_rsc_0_0_da(26) <= \<const0>\;
  twiddle_h_rsc_0_0_da(25) <= \<const0>\;
  twiddle_h_rsc_0_0_da(24) <= \<const0>\;
  twiddle_h_rsc_0_0_da(23) <= \<const0>\;
  twiddle_h_rsc_0_0_da(22) <= \<const0>\;
  twiddle_h_rsc_0_0_da(21) <= \<const0>\;
  twiddle_h_rsc_0_0_da(20) <= \<const0>\;
  twiddle_h_rsc_0_0_da(19) <= \<const0>\;
  twiddle_h_rsc_0_0_da(18) <= \<const0>\;
  twiddle_h_rsc_0_0_da(17) <= \<const0>\;
  twiddle_h_rsc_0_0_da(16) <= \<const0>\;
  twiddle_h_rsc_0_0_da(15) <= \<const0>\;
  twiddle_h_rsc_0_0_da(14) <= \<const0>\;
  twiddle_h_rsc_0_0_da(13) <= \<const0>\;
  twiddle_h_rsc_0_0_da(12) <= \<const0>\;
  twiddle_h_rsc_0_0_da(11) <= \<const0>\;
  twiddle_h_rsc_0_0_da(10) <= \<const0>\;
  twiddle_h_rsc_0_0_da(9) <= \<const0>\;
  twiddle_h_rsc_0_0_da(8) <= \<const0>\;
  twiddle_h_rsc_0_0_da(7) <= \<const0>\;
  twiddle_h_rsc_0_0_da(6) <= \<const0>\;
  twiddle_h_rsc_0_0_da(5) <= \<const0>\;
  twiddle_h_rsc_0_0_da(4) <= \<const0>\;
  twiddle_h_rsc_0_0_da(3) <= \<const0>\;
  twiddle_h_rsc_0_0_da(2) <= \<const0>\;
  twiddle_h_rsc_0_0_da(1) <= \<const0>\;
  twiddle_h_rsc_0_0_da(0) <= \<const0>\;
  twiddle_h_rsc_0_0_db(31) <= \<const0>\;
  twiddle_h_rsc_0_0_db(30) <= \<const0>\;
  twiddle_h_rsc_0_0_db(29) <= \<const0>\;
  twiddle_h_rsc_0_0_db(28) <= \<const0>\;
  twiddle_h_rsc_0_0_db(27) <= \<const0>\;
  twiddle_h_rsc_0_0_db(26) <= \<const0>\;
  twiddle_h_rsc_0_0_db(25) <= \<const0>\;
  twiddle_h_rsc_0_0_db(24) <= \<const0>\;
  twiddle_h_rsc_0_0_db(23) <= \<const0>\;
  twiddle_h_rsc_0_0_db(22) <= \<const0>\;
  twiddle_h_rsc_0_0_db(21) <= \<const0>\;
  twiddle_h_rsc_0_0_db(20) <= \<const0>\;
  twiddle_h_rsc_0_0_db(19) <= \<const0>\;
  twiddle_h_rsc_0_0_db(18) <= \<const0>\;
  twiddle_h_rsc_0_0_db(17) <= \<const0>\;
  twiddle_h_rsc_0_0_db(16) <= \<const0>\;
  twiddle_h_rsc_0_0_db(15) <= \<const0>\;
  twiddle_h_rsc_0_0_db(14) <= \<const0>\;
  twiddle_h_rsc_0_0_db(13) <= \<const0>\;
  twiddle_h_rsc_0_0_db(12) <= \<const0>\;
  twiddle_h_rsc_0_0_db(11) <= \<const0>\;
  twiddle_h_rsc_0_0_db(10) <= \<const0>\;
  twiddle_h_rsc_0_0_db(9) <= \<const0>\;
  twiddle_h_rsc_0_0_db(8) <= \<const0>\;
  twiddle_h_rsc_0_0_db(7) <= \<const0>\;
  twiddle_h_rsc_0_0_db(6) <= \<const0>\;
  twiddle_h_rsc_0_0_db(5) <= \<const0>\;
  twiddle_h_rsc_0_0_db(4) <= \<const0>\;
  twiddle_h_rsc_0_0_db(3) <= \<const0>\;
  twiddle_h_rsc_0_0_db(2) <= \<const0>\;
  twiddle_h_rsc_0_0_db(1) <= \<const0>\;
  twiddle_h_rsc_0_0_db(0) <= \<const0>\;
  twiddle_h_rsc_0_0_wea <= \<const0>\;
  twiddle_h_rsc_0_0_web <= \<const0>\;
  twiddle_h_rsc_0_1_adra(7 downto 0) <= \^twiddle_h_rsc_0_3_adra\(7 downto 0);
  twiddle_h_rsc_0_1_adrb(7) <= \<const0>\;
  twiddle_h_rsc_0_1_adrb(6) <= \<const0>\;
  twiddle_h_rsc_0_1_adrb(5) <= \<const0>\;
  twiddle_h_rsc_0_1_adrb(4) <= \<const0>\;
  twiddle_h_rsc_0_1_adrb(3) <= \<const0>\;
  twiddle_h_rsc_0_1_adrb(2) <= \<const0>\;
  twiddle_h_rsc_0_1_adrb(1) <= \<const0>\;
  twiddle_h_rsc_0_1_adrb(0) <= \<const0>\;
  twiddle_h_rsc_0_1_da(31) <= \<const0>\;
  twiddle_h_rsc_0_1_da(30) <= \<const0>\;
  twiddle_h_rsc_0_1_da(29) <= \<const0>\;
  twiddle_h_rsc_0_1_da(28) <= \<const0>\;
  twiddle_h_rsc_0_1_da(27) <= \<const0>\;
  twiddle_h_rsc_0_1_da(26) <= \<const0>\;
  twiddle_h_rsc_0_1_da(25) <= \<const0>\;
  twiddle_h_rsc_0_1_da(24) <= \<const0>\;
  twiddle_h_rsc_0_1_da(23) <= \<const0>\;
  twiddle_h_rsc_0_1_da(22) <= \<const0>\;
  twiddle_h_rsc_0_1_da(21) <= \<const0>\;
  twiddle_h_rsc_0_1_da(20) <= \<const0>\;
  twiddle_h_rsc_0_1_da(19) <= \<const0>\;
  twiddle_h_rsc_0_1_da(18) <= \<const0>\;
  twiddle_h_rsc_0_1_da(17) <= \<const0>\;
  twiddle_h_rsc_0_1_da(16) <= \<const0>\;
  twiddle_h_rsc_0_1_da(15) <= \<const0>\;
  twiddle_h_rsc_0_1_da(14) <= \<const0>\;
  twiddle_h_rsc_0_1_da(13) <= \<const0>\;
  twiddle_h_rsc_0_1_da(12) <= \<const0>\;
  twiddle_h_rsc_0_1_da(11) <= \<const0>\;
  twiddle_h_rsc_0_1_da(10) <= \<const0>\;
  twiddle_h_rsc_0_1_da(9) <= \<const0>\;
  twiddle_h_rsc_0_1_da(8) <= \<const0>\;
  twiddle_h_rsc_0_1_da(7) <= \<const0>\;
  twiddle_h_rsc_0_1_da(6) <= \<const0>\;
  twiddle_h_rsc_0_1_da(5) <= \<const0>\;
  twiddle_h_rsc_0_1_da(4) <= \<const0>\;
  twiddle_h_rsc_0_1_da(3) <= \<const0>\;
  twiddle_h_rsc_0_1_da(2) <= \<const0>\;
  twiddle_h_rsc_0_1_da(1) <= \<const0>\;
  twiddle_h_rsc_0_1_da(0) <= \<const0>\;
  twiddle_h_rsc_0_1_db(31) <= \<const0>\;
  twiddle_h_rsc_0_1_db(30) <= \<const0>\;
  twiddle_h_rsc_0_1_db(29) <= \<const0>\;
  twiddle_h_rsc_0_1_db(28) <= \<const0>\;
  twiddle_h_rsc_0_1_db(27) <= \<const0>\;
  twiddle_h_rsc_0_1_db(26) <= \<const0>\;
  twiddle_h_rsc_0_1_db(25) <= \<const0>\;
  twiddle_h_rsc_0_1_db(24) <= \<const0>\;
  twiddle_h_rsc_0_1_db(23) <= \<const0>\;
  twiddle_h_rsc_0_1_db(22) <= \<const0>\;
  twiddle_h_rsc_0_1_db(21) <= \<const0>\;
  twiddle_h_rsc_0_1_db(20) <= \<const0>\;
  twiddle_h_rsc_0_1_db(19) <= \<const0>\;
  twiddle_h_rsc_0_1_db(18) <= \<const0>\;
  twiddle_h_rsc_0_1_db(17) <= \<const0>\;
  twiddle_h_rsc_0_1_db(16) <= \<const0>\;
  twiddle_h_rsc_0_1_db(15) <= \<const0>\;
  twiddle_h_rsc_0_1_db(14) <= \<const0>\;
  twiddle_h_rsc_0_1_db(13) <= \<const0>\;
  twiddle_h_rsc_0_1_db(12) <= \<const0>\;
  twiddle_h_rsc_0_1_db(11) <= \<const0>\;
  twiddle_h_rsc_0_1_db(10) <= \<const0>\;
  twiddle_h_rsc_0_1_db(9) <= \<const0>\;
  twiddle_h_rsc_0_1_db(8) <= \<const0>\;
  twiddle_h_rsc_0_1_db(7) <= \<const0>\;
  twiddle_h_rsc_0_1_db(6) <= \<const0>\;
  twiddle_h_rsc_0_1_db(5) <= \<const0>\;
  twiddle_h_rsc_0_1_db(4) <= \<const0>\;
  twiddle_h_rsc_0_1_db(3) <= \<const0>\;
  twiddle_h_rsc_0_1_db(2) <= \<const0>\;
  twiddle_h_rsc_0_1_db(1) <= \<const0>\;
  twiddle_h_rsc_0_1_db(0) <= \<const0>\;
  twiddle_h_rsc_0_1_wea <= \<const0>\;
  twiddle_h_rsc_0_1_web <= \<const0>\;
  twiddle_h_rsc_0_2_adra(7 downto 0) <= \^twiddle_h_rsc_0_3_adra\(7 downto 0);
  twiddle_h_rsc_0_2_adrb(7) <= \<const0>\;
  twiddle_h_rsc_0_2_adrb(6) <= \<const0>\;
  twiddle_h_rsc_0_2_adrb(5) <= \<const0>\;
  twiddle_h_rsc_0_2_adrb(4) <= \<const0>\;
  twiddle_h_rsc_0_2_adrb(3) <= \<const0>\;
  twiddle_h_rsc_0_2_adrb(2) <= \<const0>\;
  twiddle_h_rsc_0_2_adrb(1) <= \<const0>\;
  twiddle_h_rsc_0_2_adrb(0) <= \<const0>\;
  twiddle_h_rsc_0_2_da(31) <= \<const0>\;
  twiddle_h_rsc_0_2_da(30) <= \<const0>\;
  twiddle_h_rsc_0_2_da(29) <= \<const0>\;
  twiddle_h_rsc_0_2_da(28) <= \<const0>\;
  twiddle_h_rsc_0_2_da(27) <= \<const0>\;
  twiddle_h_rsc_0_2_da(26) <= \<const0>\;
  twiddle_h_rsc_0_2_da(25) <= \<const0>\;
  twiddle_h_rsc_0_2_da(24) <= \<const0>\;
  twiddle_h_rsc_0_2_da(23) <= \<const0>\;
  twiddle_h_rsc_0_2_da(22) <= \<const0>\;
  twiddle_h_rsc_0_2_da(21) <= \<const0>\;
  twiddle_h_rsc_0_2_da(20) <= \<const0>\;
  twiddle_h_rsc_0_2_da(19) <= \<const0>\;
  twiddle_h_rsc_0_2_da(18) <= \<const0>\;
  twiddle_h_rsc_0_2_da(17) <= \<const0>\;
  twiddle_h_rsc_0_2_da(16) <= \<const0>\;
  twiddle_h_rsc_0_2_da(15) <= \<const0>\;
  twiddle_h_rsc_0_2_da(14) <= \<const0>\;
  twiddle_h_rsc_0_2_da(13) <= \<const0>\;
  twiddle_h_rsc_0_2_da(12) <= \<const0>\;
  twiddle_h_rsc_0_2_da(11) <= \<const0>\;
  twiddle_h_rsc_0_2_da(10) <= \<const0>\;
  twiddle_h_rsc_0_2_da(9) <= \<const0>\;
  twiddle_h_rsc_0_2_da(8) <= \<const0>\;
  twiddle_h_rsc_0_2_da(7) <= \<const0>\;
  twiddle_h_rsc_0_2_da(6) <= \<const0>\;
  twiddle_h_rsc_0_2_da(5) <= \<const0>\;
  twiddle_h_rsc_0_2_da(4) <= \<const0>\;
  twiddle_h_rsc_0_2_da(3) <= \<const0>\;
  twiddle_h_rsc_0_2_da(2) <= \<const0>\;
  twiddle_h_rsc_0_2_da(1) <= \<const0>\;
  twiddle_h_rsc_0_2_da(0) <= \<const0>\;
  twiddle_h_rsc_0_2_db(31) <= \<const0>\;
  twiddle_h_rsc_0_2_db(30) <= \<const0>\;
  twiddle_h_rsc_0_2_db(29) <= \<const0>\;
  twiddle_h_rsc_0_2_db(28) <= \<const0>\;
  twiddle_h_rsc_0_2_db(27) <= \<const0>\;
  twiddle_h_rsc_0_2_db(26) <= \<const0>\;
  twiddle_h_rsc_0_2_db(25) <= \<const0>\;
  twiddle_h_rsc_0_2_db(24) <= \<const0>\;
  twiddle_h_rsc_0_2_db(23) <= \<const0>\;
  twiddle_h_rsc_0_2_db(22) <= \<const0>\;
  twiddle_h_rsc_0_2_db(21) <= \<const0>\;
  twiddle_h_rsc_0_2_db(20) <= \<const0>\;
  twiddle_h_rsc_0_2_db(19) <= \<const0>\;
  twiddle_h_rsc_0_2_db(18) <= \<const0>\;
  twiddle_h_rsc_0_2_db(17) <= \<const0>\;
  twiddle_h_rsc_0_2_db(16) <= \<const0>\;
  twiddle_h_rsc_0_2_db(15) <= \<const0>\;
  twiddle_h_rsc_0_2_db(14) <= \<const0>\;
  twiddle_h_rsc_0_2_db(13) <= \<const0>\;
  twiddle_h_rsc_0_2_db(12) <= \<const0>\;
  twiddle_h_rsc_0_2_db(11) <= \<const0>\;
  twiddle_h_rsc_0_2_db(10) <= \<const0>\;
  twiddle_h_rsc_0_2_db(9) <= \<const0>\;
  twiddle_h_rsc_0_2_db(8) <= \<const0>\;
  twiddle_h_rsc_0_2_db(7) <= \<const0>\;
  twiddle_h_rsc_0_2_db(6) <= \<const0>\;
  twiddle_h_rsc_0_2_db(5) <= \<const0>\;
  twiddle_h_rsc_0_2_db(4) <= \<const0>\;
  twiddle_h_rsc_0_2_db(3) <= \<const0>\;
  twiddle_h_rsc_0_2_db(2) <= \<const0>\;
  twiddle_h_rsc_0_2_db(1) <= \<const0>\;
  twiddle_h_rsc_0_2_db(0) <= \<const0>\;
  twiddle_h_rsc_0_2_wea <= \<const0>\;
  twiddle_h_rsc_0_2_web <= \<const0>\;
  twiddle_h_rsc_0_3_adra(7 downto 0) <= \^twiddle_h_rsc_0_3_adra\(7 downto 0);
  twiddle_h_rsc_0_3_adrb(7) <= \<const0>\;
  twiddle_h_rsc_0_3_adrb(6) <= \<const0>\;
  twiddle_h_rsc_0_3_adrb(5) <= \<const0>\;
  twiddle_h_rsc_0_3_adrb(4) <= \<const0>\;
  twiddle_h_rsc_0_3_adrb(3) <= \<const0>\;
  twiddle_h_rsc_0_3_adrb(2) <= \<const0>\;
  twiddle_h_rsc_0_3_adrb(1) <= \<const0>\;
  twiddle_h_rsc_0_3_adrb(0) <= \<const0>\;
  twiddle_h_rsc_0_3_da(31) <= \<const0>\;
  twiddle_h_rsc_0_3_da(30) <= \<const0>\;
  twiddle_h_rsc_0_3_da(29) <= \<const0>\;
  twiddle_h_rsc_0_3_da(28) <= \<const0>\;
  twiddle_h_rsc_0_3_da(27) <= \<const0>\;
  twiddle_h_rsc_0_3_da(26) <= \<const0>\;
  twiddle_h_rsc_0_3_da(25) <= \<const0>\;
  twiddle_h_rsc_0_3_da(24) <= \<const0>\;
  twiddle_h_rsc_0_3_da(23) <= \<const0>\;
  twiddle_h_rsc_0_3_da(22) <= \<const0>\;
  twiddle_h_rsc_0_3_da(21) <= \<const0>\;
  twiddle_h_rsc_0_3_da(20) <= \<const0>\;
  twiddle_h_rsc_0_3_da(19) <= \<const0>\;
  twiddle_h_rsc_0_3_da(18) <= \<const0>\;
  twiddle_h_rsc_0_3_da(17) <= \<const0>\;
  twiddle_h_rsc_0_3_da(16) <= \<const0>\;
  twiddle_h_rsc_0_3_da(15) <= \<const0>\;
  twiddle_h_rsc_0_3_da(14) <= \<const0>\;
  twiddle_h_rsc_0_3_da(13) <= \<const0>\;
  twiddle_h_rsc_0_3_da(12) <= \<const0>\;
  twiddle_h_rsc_0_3_da(11) <= \<const0>\;
  twiddle_h_rsc_0_3_da(10) <= \<const0>\;
  twiddle_h_rsc_0_3_da(9) <= \<const0>\;
  twiddle_h_rsc_0_3_da(8) <= \<const0>\;
  twiddle_h_rsc_0_3_da(7) <= \<const0>\;
  twiddle_h_rsc_0_3_da(6) <= \<const0>\;
  twiddle_h_rsc_0_3_da(5) <= \<const0>\;
  twiddle_h_rsc_0_3_da(4) <= \<const0>\;
  twiddle_h_rsc_0_3_da(3) <= \<const0>\;
  twiddle_h_rsc_0_3_da(2) <= \<const0>\;
  twiddle_h_rsc_0_3_da(1) <= \<const0>\;
  twiddle_h_rsc_0_3_da(0) <= \<const0>\;
  twiddle_h_rsc_0_3_db(31) <= \<const0>\;
  twiddle_h_rsc_0_3_db(30) <= \<const0>\;
  twiddle_h_rsc_0_3_db(29) <= \<const0>\;
  twiddle_h_rsc_0_3_db(28) <= \<const0>\;
  twiddle_h_rsc_0_3_db(27) <= \<const0>\;
  twiddle_h_rsc_0_3_db(26) <= \<const0>\;
  twiddle_h_rsc_0_3_db(25) <= \<const0>\;
  twiddle_h_rsc_0_3_db(24) <= \<const0>\;
  twiddle_h_rsc_0_3_db(23) <= \<const0>\;
  twiddle_h_rsc_0_3_db(22) <= \<const0>\;
  twiddle_h_rsc_0_3_db(21) <= \<const0>\;
  twiddle_h_rsc_0_3_db(20) <= \<const0>\;
  twiddle_h_rsc_0_3_db(19) <= \<const0>\;
  twiddle_h_rsc_0_3_db(18) <= \<const0>\;
  twiddle_h_rsc_0_3_db(17) <= \<const0>\;
  twiddle_h_rsc_0_3_db(16) <= \<const0>\;
  twiddle_h_rsc_0_3_db(15) <= \<const0>\;
  twiddle_h_rsc_0_3_db(14) <= \<const0>\;
  twiddle_h_rsc_0_3_db(13) <= \<const0>\;
  twiddle_h_rsc_0_3_db(12) <= \<const0>\;
  twiddle_h_rsc_0_3_db(11) <= \<const0>\;
  twiddle_h_rsc_0_3_db(10) <= \<const0>\;
  twiddle_h_rsc_0_3_db(9) <= \<const0>\;
  twiddle_h_rsc_0_3_db(8) <= \<const0>\;
  twiddle_h_rsc_0_3_db(7) <= \<const0>\;
  twiddle_h_rsc_0_3_db(6) <= \<const0>\;
  twiddle_h_rsc_0_3_db(5) <= \<const0>\;
  twiddle_h_rsc_0_3_db(4) <= \<const0>\;
  twiddle_h_rsc_0_3_db(3) <= \<const0>\;
  twiddle_h_rsc_0_3_db(2) <= \<const0>\;
  twiddle_h_rsc_0_3_db(1) <= \<const0>\;
  twiddle_h_rsc_0_3_db(0) <= \<const0>\;
  twiddle_h_rsc_0_3_wea <= \<const0>\;
  twiddle_h_rsc_0_3_web <= \<const0>\;
  twiddle_h_rsc_triosy_0_0_lz <= \^vec_rsc_triosy_0_0_lz\;
  twiddle_h_rsc_triosy_0_1_lz <= \^vec_rsc_triosy_0_0_lz\;
  twiddle_h_rsc_triosy_0_2_lz <= \^vec_rsc_triosy_0_0_lz\;
  twiddle_h_rsc_triosy_0_3_lz <= \^vec_rsc_triosy_0_0_lz\;
  twiddle_rsc_0_0_adra(7 downto 0) <= \^twiddle_h_rsc_0_3_adra\(7 downto 0);
  twiddle_rsc_0_0_adrb(7) <= \<const0>\;
  twiddle_rsc_0_0_adrb(6) <= \<const0>\;
  twiddle_rsc_0_0_adrb(5) <= \<const0>\;
  twiddle_rsc_0_0_adrb(4) <= \<const0>\;
  twiddle_rsc_0_0_adrb(3) <= \<const0>\;
  twiddle_rsc_0_0_adrb(2) <= \<const0>\;
  twiddle_rsc_0_0_adrb(1) <= \<const0>\;
  twiddle_rsc_0_0_adrb(0) <= \<const0>\;
  twiddle_rsc_0_0_da(31) <= \<const0>\;
  twiddle_rsc_0_0_da(30) <= \<const0>\;
  twiddle_rsc_0_0_da(29) <= \<const0>\;
  twiddle_rsc_0_0_da(28) <= \<const0>\;
  twiddle_rsc_0_0_da(27) <= \<const0>\;
  twiddle_rsc_0_0_da(26) <= \<const0>\;
  twiddle_rsc_0_0_da(25) <= \<const0>\;
  twiddle_rsc_0_0_da(24) <= \<const0>\;
  twiddle_rsc_0_0_da(23) <= \<const0>\;
  twiddle_rsc_0_0_da(22) <= \<const0>\;
  twiddle_rsc_0_0_da(21) <= \<const0>\;
  twiddle_rsc_0_0_da(20) <= \<const0>\;
  twiddle_rsc_0_0_da(19) <= \<const0>\;
  twiddle_rsc_0_0_da(18) <= \<const0>\;
  twiddle_rsc_0_0_da(17) <= \<const0>\;
  twiddle_rsc_0_0_da(16) <= \<const0>\;
  twiddle_rsc_0_0_da(15) <= \<const0>\;
  twiddle_rsc_0_0_da(14) <= \<const0>\;
  twiddle_rsc_0_0_da(13) <= \<const0>\;
  twiddle_rsc_0_0_da(12) <= \<const0>\;
  twiddle_rsc_0_0_da(11) <= \<const0>\;
  twiddle_rsc_0_0_da(10) <= \<const0>\;
  twiddle_rsc_0_0_da(9) <= \<const0>\;
  twiddle_rsc_0_0_da(8) <= \<const0>\;
  twiddle_rsc_0_0_da(7) <= \<const0>\;
  twiddle_rsc_0_0_da(6) <= \<const0>\;
  twiddle_rsc_0_0_da(5) <= \<const0>\;
  twiddle_rsc_0_0_da(4) <= \<const0>\;
  twiddle_rsc_0_0_da(3) <= \<const0>\;
  twiddle_rsc_0_0_da(2) <= \<const0>\;
  twiddle_rsc_0_0_da(1) <= \<const0>\;
  twiddle_rsc_0_0_da(0) <= \<const0>\;
  twiddle_rsc_0_0_db(31) <= \<const0>\;
  twiddle_rsc_0_0_db(30) <= \<const0>\;
  twiddle_rsc_0_0_db(29) <= \<const0>\;
  twiddle_rsc_0_0_db(28) <= \<const0>\;
  twiddle_rsc_0_0_db(27) <= \<const0>\;
  twiddle_rsc_0_0_db(26) <= \<const0>\;
  twiddle_rsc_0_0_db(25) <= \<const0>\;
  twiddle_rsc_0_0_db(24) <= \<const0>\;
  twiddle_rsc_0_0_db(23) <= \<const0>\;
  twiddle_rsc_0_0_db(22) <= \<const0>\;
  twiddle_rsc_0_0_db(21) <= \<const0>\;
  twiddle_rsc_0_0_db(20) <= \<const0>\;
  twiddle_rsc_0_0_db(19) <= \<const0>\;
  twiddle_rsc_0_0_db(18) <= \<const0>\;
  twiddle_rsc_0_0_db(17) <= \<const0>\;
  twiddle_rsc_0_0_db(16) <= \<const0>\;
  twiddle_rsc_0_0_db(15) <= \<const0>\;
  twiddle_rsc_0_0_db(14) <= \<const0>\;
  twiddle_rsc_0_0_db(13) <= \<const0>\;
  twiddle_rsc_0_0_db(12) <= \<const0>\;
  twiddle_rsc_0_0_db(11) <= \<const0>\;
  twiddle_rsc_0_0_db(10) <= \<const0>\;
  twiddle_rsc_0_0_db(9) <= \<const0>\;
  twiddle_rsc_0_0_db(8) <= \<const0>\;
  twiddle_rsc_0_0_db(7) <= \<const0>\;
  twiddle_rsc_0_0_db(6) <= \<const0>\;
  twiddle_rsc_0_0_db(5) <= \<const0>\;
  twiddle_rsc_0_0_db(4) <= \<const0>\;
  twiddle_rsc_0_0_db(3) <= \<const0>\;
  twiddle_rsc_0_0_db(2) <= \<const0>\;
  twiddle_rsc_0_0_db(1) <= \<const0>\;
  twiddle_rsc_0_0_db(0) <= \<const0>\;
  twiddle_rsc_0_0_wea <= \<const0>\;
  twiddle_rsc_0_0_web <= \<const0>\;
  twiddle_rsc_0_1_adra(7 downto 0) <= \^twiddle_h_rsc_0_3_adra\(7 downto 0);
  twiddle_rsc_0_1_adrb(7) <= \<const0>\;
  twiddle_rsc_0_1_adrb(6) <= \<const0>\;
  twiddle_rsc_0_1_adrb(5) <= \<const0>\;
  twiddle_rsc_0_1_adrb(4) <= \<const0>\;
  twiddle_rsc_0_1_adrb(3) <= \<const0>\;
  twiddle_rsc_0_1_adrb(2) <= \<const0>\;
  twiddle_rsc_0_1_adrb(1) <= \<const0>\;
  twiddle_rsc_0_1_adrb(0) <= \<const0>\;
  twiddle_rsc_0_1_da(31) <= \<const0>\;
  twiddle_rsc_0_1_da(30) <= \<const0>\;
  twiddle_rsc_0_1_da(29) <= \<const0>\;
  twiddle_rsc_0_1_da(28) <= \<const0>\;
  twiddle_rsc_0_1_da(27) <= \<const0>\;
  twiddle_rsc_0_1_da(26) <= \<const0>\;
  twiddle_rsc_0_1_da(25) <= \<const0>\;
  twiddle_rsc_0_1_da(24) <= \<const0>\;
  twiddle_rsc_0_1_da(23) <= \<const0>\;
  twiddle_rsc_0_1_da(22) <= \<const0>\;
  twiddle_rsc_0_1_da(21) <= \<const0>\;
  twiddle_rsc_0_1_da(20) <= \<const0>\;
  twiddle_rsc_0_1_da(19) <= \<const0>\;
  twiddle_rsc_0_1_da(18) <= \<const0>\;
  twiddle_rsc_0_1_da(17) <= \<const0>\;
  twiddle_rsc_0_1_da(16) <= \<const0>\;
  twiddle_rsc_0_1_da(15) <= \<const0>\;
  twiddle_rsc_0_1_da(14) <= \<const0>\;
  twiddle_rsc_0_1_da(13) <= \<const0>\;
  twiddle_rsc_0_1_da(12) <= \<const0>\;
  twiddle_rsc_0_1_da(11) <= \<const0>\;
  twiddle_rsc_0_1_da(10) <= \<const0>\;
  twiddle_rsc_0_1_da(9) <= \<const0>\;
  twiddle_rsc_0_1_da(8) <= \<const0>\;
  twiddle_rsc_0_1_da(7) <= \<const0>\;
  twiddle_rsc_0_1_da(6) <= \<const0>\;
  twiddle_rsc_0_1_da(5) <= \<const0>\;
  twiddle_rsc_0_1_da(4) <= \<const0>\;
  twiddle_rsc_0_1_da(3) <= \<const0>\;
  twiddle_rsc_0_1_da(2) <= \<const0>\;
  twiddle_rsc_0_1_da(1) <= \<const0>\;
  twiddle_rsc_0_1_da(0) <= \<const0>\;
  twiddle_rsc_0_1_db(31) <= \<const0>\;
  twiddle_rsc_0_1_db(30) <= \<const0>\;
  twiddle_rsc_0_1_db(29) <= \<const0>\;
  twiddle_rsc_0_1_db(28) <= \<const0>\;
  twiddle_rsc_0_1_db(27) <= \<const0>\;
  twiddle_rsc_0_1_db(26) <= \<const0>\;
  twiddle_rsc_0_1_db(25) <= \<const0>\;
  twiddle_rsc_0_1_db(24) <= \<const0>\;
  twiddle_rsc_0_1_db(23) <= \<const0>\;
  twiddle_rsc_0_1_db(22) <= \<const0>\;
  twiddle_rsc_0_1_db(21) <= \<const0>\;
  twiddle_rsc_0_1_db(20) <= \<const0>\;
  twiddle_rsc_0_1_db(19) <= \<const0>\;
  twiddle_rsc_0_1_db(18) <= \<const0>\;
  twiddle_rsc_0_1_db(17) <= \<const0>\;
  twiddle_rsc_0_1_db(16) <= \<const0>\;
  twiddle_rsc_0_1_db(15) <= \<const0>\;
  twiddle_rsc_0_1_db(14) <= \<const0>\;
  twiddle_rsc_0_1_db(13) <= \<const0>\;
  twiddle_rsc_0_1_db(12) <= \<const0>\;
  twiddle_rsc_0_1_db(11) <= \<const0>\;
  twiddle_rsc_0_1_db(10) <= \<const0>\;
  twiddle_rsc_0_1_db(9) <= \<const0>\;
  twiddle_rsc_0_1_db(8) <= \<const0>\;
  twiddle_rsc_0_1_db(7) <= \<const0>\;
  twiddle_rsc_0_1_db(6) <= \<const0>\;
  twiddle_rsc_0_1_db(5) <= \<const0>\;
  twiddle_rsc_0_1_db(4) <= \<const0>\;
  twiddle_rsc_0_1_db(3) <= \<const0>\;
  twiddle_rsc_0_1_db(2) <= \<const0>\;
  twiddle_rsc_0_1_db(1) <= \<const0>\;
  twiddle_rsc_0_1_db(0) <= \<const0>\;
  twiddle_rsc_0_1_wea <= \<const0>\;
  twiddle_rsc_0_1_web <= \<const0>\;
  twiddle_rsc_0_2_adra(7 downto 0) <= \^twiddle_h_rsc_0_3_adra\(7 downto 0);
  twiddle_rsc_0_2_adrb(7) <= \<const0>\;
  twiddle_rsc_0_2_adrb(6) <= \<const0>\;
  twiddle_rsc_0_2_adrb(5) <= \<const0>\;
  twiddle_rsc_0_2_adrb(4) <= \<const0>\;
  twiddle_rsc_0_2_adrb(3) <= \<const0>\;
  twiddle_rsc_0_2_adrb(2) <= \<const0>\;
  twiddle_rsc_0_2_adrb(1) <= \<const0>\;
  twiddle_rsc_0_2_adrb(0) <= \<const0>\;
  twiddle_rsc_0_2_da(31) <= \<const0>\;
  twiddle_rsc_0_2_da(30) <= \<const0>\;
  twiddle_rsc_0_2_da(29) <= \<const0>\;
  twiddle_rsc_0_2_da(28) <= \<const0>\;
  twiddle_rsc_0_2_da(27) <= \<const0>\;
  twiddle_rsc_0_2_da(26) <= \<const0>\;
  twiddle_rsc_0_2_da(25) <= \<const0>\;
  twiddle_rsc_0_2_da(24) <= \<const0>\;
  twiddle_rsc_0_2_da(23) <= \<const0>\;
  twiddle_rsc_0_2_da(22) <= \<const0>\;
  twiddle_rsc_0_2_da(21) <= \<const0>\;
  twiddle_rsc_0_2_da(20) <= \<const0>\;
  twiddle_rsc_0_2_da(19) <= \<const0>\;
  twiddle_rsc_0_2_da(18) <= \<const0>\;
  twiddle_rsc_0_2_da(17) <= \<const0>\;
  twiddle_rsc_0_2_da(16) <= \<const0>\;
  twiddle_rsc_0_2_da(15) <= \<const0>\;
  twiddle_rsc_0_2_da(14) <= \<const0>\;
  twiddle_rsc_0_2_da(13) <= \<const0>\;
  twiddle_rsc_0_2_da(12) <= \<const0>\;
  twiddle_rsc_0_2_da(11) <= \<const0>\;
  twiddle_rsc_0_2_da(10) <= \<const0>\;
  twiddle_rsc_0_2_da(9) <= \<const0>\;
  twiddle_rsc_0_2_da(8) <= \<const0>\;
  twiddle_rsc_0_2_da(7) <= \<const0>\;
  twiddle_rsc_0_2_da(6) <= \<const0>\;
  twiddle_rsc_0_2_da(5) <= \<const0>\;
  twiddle_rsc_0_2_da(4) <= \<const0>\;
  twiddle_rsc_0_2_da(3) <= \<const0>\;
  twiddle_rsc_0_2_da(2) <= \<const0>\;
  twiddle_rsc_0_2_da(1) <= \<const0>\;
  twiddle_rsc_0_2_da(0) <= \<const0>\;
  twiddle_rsc_0_2_db(31) <= \<const0>\;
  twiddle_rsc_0_2_db(30) <= \<const0>\;
  twiddle_rsc_0_2_db(29) <= \<const0>\;
  twiddle_rsc_0_2_db(28) <= \<const0>\;
  twiddle_rsc_0_2_db(27) <= \<const0>\;
  twiddle_rsc_0_2_db(26) <= \<const0>\;
  twiddle_rsc_0_2_db(25) <= \<const0>\;
  twiddle_rsc_0_2_db(24) <= \<const0>\;
  twiddle_rsc_0_2_db(23) <= \<const0>\;
  twiddle_rsc_0_2_db(22) <= \<const0>\;
  twiddle_rsc_0_2_db(21) <= \<const0>\;
  twiddle_rsc_0_2_db(20) <= \<const0>\;
  twiddle_rsc_0_2_db(19) <= \<const0>\;
  twiddle_rsc_0_2_db(18) <= \<const0>\;
  twiddle_rsc_0_2_db(17) <= \<const0>\;
  twiddle_rsc_0_2_db(16) <= \<const0>\;
  twiddle_rsc_0_2_db(15) <= \<const0>\;
  twiddle_rsc_0_2_db(14) <= \<const0>\;
  twiddle_rsc_0_2_db(13) <= \<const0>\;
  twiddle_rsc_0_2_db(12) <= \<const0>\;
  twiddle_rsc_0_2_db(11) <= \<const0>\;
  twiddle_rsc_0_2_db(10) <= \<const0>\;
  twiddle_rsc_0_2_db(9) <= \<const0>\;
  twiddle_rsc_0_2_db(8) <= \<const0>\;
  twiddle_rsc_0_2_db(7) <= \<const0>\;
  twiddle_rsc_0_2_db(6) <= \<const0>\;
  twiddle_rsc_0_2_db(5) <= \<const0>\;
  twiddle_rsc_0_2_db(4) <= \<const0>\;
  twiddle_rsc_0_2_db(3) <= \<const0>\;
  twiddle_rsc_0_2_db(2) <= \<const0>\;
  twiddle_rsc_0_2_db(1) <= \<const0>\;
  twiddle_rsc_0_2_db(0) <= \<const0>\;
  twiddle_rsc_0_2_wea <= \<const0>\;
  twiddle_rsc_0_2_web <= \<const0>\;
  twiddle_rsc_0_3_adra(7 downto 0) <= \^twiddle_h_rsc_0_3_adra\(7 downto 0);
  twiddle_rsc_0_3_adrb(7) <= \<const0>\;
  twiddle_rsc_0_3_adrb(6) <= \<const0>\;
  twiddle_rsc_0_3_adrb(5) <= \<const0>\;
  twiddle_rsc_0_3_adrb(4) <= \<const0>\;
  twiddle_rsc_0_3_adrb(3) <= \<const0>\;
  twiddle_rsc_0_3_adrb(2) <= \<const0>\;
  twiddle_rsc_0_3_adrb(1) <= \<const0>\;
  twiddle_rsc_0_3_adrb(0) <= \<const0>\;
  twiddle_rsc_0_3_da(31) <= \<const0>\;
  twiddle_rsc_0_3_da(30) <= \<const0>\;
  twiddle_rsc_0_3_da(29) <= \<const0>\;
  twiddle_rsc_0_3_da(28) <= \<const0>\;
  twiddle_rsc_0_3_da(27) <= \<const0>\;
  twiddle_rsc_0_3_da(26) <= \<const0>\;
  twiddle_rsc_0_3_da(25) <= \<const0>\;
  twiddle_rsc_0_3_da(24) <= \<const0>\;
  twiddle_rsc_0_3_da(23) <= \<const0>\;
  twiddle_rsc_0_3_da(22) <= \<const0>\;
  twiddle_rsc_0_3_da(21) <= \<const0>\;
  twiddle_rsc_0_3_da(20) <= \<const0>\;
  twiddle_rsc_0_3_da(19) <= \<const0>\;
  twiddle_rsc_0_3_da(18) <= \<const0>\;
  twiddle_rsc_0_3_da(17) <= \<const0>\;
  twiddle_rsc_0_3_da(16) <= \<const0>\;
  twiddle_rsc_0_3_da(15) <= \<const0>\;
  twiddle_rsc_0_3_da(14) <= \<const0>\;
  twiddle_rsc_0_3_da(13) <= \<const0>\;
  twiddle_rsc_0_3_da(12) <= \<const0>\;
  twiddle_rsc_0_3_da(11) <= \<const0>\;
  twiddle_rsc_0_3_da(10) <= \<const0>\;
  twiddle_rsc_0_3_da(9) <= \<const0>\;
  twiddle_rsc_0_3_da(8) <= \<const0>\;
  twiddle_rsc_0_3_da(7) <= \<const0>\;
  twiddle_rsc_0_3_da(6) <= \<const0>\;
  twiddle_rsc_0_3_da(5) <= \<const0>\;
  twiddle_rsc_0_3_da(4) <= \<const0>\;
  twiddle_rsc_0_3_da(3) <= \<const0>\;
  twiddle_rsc_0_3_da(2) <= \<const0>\;
  twiddle_rsc_0_3_da(1) <= \<const0>\;
  twiddle_rsc_0_3_da(0) <= \<const0>\;
  twiddle_rsc_0_3_db(31) <= \<const0>\;
  twiddle_rsc_0_3_db(30) <= \<const0>\;
  twiddle_rsc_0_3_db(29) <= \<const0>\;
  twiddle_rsc_0_3_db(28) <= \<const0>\;
  twiddle_rsc_0_3_db(27) <= \<const0>\;
  twiddle_rsc_0_3_db(26) <= \<const0>\;
  twiddle_rsc_0_3_db(25) <= \<const0>\;
  twiddle_rsc_0_3_db(24) <= \<const0>\;
  twiddle_rsc_0_3_db(23) <= \<const0>\;
  twiddle_rsc_0_3_db(22) <= \<const0>\;
  twiddle_rsc_0_3_db(21) <= \<const0>\;
  twiddle_rsc_0_3_db(20) <= \<const0>\;
  twiddle_rsc_0_3_db(19) <= \<const0>\;
  twiddle_rsc_0_3_db(18) <= \<const0>\;
  twiddle_rsc_0_3_db(17) <= \<const0>\;
  twiddle_rsc_0_3_db(16) <= \<const0>\;
  twiddle_rsc_0_3_db(15) <= \<const0>\;
  twiddle_rsc_0_3_db(14) <= \<const0>\;
  twiddle_rsc_0_3_db(13) <= \<const0>\;
  twiddle_rsc_0_3_db(12) <= \<const0>\;
  twiddle_rsc_0_3_db(11) <= \<const0>\;
  twiddle_rsc_0_3_db(10) <= \<const0>\;
  twiddle_rsc_0_3_db(9) <= \<const0>\;
  twiddle_rsc_0_3_db(8) <= \<const0>\;
  twiddle_rsc_0_3_db(7) <= \<const0>\;
  twiddle_rsc_0_3_db(6) <= \<const0>\;
  twiddle_rsc_0_3_db(5) <= \<const0>\;
  twiddle_rsc_0_3_db(4) <= \<const0>\;
  twiddle_rsc_0_3_db(3) <= \<const0>\;
  twiddle_rsc_0_3_db(2) <= \<const0>\;
  twiddle_rsc_0_3_db(1) <= \<const0>\;
  twiddle_rsc_0_3_db(0) <= \<const0>\;
  twiddle_rsc_0_3_wea <= \<const0>\;
  twiddle_rsc_0_3_web <= \<const0>\;
  twiddle_rsc_triosy_0_0_lz <= \^vec_rsc_triosy_0_0_lz\;
  twiddle_rsc_triosy_0_1_lz <= \^vec_rsc_triosy_0_0_lz\;
  twiddle_rsc_triosy_0_2_lz <= \^vec_rsc_triosy_0_0_lz\;
  twiddle_rsc_triosy_0_3_lz <= \^vec_rsc_triosy_0_0_lz\;
  vec_rsc_0_0_adr(6 downto 0) <= \^vec_rsc_0_7_adr\(6 downto 0);
  vec_rsc_0_0_d(31 downto 0) <= \^vec_rsc_0_7_d\(31 downto 0);
  vec_rsc_0_1_adr(6 downto 0) <= \^vec_rsc_0_7_adr\(6 downto 0);
  vec_rsc_0_1_d(31 downto 0) <= \^vec_rsc_0_7_d\(31 downto 0);
  vec_rsc_0_2_adr(6 downto 0) <= \^vec_rsc_0_7_adr\(6 downto 0);
  vec_rsc_0_2_d(31 downto 0) <= \^vec_rsc_0_7_d\(31 downto 0);
  vec_rsc_0_3_adr(6 downto 0) <= \^vec_rsc_0_7_adr\(6 downto 0);
  vec_rsc_0_3_d(31 downto 0) <= \^vec_rsc_0_7_d\(31 downto 0);
  vec_rsc_0_4_adr(6 downto 0) <= \^vec_rsc_0_7_adr\(6 downto 0);
  vec_rsc_0_4_d(31 downto 0) <= \^vec_rsc_0_7_d\(31 downto 0);
  vec_rsc_0_5_adr(6 downto 0) <= \^vec_rsc_0_7_adr\(6 downto 0);
  vec_rsc_0_5_d(31 downto 0) <= \^vec_rsc_0_7_d\(31 downto 0);
  vec_rsc_0_6_adr(6 downto 0) <= \^vec_rsc_0_7_adr\(6 downto 0);
  vec_rsc_0_6_d(31 downto 0) <= \^vec_rsc_0_7_d\(31 downto 0);
  vec_rsc_0_7_adr(6 downto 0) <= \^vec_rsc_0_7_adr\(6 downto 0);
  vec_rsc_0_7_d(31 downto 0) <= \^vec_rsc_0_7_d\(31 downto 0);
  vec_rsc_triosy_0_0_lz <= \^vec_rsc_triosy_0_0_lz\;
  vec_rsc_triosy_0_1_lz <= \^vec_rsc_triosy_0_0_lz\;
  vec_rsc_triosy_0_2_lz <= \^vec_rsc_triosy_0_0_lz\;
  vec_rsc_triosy_0_3_lz <= \^vec_rsc_triosy_0_0_lz\;
  vec_rsc_triosy_0_4_lz <= \^vec_rsc_triosy_0_0_lz\;
  vec_rsc_triosy_0_5_lz <= \^vec_rsc_triosy_0_0_lz\;
  vec_rsc_triosy_0_6_lz <= \^vec_rsc_triosy_0_0_lz\;
  vec_rsc_triosy_0_7_lz <= \^vec_rsc_triosy_0_0_lz\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp
     port map (
      clk => clk,
      complete_rsc_vzout => complete_rsc_vzout,
      p_rsc_dat(31 downto 0) => p_rsc_dat(31 downto 0),
      reg_complete_rsci_oswt_cse_reg => complete_rsc_lzout,
      rst => rst,
      run_rsc_lzin => run_rsc_lzin,
      run_rsc_vzin => run_rsc_vzin,
      twiddle_h_rsc_0_0_qa(31 downto 0) => twiddle_h_rsc_0_0_qa(31 downto 0),
      twiddle_h_rsc_0_1_qa(31 downto 0) => twiddle_h_rsc_0_1_qa(31 downto 0),
      twiddle_h_rsc_0_2_qa(31 downto 0) => twiddle_h_rsc_0_2_qa(31 downto 0),
      twiddle_h_rsc_0_3_adra(7 downto 0) => \^twiddle_h_rsc_0_3_adra\(7 downto 0),
      twiddle_h_rsc_0_3_qa(31 downto 0) => twiddle_h_rsc_0_3_qa(31 downto 0),
      twiddle_rsc_0_0_qa(31 downto 0) => twiddle_rsc_0_0_qa(31 downto 0),
      twiddle_rsc_0_1_qa(31 downto 0) => twiddle_rsc_0_1_qa(31 downto 0),
      twiddle_rsc_0_2_qa(31 downto 0) => twiddle_rsc_0_2_qa(31 downto 0),
      twiddle_rsc_0_3_qa(31 downto 0) => twiddle_rsc_0_3_qa(31 downto 0),
      vec_rsc_0_0_q(31 downto 0) => vec_rsc_0_0_q(31 downto 0),
      vec_rsc_0_0_we => vec_rsc_0_0_we,
      vec_rsc_0_1_q(31 downto 0) => vec_rsc_0_1_q(31 downto 0),
      vec_rsc_0_1_we => vec_rsc_0_1_we,
      vec_rsc_0_2_q(31 downto 0) => vec_rsc_0_2_q(31 downto 0),
      vec_rsc_0_2_we => vec_rsc_0_2_we,
      vec_rsc_0_3_q(31 downto 0) => vec_rsc_0_3_q(31 downto 0),
      vec_rsc_0_3_we => vec_rsc_0_3_we,
      vec_rsc_0_4_q(31 downto 0) => vec_rsc_0_4_q(31 downto 0),
      vec_rsc_0_4_we => vec_rsc_0_4_we,
      vec_rsc_0_5_q(31 downto 0) => vec_rsc_0_5_q(31 downto 0),
      vec_rsc_0_5_we => vec_rsc_0_5_we,
      vec_rsc_0_6_q(31 downto 0) => vec_rsc_0_6_q(31 downto 0),
      vec_rsc_0_6_we => vec_rsc_0_6_we,
      vec_rsc_0_7_adr(6 downto 0) => \^vec_rsc_0_7_adr\(6 downto 0),
      vec_rsc_0_7_d(31 downto 0) => \^vec_rsc_0_7_d\(31 downto 0),
      vec_rsc_0_7_q(31 downto 0) => vec_rsc_0_7_q(31 downto 0),
      vec_rsc_0_7_we => vec_rsc_0_7_we,
      vec_rsc_triosy_0_0_lz => \^vec_rsc_triosy_0_0_lz\
    );
end STRUCTURE;
