READY QUEUE 1:

READY QUEUE 2:
PCB: 1793 from file: flags with priority 16 and size 1083
---------------------------
PCB: 3841 from file: noop with priority 31 and size 571
---------------------------
PCB: 1537 from file: sfull with priority 22 and size 677
---------------------------

READY QUEUE 1:
PCB: 4609 from file: p5 with priority 2 and size 156
---------------------------

READY QUEUE 2:
PCB: 1793 from file: flags with priority 16 and size 1083
---------------------------
PCB: 3841 from file: noop with priority 31 and size 571
---------------------------
PCB: 1537 from file: sfull with priority 22 and size 677
---------------------------

PRIORITY SCHEDULING: 

--------------------------------------------------   RUNNING NOW: p5  ---------------------------------------------------

----------------INSTRUCTION 1 --------------

Register Immediate Instruction
Immediate: 67

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 67
Code Counter [3]: 0
Data Base [4]: 68
Data Limit [5]: 97
Data Counter [6]: 0
Stack Base [7]: 98
Stack Counter [8]: 98
Stack Limit [9]: 147
Program Counter [10]: 67
Instruction Register [11]: 59

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

ROUND ROBIN SCHEDULING: 

--------------------------------------------------   RUNNING NOW: flags  ---------------------------------------------------

----------------INSTRUCTION 1 --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 4
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

--------------------------------------------------   RUNNING NOW: noop  ---------------------------------------------------

----------------INSTRUCTION 1 --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 1
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

--------------------------------------------------   RUNNING NOW: sfull  ---------------------------------------------------

----------------INSTRUCTION 1 --------------

Single Operand Instruction
Register: 0

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 620
Stack Limit [9]: 668
Program Counter [10]: 2
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

--------------------------------------------------   RUNNING NOW: flags  ---------------------------------------------------

----------------INSTRUCTION 2 --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 8
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

Process currently running: PCB: 1793 from file: flags with priority 16 and size 1083READY QUEUE 1:
PCB: 4609 from file: p5 with priority 2 and size 156
---------------------------

READY QUEUE 2:
PCB: 3841 from file: noop with priority 31 and size 571
---------------------------
PCB: 1537 from file: sfull with priority 22 and size 677
---------------------------

--------------------------------------------------   RUNNING NOW: flags  ---------------------------------------------------

----------------INSTRUCTION 1  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 12
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 2  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 16
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 3  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 20
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 4  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 24
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 5  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 28
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 6  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 32
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 7  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 36
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 8  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 40
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 9  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 44
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 10  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 48
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 11  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 52
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 12  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 56
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 13  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -3599
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 60
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 14  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -3599
Register R 15: -3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 64
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 15  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: -3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 67
Instruction Register [11]: 23

Flag registers: 
0, 0, 0, 0, 1, 0, 0, 1, 

----------------INSTRUCTION 16  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 70
Instruction Register [11]: 25

Flag registers: 
0, 0, 0, 0, 1, 0, 0, 1, 

----------------INSTRUCTION 17  --------------

Single Operand Instruction
Register: 1

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 72
Instruction Register [11]: 116

Flag registers: 
0, 0, 0, 0, 1, 0, 0, 1, 

----------------INSTRUCTION 18  --------------

Single Operand Instruction
Register: 2

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 74
Instruction Register [11]: 115

Flag registers: 
0, 0, 0, 0, 1, 0, 0, 1, 

----------------INSTRUCTION 19  --------------

Single Operand Instruction
Register: 3

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 76
Instruction Register [11]: 114

Flag registers: 
0, 0, 0, 0, 1, 0, 0, 1, 

----------------INSTRUCTION 20  --------------

Single Operand Instruction
Register: 4

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 78
Instruction Register [11]: 113

Flag registers: 
0, 0, 0, 0, 1, 0, 0, 1, 

----------------INSTRUCTION 21  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 81
Instruction Register [11]: 24

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 22  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 85
Instruction Register [11]: 53

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 23  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 88
Instruction Register [11]: 23

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 24  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 89
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 25  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 90
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 26  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 91
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 27  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 92
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 28  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 93
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 29  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 94
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 30  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 95
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 31  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 96
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 32  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 97
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 33  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 98
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 34  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 99
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 35  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 100
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 36  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 101
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 37  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 102
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 38  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 103
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 39  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 104
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 40  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 105
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 41  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 106
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 42  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 107
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 43  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 108
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 44  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 109
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 45  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 110
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 46  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 111
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 47  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 112
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 48  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 113
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 49  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 114
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 50  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 115
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 51  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 116
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 52  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 117
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 53  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 118
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 54  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 119
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 55  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 120
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 56  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 121
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 57  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 122
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 58  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 123
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 59  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 124
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 60  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 125
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 61  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 126
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 62  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 127
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 63  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 128
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 64  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 129
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 65  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 130
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 66  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 131
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 67  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 132
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 68  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 133
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 69  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 134
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 70  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 135
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 71  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 136
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 72  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 137
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 73  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 138
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 74  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 139
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 75  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 140
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 76  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 141
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 77  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 142
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 78  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 143
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 79  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 144
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 80  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 145
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 81  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 146
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 82  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 147
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 83  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 148
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 84  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 149
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 85  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 150
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 86  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 151
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 87  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 152
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 88  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 153
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 89  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 154
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 90  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 155
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 91  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 156
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 92  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 157
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 93  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 158
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 94  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 159
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 95  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 160
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 96  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 161
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 97  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 162
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 98  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 163
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 99  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 164
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 100  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 165
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 101  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 166
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 102  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 167
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 103  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 168
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 104  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 169
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 105  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 170
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 106  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 171
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 107  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 172
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 108  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 173
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 109  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 174
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 110  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 175
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 111  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 176
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 112  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 177
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 113  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 178
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 114  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 179
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 115  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 180
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 116  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 181
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 117  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 182
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 118  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 183
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 119  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 184
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 120  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 185
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 121  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 186
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 122  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 187
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 123  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 188
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 124  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 189
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 125  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 190
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 126  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 191
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 127  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 192
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 128  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 193
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 129  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 194
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 130  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 195
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 131  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 196
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 132  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 197
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 133  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 198
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 134  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 199
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 135  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 200
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 136  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 201
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 137  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 202
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 138  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 203
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 139  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 204
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 140  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 205
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 141  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 206
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 142  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 207
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 143  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 208
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 144  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 209
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 145  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 210
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 146  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 211
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 147  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 212
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 148  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 213
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 149  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 214
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 150  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 215
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 151  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 216
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 152  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 217
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 153  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 218
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 154  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 219
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 155  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 220
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 156  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 221
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 157  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 222
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 158  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 223
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 159  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 224
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 160  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 225
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 161  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 226
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 162  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 227
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 163  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 228
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 164  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 229
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 165  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 230
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 166  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 231
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 167  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 232
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 168  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 233
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 169  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 234
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 170  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 235
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 171  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 236
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 172  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 237
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 173  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 238
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 174  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 239
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 175  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 240
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 176  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 241
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 177  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 242
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 178  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 243
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 179  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 244
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 180  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 245
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 181  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 246
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 182  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 247
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 183  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 248
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 184  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 249
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 185  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 250
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 186  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 251
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 187  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 252
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 188  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 253
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 189  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 254
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 190  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 255
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 191  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 256
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 192  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 257
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 193  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 258
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 194  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 259
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 195  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 260
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 196  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 261
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 197  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 262
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 198  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 263
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 199  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 264
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 200  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 265
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 201  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 266
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 202  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 267
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 203  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 268
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 204  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 269
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 205  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 270
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 206  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 271
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 207  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 272
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 208  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 273
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 209  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 274
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 210  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 275
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 211  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 276
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 212  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 277
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 213  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 278
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 214  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 279
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 215  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 280
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 216  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 281
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 217  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 282
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 218  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 283
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 219  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 284
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 220  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 285
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 221  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 286
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 222  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 287
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 223  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 288
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 224  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 289
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 225  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 290
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 226  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 291
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 227  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 292
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 228  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 293
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 229  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 294
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 230  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 295
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 231  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 296
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 232  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 297
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 233  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 298
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 234  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 299
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 235  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 300
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 236  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 301
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 237  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 302
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 238  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 303
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 239  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 304
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 240  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 305
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 241  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 306
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 242  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 307
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 243  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 308
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 244  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 309
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 245  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 310
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 246  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 311
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 247  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 312
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 248  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 313
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 249  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 314
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 250  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 315
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 251  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 316
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 252  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 317
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 253  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 318
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 254  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 319
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 255  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 320
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 256  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 321
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 257  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 322
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 258  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 323
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 259  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 324
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 260  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 325
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 261  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 326
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 262  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 327
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 263  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 328
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 264  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 329
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 265  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 330
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 266  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 331
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 267  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 332
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 268  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 333
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 269  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 334
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 270  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 335
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 271  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 336
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 272  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 337
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 273  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 338
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 274  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 339
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 275  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 340
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 276  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 341
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 277  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 342
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 278  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 343
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 279  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 344
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 280  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 345
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 281  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 346
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 282  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 347
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 283  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 348
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 284  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 349
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 285  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 350
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 286  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 351
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 287  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 352
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 288  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 353
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 289  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 354
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 290  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 355
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 291  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 356
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 292  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 357
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 293  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 358
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 294  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 359
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 295  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 360
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 296  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 361
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 297  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 362
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 298  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 363
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 299  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 364
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 300  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 365
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 301  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 366
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 302  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 367
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 303  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 368
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 304  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 369
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 305  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 370
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 306  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 371
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 307  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 372
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 308  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 373
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 309  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 374
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 310  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 375
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 311  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 376
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 312  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 377
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 313  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 378
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 314  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 379
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 315  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 380
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 316  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 381
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 317  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 382
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 318  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 383
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 319  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 384
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 320  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 385
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 321  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 386
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 322  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 387
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 323  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 388
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 324  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 389
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 325  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 390
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 326  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 391
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 327  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 392
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 328  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 393
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 329  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 394
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 330  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 395
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 331  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 396
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 332  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 397
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 333  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 398
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 334  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 399
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 335  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 400
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 336  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 401
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 337  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 402
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 338  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 403
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 339  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 404
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 340  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 405
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 341  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 406
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 342  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 407
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 343  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 408
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 344  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 409
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 345  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 410
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 346  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 411
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 347  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 412
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 348  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 413
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 349  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 414
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 350  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 415
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 351  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 416
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 352  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 417
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 353  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 418
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 354  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 419
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 355  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 420
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 356  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 421
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 357  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 422
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 358  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 423
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 359  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 424
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 360  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 425
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 361  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 426
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 362  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 427
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 363  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 428
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 364  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 429
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 365  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 430
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 366  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 431
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 367  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 432
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 368  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 433
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 369  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 434
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 370  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 435
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 371  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 436
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 372  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 437
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 373  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 438
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 374  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 439
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 375  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 440
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 376  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 441
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 377  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 442
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 378  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 443
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 379  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 444
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 380  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 445
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 381  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 446
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 382  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 447
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 383  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 448
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 384  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 449
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 385  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 450
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 386  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 451
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 387  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 452
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 388  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 453
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 389  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 454
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 390  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 455
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 391  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 456
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 392  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 457
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 393  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 458
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 394  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 459
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 395  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 460
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 396  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 461
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 397  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 462
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 398  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 463
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 399  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 464
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 400  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 465
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 401  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 466
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 402  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 467
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 403  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 468
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 404  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 469
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 405  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 470
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 406  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 471
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 407  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 472
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 408  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 473
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 409  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 474
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 410  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 475
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 411  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 476
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 412  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 477
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 413  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 478
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 414  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 479
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 415  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 480
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 416  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 481
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 417  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 482
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 418  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 483
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 419  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 484
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 420  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 485
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 421  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 486
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 422  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 487
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 423  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 488
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 424  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 489
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 425  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 490
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 426  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 491
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 427  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 492
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 428  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 493
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 429  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 494
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 430  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 495
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 431  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 496
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 432  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 497
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 433  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 498
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 434  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 499
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 435  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 500
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 436  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 501
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 437  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 502
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 438  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 503
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 439  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 504
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 440  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 505
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 441  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 506
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 442  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 507
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 443  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 508
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 444  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: There is no process currently running
READY QUEUE 1:
PCB: 4609 from file: p5 with priority 2 and size 156
---------------------------

READY QUEUE 2:
PCB: 1793 from file: flags with priority 16 and size 1083
---------------------------
PCB: 3841 from file: noop with priority 31 and size 571
---------------------------
PCB: 1537 from file: sfull with priority 22 and size 677
---------------------------

PRIORITY SCHEDULING: 

--------------------------------------------------   RUNNING NOW: p5  ---------------------------------------------------

----------------INSTRUCTION 1 --------------

Register Immediate Instruction
Immediate: 67

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 67
Code Counter [3]: 0
Data Base [4]: 68
Data Limit [5]: 97
Data Counter [6]: 0
Stack Base [7]: 98
Stack Counter [8]: 98
Stack Limit [9]: 147
Program Counter [10]: 67
Instruction Register [11]: 59

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

ROUND ROBIN SCHEDULING: 

--------------------------------------------------   RUNNING NOW: flags  ---------------------------------------------------

----------------INSTRUCTION 1 --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 4
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

--------------------------------------------------   RUNNING NOW: noop  ---------------------------------------------------

----------------INSTRUCTION 1 --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 1
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

--------------------------------------------------   RUNNING NOW: sfull  ---------------------------------------------------

----------------INSTRUCTION 1 --------------

Single Operand Instruction
Register: 0

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 620
Stack Limit [9]: 668
Program Counter [10]: 2
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

Process with ID 1418374981374 is not loaded
--------------------------------------------------   RUNNING NOW: flags  ---------------------------------------------------

----------------INSTRUCTION 2 --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 8
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

--------------------------------------------------   RUNNING NOW: flags  ---------------------------------------------------

----------------INSTRUCTION 1  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 12
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 2  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 16
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 3  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 20
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 4  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 24
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 5  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 28
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 6  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 32
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 7  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 36
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 8  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 40
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 9  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 44
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 10  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 48
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 11  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 52
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 12  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 56
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 13  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -3599
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 60
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 14  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -3599
Register R 15: -3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 64
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 15  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: -3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 67
Instruction Register [11]: 23

Flag registers: 
0, 0, 0, 0, 1, 0, 0, 1, 

----------------INSTRUCTION 16  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 70
Instruction Register [11]: 25

Flag registers: 
0, 0, 0, 0, 1, 0, 0, 1, 

----------------INSTRUCTION 17  --------------

Single Operand Instruction
Register: 1

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 72
Instruction Register [11]: 116

Flag registers: 
0, 0, 0, 0, 1, 0, 0, 1, 

----------------INSTRUCTION 18  --------------

Single Operand Instruction
Register: 2

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 74
Instruction Register [11]: 115

Flag registers: 
0, 0, 0, 0, 1, 0, 0, 1, 

----------------INSTRUCTION 19  --------------

Single Operand Instruction
Register: 3

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 76
Instruction Register [11]: 114

Flag registers: 
0, 0, 0, 0, 1, 0, 0, 1, 

----------------INSTRUCTION 20  --------------

Single Operand Instruction
Register: 4

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 78
Instruction Register [11]: 113

Flag registers: 
0, 0, 0, 0, 1, 0, 0, 1, 

----------------INSTRUCTION 21  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 81
Instruction Register [11]: 24

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 22  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 85
Instruction Register [11]: 53

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 23  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 88
Instruction Register [11]: 23

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 24  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 89
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 25  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 90
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 26  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 91
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 27  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 92
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 28  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 93
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 29  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 94
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 30  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 95
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 31  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 96
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 32  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 97
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 33  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 98
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 34  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 99
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 35  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 100
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 36  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 101
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 37  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 102
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 38  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 103
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 39  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 104
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 40  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 105
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 41  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 106
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 42  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 107
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 43  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 108
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 44  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 109
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 45  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 110
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 46  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 111
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 47  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 112
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 48  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 113
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 49  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 114
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 50  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 115
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 51  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 116
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 52  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 117
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 53  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 118
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 54  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 119
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 55  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 120
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 56  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 121
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 57  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 122
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 58  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 123
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 59  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 124
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 60  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 125
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 61  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 126
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 62  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 127
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 63  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 128
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 64  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 129
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 65  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 130
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 66  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 131
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 67  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 132
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 68  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 133
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 69  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 134
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 70  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 135
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 71  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 136
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 72  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 137
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 73  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 138
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 74  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 139
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 75  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 140
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 76  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 141
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 77  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 142
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 78  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 143
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 79  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 144
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 80  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 145
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 81  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 146
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 82  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 147
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 83  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 148
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 84  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 149
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 85  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 150
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 86  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 151
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 87  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 152
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 88  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 153
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 89  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 154
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 90  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 155
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 91  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 156
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 92  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 157
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 93  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 158
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 94  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 159
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 95  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 160
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 96  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 161
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 97  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 162
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 98  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 163
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 99  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 164
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 100  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 165
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 101  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 166
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 102  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 167
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 103  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 168
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 104  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 169
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 105  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 170
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 106  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 171
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 107  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 172
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 108  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 173
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 109  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 174
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 110  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 175
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 111  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 176
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 112  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 177
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 113  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 178
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 114  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 179
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 115  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 180
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 116  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 181
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 117  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 182
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 118  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 183
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 119  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 184
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 120  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 185
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 121  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 186
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 122  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 187
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 123  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 188
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 124  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 189
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 125  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 190
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 126  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 191
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 127  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 192
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 128  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 193
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 129  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 194
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 130  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 195
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 131  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 196
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 132  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 197
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 133  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 198
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 134  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 199
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 135  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 200
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 136  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 201
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 137  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 202
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 138  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 203
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 139  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 204
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 140  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 205
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 141  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 206
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 142  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 207
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 143  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 208
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 144  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 209
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 145  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 210
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 146  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 211
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 147  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 212
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 148  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 213
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 149  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 214
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 150  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 215
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 151  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 216
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 152  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 217
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 153  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 218
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 154  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 219
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 155  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 220
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 156  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 221
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 157  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 222
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 158  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 223
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 159  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 224
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 160  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 225
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 161  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 226
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 162  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 227
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 163  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 228
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 164  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 229
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 165  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 230
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 166  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 231
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 167  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 232
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 168  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 233
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 169  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 234
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 170  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 235
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 171  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 236
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 172  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 237
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 173  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 238
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 174  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 239
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 175  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 240
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 176  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 241
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 177  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 242
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 178  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 243
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 179  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 244
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 180  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 245
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 181  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 246
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 182  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 247
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 183  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 248
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 184  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 249
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 185  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 250
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 186  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 251
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 187  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 252
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 188  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 253
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 189  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 254
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 190  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 255
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 191  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 256
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 192  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 257
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 193  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 258
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 194  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 259
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 195  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 260
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 196  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 261
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 197  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 262
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 198  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 263
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 199  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 264
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 200  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 265
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 201  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 266
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 202  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 267
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 203  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 268
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 204  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 269
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 205  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 270
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 206  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 271
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 207  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 272
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 208  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 273
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 209  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 274
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 210  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 275
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 211  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 276
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 212  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 277
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 213  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 278
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 214  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 279
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 215  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 280
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 216  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 281
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 217  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 282
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 218  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 283
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 219  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 284
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 220  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 285
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 221  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 286
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 222  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 287
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 223  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 288
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 224  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 289
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 225  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 290
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 226  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 291
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 227  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 292
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 228  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 293
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 229  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 294
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 230  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 295
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 231  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 296
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 232  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 297
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 233  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 298
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 234  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 299
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 235  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 300
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 236  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 301
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 237  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 302
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 238  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 303
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 239  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 304
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 240  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 305
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 241  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 306
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 242  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 307
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 243  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 308
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 244  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 309
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 245  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 310
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 246  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 311
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 247  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 312
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 248  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 313
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 249  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 314
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 250  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 315
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 251  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 316
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 252  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 317
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 253  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 318
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 254  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 319
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 255  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 320
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 256  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 321
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 257  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 322
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 258  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 323
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 259  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 324
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 260  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 325
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 261  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 326
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 262  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 327
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 263  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 328
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 264  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 329
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 265  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 330
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 266  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 331
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 267  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 332
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 268  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 333
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 269  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 334
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 270  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 335
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 271  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 336
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 272  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 337
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 273  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 338
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 274  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 339
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 275  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 340
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 276  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 341
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 277  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 342
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 278  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 343
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 279  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 344
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 280  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 345
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 281  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 346
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 282  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 347
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 283  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 348
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 284  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 349
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 285  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 350
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 286  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 351
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 287  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 352
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 288  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 353
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 289  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 354
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 290  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 355
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 291  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 356
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 292  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 357
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 293  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 358
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 294  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 359
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 295  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 360
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 296  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 361
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 297  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 362
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 298  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 363
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 299  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 364
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 300  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 365
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 301  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 366
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 302  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 367
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 303  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 368
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 304  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 369
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 305  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 370
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 306  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 371
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 307  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 372
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 308  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 373
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 309  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 374
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 310  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 375
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 311  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 376
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 312  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 377
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 313  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 378
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 314  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 379
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 315  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 380
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 316  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 381
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 317  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 382
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 318  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 383
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 319  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 384
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 320  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 385
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 321  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 386
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 322  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 387
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 323  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 388
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 324  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 389
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 325  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 390
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 326  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 391
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 327  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 392
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 328  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 393
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 329  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 394
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 330  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 395
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 331  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 396
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 332  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 397
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 333  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 398
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 334  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 399
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 335  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 400
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 336  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 401
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 337  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 402
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 338  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 403
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 339  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 404
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 340  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 405
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 341  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 406
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 342  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 407
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 343  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 408
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 344  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 409
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 345  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 410
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 346  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 411
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 347  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 412
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 348  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 413
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 349  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 414
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 350  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 415
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 351  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 416
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 352  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 417
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 353  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 418
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 354  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 419
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 355  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 420
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 356  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 421
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 357  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 422
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 358  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 423
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 359  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 424
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 360  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 425
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 361  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 426
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 362  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 427
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 363  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 428
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 364  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 429
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 365  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 430
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 366  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 431
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 367  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 432
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 368  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 433
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 369  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 434
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 370  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 435
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 371  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 436
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 372  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 437
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 373  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 438
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 374  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 439
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 375  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 440
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 376  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 441
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 377  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 442
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 378  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 443
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 379  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 444
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 380  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 445
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 381  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 446
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 382  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 447
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 383  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 448
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 384  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 449
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 385  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 450
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 386  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 451
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 387  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 452
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 388  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 453
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 389  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 454
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 390  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 455
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 391  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 456
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 392  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 457
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 393  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 458
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 394  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 459
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 395  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 460
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 396  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 461
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 397  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 462
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 398  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 463
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 399  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 464
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 400  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 465
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 401  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 466
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 402  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 467
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 403  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 468
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 404  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 469
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 405  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 470
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 406  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 471
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 407  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 472
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 408  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 473
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 409  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 474
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 410  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 475
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 411  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 476
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 412  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 477
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 413  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 478
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 414  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 479
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 415  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 480
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 416  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 481
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 417  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 482
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 418  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 483
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 419  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 484
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 420  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 485
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 421  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 486
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 422  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 487
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 423  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 488
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 424  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 489
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 425  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 490
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 426  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 491
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 427  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 492
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 428  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 493
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 429  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 494
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 430  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 495
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 431  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 496
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 432  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 497
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 433  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 498
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 434  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 499
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 435  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 500
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 436  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 501
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 437  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 502
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 438  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 503
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 439  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 504
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 440  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 505
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 441  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 506
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 442  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 507
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 443  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 508
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 444  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 509
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 445  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
RegisteREADY QUEUE 1:
PCB: 4609 from file: p5 with priority 2 and size 156
---------------------------

READY QUEUE 2:
PCB: 1793 from file: flags with priority 16 and size 1083
---------------------------
PCB: 3841 from file: noop with priority 31 and size 571
---------------------------
PCB: 1537 from file: sfull with priority 22 and size 677
---------------------------

--------------------------------------------------   RUNNING NOW: noop  ---------------------------------------------------

----------------INSTRUCTION 1  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 1
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 2  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 2
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 3  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 3
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 4  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 4
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 5  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 5
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 6  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 6
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 7  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 7
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 8  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 8
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 9  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 9
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 10  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 10
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 11  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 11
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 12  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 12
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 13  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 13
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 14  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 14
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 15  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 15
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 16  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 16
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 17  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 17
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 18  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 18
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 19  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 19
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 20  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 20
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 21  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 21
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 22  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 22
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 23  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 23
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 24  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 24
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 25  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 25
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 26  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 26
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 27  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 27
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 28  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 28
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 29  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 29
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 30  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 30
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 31  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 31
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 32  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 32
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 33  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 33
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 34  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 34
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 35  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 35
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 36  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 36
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 37  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 37
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 38  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 38
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 39  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 39
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 40  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 40
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 41  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 41
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 42  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 42
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 43  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 43
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 44  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 44
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 45  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 45
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 46  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 46
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 47  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 47
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 48  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 48
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 49  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 49
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 50  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 50
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 51  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 51
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 52  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 52
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 53  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 53
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 54  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 54
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 55  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 55
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 56  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 56
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 57  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 57
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 58  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 58
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 59  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 59
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 60  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 60
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 61  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 61
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 62  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 62
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 63  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 63
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 64  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 64
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 65  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 65
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 66  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 66
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 67  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 67
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 68  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 68
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 69  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 69
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 70  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 70
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 71  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 71
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 72  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 72
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 73  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 73
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 74  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 74
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 75  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 75
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 76  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 76
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 77  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 77
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 78  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 78
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 79  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 79
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 80  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 80
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 81  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 81
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 82  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 82
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 83  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 83
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 84  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 84
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 85  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 85
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 86  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 86
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 87  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 87
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 88  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 88
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 89  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 89
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 90  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 90
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 91  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 91
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 92  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 92
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 93  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 93
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 94  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 94
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 95  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 95
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 96  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 96
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 97  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 97
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 98  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 98
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 99  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 99
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 100  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 100
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 101  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 101
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 102  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 102
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 103  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 103
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 104  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 104
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 105  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 105
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 106  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 106
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 107  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 107
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 108  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 108
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 109  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 109
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 110  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 110
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 111  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 111
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 112  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 112
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 113  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 113
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 114  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 114
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 115  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 115
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 116  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 116
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 117  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 117
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 118  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 118
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 119  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 119
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 120  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 120
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 121  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 121
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 122  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 122
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 123  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 123
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 124  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 124
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 125  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 125
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 126  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 126
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 127  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 127
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 128  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 128
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 129  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 129
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 130  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 130
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 131  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 131
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 132  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 132
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 133  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 133
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 134  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 134
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 135  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 135
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 136  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 136
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 137  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 137
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 138  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 138
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 139  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 139
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 140  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 140
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 141  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 141
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 142  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 142
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 143  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 143
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 144  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 144
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 145  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 145
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 146  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 146
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 147  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 147
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 148  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 148
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 149  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 149
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 150  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 150
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 151  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 151
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 152  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 152
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 153  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 153
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 154  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 154
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 155  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 155
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 156  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 156
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 157  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 157
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 158  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 158
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 159  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 159
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 160  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 160
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 161  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 161
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 162  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 162
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 163  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 163
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 164  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 164
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 165  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 165
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 166  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 166
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 167  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 167
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 168  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 168
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 169  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 169
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 170  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 170
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 171  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 171
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 172  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 172
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 173  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 173
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 174  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 174
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 175  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 175
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 176  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 176
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 177  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 177
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 178  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 178
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 179  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 179
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 180  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 180
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 181  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 181
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 182  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 182
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 183  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 183
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 184  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 184
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 185  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 185
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 186  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 186
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 187  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 187
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 188  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 188
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 189  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 189
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 190  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 190
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 191  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 191
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 192  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 192
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 193  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 193
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 194  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 194
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 195  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 195
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 196  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 196
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 197  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 197
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 198  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 198
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 199  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 199
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 200  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 200
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 201  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 201
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 202  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 202
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 203  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 203
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 204  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 204
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 205  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 205
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 206  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 206
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 207  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 207
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 208  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 208
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 209  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 209
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 210  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 210
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 211  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 211
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 212  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 212
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 213  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 213
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 214  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 214
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 215  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 215
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 216  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 216
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 217  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 217
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 218  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 218
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 219  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 219
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 220  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 220
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 221  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 221
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 222  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 222
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 223  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 223
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 224  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 224
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 225  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 225
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 226  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 226
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 227  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 227
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 228  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 228
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 229  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 229
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 230  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 230
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 231  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 231
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 232  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 232
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 233  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 233
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 234  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 234
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 235  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 235
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 236  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 236
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 237  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 237
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 238  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 238
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 239  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 239
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 240  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 240
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 241  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 241
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 242  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 242
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 243  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 243
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 244  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 244
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 245  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 245
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 246  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 246
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 247  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 247
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 248  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 248
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 249  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 249
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 250  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 250
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 251  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 251
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 252  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 252
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 253  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 253
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 254  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 254
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 255  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 255
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 256  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 256
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 257  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 257
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 258  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 258
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 259  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 259
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 260  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 260
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 261  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 261
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 262  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 262
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 263  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 263
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 264  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 264
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 265  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 265
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 266  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 266
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 267  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 267
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 268  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 268
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 269  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 269
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 270  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 270
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 271  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 271
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 272  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 272
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 273  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 273
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 274  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 274
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 275  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 275
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 276  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 276
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 277  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 277
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 278  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 278
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 279  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 279
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 280  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 280
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 281  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 281
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 282  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 282
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 283  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 283
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 284  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 284
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 285  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 285
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 286  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 286
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 287  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 287
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 288  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 288
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 289  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 289
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 290  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 290
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 291  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 291
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 292  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 292
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 293  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 293
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 294  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 294
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 295  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 295
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 296  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 296
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 297  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 297
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 298  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 298
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 299  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 299
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 300  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 300
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 301  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 301
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 302  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 302
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 303  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 303
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 304  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 304
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 305  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 305
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 306  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 306
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 307  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 307
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 308  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 308
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 309  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 309
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 310  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 310
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 311  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 311
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 312  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 312
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 313  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 313
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 314  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 314
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 315  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 315
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 316  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 316
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 317  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 317
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 318  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 318
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 319  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 319
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 320  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 320
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 321  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 321
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 322  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 322
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 323  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 323
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 324  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 324
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 325  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 325
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 326  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 326
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 327  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 327
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 328  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 328
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 329  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 329
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 330  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 330
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 331  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 331
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 332  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 332
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 333  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 333
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 334  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 334
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 335  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 335
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 336  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 336
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 337  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 337
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 338  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 338
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 339  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 339
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 340  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 340
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 341  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 341
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 342  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 342
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 343  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 343
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 344  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 344
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 345  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 345
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 346  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 346
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 347  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 347
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 348  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 348
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 349  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 349
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 350  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 350
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 351  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 351
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 352  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 352
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 353  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 353
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 354  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 354
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 355  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 355
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 356  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 356
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 357  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 357
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 358  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 358
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 359  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 359
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 360  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 360
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 361  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 361
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 362  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 362
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 363  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 363
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 364  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 364
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 365  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 365
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 366  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 366
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 367  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 367
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 368  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 368
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 369  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 369
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 370  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 370
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 371  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 371
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 372  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 372
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 373  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 373
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 374  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 374
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 375  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 375
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 376  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 376
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 377  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 377
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 378  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 378
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 379  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 379
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 380  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 380
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 381  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 381
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 382  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 382
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 383  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 383
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 384  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 384
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 385  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 385
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 386  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 386
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 387  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 387
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 388  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 388
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 389  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 389
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 390  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 390
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 391  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 391
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 392  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 392
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 393  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 393
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 394  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 394
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 395  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 395
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 396  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 396
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 397  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 397
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 398  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 398
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 399  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 399
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 400  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 400
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 401  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 401
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 402  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 402
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 403  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 403
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 404  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 404
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 405  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 405
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 406  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 406
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 407  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 407
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 408  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 408
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 409  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 409
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 410  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 410
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 411  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 411
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 412  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 412
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 413  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 413
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 414  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 414
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 415  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 415
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 416  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 416
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 417  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 417
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 418  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 418
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 419  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 419
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 420  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 420
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 421  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 421
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 422  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 422
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 423  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 423
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 424  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 424
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 425  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 425
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 426  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 426
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 427  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 427
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 428  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 428
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 429  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 429
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 430  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 430
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 431  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 431
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 432  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 432
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 433  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 433
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 434  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 434
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 435  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 435
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 436  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 436
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 437  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 437
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 438  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 438
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 439  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 439
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 440  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 440
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 441  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 441
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 442  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 442
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 443  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 443
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 444  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 444
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 445  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 445
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 446  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 446
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 447  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 447
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 448  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 448
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 449  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 449
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 450  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 450
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 451  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 451
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 452  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 452
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 453  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 453
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 454  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 454
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 455  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 455
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 456  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 456
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 457  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 457
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 458  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 458
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 459  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 459
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 460  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 460
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 461  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 461
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 462  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 462
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 463  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 463
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 464  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 464
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 465  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 465
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 466  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 466
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 467  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 467
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 468  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 468
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 469  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 469
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 470  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 470
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 471  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 471
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 472  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 472
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 473  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 473
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 474  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 474
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 475  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 475
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 476  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 476
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 477  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 477
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 478  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 478
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 479  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 479
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 480  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 480
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 481  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 481
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 482  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 482
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 483  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 483
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 484  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 484
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 485  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 485
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 486  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 486
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 487  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 487
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 488  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 488
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 489  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 489
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 490  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 490
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 491  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 491
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 492  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 492
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 493  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 493
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 494  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 494
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 495  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 495
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 496  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 496
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 497  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 497
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 498  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 498
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 499  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 499
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 500  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 500
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 501  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 501
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 502  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 502
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 503  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 503
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 504  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 504
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 505  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 505
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 506  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 506
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 507  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 507
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 508  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 508
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 509  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 509
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 510  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 510
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 511  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 511
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 512  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 512
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 513  --------------

No Operand Instruction
End of Program

END OF EXECUTION
------------------------------------------------  noop PROCESS FINISHED  -----------------------------------------

PCB: 3841 from file: noop with priority 31 and size 571
READY QUEUE 1:
PCB: 4609 from file: p5 with priority 2 and size 156
---------------------------

READY QUEUE 2:
PCB: 1793 from file: flags with priority 16 and size 1083
---------------------------
PCB: 1537 from file: sfull with priority 22 and size 677
---------------------------

PCB: 1793 from file: flags with priority 16 and size 1083
Page table for process 1793
0: 32,  1: 408,  2: 440,  3: 156,  4: 315,  5: 118,  6: 31,  7: 322,  8: 140,  

-------------------- FREE FRAMES ----------------------

Frame #32:    48, 0, -14, -14, 48, 1, -13, -13, 48, 2, -12, -12, 48, 3, -11, -11, 48, 4, -10, -10, 48, 5, -9, -9, 48, 6, -8, -8, 48, 7, -7, -7, 48, 8, -6, -6, 48, 9, -5, -5, 48, 10, -4, -4, 48, 11, -3, -3, 48, 12, -2, -2, 48, 13, -1, -1, 48, 14, -15, -15, 48, 15, -16, -16, 23, 14, 15, 25, 15, 13, 116, 1, 115, 2, 114, 3, 113, 4, 24, 5, 8, 53, 6, 0, 0, 23, 7, 6, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, 

Frame #408:    -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, 

Frame #440:    -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, 

Frame #156:    -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, 

Frame #315:    -13, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, -128, -127, 

Frame #118:    -126, -125, -124, -123, -122, -121, -120, -119, -118, -117, -116, -115, -114, -113, -112, -111, -110, -109, -108, -107, -106, -105, -104, -103, -102, -101, -100, -99, -98, -97, -96, -95, -94, -93, -92, -91, -90, -89, -88, -87, -86, -85, -84, -83, -82, -81, -80, -79, -78, -77, -76, -75, -74, -73, -72, -71, -70, -69, -68, -67, -66, -65, -64, -63, -62, -61, -60, -59, -58, -57, -56, -55, -54, -53, -52, -51, -50, -49, -48, -47, -46, -45, -44, -43, -42, -41, -40, -39, -38, -37, -36, -35, -34, -33, -32, -31, -30, -29, -28, -27, -26, -25, -24, -23, -22, -21, -20, -19, -18, -17, -16, -15, -14, -13, -12, -11, -10, -9, -8, -7, -6, -5, -4, -3, -2, 0, 1, 2, 

Frame #31:    3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, -128, -127, -126, 

Frame #322:    -125, -124, -123, -122, -121, -120, -119, -118, -117, -116, -115, -114, -113, -112, -111, -110, -109, -108, -107, -106, -105, -104, -103, -102, -101, -100, -99, -98, -97, -96, -95, -94, -93, -92, -91, -90, -89, -88, -87, -86, -85, -84, -83, -82, -81, -80, -79, -78, -77, -76, -75, -74, -73, -72, -71, -70, -69, -68, -67, -66, -65, -64, -63, -62, -61, -60, -59, -58, -57, -56, -55, -54, -53, -52, -51, -50, -49, -48, -47, -46, -45, -44, -43, -42, -41, -40, -39, -38, -37, -36, -35, -34, -33, -32, -31, -30, -29, -28, -27, -26, -25, -24, -23, -22, -21, -20, -19, -18, -17, -16, -15, -14, -13, -12, -11, -10, -9, -8, -7, -6, -5, -4, -3, -2, 0, 1, 2, 2, 

Frame #140:    1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 



-------------------- ALLOCATED FRAMES ----------------------
Process ID 1793 allocated to Frame #32
Process ID 1793 allocated to Frame #408
Process ID 1793 allocated to Frame #440
Process ID 1793 allocated to Frame #156
Process ID 1793 allocated to Frame #315
Process ID 1793 allocated to Frame #118
Process ID 1793 allocated to Frame #31
Process ID 1793 allocated to Frame #322
Process ID 1793 allocated to Frame #140

Process ID 4609 allocated to Frame #292
Process ID 4609 allocated to Frame #172

Process ID 1537 allocated to Frame #217
Process ID 1537 allocated to Frame #112
Process ID 1537 allocated to Frame #102
Process ID 1537 allocated to Frame #324
Process ID 1537 allocated to Frame #39
Process ID 1537 allocated to Frame #121

--------------------------------------------------   RUNNING NOW: flags  ---------------------------------------------------

----------------INSTRUCTION 1 --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 4
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

--------------------------------------------------   RUNNING NOW: flags  ---------------------------------------------------

----------------INSTRUCTION 1  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 8
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 2  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 12
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 3  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 16
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 4  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 20
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 5  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 24
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 6  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 28
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 7  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 32
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 8  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 36
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 9  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 40
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 10  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 44
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 11  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 48
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 12  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 52
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 13  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 56
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 14  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -3599
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 60
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 15  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -3599
Register R 15: -3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 64
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 16  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: -3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 67
Instruction Register [11]: 23

Flag registers: 
0, 0, 0, 0, 1, 0, 0, 1, 

----------------INSTRUCTION 17  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 70
Instruction Register [11]: 25

Flag registers: 
0, 0, 0, 0, 1, 0, 0, 1, 

----------------INSTRUCTION 18  --------------

Single Operand Instruction
Register: 1

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 72
Instruction Register [11]: 116

Flag registers: 
0, 0, 0, 0, 1, 0, 0, 1, 

----------------INSTRUCTION 19  --------------

Single Operand Instruction
Register: 2

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 74
Instruction Register [11]: 115

Flag registers: 
0, 0, 0, 0, 1, 0, 0, 1, 

----------------INSTRUCTION 20  --------------

Single Operand Instruction
Register: 3

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 76
Instruction Register [11]: 114

Flag registers: 
0, 0, 0, 0, 1, 0, 0, 1, 

----------------INSTRUCTION 21  --------------

Single Operand Instruction
Register: 4

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 78
Instruction Register [11]: 113

Flag registers: 
0, 0, 0, 0, 1, 0, 0, 1, 

----------------INSTRUCTION 22  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 81
Instruction Register [11]: 24

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 23  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 85
Instruction Register [11]: 53

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 24  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 88
Instruction Register [11]: 23

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 25  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 89
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 26  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 90
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 27  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 91
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 28  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 92
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 29  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 93
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 30  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 94
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 31  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 95
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 32  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 96
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 33  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 97
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 34  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 98
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 35  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 99
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 36  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 100
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 37  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 101
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 38  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 102
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 39  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 103
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 40  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 104
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 41  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 105
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 42  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 106
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 43  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 107
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 44  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 108
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 45  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 109
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 46  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 110
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 47  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 111
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 48  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 112
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 49  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 113
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 50  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 114
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 51  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 115
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 52  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 116
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 53  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 117
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 54  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 118
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 55  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 119
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 56  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 120
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 57  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 121
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 58  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 122
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 59  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 123
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 60  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 124
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 61  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 125
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 62  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 126
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 63  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 127
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 64  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 128
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 65  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 129
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 66  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 130
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 67  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 131
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 68  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 132
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 69  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 133
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 70  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 134
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 71  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 135
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 72  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 136
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 73  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 137
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 74  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 138
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 75  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 139
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 76  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 140
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 77  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 141
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 78  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 142
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 79  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 143
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 80  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 144
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 81  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 145
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 82  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 146
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 83  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 147
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 84  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 148
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 85  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 149
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 86  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 150
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 87  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 151
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 88  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 152
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 89  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 153
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 90  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 154
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 91  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 155
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 92  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 156
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 93  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 157
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 94  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 158
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 95  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 159
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 96  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 160
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 97  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 161
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 98  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 162
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 99  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 163
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 100  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 164
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 101  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 165
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 102  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 166
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 103  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 167
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 104  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 168
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 105  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 169
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 106  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 170
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 107  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 171
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 108  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 172
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 109  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 173
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 110  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 174
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 111  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 175
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 112  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 176
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 113  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 177
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 114  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 178
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 115  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 179
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 116  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 180
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 117  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 181
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 118  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 182
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 119  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 183
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 120  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 184
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 121  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 185
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 122  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 186
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 123  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 187
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 124  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 188
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 125  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 189
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 126  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 190
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 127  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 191
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 128  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 192
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 129  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 193
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 130  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 194
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 131  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 195
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 132  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 196
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 133  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 197
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 134  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 198
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 135  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 199
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 136  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 200
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 137  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 201
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 138  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 202
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 139  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 203
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 140  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 204
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 141  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 205
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 142  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 206
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 143  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 207
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 144  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 208
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 145  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 209
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 146  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 210
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 147  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 211
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 148  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 212
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 149  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 213
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 150  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 214
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 151  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 215
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 152  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 216
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 153  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 217
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 154  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 218
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 155  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 219
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 156  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 220
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 157  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 221
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 158  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 222
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 159  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 223
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 160  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 224
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 161  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 225
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 162  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 226
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 163  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 227
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 164  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 228
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 165  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 229
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 166  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 230
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 167  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 231
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 168  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 232
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 169  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 233
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 170  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 234
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 171  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 235
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 172  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 236
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 173  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 237
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 174  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 238
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 175  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 239
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 176  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 240
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 177  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 241
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 178  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 242
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 179  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 243
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 180  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 244
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 181  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 245
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 182  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 246
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 183  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 247
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 184  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 248
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 185  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 249
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 186  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 250
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 187  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 251
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 188  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 252
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 189  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 253
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 190  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 254
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 191  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 255
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 192  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 256
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 193  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 257
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 194  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 258
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 195  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 259
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 196  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 260
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 197  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 261
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 198  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 262
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 199  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 263
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 200  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 264
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 201  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 265
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 202  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 266
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 203  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 267
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 204  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 268
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 205  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 269
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 206  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 270
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 207  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 271
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 208  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 272
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 209  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 273
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 210  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 274
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 211  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 275
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 212  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 276
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 213  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 277
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 214  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 278
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 215  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 279
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 216  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 280
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 217  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 281
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 218  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 282
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 219  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 283
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 220  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 284
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 221  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 285
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 222  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 286
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 223  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 287
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 224  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 288
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 225  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 289
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 226  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 290
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 227  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 291
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 228  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 292
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 229  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 293
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 230  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 294
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 231  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 295
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 232  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 296
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 233  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 297
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 234  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 298
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 235  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 299
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 236  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 300
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 237  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 301
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 238  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 302
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 239  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 303
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 240  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 304
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 241  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 305
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 242  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 306
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 243  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 307
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 244  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 308
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 245  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 309
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 246  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 310
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 247  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 311
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 248  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 312
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 249  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 313
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 250  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 314
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 251  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 315
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 252  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 316
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 253  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 317
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 254  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 318
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 255  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 319
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 256  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 320
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 257  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 321
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 258  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 322
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 259  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 323
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 260  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 324
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 261  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 325
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 262  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 326
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 263  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 327
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 264  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 328
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 265  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 329
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 266  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 330
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 267  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 331
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 268  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 332
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 269  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 333
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 270  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 334
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 271  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 335
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 272  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 336
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 273  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 337
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 274  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 338
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 275  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 339
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 276  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 340
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 277  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 341
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 278  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 342
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 279  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 343
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 280  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 344
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 281  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 345
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 282  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 346
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 283  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 347
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 284  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 348
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 285  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 349
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 286  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 350
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 287  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 351
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 288  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 352
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 289  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 353
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 290  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 354
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 291  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 355
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 292  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 356
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 293  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 357
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 294  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 358
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 295  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 359
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 296  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 360
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 297  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 361
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 298  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 362
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 299  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 363
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 300  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 364
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 301  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 365
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 302  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 366
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 303  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 367
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 304  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 368
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 305  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 369
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 306  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 370
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 307  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 371
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 308  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 372
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 309  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 373
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 310  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 374
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 311  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 375
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 312  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 376
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 313  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 377
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 314  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 378
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 315  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 379
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 316  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 380
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 317  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 381
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 318  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 382
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 319  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 383
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 320  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 384
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 321  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 385
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 322  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 386
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 323  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 387
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 324  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 388
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 325  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 389
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 326  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 390
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 327  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 391
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 328  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 392
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 329  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 393
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 330  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 394
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 331  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 395
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 332  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 396
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 333  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 397
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 334  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 398
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 335  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 399
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 336  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 400
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 337  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 401
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 338  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 402
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 339  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 403
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 340  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 404
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 341  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 405
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 342  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 406
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 343  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 407
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 344  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 408
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 345  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 409
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 346  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 410
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 347  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 411
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 348  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 412
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 349  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 413
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 350  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 414
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 351  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 415
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 352  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 416
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 353  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 417
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 354  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 418
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 355  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 419
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 356  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 420
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 357  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 421
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 358  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 422
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 359  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 423
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 360  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 424
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 361  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 425
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 362  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 426
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 363  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 427
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 364  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 428
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 365  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 429
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 366  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 430
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 367  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 431
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 368  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 432
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 369  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 433
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 370  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 434
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 371  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 435
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 372  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 436
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 373  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 437
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 374  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 438
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 375  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 439
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 376  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 440
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 377  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 441
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 378  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 442
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 379  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 443
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 380  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 444
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 381  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 445
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 382  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 446
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 383  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 447
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 384  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 448
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 385  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 449
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 386  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 450
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 387  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 451
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 388  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 452
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 389  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 453
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 390  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 454
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 391  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 455
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 392  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 456
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 393  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 457
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 394  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 458
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 395  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 459
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 396  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 460
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 397  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 461
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 398  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 462
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 399  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 463
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 400  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 464
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 401  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 465
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 402  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 466
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 403  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 467
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 404  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 468
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 405  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 469
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 406  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 470
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 407  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 471
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 408  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 472
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 409  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 473
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 410  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 474
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 411  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 475
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 412  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 476
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 413  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 477
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 414  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 478
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 415  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 479
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 416  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 480
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 417  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 481
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 418  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 482
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 419  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 483
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 420  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 484
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 421  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 485
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 422  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 486
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 423  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 487
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 424  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 488
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 425  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 489
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 426  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 490
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 427  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 491
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 428  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 492
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 429  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 493
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 430  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 494
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 431  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 495
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 432  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 496
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 433  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 497
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 434  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 498
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 435  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 499
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 436  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 500
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 437  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 501
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 438  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 502
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 439  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 503
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 440  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 504
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 441  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 505
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 442  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 506
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 443  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 507
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 444  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 508
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 445  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 509
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 446  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 510
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 447  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 511
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 448  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
RegREADY QUEUE 1:
PCB: 4609 from file: p5 with priority 2 and size 156
---------------------------

READY QUEUE 2:
PCB: 1793 from file: flags with priority 16 and size 1083
---------------------------
PCB: 1537 from file: sfull with priority 22 and size 677
---------------------------

PRIORITY SCHEDULING: 

--------------------------------------------------   RUNNING NOW: p5  ---------------------------------------------------

----------------INSTRUCTION 1 --------------

Register Immediate Instruction
Immediate: 67

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 67
Code Counter [3]: 0
Data Base [4]: 68
Data Limit [5]: 97
Data Counter [6]: 0
Stack Base [7]: 98
Stack Counter [8]: 98
Stack Limit [9]: 147
Program Counter [10]: 67
Instruction Register [11]: 59

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

ROUND ROBIN SCHEDULING: 

--------------------------------------------------   RUNNING NOW: flags  ---------------------------------------------------

----------------INSTRUCTION 1 --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 4
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

--------------------------------------------------   RUNNING NOW: sfull  ---------------------------------------------------

----------------INSTRUCTION 1 --------------

Single Operand Instruction
Register: 0

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 620
Stack Limit [9]: 668
Program Counter [10]: 2
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

--------------------------------------------------   RUNNING NOW: flags  ---------------------------------------------------

----------------INSTRUCTION 1  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 8
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 2  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 12
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 3  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 16
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 4  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 20
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 5  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 24
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 6  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 28
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 7  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 32
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 8  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 36
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 9  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 40
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 10  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 44
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 11  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 48
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 12  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 52
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 13  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 56
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 14  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -3599
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 60
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 15  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -3599
Register R 15: -3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 64
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 16  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: -3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 67
Instruction Register [11]: 23

Flag registers: 
0, 0, 0, 0, 1, 0, 0, 1, 

----------------INSTRUCTION 17  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 70
Instruction Register [11]: 25

Flag registers: 
0, 0, 0, 0, 1, 0, 0, 1, 

----------------INSTRUCTION 18  --------------

Single Operand Instruction
Register: 1

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 72
Instruction Register [11]: 116

Flag registers: 
0, 0, 0, 0, 1, 0, 0, 1, 

----------------INSTRUCTION 19  --------------

Single Operand Instruction
Register: 2

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 74
Instruction Register [11]: 115

Flag registers: 
0, 0, 0, 0, 1, 0, 0, 1, 

----------------INSTRUCTION 20  --------------

Single Operand Instruction
Register: 3

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 76
Instruction Register [11]: 114

Flag registers: 
0, 0, 0, 0, 1, 0, 0, 1, 

----------------INSTRUCTION 21  --------------

Single Operand Instruction
Register: 4

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 78
Instruction Register [11]: 113

Flag registers: 
0, 0, 0, 0, 1, 0, 0, 1, 

----------------INSTRUCTION 22  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 81
Instruction Register [11]: 24

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 23  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 85
Instruction Register [11]: 53

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 24  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 88
Instruction Register [11]: 23

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 25  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 89
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 26  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 90
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 27  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 91
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 28  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 92
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 29  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 93
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 30  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 94
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 31  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 95
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 32  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 96
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 33  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 97
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 34  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 98
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 35  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 99
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 36  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 100
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 37  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 101
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 38  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 102
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 39  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 103
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 40  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 104
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 41  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 105
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 42  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 106
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 43  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 107
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 44  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 108
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 45  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 109
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 46  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 110
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 47  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 111
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 48  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 112
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 49  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 113
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 50  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 114
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 51  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 115
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 52  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 116
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 53  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 117
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 54  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 118
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 55  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 119
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 56  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 120
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 57  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 121
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 58  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 122
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 59  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 123
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 60  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 124
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 61  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 125
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 62  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 126
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 63  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 127
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 64  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 128
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 65  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 129
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 66  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 130
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 67  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 131
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 68  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 132
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 69  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 133
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 70  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 134
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 71  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 135
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 72  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 136
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 73  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 137
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 74  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 138
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 75  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 139
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 76  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 140
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 77  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 141
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 78  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 142
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 79  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 143
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 80  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 144
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 81  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 145
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 82  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 146
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 83  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 147
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 84  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 148
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 85  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 149
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 86  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 150
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 87  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 151
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 88  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 152
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 89  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 153
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 90  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 154
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 91  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 155
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 92  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 156
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 93  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 157
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 94  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 158
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 95  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 159
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 96  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 160
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 97  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 161
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 98  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 162
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 99  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 163
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 100  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 164
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 101  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 165
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 102  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 166
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 103  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 167
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 104  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 168
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 105  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 169
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 106  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 170
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 107  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 171
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 108  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 172
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 109  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 173
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 110  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 174
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 111  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 175
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 112  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 176
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 113  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 177
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 114  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 178
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 115  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 179
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 116  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 180
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 117  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 181
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 118  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 182
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 119  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 183
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 120  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 184
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 121  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 185
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 122  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 186
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 123  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 187
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 124  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 188
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 125  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 189
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 126  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 190
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 127  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 191
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 128  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 192
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 129  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 193
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 130  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 194
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 131  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 195
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 132  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 196
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 133  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 197
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 134  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 198
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 135  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 199
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 136  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 200
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 137  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 201
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 138  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 202
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 139  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 203
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 140  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 204
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 141  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 205
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 142  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 206
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 143  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 207
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 144  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 208
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 145  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 209
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 146  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 210
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 147  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 211
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 148  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 212
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 149  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 213
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 150  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 214
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 151  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 215
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 152  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 216
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 153  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 217
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 154  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 218
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 155  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 219
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 156  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 220
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 157  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 221
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 158  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 222
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 159  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 223
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 160  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 224
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 161  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 225
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 162  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 226
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 163  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 227
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 164  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 228
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 165  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 229
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 166  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 230
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 167  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 231
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 168  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 232
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 169  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 233
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 170  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 234
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 171  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 235
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 172  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 236
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 173  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 237
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 174  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 238
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 175  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 239
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 176  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 240
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 177  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 241
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 178  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 242
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 179  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 243
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 180  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 244
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 181  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 245
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 182  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 246
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 183  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 247
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 184  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 248
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 185  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 249
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 186  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 250
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 187  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 251
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 188  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 252
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 189  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 253
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 190  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 254
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 191  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 255
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 192  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 256
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 193  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 257
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 194  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 258
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 195  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 259
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 196  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 260
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 197  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 261
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 198  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 262
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 199  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 263
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 200  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 264
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 201  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 265
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 202  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 266
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 203  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 267
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 204  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 268
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 205  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 269
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 206  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 270
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 207  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 271
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 208  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 272
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 209  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 273
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 210  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 274
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 211  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 275
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 212  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 276
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 213  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 277
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 214  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 278
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 215  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 279
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 216  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 280
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 217  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 281
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 218  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 282
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 219  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 283
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 220  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 284
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 221  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 285
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 222  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 286
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 223  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 287
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 224  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 288
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 225  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 289
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 226  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 290
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 227  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 291
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 228  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 292
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 229  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 293
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 230  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 294
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 231  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 295
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 232  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 296
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 233  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 297
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 234  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 298
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 235  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 299
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 236  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 300
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 237  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 301
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 238  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 302
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 239  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 303
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 240  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 304
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 241  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 305
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 242  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 306
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 243  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 307
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 244  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 308
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 245  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 309
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 246  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 310
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 247  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 311
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 248  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 312
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 249  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 313
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 250  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 314
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 251  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 315
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 252  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 316
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 253  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 317
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 254  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 318
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 255  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 319
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 256  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 320
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 257  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 321
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 258  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 322
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 259  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 323
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 260  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 324
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 261  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 325
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 262  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 326
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 263  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 327
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 264  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 328
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 265  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 329
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 266  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 330
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 267  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 331
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 268  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 332
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 269  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 333
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 270  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 334
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 271  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 335
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 272  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 336
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 273  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 337
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 274  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 338
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 275  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 339
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 276  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 340
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 277  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 341
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 278  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 342
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 279  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 343
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 280  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 344
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 281  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 345
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 282  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 346
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 283  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 347
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 284  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 348
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 285  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 349
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 286  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 350
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 287  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 351
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 288  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 352
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 289  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 353
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 290  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 354
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 291  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 355
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 292  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 356
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 293  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 357
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 294  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 358
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 295  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 359
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 296  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 360
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 297  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 361
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 298  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 362
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 299  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 363
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 300  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 364
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 301  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 365
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 302  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 366
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 303  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 367
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 304  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 368
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 305  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 369
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 306  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 370
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 307  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 371
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 308  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 372
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 309  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 373
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 310  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 374
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 311  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 375
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 312  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 376
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 313  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 377
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 314  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 378
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 315  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 379
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 316  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 380
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 317  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 381
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 318  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 382
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 319  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 383
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 320  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 384
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 321  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 385
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 322  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 386
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 323  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 387
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 324  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 388
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 325  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 389
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 326  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 390
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 327  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 391
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 328  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 392
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 329  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 393
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 330  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 394
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 331  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 395
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 332  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 396
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 333  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 397
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 334  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 398
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 335  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 399
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 336  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 400
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 337  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 401
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 338  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 402
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 339  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 403
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 340  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 404
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 341  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 405
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 342  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 406
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 343  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 407
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 344  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 408
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 345  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 409
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 346  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 410
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 347  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 411
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 348  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 412
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 349  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 413
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 350  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 414
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 351  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 415
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 352  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 416
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 353  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 417
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 354  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 418
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 355  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 419
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 356  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 420
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 357  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 421
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 358  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 422
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 359  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 423
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 360  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 424
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 361  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 425
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 362  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 426
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 363  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 427
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 364  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 428
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 365  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 429
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 366  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 430
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 367  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 431
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 368  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 432
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 369  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 433
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 370  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 434
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 371  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 435
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 372  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 436
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 373  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 437
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 374  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 438
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 375  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 439
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 376  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 440
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 377  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 441
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 378  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 442
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 379  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 443
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 380  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 444
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 381  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 445
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 382  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 446
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 383  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 447
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 384  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 448
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 385  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 449
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 386  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 450
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 387  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 451
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 388  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 452
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 389  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 453
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 390  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 454
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 391  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 455
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 392  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 456
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 393  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 457
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 394  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 458
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 395  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 459
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 396  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 460
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 397  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 461
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 398  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 462
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 399  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 463
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 400  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 464
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 401  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 465
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 402  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 466
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 403  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 467
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 404  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 468
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 405  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 469
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 406  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 470
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 407  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 471
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 408  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 472
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 409  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 473
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 410  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 474
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 411  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 475
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 412  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 476
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 413  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 477
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 414  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 478
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 415  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 479
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 416  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 480
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 417  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 481
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 418  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 482
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 419  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 483
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 420  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 484
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 421  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 485
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 422  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 486
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 423  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 487
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 424  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 488
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 425  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 489
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 426  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 490
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 427  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 491
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 428  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 492
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 429  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 493
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 430  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 494
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 431  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 495
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 432  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 496
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 433  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 497
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 434  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 498
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 435  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 499
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 436  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 500
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 437  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 501
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 438  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 502
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 439  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 503
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 440  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 504
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 441  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 505
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 442  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 506
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 443  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 507
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 444  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 508
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 445  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 509
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 446  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 510
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 447  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 511
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 448  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 512
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 449  --------------

No Operand Instruction
End of Program

END OF EXECUTION
------------------------------------------------  flags PROCESS FINISHED  -----------------------------------------

PCB: 1793 from file: flags with priority 16 and size 1083
READY QUEUE 1:
PCB: 4609 from file: p5 with priority 2 and size 156
---------------------------

READY QUEUE 2:
PCB: 1537 from file: sfull with priority 22 and size 677
---------------------------

--------------------------------------------------   RUNNING NOW: sfull  ---------------------------------------------------

----------------INSTRUCTION 2 --------------

Single Operand Instruction
Register: 1

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 621
Stack Limit [9]: 668
Program Counter [10]: 4
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

READY QUEUE 1:
PCB: 4609 from file: p5 with priority 2 and size 156
---------------------------

READY QUEUE 2:

Process currently running: PCB: 1537 from file: sfull with priority 22 and size 677PRIORITY SCHEDULING: 

--------------------------------------------------   RUNNING NOW: p5  ---------------------------------------------------

----------------INSTRUCTION 2 --------------

No Operand Instruction
End of Program
------------------------------------------------  p5 PROCESS FINISHED  -----------------------------------------

PCB: 4609 from file: p5 with priority 2 and size 156
ROUND ROBIN SCHEDULING: 

--------------------------------------------------   RUNNING NOW: sfull  ---------------------------------------------------

----------------INSTRUCTION 3 --------------

Single Operand Instruction
Register: 2

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 622
Stack Limit [9]: 668
Program Counter [10]: 6
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

READY QUEUE 1:

READY QUEUE 2:
PCB: 1537 from file: sfull with priority 22 and size 677
---------------------------

There is no process currently running
Process 1537 blocked
Process with ID 1537 is blocked
Process 1537 unblocked
ROUND ROBIN SCHEDULING: 

--------------------------------------------------   RUNNING NOW: sfull  -----------------------------------------------------
----------------INSTRUCTION 4 --------------

Single Operand Instruction
Register: 3

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 623
Stack Limit [9]: 668
Program Counter [10]: 8
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 5 --------------

Single Operand Instruction
Register: 4

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 624
Stack Limit [9]: 668
Program Counter [10]: 10
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 6 --------------

Single Operand Instruction
Register: 5

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 625
Stack Limit [9]: 668
Program Counter [10]: 12
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 7 --------------

Single Operand Instruction
Register: 6

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 626
Stack Limit [9]: 668
Program Counter [10]: 14
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 



--------------------------------------------------   RUNNING NOW: sfull  -----------------------------------------------------
----------------INSTRUCTION 8 --------------

Single Operand Instruction
Register: 7

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 627
Stack Limit [9]: 668
Program Counter [10]: 16
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 9 --------------

Single Operand Instruction
Register: 8

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 628
Stack Limit [9]: 668
Program Counter [10]: 18
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 10 --------------

Single Operand Instruction
Register: 9

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 629
Stack Limit [9]: 668
Program Counter [10]: 20
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 11 --------------

Single Operand Instruction
Register: 10

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 630
Stack Limit [9]: 668
Program Counter [10]: 22
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 



--------------------------------------------------   RUNNING NOW: sfull  -----------------------------------------------------
----------------INSTRUCTION 12 --------------

Single Operand Instruction
Register: 11

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 631
Stack Limit [9]: 668
Program Counter [10]: 24
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 13 --------------

Single Operand Instruction
Register: 12

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 632
Stack Limit [9]: 668
Program Counter [10]: 26
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 14 --------------

Single Operand Instruction
Register: 13

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 633
Stack Limit [9]: 668
Program Counter [10]: 28
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 15 --------------

Single Operand Instruction
Register: 14

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 634
Stack Limit [9]: 668
Program Counter [10]: 30
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 



--------------------------------------------------   RUNNING NOW: sfull  -----------------------------------------------------
----------------INSTRUCTION 16 --------------

Single Operand Instruction
Register: 0

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 635
Stack Limit [9]: 668
Program Counter [10]: 32
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 17 --------------

Single Operand Instruction
Register: 1

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 636
Stack Limit [9]: 668
Program Counter [10]: 34
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 18 --------------

Single Operand Instruction
Register: 2

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 637
Stack Limit [9]: 668
Program Counter [10]: 36
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 19 --------------

Single Operand Instruction
Register: 3

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 638
Stack Limit [9]: 668
Program Counter [10]: 38
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 



--------------------------------------------------   RUNNING NOW: sfull  -----------------------------------------------------
----------------INSTRUCTION 20 --------------

Single Operand Instruction
Register: 4

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 639
Stack Limit [9]: 668
Program Counter [10]: 40
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 21 --------------

Single Operand Instruction
Register: 5

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 640
Stack Limit [9]: 668
Program Counter [10]: 42
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 22 --------------

Single Operand Instruction
Register: 6

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 641
Stack Limit [9]: 668
Program Counter [10]: 44
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 23 --------------

Single Operand Instruction
Register: 7

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 642
Stack Limit [9]: 668
Program Counter [10]: 46
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 



--------------------------------------------------   RUNNING NOW: sfull  -----------------------------------------------------
----------------INSTRUCTION 24 --------------

Single Operand Instruction
Register: 8

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 643
Stack Limit [9]: 668
Program Counter [10]: 48
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 25 --------------

Single Operand Instruction
Register: 9

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 644
Stack Limit [9]: 668
Program Counter [10]: 50
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 26 --------------

Single Operand Instruction
Register: 10

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 645
Stack Limit [9]: 668
Program Counter [10]: 52
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 27 --------------

Single Operand Instruction
Register: 11

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 646
Stack Limit [9]: 668
Program Counter [10]: 54
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 



--------------------------------------------------   RUNNING NOW: sfull  -----------------------------------------------------
----------------INSTRUCTION 28 --------------

Single Operand Instruction
Register: 12

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 647
Stack Limit [9]: 668
Program Counter [10]: 56
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 29 --------------

Single Operand Instruction
Register: 13

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 648
Stack Limit [9]: 668
Program Counter [10]: 58
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 30 --------------

Single Operand Instruction
Register: 14

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 649
Stack Limit [9]: 668
Program Counter [10]: 60
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 31 --------------

Single Operand Instruction
Register: 0

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 650
Stack Limit [9]: 668
Program Counter [10]: 62
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 



--------------------------------------------------   RUNNING NOW: sfull  -----------------------------------------------------
----------------INSTRUCTION 32 --------------

Single Operand Instruction
Register: 1

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 651
Stack Limit [9]: 668
Program Counter [10]: 64
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 33 --------------

Single Operand Instruction
Register: 2

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 652
Stack Limit [9]: 668
Program Counter [10]: 66
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 34 --------------

Single Operand Instruction
Register: 3

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 653
Stack Limit [9]: 668
Program Counter [10]: 68
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 35 --------------

Single Operand Instruction
Register: 4

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 654
Stack Limit [9]: 668
Program Counter [10]: 70
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 



--------------------------------------------------   RUNNING NOW: sfull  -----------------------------------------------------
----------------INSTRUCTION 36 --------------

Single Operand Instruction
Register: 5

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 655
Stack Limit [9]: 668
Program Counter [10]: 72
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 37 --------------

Single Operand Instruction
Register: 6

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 656
Stack Limit [9]: 668
Program Counter [10]: 74
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 38 --------------

Single Operand Instruction
Register: 7

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 657
Stack Limit [9]: 668
Program Counter [10]: 76
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 39 --------------

Single Operand Instruction
Register: 8

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 658
Stack Limit [9]: 668
Program Counter [10]: 78
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 



--------------------------------------------------   RUNNING NOW: sfull  -----------------------------------------------------
----------------INSTRUCTION 40 --------------

Single Operand Instruction
Register: 9

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 659
Stack Limit [9]: 668
Program Counter [10]: 80
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 41 --------------

Single Operand Instruction
Register: 10

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 660
Stack Limit [9]: 668
Program Counter [10]: 82
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 42 --------------

Single Operand Instruction
Register: 11

------------------- REGISTERS READY QUEUE 1:
PCB: 4609 from file: p5 with priority 2 and size 156
---------------------------

READY QUEUE 2:
PCB: 1793 from file: flags with priority 16 and size 1083
---------------------------
PCB: 1537 from file: sfull with priority 22 and size 677
---------------------------
PCB: 3841 from file: noop with priority 31 and size 571
---------------------------

There is no process currently running
PRIORITY SCHEDULING: 

--------------------------------------------------   RUNNING NOW: p5  ---------------------------------------------------

----------------INSTRUCTION 1 --------------

Register Immediate Instruction
Immediate: 67

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 67
Code Counter [3]: 0
Data Base [4]: 68
Data Limit [5]: 97
Data Counter [6]: 0
Stack Base [7]: 98
Stack Counter [8]: 98
Stack Limit [9]: 147
Program Counter [10]: 67
Instruction Register [11]: 59

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

ROUND ROBIN SCHEDULING: 

--------------------------------------------------   RUNNING NOW: flags  ---------------------------------------------------

----------------INSTRUCTION 1 --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 4
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

--------------------------------------------------   RUNNING NOW: sfull  ---------------------------------------------------

----------------INSTRUCTION 1 --------------

Single Operand Instruction
Register: 0

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 620
Stack Limit [9]: 668
Program Counter [10]: 2
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

--------------------------------------------------   RUNNING NOW: noop  ---------------------------------------------------

----------------INSTRUCTION 1 --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 1
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

Killed process 3841
READY QUEUE 1:
PCB: 4609 from file: p5 with priority 2 and size 156
---------------------------

READY QUEUE 2:
PCB: 1793 from file: flags with priority 16 and size 1083
---------------------------
PCB: 1537 from file: sfull with priority 22 and size 677
---------------------------

Process with ID 183912739 is not loaded
--------------------------------------------------   RUNNING NOW: flags  ---------------------------------------------------

----------------INSTRUCTION 1  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 8
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 2  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 12
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 3  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 16
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 4  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 20
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 5  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 24
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 6  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 28
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 7  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 32
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 8  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 36
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 9  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 40
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 10  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 44
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 11  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 48
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 12  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 52
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 13  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 56
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 14  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -3599
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 60
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 15  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -3599
Register R 15: -3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 64
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 16  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: -3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 67
Instruction Register [11]: 23

Flag registers: 
0, 0, 0, 0, 1, 0, 0, 1, 

----------------INSTRUCTION 17  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 70
Instruction Register [11]: 25

Flag registers: 
0, 0, 0, 0, 1, 0, 0, 1, 

----------------INSTRUCTION 18  --------------

Single Operand Instruction
Register: 1

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 72
Instruction Register [11]: 116

Flag registers: 
0, 0, 0, 0, 1, 0, 0, 1, 

----------------INSTRUCTION 19  --------------

Single Operand Instruction
Register: 2

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 74
Instruction Register [11]: 115

Flag registers: 
0, 0, 0, 0, 1, 0, 0, 1, 

----------------INSTRUCTION 20  --------------

Single Operand Instruction
Register: 3

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 76
Instruction Register [11]: 114

Flag registers: 
0, 0, 0, 0, 1, 0, 0, 1, 

----------------INSTRUCTION 21  --------------

Single Operand Instruction
Register: 4

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 78
Instruction Register [11]: 113

Flag registers: 
0, 0, 0, 0, 1, 0, 0, 1, 

----------------INSTRUCTION 22  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 81
Instruction Register [11]: 24

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 23  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 85
Instruction Register [11]: 53

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 24  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 88
Instruction Register [11]: 23

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 25  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 89
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 26  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 90
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 27  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 91
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 28  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 92
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 29  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 93
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 30  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 94
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 31  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 95
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 32  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 96
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 33  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 97
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 34  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 98
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 35  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 99
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 36  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 100
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 37  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 101
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 38  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 102
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 39  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 103
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 40  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 104
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 41  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 105
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 42  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 106
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 43  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 107
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 44  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 108
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 45  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 109
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 46  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 110
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 47  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 111
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 48  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 112
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 49  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 113
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 50  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 114
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 51  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 115
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 52  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 116
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 53  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 117
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 54  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 118
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 55  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 119
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 56  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 120
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 57  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 121
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 58  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 122
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 59  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 123
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 60  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 124
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 61  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 125
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 62  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 126
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 63  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 127
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 64  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 128
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 65  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 129
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 66  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 130
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 67  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 131
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 68  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 132
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 69  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 133
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 70  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 134
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 71  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 135
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 72  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 136
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 73  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 137
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 74  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 138
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 75  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 139
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 76  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 140
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 77  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 141
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 78  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 142
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 79  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 143
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 80  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 144
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 81  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 145
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 82  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 146
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 83  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 147
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 84  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 148
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 85  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 149
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 86  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 150
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 87  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 151
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 88  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 152
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 89  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 153
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 90  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 154
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 91  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 155
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 92  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 156
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 93  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 157
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 94  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 158
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 95  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 159
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 96  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 160
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 97  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 161
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 98  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 162
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 99  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 163
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 100  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 164
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 101  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 165
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 102  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 166
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 103  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 167
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 104  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 168
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 105  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 169
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 106  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 170
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 107  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 171
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 108  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 172
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 109  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 173
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 110  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 174
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 111  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 175
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 112  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 176
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 113  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 177
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 114  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 178
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 115  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 179
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 116  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 180
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 117  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 181
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 118  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 182
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 119  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 183
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 120  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 184
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 121  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 185
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 122  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 186
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 123  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 187
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 124  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 188
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 125  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 189
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 126  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 190
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 127  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 191
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 128  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 192
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 129  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 193
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 130  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 194
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 131  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 195
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 132  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 196
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 133  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 197
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 134  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 198
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 135  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 199
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 136  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 200
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 137  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 201
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 138  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 202
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 139  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 203
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 140  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 204
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 141  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 205
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 142  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 206
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 143  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 207
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 144  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 208
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 145  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 209
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 146  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 210
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 147  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 211
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 148  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 212
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 149  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 213
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 150  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 214
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 151  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 215
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 152  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 216
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 153  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 217
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 154  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 218
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 155  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 219
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 156  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 220
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 157  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 221
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 158  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 222
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 159  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 223
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 160  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 224
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 161  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 225
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 162  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 226
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 163  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 227
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 164  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 228
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 165  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 229
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 166  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 230
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 167  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 231
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 168  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 232
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 169  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 233
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 170  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 234
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 171  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 235
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 172  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 236
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 173  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 237
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 174  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 238
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 175  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 239
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 176  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 240
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 177  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 241
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 178  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 242
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 179  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 243
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 180  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 244
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 181  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 245
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 182  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 246
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 183  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 247
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 184  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 248
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 185  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 249
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 186  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 250
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 187  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 251
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 188  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 252
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 189  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 253
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 190  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 254
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 191  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 255
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 192  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 256
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 193  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 257
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 194  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 258
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 195  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 259
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 196  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 260
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 197  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 261
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 198  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 262
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 199  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 263
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 200  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 264
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 201  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 265
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 202  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 266
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 203  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 267
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 204  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 268
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 205  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 269
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 206  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 270
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 207  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 271
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 208  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 272
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 209  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 273
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 210  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 274
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 211  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 275
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 212  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 276
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 213  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 277
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 214  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 278
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 215  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 279
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 216  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 280
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 217  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 281
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 218  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 282
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 219  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 283
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 220  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 284
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 221  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 285
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 222  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 286
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 223  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 287
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 224  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 288
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 225  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 289
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 226  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 290
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 227  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 291
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 228  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 292
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 229  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 293
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 230  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 294
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 231  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 295
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 232  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 296
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 233  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 297
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 234  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 298
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 235  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 299
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 236  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 300
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 237  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 301
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 238  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 302
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 239  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 303
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 240  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 304
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 241  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 305
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 242  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 306
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 243  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 307
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 244  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 308
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 245  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 309
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 246  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 310
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 247  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 311
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 248  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 312
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 249  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 313
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 250  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 314
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 251  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 315
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 252  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 316
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 253  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 317
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 254  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 318
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 255  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 319
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 256  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 320
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 257  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 321
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 258  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 322
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 259  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 323
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 260  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 324
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 261  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 325
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 262  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 326
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 263  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 327
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 264  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 328
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 265  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 329
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 266  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 330
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 267  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 331
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 268  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 332
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 269  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 333
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 270  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 334
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 271  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 335
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 272  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 336
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 273  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 337
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 274  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 338
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 275  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 339
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 276  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 340
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 277  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 341
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 278  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 342
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 279  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 343
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 280  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 344
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 281  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 345
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 282  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 346
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 283  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 347
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 284  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 348
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 285  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 349
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 286  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 350
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 287  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 351
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 288  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 352
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 289  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 353
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 290  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 354
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 291  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 355
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 292  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 356
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 293  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 357
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 294  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 358
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 295  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 359
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 296  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 360
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 297  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 361
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 298  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 362
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 299  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 363
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 300  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 364
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 301  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 365
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 302  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 366
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 303  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 367
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 304  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 368
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 305  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 369
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 306  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 370
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 307  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 371
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 308  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 372
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 309  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 373
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 310  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 374
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 311  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 375
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 312  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 376
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 313  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 377
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 314  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 378
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 315  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 379
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 316  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 380
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 317  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 381
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 318  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 382
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 319  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 383
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 320  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 384
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 321  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 385
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 322  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 386
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 323  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 387
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 324  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 388
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 325  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 389
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 326  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 390
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 327  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 391
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 328  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 392
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 329  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 393
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 330  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 394
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 331  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 395
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 332  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 396
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 333  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 397
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 334  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 398
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 335  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 399
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 336  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 400
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 337  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 401
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 338  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 402
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 339  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 403
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 340  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 404
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 341  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 405
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 342  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 406
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 343  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 407
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 344  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 408
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 345  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 409
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 346  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 410
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 347  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 411
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 348  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 412
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 349  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 413
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 350  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 414
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 351  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 415
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 352  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 416
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 353  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 417
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 354  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 418
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 355  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 419
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 356  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 420
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 357  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 421
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 358  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 422
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 359  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 423
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 360  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 424
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 361  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 425
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 362  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 426
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 363  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 427
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 364  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 428
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 365  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 429
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 366  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 430
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 367  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 431
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 368  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 432
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 369  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 433
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 370  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 434
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 371  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 435
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 372  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 436
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 373  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 437
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 374  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 438
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 375  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 439
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 376  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 440
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 377  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 441
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 378  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 442
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 379  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 443
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 380  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 444
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 381  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 445
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 382  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 446
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 383  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 447
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 384  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 448
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 385  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 449
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 386  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 450
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 387  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 451
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 388  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 452
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 389  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 453
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 390  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 454
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 391  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 455
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 392  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 456
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 393  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 457
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 394  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 458
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 395  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 459
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 396  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 460
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 397  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 461
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 398  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 462
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 399  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 463
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 400  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 464
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 401  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 465
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 402  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 466
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 403  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 467
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 404  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 468
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 405  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 469
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 406  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 470
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 407  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 471
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 408  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 472
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 409  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 473
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 410  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 474
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 411  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 475
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 412  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 476
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 413  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 477
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 414  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 478
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 415  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 479
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 416  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 480
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 417  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 481
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 418  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 482
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 419  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 483
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 420  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 484
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 421  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 485
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 422  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 486
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 423  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 487
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 424  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 488
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 425  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 489
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 426  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 490
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 427  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 491
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 428  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 492
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 429  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 493
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 430  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 494
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 431  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 495
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 432  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 496
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 433  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 497
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 434  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 498
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 435  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 499
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 436  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 500
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 437  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 501
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 438  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 502
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 439  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 503
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 440  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 504
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 441  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 505
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 442  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 506
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 443  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 507
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 444  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 508
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 445  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 509
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 446  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 510
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 447  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 511
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 448  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 512
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 449  --------------

No Operand Instruction
End of Program

END OF EXECUTION
------------------------------------------------  flags PROCESS FINISHED  -----------------------------------------

PCB: 1793 from file: flags with priority 16 and size 1083
READY QUEUE 1:
PCB: 4609 from file: p5 with priority 2 and size 156
---------------------------

READY QUEUE 2:
PCB: 1537 from file: sfull with priority 22 and size 677
---------------------------

--------------------------------------------------   RUNNING NOW: sfull  ---------------------------------------------------

----------------INSTRUCTION 2 --------------

Single Operand Instruction
Register: 1

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 621
Stack Limit [9]: 668
Program Counter [10]: 4
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 621
Stack Limit [9]: 668
Program Counter [10]: 4
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

Process currently running: PCB: 1537 from file: sfull with priority 22 and size 677READY QUEUE 1:
PCB: 4609 from file: p5 with priority 2 and size 156
---------------------------

READY QUEUE 2:

PRIORITY SCHEDULING: 

--------------------------------------------------   RUNNING NOW: p5  ---------------------------------------------------

----------------INSTRUCTION 2 --------------

No Operand Instruction
End of Program
------------------------------------------------  p5 PROCESS FINISHED  -----------------------------------------

PCB: 4609 from file: p5 with priority 2 and size 156
ROUND ROBIN SCHEDULING: 

--------------------------------------------------   RUNNING NOW: sfull  ---------------------------------------------------

----------------INSTRUCTION 3 --------------

Single Operand Instruction
Register: 2

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 622
Stack Limit [9]: 668
Program Counter [10]: 6
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

READY QUEUE 1:

READY QUEUE 2:
PCB: 1537 from file: sfull with priority 22 and size 677
---------------------------

There is no process currently running
--------------------------------------------------   RUNNING NOW: sfull  ---------------------------------------------------

----------------INSTRUCTION 1  --------------

Single Operand Instruction
Register: 3

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 623
Stack Limit [9]: 668
Program Counter [10]: 8
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 2  --------------

Single Operand Instruction
Register: 4

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 624
Stack Limit [9]: 668
Program Counter [10]: 10
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 3  --------------

Single Operand Instruction
Register: 5

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 625
Stack Limit [9]: 668
Program Counter [10]: 12
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 4  --------------

Single Operand Instruction
Register: 6

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 626
Stack Limit [9]: 668
Program Counter [10]: 14
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 5  --------------

Single Operand Instruction
Register: 7

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 627
Stack Limit [9]: 668
Program Counter [10]: 16
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 6  --------------

Single Operand Instruction
Register: 8

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 628
Stack Limit [9]: 668
Program Counter [10]: 18
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 7  --------------

Single Operand Instruction
Register: 9

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 629
Stack Limit [9]: 668
Program Counter [10]: 20
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 8  --------------

Single Operand Instruction
Register: 10

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 630
Stack Limit [9]: 668
Program Counter [10]: 22
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 9  --------------

Single Operand Instruction
Register: 11

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 631
Stack Limit [9]: 668
Program Counter [10]: 24
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 10  --------------

Single Operand Instruction
Register: 12

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 632
Stack Limit [9]: 668
Program Counter [10]: 26
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 11  --------------

Single Operand Instruction
Register: 13

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 633
Stack Limit [9]: 668
Program Counter [10]: 28
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 12  --------------

Single Operand Instruction
Register: 14

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 634
Stack Limit [9]: 668
Program Counter [10]: 30
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 13  --------------

Single Operand Instruction
Register: 0

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 635
Stack Limit [9]: 668
Program Counter [10]: 32
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 14  --------------

Single Operand Instruction
Register: 1

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 636
Stack Limit [9]: 668
Program Counter [10]: 34
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 15  --------------

Single Operand Instruction
Register: 2

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 637
Stack Limit [9]: 668
Program Counter [10]: 36
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 16  --------------

Single Operand Instruction
Register: 3

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 638
Stack Limit [9]: 668
Program Counter [10]: 38
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 17  --------------

Single Operand Instruction
Register: 4

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 639
Stack Limit [9]: 668
Program Counter [10]: 40
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 18  --------------

Single Operand Instruction
Register: 5

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 640
Stack Limit [9]: 668
Program Counter [10]: 42
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 19  --------------

Single Operand Instruction
Register: 6

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 641
Stack Limit [9]: 668
Program Counter [10]: 44
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 20  --------------

Single Operand Instruction
Register: 7

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 642
Stack Limit [9]: 668
Program Counter [10]: 46
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 21  --------------

Single Operand Instruction
Register: 8

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 643
Stack Limit [9]: 668
Program Counter [10]: 48
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 22  --------------

Single Operand Instruction
Register: 9

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 644
Stack Limit [9]: 668
Program Counter [10]: 50
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 23  --------------

Single Operand Instruction
Register: 10

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 645
Stack Limit [9]: 668
Program Counter [10]: 52
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 24  --------------

Single Operand Instruction
Register: 11

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 646
Stack Limit [9]: 668
Program Counter [10]: 54
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 25  --------------

Single Operand Instruction
Register: 12

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 647
Stack Limit [9]: 668
Program Counter [10]: 56
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 26  --------------

Single Operand Instruction
Register: 13

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 648
Stack Limit [9]: 668
Program Counter [10]: 58
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 27  --------------

Single Operand Instruction
Register: 14

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 649
Stack Limit [9]: 668
Program Counter [10]: 60
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 28  --------------

Single Operand Instruction
Register: 0

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 650
Stack Limit [9]: 668
Program Counter [10]: 62
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 29  --------------

Single Operand Instruction
Register: 1

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 651
Stack Limit [9]: 668
Program Counter [10]: 64
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 30  --------------

Single Operand Instruction
Register: 2

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 652
Stack Limit [9]: 668
Program Counter [10]: 66
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 31  --------------

Single Operand Instruction
Register: 3

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 653
Stack Limit [9]: 668
Program Counter [10]: 68
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 32  --------------

Single Operand Instruction
Register: 4

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 654
Stack Limit [9]: 668
Program Counter [10]: 70
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 33  --------------

Single Operand Instruction
Register: 5

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 655
Stack Limit [9]: 668
Program Counter [10]: 72
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 34  --------------

Single Operand Instruction
Register: 6

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 656
Stack Limit [9]: 668
Program Counter [10]: 74
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 35  --------------

Single Operand Instruction
Register: 7

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 657
Stack Limit [9]: 668
Program Counter [10]: 76
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 36  --------------

Single Operand Instruction
Register: 8

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 658
Stack Limit [9]: 668
Program Counter [10]: 78
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 37  --------------

Single Operand Instruction
Register: 9

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 659
Stack Limit [9]: 668
Program Counter [10]: 80
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 38  --------------

Single Operand Instruction
Register: 10

------------------- REGISTERS -----------------------READY QUEUE 1:
PCB: 4609 from file: p5 with priority 2 and size 156
---------------------------

READY QUEUE 2:
PCB: 1793 from file: flags with priority 16 and size 1083
---------------------------
PCB: 1537 from file: sfull with priority 22 and size 677
---------------------------
PCB: 3841 from file: noop with priority 31 and size 571
---------------------------

There is no process currently running
PRIORITY SCHEDULING: 

--------------------------------------------------   RUNNING NOW: p5  ---------------------------------------------------

----------------INSTRUCTION 1 --------------

Register Immediate Instruction
Immediate: 67

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 67
Code Counter [3]: 0
Data Base [4]: 68
Data Limit [5]: 97
Data Counter [6]: 0
Stack Base [7]: 98
Stack Counter [8]: 98
Stack Limit [9]: 147
Program Counter [10]: 67
Instruction Register [11]: 59

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

ROUND ROBIN SCHEDULING: 

--------------------------------------------------   RUNNING NOW: flags  ---------------------------------------------------

----------------INSTRUCTION 1 --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 4
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

--------------------------------------------------   RUNNING NOW: sfull  ---------------------------------------------------

----------------INSTRUCTION 1 --------------

Single Operand Instruction
Register: 0

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 620
Stack Limit [9]: 668
Program Counter [10]: 2
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

--------------------------------------------------   RUNNING NOW: noop  ---------------------------------------------------

----------------INSTRUCTION 1 --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 512
Data Counter [6]: 0
Stack Base [7]: 513
Stack Counter [8]: 513
Stack Limit [9]: 562
Program Counter [10]: 1
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

Process not loaded/invalid 
PCB: 3841 from file: noop with priority 31 and size 571
Page table for process 3841
0: 102,  1: 155,  2: 43,  3: 310,  4: 131,  

-------------------- FREE FRAMES ----------------------

Frame #102:    -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, 

Frame #155:    -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, 

Frame #43:    -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, 

Frame #310:    -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, -14, 

Frame #131:    -13, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 



-------------------- ALLOCATED FRAMES ----------------------
Process ID 1793 allocated to Frame #205
Process ID 1793 allocated to Frame #502
Process ID 1793 allocated to Frame #506
Process ID 1793 allocated to Frame #367
Process ID 1793 allocated to Frame #213
Process ID 1793 allocated to Frame #252
Process ID 1793 allocated to Frame #229
Process ID 1793 allocated to Frame #322
Process ID 1793 allocated to Frame #72

Process ID 4609 allocated to Frame #148
Process ID 4609 allocated to Frame #265

Process ID 1537 allocated to Frame #387
Process ID 1537 allocated to Frame #25
Process ID 1537 allocated to Frame #215
Process ID 1537 allocated to Frame #469
Process ID 1537 allocated to Frame #430
Process ID 1537 allocated to Frame #182

Process ID 3841 allocated to Frame #102
Process ID 3841 allocated to Frame #155
Process ID 3841 allocated to Frame #43
Process ID 3841 allocated to Frame #310
Process ID 3841 allocated to Frame #131

READY QUEUE 1:
PCB: 4609 from file: p5 with priority 2 and size 156
---------------------------

READY QUEUE 2:
PCB: 1793 from file: flags with priority 16 and size 1083
---------------------------
PCB: 1537 from file: sfull with priority 22 and size 677
---------------------------
PCB: 3841 from file: noop with priority 31 and size 571
---------------------------

Killed process 3841
READY QUEUE 1:
PCB: 4609 from file: p5 with priority 2 and size 156
---------------------------

READY QUEUE 2:
PCB: 1793 from file: flags with priority 16 and size 1083
---------------------------
PCB: 1537 from file: sfull with priority 22 and size 677
---------------------------

--------------------------------------------------   RUNNING NOW: flags  ---------------------------------------------------

----------------INSTRUCTION 1  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 8
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 2  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 12
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 3  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 16
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 4  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 20
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 5  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 24
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 6  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 28
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 7  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 32
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 8  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 36
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 9  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 40
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 10  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 44
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 11  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 48
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 12  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 52
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 13  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 56
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 14  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -3599
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 60
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 15  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -3599
Register R 15: -3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 64
Instruction Register [11]: 48

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 16  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: -3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 67
Instruction Register [11]: 23

Flag registers: 
0, 0, 0, 0, 1, 0, 0, 1, 

----------------INSTRUCTION 17  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -3085
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 70
Instruction Register [11]: 25

Flag registers: 
0, 0, 0, 0, 1, 0, 0, 1, 

----------------INSTRUCTION 18  --------------

Single Operand Instruction
Register: 1

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -2828
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 72
Instruction Register [11]: 116

Flag registers: 
0, 0, 0, 0, 1, 0, 0, 1, 

----------------INSTRUCTION 19  --------------

Single Operand Instruction
Register: 2

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -2571
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 74
Instruction Register [11]: 115

Flag registers: 
0, 0, 0, 0, 1, 0, 0, 1, 

----------------INSTRUCTION 20  --------------

Single Operand Instruction
Register: 3

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -2314
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 76
Instruction Register [11]: 114

Flag registers: 
0, 0, 0, 0, 1, 0, 0, 1, 

----------------INSTRUCTION 21  --------------

Single Operand Instruction
Register: 4

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -2057
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 78
Instruction Register [11]: 113

Flag registers: 
0, 0, 0, 0, 1, 0, 0, 1, 

----------------INSTRUCTION 22  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: -1800
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 81
Instruction Register [11]: 24

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 23  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1543
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 85
Instruction Register [11]: 53

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 24  --------------

------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 88
Instruction Register [11]: 23

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 25  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 89
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 26  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 90
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 27  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 91
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 28  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 92
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 29  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 93
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 30  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 94
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 31  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 95
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 32  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 96
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 33  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 97
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 34  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 98
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 35  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 99
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 36  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 100
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 37  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 101
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 38  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 102
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 39  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 103
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 40  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 104
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 41  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 105
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 42  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 106
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 43  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 107
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 44  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 108
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 45  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 109
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 46  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 110
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 47  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 111
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 48  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 112
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 49  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 113
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 50  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 114
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 51  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 115
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 52  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 116
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 53  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 117
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 54  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 118
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 55  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 119
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 56  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 120
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 57  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 121
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 58  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 122
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 59  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 123
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 60  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 124
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 61  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 125
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 62  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 126
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 63  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 127
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 64  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 128
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 65  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 129
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 66  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 130
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 67  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 131
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 68  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 132
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 69  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 133
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 70  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 134
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 71  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 135
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 72  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 136
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 73  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 137
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 74  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 138
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 75  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 139
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 76  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 140
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 77  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 141
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 78  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 142
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 79  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 143
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 80  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 144
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 81  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 145
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 82  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 146
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 83  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 147
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 84  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 148
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 85  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 149
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 86  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 150
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 87  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 151
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 88  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 152
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 89  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 153
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 90  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 154
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 91  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 155
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 92  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 156
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 93  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 157
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 94  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 158
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 95  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 159
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 96  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 160
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 97  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 161
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 98  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 162
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 99  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 163
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 100  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 164
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 101  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 165
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 102  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 166
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 103  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 167
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 104  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 168
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 105  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 169
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 106  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 170
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 107  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 171
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 108  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 172
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 109  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 173
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 110  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 174
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 111  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 175
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 112  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 176
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 113  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 177
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 114  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 178
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 115  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 179
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 116  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 180
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 117  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 181
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 118  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 182
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 119  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 183
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 120  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 184
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 121  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 185
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 122  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 186
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 123  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 187
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 124  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 188
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 125  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 189
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 126  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 190
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 127  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 191
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 128  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 192
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 129  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 193
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 130  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 194
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 131  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 195
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 132  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 196
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 133  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 197
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 134  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 198
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 135  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 199
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 136  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 200
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 137  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 201
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 138  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 202
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 139  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 203
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 140  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 204
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 141  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 205
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 142  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 206
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 143  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 207
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 144  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 208
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 145  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 209
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 146  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 210
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 147  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 211
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 148  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 212
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 149  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 213
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 150  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 214
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 151  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 215
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 152  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 216
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 153  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 217
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 154  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 218
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 155  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 219
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 156  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 220
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 157  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 221
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 158  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 222
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 159  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 223
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 160  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 224
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 161  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 225
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 162  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 226
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 163  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 227
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 164  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 228
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 165  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 229
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 166  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 230
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 167  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 231
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 168  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 232
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 169  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 233
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 170  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 234
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 171  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 235
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 172  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 236
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 173  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 237
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 174  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 238
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 175  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 239
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 176  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 240
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 177  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 241
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 178  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 242
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 179  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 243
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 180  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 244
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 181  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 245
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 182  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 246
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 183  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 247
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 184  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 248
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 185  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 249
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 186  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 250
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 187  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 251
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 188  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 252
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 189  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 253
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 190  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 254
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 191  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 255
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 192  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 256
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 193  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 257
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 194  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 258
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 195  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 259
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 196  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 260
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 197  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 261
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 198  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 262
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 199  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 263
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 200  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 264
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 201  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 265
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 202  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 266
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 203  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 267
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 204  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 268
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 205  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 269
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 206  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 270
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 207  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 271
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 208  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 272
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 209  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 273
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 210  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 274
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 211  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 275
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 212  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 276
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 213  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 277
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 214  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 278
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 215  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 279
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 216  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 280
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 217  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 281
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 218  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 282
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 219  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 283
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 220  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 284
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 221  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 285
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 222  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 286
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 223  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 287
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 224  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 288
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 225  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 289
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 226  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 290
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 227  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 291
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 228  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 292
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 229  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 293
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 230  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 294
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 231  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 295
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 232  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 296
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 233  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 297
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 234  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 298
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 235  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 299
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 236  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 300
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 237  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 301
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 238  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 302
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 239  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 303
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 240  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 304
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 241  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 305
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 242  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 306
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 243  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 307
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 244  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 308
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 245  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 309
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 246  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 310
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 247  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 311
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 248  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 312
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 249  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 313
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 250  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 314
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 251  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 315
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 252  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 316
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 253  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 317
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 254  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 318
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 255  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 319
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 256  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 320
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 257  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 321
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 258  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 322
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 259  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 323
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 260  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 324
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 261  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 325
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 262  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 326
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 263  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 327
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 264  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 328
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 265  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 329
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 266  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 330
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 267  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 331
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 268  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 332
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 269  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 333
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 270  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 334
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 271  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 335
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 272  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 336
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 273  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 337
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 274  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 338
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 275  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 339
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 276  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 340
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 277  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 341
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 278  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 342
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 279  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 343
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 280  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 344
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 281  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 345
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 282  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 346
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 283  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 347
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 284  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 348
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 285  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 349
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 286  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 350
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 287  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 351
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 288  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 352
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 289  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 353
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 290  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 354
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 291  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 355
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 292  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 356
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 293  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 357
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 294  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 358
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 295  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 359
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 296  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 360
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 297  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 361
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 298  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 362
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 299  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 363
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 300  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 364
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 301  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 365
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 302  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 366
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 303  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 367
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 304  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 368
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 305  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 369
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 306  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 370
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 307  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 371
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 308  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 372
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 309  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 373
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 310  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 374
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 311  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 375
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 312  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 376
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 313  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 377
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 314  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 378
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 315  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 379
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 316  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 380
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 317  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 381
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 318  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 382
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 319  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 383
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 320  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 384
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 321  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 385
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 322  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 386
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 323  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 387
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 324  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 388
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 325  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 389
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 326  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 390
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 327  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 391
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 328  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 392
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 329  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 393
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 330  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 394
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 331  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 395
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 332  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 396
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 333  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 397
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 334  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 398
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 335  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 399
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 336  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 400
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 337  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 401
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 338  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 402
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 339  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 403
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 340  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 404
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 341  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 405
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 342  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 406
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 343  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 407
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 344  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 408
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 345  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 409
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 346  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 410
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 347  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 411
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 348  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 412
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 349  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 413
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 350  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 414
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 351  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 415
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 352  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 416
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 353  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 417
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 354  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 418
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 355  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 419
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 356  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 420
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 357  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 421
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 358  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 422
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 359  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 423
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 360  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 424
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 361  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 425
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 362  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 426
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 363  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 427
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 364  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 428
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 365  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 429
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 366  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 430
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 367  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 431
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 368  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 432
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 369  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 433
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 370  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 434
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 371  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 435
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 372  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 436
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 373  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 437
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 374  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 438
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 375  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 439
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 376  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 440
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 377  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 441
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 378  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 442
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 379  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 443
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 380  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 444
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 381  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 445
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 382  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 446
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 383  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 447
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 384  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 448
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 385  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 449
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 386  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 450
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 387  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 451
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 388  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 452
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 389  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 453
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 390  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 454
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 391  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 455
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 392  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 456
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 393  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 457
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 394  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 458
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 395  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 459
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 396  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 460
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 397  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 461
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 398  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 462
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 399  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 463
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 400  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 464
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 401  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 465
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 402  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 466
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 403  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 467
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 404  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 468
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 405  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 469
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 406  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 470
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 407  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 471
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 408  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 472
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 409  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 473
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 410  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 474
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 411  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 475
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 412  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 476
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 413  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 477
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 414  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 478
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 415  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 479
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 416  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 480
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 417  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 481
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 418  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 482
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 419  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 483
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 420  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 484
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 421  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 485
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 422  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 486
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 423  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 487
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 424  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 488
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 425  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 489
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 426  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 490
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 427  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 491
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 428  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 492
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 429  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 493
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 430  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 494
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 431  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 495
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 432  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 496
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 433  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 497
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 434  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 498
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 435  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 499
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 436  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 500
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 437  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 501
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 438  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 502
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 439  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 503
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 440  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 504
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 441  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 505
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 442  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 506
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 443  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 507
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 444  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 508
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 445  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 509
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 446  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 510
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 447  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 511
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 448  --------------

No Operand Instruction
------------------- REGISTERS -------------------------------
GPR:
Register R 0: -3342
Register R 1: -1543
Register R 2: -5656
Register R 3: -1286
Register R 4: -4628
Register R 5: -771
Register R 6: 1
Register R 7: -1542
Register R 8: -1286
Register R 9: -1029
Register R 10: -772
Register R 11: -515
Register R 12: -258
Register R 13: -1
Register R 14: -7455
Register R 15: 3856
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 512
Code Counter [3]: 0
Data Base [4]: 513
Data Limit [5]: 1024
Data Counter [6]: 0
Stack Base [7]: 1025
Stack Counter [8]: 1025
Stack Limit [9]: 1074
Program Counter [10]: 512
Instruction Register [11]: 242

Flag registers: 
0, 0, 0, 0, 1, 1, 0, 1, 

----------------INSTRUCTION 449  --------------

No Operand Instruction
End of Program

END OF EXECUTION
------------------------------------------------  flags PROCESS FINISHED  -----------------------------------------

PCB: 1793 from file: flags with priority 16 and size 1083
READY QUEUE 1:
PCB: 4609 from file: p5 with priority 2 and size 156
---------------------------

READY QUEUE 2:
PCB: 1537 from file: sfull with priority 22 and size 677
---------------------------

--------------------------------------------------   RUNNING NOW: sfull  ---------------------------------------------------

----------------INSTRUCTION 2 --------------

Single Operand Instruction
Register: 1

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 621
Stack Limit [9]: 668
Program Counter [10]: 4
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

Process currently running: PCB: 1537 from file: sfull with priority 22 and size 677------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 621
Stack Limit [9]: 668
Program Counter [10]: 4
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

READY QUEUE 1:
PCB: 4609 from file: p5 with priority 2 and size 156
---------------------------

READY QUEUE 2:

Process currently running: PCB: 1537 from file: sfull with priority 22 and size 677PRIORITY SCHEDULING: 

--------------------------------------------------   RUNNING NOW: p5  ---------------------------------------------------

----------------INSTRUCTION 2 --------------

No Operand Instruction
End of Program
------------------------------------------------  p5 PROCESS FINISHED  -----------------------------------------

PCB: 4609 from file: p5 with priority 2 and size 156
ROUND ROBIN SCHEDULING: 

--------------------------------------------------   RUNNING NOW: sfull  ---------------------------------------------------

----------------INSTRUCTION 3 --------------

Single Operand Instruction
Register: 2

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 622
Stack Limit [9]: 668
Program Counter [10]: 6
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

READY QUEUE 1:

READY QUEUE 2:
PCB: 1537 from file: sfull with priority 22 and size 677
---------------------------

Process 1537 blocked
Process with ID 1537 is blocked
Process 1537 unblocked
ROUND ROBIN SCHEDULING: 

--------------------------------------------------   RUNNING NOW: sfull  -----------------------------------------------------
----------------INSTRUCTION 4 --------------

Single Operand Instruction
Register: 3

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 623
Stack Limit [9]: 668
Program Counter [10]: 8
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 5 --------------

Single Operand Instruction
Register: 4

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 624
Stack Limit [9]: 668
Program Counter [10]: 10
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 6 --------------

Single Operand Instruction
Register: 5

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 625
Stack Limit [9]: 668
Program Counter [10]: 12
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 7 --------------

Single Operand Instruction
Register: 6

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 626
Stack Limit [9]: 668
Program Counter [10]: 14
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 



--------------------------------------------------   RUNNING NOW: sfull  -----------------------------------------------------
----------------INSTRUCTION 8 --------------

Single Operand Instruction
Register: 7

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 627
Stack Limit [9]: 668
Program Counter [10]: 16
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 9 --------------

Single Operand Instruction
Register: 8

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 628
Stack Limit [9]: 668
Program Counter [10]: 18
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 10 --------------

Single Operand Instruction
Register: 9

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 629
Stack Limit [9]: 668
Program Counter [10]: 20
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 11 --------------

Single Operand Instruction
Register: 10

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 630
Stack Limit [9]: 668
Program Counter [10]: 22
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 



--------------------------------------------------   RUNNING NOW: sfull  -----------------------------------------------------
----------------INSTRUCTION 12 --------------

Single Operand Instruction
Register: 11

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 631
Stack Limit [9]: 668
Program Counter [10]: 24
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 13 --------------

Single Operand Instruction
Register: 12

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 632
Stack Limit [9]: 668
Program Counter [10]: 26
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 14 --------------

Single Operand Instruction
Register: 13

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 633
Stack Limit [9]: 668
Program Counter [10]: 28
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 15 --------------

Single Operand Instruction
Register: 14

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 634
Stack Limit [9]: 668
Program Counter [10]: 30
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 



--------------------------------------------------   RUNNING NOW: sfull  -----------------------------------------------------
----------------INSTRUCTION 16 --------------

Single Operand Instruction
Register: 0

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 635
Stack Limit [9]: 668
Program Counter [10]: 32
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 17 --------------

Single Operand Instruction
Register: 1

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 636
Stack Limit [9]: 668
Program Counter [10]: 34
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 18 --------------

Single Operand Instruction
Register: 2

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 637
Stack Limit [9]: 668
Program Counter [10]: 36
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 19 --------------

Single Operand Instruction
Register: 3

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 638
Stack Limit [9]: 668
Program Counter [10]: 38
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 



--------------------------------------------------   RUNNING NOW: sfull  -----------------------------------------------------
----------------INSTRUCTION 20 --------------

Single Operand Instruction
Register: 4

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 639
Stack Limit [9]: 668
Program Counter [10]: 40
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 21 --------------

Single Operand Instruction
Register: 5

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 640
Stack Limit [9]: 668
Program Counter [10]: 42
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 22 --------------

Single Operand Instruction
Register: 6

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 641
Stack Limit [9]: 668
Program Counter [10]: 44
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 23 --------------

Single Operand Instruction
Register: 7

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 642
Stack Limit [9]: 668
Program Counter [10]: 46
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 



--------------------------------------------------   RUNNING NOW: sfull  -----------------------------------------------------
----------------INSTRUCTION 24 --------------

Single Operand Instruction
Register: 8

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 643
Stack Limit [9]: 668
Program Counter [10]: 48
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 25 --------------

Single Operand Instruction
Register: 9

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 644
Stack Limit [9]: 668
Program Counter [10]: 50
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 26 --------------

Single Operand Instruction
Register: 10

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 645
Stack Limit [9]: 668
Program Counter [10]: 52
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 27 --------------

Single Operand Instruction
Register: 11

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 646
Stack Limit [9]: 668
Program Counter [10]: 54
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 



--------------------------------------------------   RUNNING NOW: sfull  -----------------------------------------------------
----------------INSTRUCTION 28 --------------

Single Operand Instruction
Register: 12

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 647
Stack Limit [9]: 668
Program Counter [10]: 56
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 29 --------------

Single Operand Instruction
Register: 13

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 648
Stack Limit [9]: 668
Program Counter [10]: 58
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 30 --------------

Single Operand Instruction
Register: 14

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 649
Stack Limit [9]: 668
Program Counter [10]: 60
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 31 --------------

Single Operand Instruction
Register: 0

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 650
Stack Limit [9]: 668
Program Counter [10]: 62
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 



--------------------------------------------------   RUNNING NOW: sfull  -----------------------------------------------------
----------------INSTRUCTION 32 --------------

Single Operand Instruction
Register: 1

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 651
Stack Limit [9]: 668
Program Counter [10]: 64
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 33 --------------

Single Operand Instruction
Register: 2

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 652
Stack Limit [9]: 668
Program Counter [10]: 66
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 34 --------------

Single Operand Instruction
Register: 3

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 653
Stack Limit [9]: 668
Program Counter [10]: 68
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 35 --------------

Single Operand Instruction
Register: 4

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 654
Stack Limit [9]: 668
Program Counter [10]: 70
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 



--------------------------------------------------   RUNNING NOW: sfull  -----------------------------------------------------
----------------INSTRUCTION 36 --------------

Single Operand Instruction
Register: 5

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 655
Stack Limit [9]: 668
Program Counter [10]: 72
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 37 --------------

Single Operand Instruction
Register: 6

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 656
Stack Limit [9]: 668
Program Counter [10]: 74
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 38 --------------

Single Operand Instruction
Register: 7

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 657
Stack Limit [9]: 668
Program Counter [10]: 76
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 39 --------------

Single Operand Instruction
Register: 8

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 658
Stack Limit [9]: 668
Program Counter [10]: 78
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 



--------------------------------------------------   RUNNING NOW: sfull  -----------------------------------------------------
----------------INSTRUCTION 40 --------------

Single Operand Instruction
Register: 9

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 659
Stack Limit [9]: 668
Program Counter [10]: 80
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 41 --------------

Single Operand Instruction
Register: 10

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 660
Stack Limit [9]: 668
Program Counter [10]: 82
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 42 --------------

Single Operand Instruction
Register: 11

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 661
Stack Limit [9]: 668
Program Counter [10]: 84
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 

----------------INSTRUCTION 43 --------------

Single Operand Instruction
Register: 12

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Register R 5: 0
Register R 6: 0
Register R 7: 0
Register R 8: 0
Register R 9: 0
Register R 10: 0
Register R 11: 0
Register R 12: 0
Register R 13: 0
Register R 14: 0
Register R 15: 0
SPR:

Zero Register [0]: 0
Code Base [1]: 0
Code Limit [2]: 106
Code Counter [3]: 0
Data Base [4]: 107
Data Limit [5]: 618
Data Counter [6]: 0
Stack Base [7]: 619
Stack Counter [8]: 662
Stack Limit [9]: 668
Program Counter [10]: 86
Instruction Register [11]: 119

Flag registers: 
0, 0, 0, 0, 0, 0, 0, 0, 



--------------------------------------------------   RUNNING NOW: sfull  -----------------------------------------------------
----------------INSTRUCTION 44 --------------

Single Operand Instruction
Register: 13

------------------- REGISTERS -------------------------------
GPR:
Register R 0: 0
Register R 1: 0
Register R 2: 0
Register R 3: 0
Register R 4: 0
Regist