

================================================================
== Vivado HLS Report for 'getPruning'
================================================================
* Date:           Thu Jul  4 02:07:07 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        kociembaHls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   10|   10|   10|   10|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.56>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%index_read = call i25 @_ssdm_op_Read.ap_auto.i25(i25 %index)"   --->   Operation 12 'read' 'index_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_146 = trunc i25 %index_read to i1" [search.cpp:73]   --->   Operation 13 'trunc' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_147 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %index_read, i32 24)" [search.cpp:74]   --->   Operation 14 'bitselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.34ns)   --->   "%p_neg = sub i25 0, %index_read" [search.cpp:74]   --->   Operation 15 'sub' 'p_neg' <Predicate = true> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_50 = call i24 @_ssdm_op_PartSelect.i24.i25.i32.i32(i25 %p_neg, i32 1, i32 24)" [search.cpp:74]   --->   Operation 16 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_51 = sext i24 %tmp_50 to i31" [search.cpp:74]   --->   Operation 17 'sext' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_lshr = zext i31 %tmp_51 to i32" [search.cpp:74]   --->   Operation 18 'zext' 'p_lshr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.52ns)   --->   "%p_neg_t = sub i32 0, %p_lshr" [search.cpp:74]   --->   Operation 19 'sub' 'p_neg_t' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_53 = call i24 @_ssdm_op_PartSelect.i24.i25.i32.i32(i25 %index_read, i32 1, i32 24)" [search.cpp:74]   --->   Operation 20 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_54 = sext i24 %tmp_53 to i31" [search.cpp:74]   --->   Operation 21 'sext' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_lshr_f = zext i31 %tmp_54 to i32" [search.cpp:74]   --->   Operation 22 'zext' 'p_lshr_f' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.69ns)   --->   "%tmp_s = select i1 %tmp_147, i32 %p_neg_t, i32 %p_lshr_f" [search.cpp:74]   --->   Operation 23 'select' 'tmp_s' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %tmp_s, i32 1, i32 31)" [search.cpp:74]   --->   Operation 24 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_148 = trunc i32 %tmp_s to i1" [search.cpp:74]   --->   Operation 25 'trunc' 'tmp_148' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.49>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%table_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %table_offset)"   --->   Operation 26 'read' 'table_offset_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_204 = sext i31 %tmp to i63" [search.cpp:74]   --->   Operation 27 'sext' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_205 = zext i63 %tmp_204 to i64" [search.cpp:74]   --->   Operation 28 'zext' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext = zext i31 %table_offset_read to i64"   --->   Operation 29 'zext' 'sext' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (3.49ns)   --->   "%sum = add i64 %tmp_205, %sext" [search.cpp:74]   --->   Operation 30 'add' 'sum' <Predicate = true> <Delay = 3.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%table_addr = getelementptr i16* %table_r, i64 %sum" [search.cpp:74]   --->   Operation 31 'getelementptr' 'table_addr' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 32 [7/7] (8.75ns)   --->   "%table_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %table_addr, i32 1)" [search.cpp:74]   --->   Operation 32 'readreq' 'table_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 33 [6/7] (8.75ns)   --->   "%table_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %table_addr, i32 1)" [search.cpp:74]   --->   Operation 33 'readreq' 'table_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 34 [5/7] (8.75ns)   --->   "%table_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %table_addr, i32 1)" [search.cpp:74]   --->   Operation 34 'readreq' 'table_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 35 [4/7] (8.75ns)   --->   "%table_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %table_addr, i32 1)" [search.cpp:74]   --->   Operation 35 'readreq' 'table_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 36 [3/7] (8.75ns)   --->   "%table_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %table_addr, i32 1)" [search.cpp:74]   --->   Operation 36 'readreq' 'table_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 37 [2/7] (8.75ns)   --->   "%table_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %table_addr, i32 1)" [search.cpp:74]   --->   Operation 37 'readreq' 'table_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 38 [1/7] (8.75ns)   --->   "%table_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %table_addr, i32 1)" [search.cpp:74]   --->   Operation 38 'readreq' 'table_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 39 [1/1] (8.75ns)   --->   "%table_addr_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %table_addr)" [search.cpp:74]   --->   Operation 39 'read' 'table_addr_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 5.01>
ST_11 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %table_r, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 483840, [10 x i8]* @p_str17, [6 x i8]* @p_str16, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_149 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_148, i3 0)" [search.cpp:74]   --->   Operation 41 'bitconcatenate' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_206 = zext i4 %tmp_149 to i16" [search.cpp:74]   --->   Operation 42 'zext' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 43 [1/1] (3.98ns)   --->   "%table_load5 = lshr i16 %table_addr_read, %tmp_206" [search.cpp:74]   --->   Operation 43 'lshr' 'table_load5' <Predicate = true> <Delay = 3.98> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_207 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %table_load5, i32 4, i32 7)" [search.cpp:73]   --->   Operation 44 'partselect' 'tmp_207' <Predicate = (tmp_146)> <Delay = 0.00>
ST_11 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_150 = trunc i16 %table_load5 to i4" [search.cpp:73]   --->   Operation 45 'trunc' 'tmp_150' <Predicate = (!tmp_146)> <Delay = 0.00>
ST_11 : Operation 46 [1/1] (1.02ns)   --->   "%res = select i1 %tmp_146, i4 %tmp_207, i4 %tmp_150" [search.cpp:73]   --->   Operation 46 'select' 'res' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 47 [1/1] (0.00ns)   --->   "ret i4 %res" [search.cpp:78]   --->   Operation 47 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 5.56ns
The critical path consists of the following:
	wire read on port 'index' [4]  (0 ns)
	'sub' operation ('p_neg', search.cpp:74) [9]  (2.34 ns)
	'sub' operation ('p_neg_t', search.cpp:74) [13]  (2.52 ns)
	'select' operation ('tmp_s', search.cpp:74) [17]  (0.698 ns)

 <State 2>: 3.49ns
The critical path consists of the following:
	wire read on port 'table_offset' [5]  (0 ns)
	'add' operation ('sum', search.cpp:74) [25]  (3.49 ns)
	'getelementptr' operation ('table_addr', search.cpp:74) [26]  (0 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'table_r' (search.cpp:74) [27]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'table_r' (search.cpp:74) [27]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'table_r' (search.cpp:74) [27]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'table_r' (search.cpp:74) [27]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'table_r' (search.cpp:74) [27]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'table_r' (search.cpp:74) [27]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus request on port 'table_r' (search.cpp:74) [27]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus read on port 'table_r' (search.cpp:74) [28]  (8.75 ns)

 <State 11>: 5.01ns
The critical path consists of the following:
	'lshr' operation ('table_load5', search.cpp:74) [29]  (3.99 ns)
	'select' operation ('res', search.cpp:73) [32]  (1.02 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
