<!DOCTYPE html>
<html lang="en">
  <head>
    <link rel="icon" type="image/png" href="favicon.png">
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <!-- The above 3 meta tags *must* come first in the head; any other head content must come *after* these tags -->
    <title>cpu/esp8266/include/periph_cpu.h File Reference</title>
    <!-- jQuery (necessary for Bootstrap's JavaScript plugins) -->
    <script src="jquery.min.js"></script>
    <script src="jquery.powertip.min.js"></script>
    <script src="jquery-ui.min.js"></script>
    <script src="jquery.scrollTo.min.js"></script>
    <script src="doxy-jquery.js"></script>
    <script src="dynsections.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
    <link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <!-- Bootstrap -->
    <link href="doxygen.css" rel="stylesheet">
    <link href="fonts.css" rel="stylesheet">
    <link href="bootstrap.min.css" rel="stylesheet">
    <link href="jquery.smartmenus.bootstrap.css" rel="stylesheet">
    <link href="riot.css" rel="stylesheet">
    <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
    <!-- WARNING: Respond.js doesn't work if you view the page via file:// -->
    <!--[if lt IE 9]>
      <script src="https://oss.maxcdn.com/html5shiv/3.7.3/html5shiv.min.js"></script>
      <script src="https://oss.maxcdn.com/respond/1.4.2/respond.min.js"></script>
    <![endif]-->
        <script>
            function displaySR(){
            searchBox.Search();
            var rhtml=(document.getElementById('MSearchResults').contentWindow.document.body.innerHTML).replace(/href=\"\.\.\//g,'href="');
            document.getElementById('MSearchResultsWindow').style.display='none';
            document.getElementById('top').append(document.getElementById('MSearchSelectWindow'));
            document.getElementById('top').append(document.getElementById('MSearchResultsWindow'));
            document.getElementById('doc-content').innerHTML=rhtml;
            }
            function modSearch(){
            if(!searchBox.doxySearch){
                searchBox.doxySearch=searchBox.Search
                searchBox.Search= function(){this.doxySearch();
                var r=document.getElementById('MSearchResultsWindow');console.log(r.style);
                if(parseInt(r.style.left)<0)r.style.left=0;
                var x=document.getElementById('MSearchResults');
                if(x.scrollWidth>window.screen.width)x.style.width=window.screen.width-2+'px';
                var f=document.getElementById('riot-searchform');
                if(parseInt( r.style.top) < f.offsetTop+f.scrollHeight) r.style.top = f.offsetTop+f.scrollHeight+'px';}
            }
            }
        </script>
  </head>
  <body>
      <div id="top">
        <nav class="navbar navbar-inverse">
          <div class="container-fluid">
            <!-- Brand and toggle get grouped for better mobile display -->
            <div class="navbar-header">
              <button type="button" class="navbar-toggle collapsed" data-toggle="collapse" data-target="#navbar-collapse" aria-expanded="false">
                <span class="sr-only">Toggle navigation</span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
              </button>
              <a class="navbar-brand" id="brand-logo" href="http://riot-os.org"><img height="40px" src="riot-logo.svg" /></a>
              <p class="navbar-text text-center visible-xs">Documentation</p>
            </div>
            <!-- Collect the nav links, forms, and other content for toggling -->
            <div class="collapse navbar-collapse" id="navbar-collapse">
              <p class="navbar-text navbar-left"><span id="projectbrief">The friendly Operating System for the Internet of Things</span></p>
              <ul id="riot-navlist" class="nav navbar-nav"></ul>
              <form id="riot-searchform" class="navbar-form navbar-left navbar-right"
                    onsubmit="try{
                        displaySR();
                    }finally{
                            return false;
                    }">
                 <div class="form-group">
                   <div id="MSearchBox" class="MSearchBoxActive">
                     <div class="input-group">
                       <div class="input-group-addon">
                         <span id="MSearchSelect" class="glyphicon glyphicon-search" aria-hidden="true" onmouseover="return searchBox.OnSearchSelectShow()" onmouseout="return searchBox.OnSearchSelectHide()"></span>
                       </div>
                       <input class="form-control" type="text" id="MSearchField" placeholder="Search" accesskey="S" onfocus="searchBox.OnSearchFieldFocus(true)" onblur="searchBox.OnSearchFieldFocus(false)" onkeyup="searchBox.OnSearchFieldChange(event); modSearch();">
                       <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()">
                         <span id="search-reset" class="glyphicon glyphicon-remove-circle" aria-hidden="true"></span>
                       </a>
                     </div>
                   </div>
                 </div>
              </form>
            </div><!-- /.navbar-collapse -->
          </div><!-- /.container-fluid -->
        </nav>
      </div>
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('esp8266_2include_2periph__cpu_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">periph_cpu.h File Reference<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a> &raquo; <a class="el" href="group__cpu__esp8266.html">ESP8266 / ESP8285</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>CPU specific definitions and functions for peripheral handling.  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>CPU specific definitions and functions for peripheral handling. </p>
<dl class="section author"><dt>Author</dt><dd>Gunar Schorcht <a href="#" onclick="location.href='mai'+'lto:'+'gun'+'ar'+'@sc'+'ho'+'rch'+'t.'+'net'; return false;">gunar<span style="display: none;">.nosp@m.</span>@sch<span style="display: none;">.nosp@m.</span>orcht<span style="display: none;">.nosp@m.</span>.net</a> </dd></dl>

<p class="definition">Definition in file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>
</div><div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
<code>#include &quot;eagle_soc.h&quot;</code><br />
</div><div class="textblock"><div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Include dependency graph for periph_cpu.h:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="esp8266_2include_2periph__cpu_8h__incl.svg" width="206" height="127"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="esp8266_2include_2periph__cpu_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structi2c__conf__t.html">i2c_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C configuration options.  <a href="structi2c__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html">spi_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI configuration structure type.  <a href="structspi__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuart__conf__t.html">uart_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART device configuration.  <a href="structuart__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a3969ce1e494a72d3c2925b10ddeb4604"><td class="memItemLeft" align="right" valign="top"><a id="a3969ce1e494a72d3c2925b10ddeb4604"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp8266_2include_2periph__cpu_8h.html#a3969ce1e494a72d3c2925b10ddeb4604">GPIO_UNDEF</a>&#160;&#160;&#160;((<a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>)(UINT_MAX))</td></tr>
<tr class="memdesc:a3969ce1e494a72d3c2925b10ddeb4604"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of a fitting UNDEF value. <br /></td></tr>
<tr class="separator:a3969ce1e494a72d3c2925b10ddeb4604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae29846b3ecd19a0b7c44ff80a37ae7c1"><td class="memItemLeft" align="right" valign="top"><a id="ae29846b3ecd19a0b7c44ff80a37ae7c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp8266_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(x,  y)&#160;&#160;&#160;((x &amp; 0) | y)</td></tr>
<tr class="memdesc:ae29846b3ecd19a0b7c44ff80a37ae7c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define a CPU specific GPIO pin generator macro. <br /></td></tr>
<tr class="separator:ae29846b3ecd19a0b7c44ff80a37ae7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77546a5cc91deda999da3cb862fc3f98"><td class="memItemLeft" align="right" valign="top"><a id="a77546a5cc91deda999da3cb862fc3f98"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:a77546a5cc91deda999da3cb862fc3f98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available GPIO ports on ESP8266. <br /></td></tr>
<tr class="separator:a77546a5cc91deda999da3cb862fc3f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a868f2d79bdced071714fb44a357c0018"><td class="memItemLeft" align="right" valign="top"><a id="a868f2d79bdced071714fb44a357c0018"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp8266_2include_2periph__cpu_8h.html#a868f2d79bdced071714fb44a357c0018">GPIO_PIN_NUMOF</a>&#160;&#160;&#160;(17)</td></tr>
<tr class="memdesc:a868f2d79bdced071714fb44a357c0018"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CPU specific number of GPIO pins. <br /></td></tr>
<tr class="separator:a868f2d79bdced071714fb44a357c0018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd04a76b55e9fef358e904400cde4db7"><td class="memItemLeft" align="right" valign="top"><a id="afd04a76b55e9fef358e904400cde4db7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp8266_2include_2periph__cpu_8h.html#afd04a76b55e9fef358e904400cde4db7">PERIPH_TIMER_PROVIDES_SET</a></td></tr>
<tr class="memdesc:afd04a76b55e9fef358e904400cde4db7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prevent shared timer functions from being used. <br /></td></tr>
<tr class="separator:afd04a76b55e9fef358e904400cde4db7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1943715eaeaa63e28b7b4e207f655fca"><td class="memItemLeft" align="right" valign="top"><a id="a1943715eaeaa63e28b7b4e207f655fca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp8266_2include_2periph__cpu_8h.html#a1943715eaeaa63e28b7b4e207f655fca">CPUID_LEN</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:a1943715eaeaa63e28b7b4e207f655fca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Length of the CPU_ID in octets. <br /></td></tr>
<tr class="separator:a1943715eaeaa63e28b7b4e207f655fca"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
GPIO configuration</h2></td></tr>
<tr class="memitem:a759f553fbddd2915b49e50c967661fb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp8266_2include_2periph__cpu_8h.html#a759f553fbddd2915b49e50c967661fb1">HAVE_GPIO_T</a></td></tr>
<tr class="memdesc:a759f553fbddd2915b49e50c967661fb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override the default gpio_t type definition.  <a href="esp8266_2include_2periph__cpu_8h.html#a759f553fbddd2915b49e50c967661fb1">More...</a><br /></td></tr>
<tr class="separator:a759f553fbddd2915b49e50c967661fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adacfc0deb08affff1e88f9549c8e2823"><td class="memItemLeft" align="right" valign="top"><a id="adacfc0deb08affff1e88f9549c8e2823"></a>
typedef unsigned int&#160;</td><td class="memItemRight" valign="bottom"><b>gpio_t</b></td></tr>
<tr class="separator:adacfc0deb08affff1e88f9549c8e2823"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Predefined GPIO names</h2></td></tr>
<tr class="memitem:a20f88dbc839eb32b5fec903474befdd7"><td class="memItemLeft" align="right" valign="top"><a id="a20f88dbc839eb32b5fec903474befdd7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO0</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,0))</td></tr>
<tr class="separator:a20f88dbc839eb32b5fec903474befdd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe59d3a7ce7a18e9440bd54cae1f3fc8"><td class="memItemLeft" align="right" valign="top"><a id="abe59d3a7ce7a18e9440bd54cae1f3fc8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO1</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,1))</td></tr>
<tr class="separator:abe59d3a7ce7a18e9440bd54cae1f3fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88a95401ea8409c83cbda42f31450cd0"><td class="memItemLeft" align="right" valign="top"><a id="a88a95401ea8409c83cbda42f31450cd0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO2</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,2))</td></tr>
<tr class="separator:a88a95401ea8409c83cbda42f31450cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3cc04d651b622d5323d74dc2f0999a0"><td class="memItemLeft" align="right" valign="top"><a id="af3cc04d651b622d5323d74dc2f0999a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO3</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,3))</td></tr>
<tr class="separator:af3cc04d651b622d5323d74dc2f0999a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98aeff9c8b3bbdfd119e4ec4d3f615c8"><td class="memItemLeft" align="right" valign="top"><a id="a98aeff9c8b3bbdfd119e4ec4d3f615c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO4</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,4))</td></tr>
<tr class="separator:a98aeff9c8b3bbdfd119e4ec4d3f615c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a96368c99d63b0e715b7e0421f4a209"><td class="memItemLeft" align="right" valign="top"><a id="a1a96368c99d63b0e715b7e0421f4a209"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO5</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,5))</td></tr>
<tr class="separator:a1a96368c99d63b0e715b7e0421f4a209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46027cd97ff756e5ddadcc10811b5699"><td class="memItemLeft" align="right" valign="top"><a id="a46027cd97ff756e5ddadcc10811b5699"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO6</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,6))</td></tr>
<tr class="separator:a46027cd97ff756e5ddadcc10811b5699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3820cacb614277004870fc37b33ad084"><td class="memItemLeft" align="right" valign="top"><a id="a3820cacb614277004870fc37b33ad084"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO7</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,7))</td></tr>
<tr class="separator:a3820cacb614277004870fc37b33ad084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa951be0ce26f788049a86e407a70ae20"><td class="memItemLeft" align="right" valign="top"><a id="aa951be0ce26f788049a86e407a70ae20"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO8</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,8))</td></tr>
<tr class="separator:aa951be0ce26f788049a86e407a70ae20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2a4c4d28729daf18e1923a1878e7352"><td class="memItemLeft" align="right" valign="top"><a id="ae2a4c4d28729daf18e1923a1878e7352"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO9</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,9))</td></tr>
<tr class="separator:ae2a4c4d28729daf18e1923a1878e7352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae285b2475841ecb1ac23d8511b360d0e"><td class="memItemLeft" align="right" valign="top"><a id="ae285b2475841ecb1ac23d8511b360d0e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO10</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,10))</td></tr>
<tr class="separator:ae285b2475841ecb1ac23d8511b360d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac376b1c124378935df7b3c171b2bef35"><td class="memItemLeft" align="right" valign="top"><a id="ac376b1c124378935df7b3c171b2bef35"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO11</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,11))</td></tr>
<tr class="separator:ac376b1c124378935df7b3c171b2bef35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dfa6e5489489f2797d3d80c718716ce"><td class="memItemLeft" align="right" valign="top"><a id="a1dfa6e5489489f2797d3d80c718716ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO12</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,12))</td></tr>
<tr class="separator:a1dfa6e5489489f2797d3d80c718716ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b7d9a3961712ddd2a58532f4dcedc1d"><td class="memItemLeft" align="right" valign="top"><a id="a4b7d9a3961712ddd2a58532f4dcedc1d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO13</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,13))</td></tr>
<tr class="separator:a4b7d9a3961712ddd2a58532f4dcedc1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad42a78782c6bb99ad7e7c1ec975b5b96"><td class="memItemLeft" align="right" valign="top"><a id="ad42a78782c6bb99ad7e7c1ec975b5b96"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO14</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,14))</td></tr>
<tr class="separator:ad42a78782c6bb99ad7e7c1ec975b5b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabc2f003b1495cd03eef1fae31e6847a"><td class="memItemLeft" align="right" valign="top"><a id="aabc2f003b1495cd03eef1fae31e6847a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO15</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,15))</td></tr>
<tr class="separator:aabc2f003b1495cd03eef1fae31e6847a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a209f1a013588f481824ff0f57d2fc21e"><td class="memItemLeft" align="right" valign="top"><a id="a209f1a013588f481824ff0f57d2fc21e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO16</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,16))</td></tr>
<tr class="separator:a209f1a013588f481824ff0f57d2fc21e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
I2C configuration</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp73fbd374b1f57149dfa859716e9864c4"></a>ESP8266 provides up to two bit-banging I2C interfaces.</p>
<p>The board-specific configuration of the I2C interface <a class="el" href="group__drivers__periph__i2c.html#ga9f14916eda80b19ff41d08e25eee56fb" title="Default I2C device access macro.">I2C_DEV(n)</a> requires the definition of</p>
<p>I2Cn_SPEED, the bus speed, I2Cn_SCL, the GPIO used as SCL signal, and I2Cn_SDA, the GPIO used as SDA signal,</p>
<p>where n can be 0 or 1. If they are not defined, the I2C interface <a class="el" href="group__drivers__periph__i2c.html#ga9f14916eda80b19ff41d08e25eee56fb" title="Default I2C device access macro.">I2C_DEV(n)</a> is not used.</p>
<dl class="section note"><dt>Note</dt><dd>The configuration of the I2C interfaces <a class="el" href="group__drivers__periph__i2c.html#ga9f14916eda80b19ff41d08e25eee56fb" title="Default I2C device access macro.">I2C_DEV(n)</a> must be in continuous ascending order of n.</dd></dl>
<p>I2C_NUMOF is determined automatically from board-specific peripheral definitions of I2Cn_SPEED, I2Cn_SCK, and I2Cn_SDA. </p>
</td></tr>
<tr class="memitem:aadb90ea077587669088351156a157867"><td class="memItemLeft" align="right" valign="top"><a id="aadb90ea077587669088351156a157867"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp8266_2include_2periph__cpu_8h.html#aadb90ea077587669088351156a157867">I2C_NUMOF_MAX</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="memdesc:aadb90ea077587669088351156a157867"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of I2C interfaces that can be used by board definitions. <br /></td></tr>
<tr class="separator:aadb90ea077587669088351156a157867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ee5980de0aba9d9d03729b400287755"><td class="memItemLeft" align="right" valign="top"><a id="a5ee5980de0aba9d9d03729b400287755"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp8266_2include_2periph__cpu_8h.html#a5ee5980de0aba9d9d03729b400287755">PERIPH_I2C_NEED_READ_REG</a></td></tr>
<tr class="memdesc:a5ee5980de0aba9d9d03729b400287755"><td class="mdescLeft">&#160;</td><td class="mdescRight">i2c_read_reg required <br /></td></tr>
<tr class="separator:a5ee5980de0aba9d9d03729b400287755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9df7b75f47f1d07ab97efc582ab242c6"><td class="memItemLeft" align="right" valign="top"><a id="a9df7b75f47f1d07ab97efc582ab242c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp8266_2include_2periph__cpu_8h.html#a9df7b75f47f1d07ab97efc582ab242c6">PERIPH_I2C_NEED_READ_REGS</a></td></tr>
<tr class="memdesc:a9df7b75f47f1d07ab97efc582ab242c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">i2c_read_regs required <br /></td></tr>
<tr class="separator:a9df7b75f47f1d07ab97efc582ab242c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a826c22d1182510f6ff3129f831b1107b"><td class="memItemLeft" align="right" valign="top"><a id="a826c22d1182510f6ff3129f831b1107b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp8266_2include_2periph__cpu_8h.html#a826c22d1182510f6ff3129f831b1107b">PERIPH_I2C_NEED_WRITE_REG</a></td></tr>
<tr class="memdesc:a826c22d1182510f6ff3129f831b1107b"><td class="mdescLeft">&#160;</td><td class="mdescRight">i2c_write_reg required <br /></td></tr>
<tr class="separator:a826c22d1182510f6ff3129f831b1107b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d5896b5b60b2972fe3bc25ee53fa823"><td class="memItemLeft" align="right" valign="top"><a id="a2d5896b5b60b2972fe3bc25ee53fa823"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp8266_2include_2periph__cpu_8h.html#a2d5896b5b60b2972fe3bc25ee53fa823">PERIPH_I2C_NEED_WRITE_REGS</a></td></tr>
<tr class="memdesc:a2d5896b5b60b2972fe3bc25ee53fa823"><td class="mdescLeft">&#160;</td><td class="mdescRight">i2c_write_regs required <br /></td></tr>
<tr class="separator:a2d5896b5b60b2972fe3bc25ee53fa823"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PWM configuration</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp8202ae6e7ac07103d48a6453db628654"></a>The hardware implementation of ESP8266 PWM supports only frequencies as power of two.</p>
<p>Therefore a software implementation of one PWM device <a class="el" href="group__drivers__periph__pwm.html#gad7999c048ca3b0783f3fb62b93b056db" title="Default PWM access macro.">PWM_DEV(0)</a> with up to 8 PWM channels (<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a8b967c03fbfe9d5b391c689b9b060b55" title="Maximum number of channels per PWM device.">PWM_CHANNEL_NUM_MAX</a>) is used. The GPIOs that can be used as PWM channels are defined by <a class="el" href="boards_2esp8266-sparkfun-thing_2include_2periph__conf_8h.html#a6d98f0e073d8b7dee809df091e612d0e" title="Declaration of the channels for device PWM_DEV(0), at maximum 8 channels.">PWM0_GPIOS</a> in board definition.</p>
<dl class="section note"><dt>Note</dt><dd>The minimum PWM period that can be realized is 10 us or 100.000 PWM clock cycles per second. Therefore, the product of frequency and resolution should not be greater than 100.000. Otherwise the frequency is scaled down automatically. </dd></dl>
</td></tr>
<tr class="memitem:a384d72c648cf3953b0d71fd122c57a29"><td class="memItemLeft" align="right" valign="top"><a id="a384d72c648cf3953b0d71fd122c57a29"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp8266_2include_2periph__cpu_8h.html#a384d72c648cf3953b0d71fd122c57a29">PWM_NUMOF_MAX</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:a384d72c648cf3953b0d71fd122c57a29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of PWM devices. <br /></td></tr>
<tr class="separator:a384d72c648cf3953b0d71fd122c57a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b967c03fbfe9d5b391c689b9b060b55"><td class="memItemLeft" align="right" valign="top"><a id="a8b967c03fbfe9d5b391c689b9b060b55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp8266_2include_2periph__cpu_8h.html#a8b967c03fbfe9d5b391c689b9b060b55">PWM_CHANNEL_NUM_MAX</a>&#160;&#160;&#160;(8)</td></tr>
<tr class="memdesc:a8b967c03fbfe9d5b391c689b9b060b55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of channels per PWM device. <br /></td></tr>
<tr class="separator:a8b967c03fbfe9d5b391c689b9b060b55"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RNG configuration</h2></td></tr>
<tr class="memitem:a1c8140ba01d43a1872af952c3e61d9b2"><td class="memItemLeft" align="right" valign="top"><a id="a1c8140ba01d43a1872af952c3e61d9b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp8266_2include_2periph__cpu_8h.html#a1c8140ba01d43a1872af952c3e61d9b2">RNG_DATA_REG_ADDR</a>&#160;&#160;&#160;(0x3ff20e44)</td></tr>
<tr class="memdesc:a1c8140ba01d43a1872af952c3e61d9b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">The address of the register for accessing the hardware RNG. <br /></td></tr>
<tr class="separator:a1c8140ba01d43a1872af952c3e61d9b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RTT and RTC configuration</h2></td></tr>
<tr class="memitem:afec7c948b8c70db3c9394fc3dc145a99"><td class="memItemLeft" align="right" valign="top"><a id="afec7c948b8c70db3c9394fc3dc145a99"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTT_FREQUENCY</b>&#160;&#160;&#160;(312500UL)</td></tr>
<tr class="separator:afec7c948b8c70db3c9394fc3dc145a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57f384110fe2e8f4b3c4b9ba246517c6"><td class="memItemLeft" align="right" valign="top"><a id="a57f384110fe2e8f4b3c4b9ba246517c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTT_MAX_VALUE</b>&#160;&#160;&#160;(0xFFFFFFFFUL)</td></tr>
<tr class="separator:a57f384110fe2e8f4b3c4b9ba246517c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SPI configuration</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp5c303292f2f3a27a2c901333aa4b560c"></a>ESP8266 has two SPI controllers:</p>
<ul>
<li><em>CSPI</em> for caching and accessing the flash memory<br  />
</li>
<li><em>HSPI</em> for peripherals</li>
</ul>
<p>Thus, <em>HSPI</em> is the only SPI interface that is available for peripherals. It is exposed as RIOT's <a class="el" href="group__drivers__periph__spi.html#gafb9420809bc7722e41488a090b53eaf9" title="Default SPI device access macro.">SPI_DEV(0)</a>. The pin configuration of the <em>HSPI</em> interface is fixed as shown in following table.</p>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Signal </th><th class="markdownTableHeadNone">Pin  </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><a class="el" href="boards_2esp32-wrover-kit_2include_2periph__conf_8h.html#aabba8137ea69a9180bedb49e83873988" title="SD Card MISO.">SPI0_MISO</a> </td><td class="markdownTableBodyNone">GPIO12  </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><a class="el" href="boards_2esp32-wrover-kit_2include_2periph__conf_8h.html#a16ce69be83444ff939653090fb7fa151" title="SD Card MOSI.">SPI0_MOSI</a> </td><td class="markdownTableBodyNone">GPIO13  </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><a class="el" href="boards_2esp32-wrover-kit_2include_2periph__conf_8h.html#a85a885041758879c90a08fed7a75d2e2" title="SD Card SCL.">SPI0_SCK</a> </td><td class="markdownTableBodyNone">GPIO14  </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><a class="el" href="boards_2esp32-wrover-kit_2include_2periph__conf_8h.html#a5b44b397784631135a7c50730f5b8ffb" title="SD Card CS.">SPI0_CS0</a> </td><td class="markdownTableBodyNone">GPIOn with n = 0, 2, 4, 5, 15, 16 (additionally 9, 10 in DOUT flash mode)  </td></tr>
</table>
<p>The only pin definition that can be overridden by an application-specific board configuration is the CS signal defined by <a class="el" href="boards_2esp32-wrover-kit_2include_2periph__conf_8h.html#a5b44b397784631135a7c50730f5b8ffb" title="SD Card CS.">SPI0_CS0</a>. </p>
</td></tr>
<tr class="memitem:a4ca218aaab0f949219155ba184ee0ecf"><td class="memItemLeft" align="right" valign="top"><a id="a4ca218aaab0f949219155ba184ee0ecf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp8266_2include_2periph__cpu_8h.html#a4ca218aaab0f949219155ba184ee0ecf">SPI_NUMOF_MAX</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:a4ca218aaab0f949219155ba184ee0ecf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of SPI interfaces. <br /></td></tr>
<tr class="separator:a4ca218aaab0f949219155ba184ee0ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3d9c2b9cf24ed0b13807d63f5e9b11f"><td class="memItemLeft" align="right" valign="top"><a id="af3d9c2b9cf24ed0b13807d63f5e9b11f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp8266_2include_2periph__cpu_8h.html#af3d9c2b9cf24ed0b13807d63f5e9b11f">PERIPH_SPI_NEEDS_TRANSFER_BYTE</a></td></tr>
<tr class="memdesc:af3d9c2b9cf24ed0b13807d63f5e9b11f"><td class="mdescLeft">&#160;</td><td class="mdescRight">requires function spi_transfer_byte <br /></td></tr>
<tr class="separator:af3d9c2b9cf24ed0b13807d63f5e9b11f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac68c30cec18f4abf11cc4bb09c13df17"><td class="memItemLeft" align="right" valign="top"><a id="ac68c30cec18f4abf11cc4bb09c13df17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp8266_2include_2periph__cpu_8h.html#ac68c30cec18f4abf11cc4bb09c13df17">PERIPH_SPI_NEEDS_TRANSFER_REG</a></td></tr>
<tr class="memdesc:ac68c30cec18f4abf11cc4bb09c13df17"><td class="mdescLeft">&#160;</td><td class="mdescRight">requires function spi_transfer_reg <br /></td></tr>
<tr class="separator:ac68c30cec18f4abf11cc4bb09c13df17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeb6291046cbd0102e8c87af75e4200d"><td class="memItemLeft" align="right" valign="top"><a id="afeb6291046cbd0102e8c87af75e4200d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp8266_2include_2periph__cpu_8h.html#afeb6291046cbd0102e8c87af75e4200d">PERIPH_SPI_NEEDS_TRANSFER_REGS</a></td></tr>
<tr class="memdesc:afeb6291046cbd0102e8c87af75e4200d"><td class="mdescLeft">&#160;</td><td class="mdescRight">requires function spi_transfer_regs <br /></td></tr>
<tr class="separator:afeb6291046cbd0102e8c87af75e4200d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad268301d3b918e279269ec49f803488d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp8266_2include_2periph__cpu_8h.html#ad268301d3b918e279269ec49f803488d">spi_ctrl_t</a> { <a class="el" href="esp32_2include_2periph__cpu_8h.html#ad268301d3b918e279269ec49f803488daec0adc8052cc721325ac9af556329316">HSPI</a> = 2, 
<a class="el" href="esp32_2include_2periph__cpu_8h.html#ad268301d3b918e279269ec49f803488dad6f41e700a83c6ec2b976fb121fc9a0a">VSPI</a> = 3, 
<a class="el" href="esp8266_2include_2periph__cpu_8h.html#ad268301d3b918e279269ec49f803488daec0adc8052cc721325ac9af556329316">HSPI</a> = 1
 }</td></tr>
<tr class="memdesc:ad268301d3b918e279269ec49f803488d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI controllers that can be used for peripheral interfaces.  <a href="esp8266_2include_2periph__cpu_8h.html#ad268301d3b918e279269ec49f803488d">More...</a><br /></td></tr>
<tr class="separator:ad268301d3b918e279269ec49f803488d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
UART configuration</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp407a5b3e285fd5f1acd0d75745831cfa"></a>All ESP8266 boards have exactly one UART device with fixed pin mapping. </p>
</td></tr>
<tr class="memitem:a1045548f8795e9aa17f4cda6f630576a"><td class="memItemLeft" align="right" valign="top"><a id="a1045548f8795e9aa17f4cda6f630576a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp8266_2include_2periph__cpu_8h.html#a1045548f8795e9aa17f4cda6f630576a">UART_NUMOF_MAX</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:a1045548f8795e9aa17f4cda6f630576a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of UART interfaces. <br /></td></tr>
<tr class="separator:a1045548f8795e9aa17f4cda6f630576a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a759f553fbddd2915b49e50c967661fb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a759f553fbddd2915b49e50c967661fb1">&#9670;&nbsp;</a></span>HAVE_GPIO_T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HAVE_GPIO_T</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Override the default gpio_t type definition. </p>
<p>This is required here to have gpio_t defined in this file. </p>

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00046">46</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ad268301d3b918e279269ec49f803488d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad268301d3b918e279269ec49f803488d">&#9670;&nbsp;</a></span>spi_ctrl_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="esp32_2include_2periph__cpu_8h.html#ad268301d3b918e279269ec49f803488d">spi_ctrl_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI controllers that can be used for peripheral interfaces. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ad268301d3b918e279269ec49f803488daec0adc8052cc721325ac9af556329316"></a>HSPI&#160;</td><td class="fielddoc"><p>HSPI interface controller. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad268301d3b918e279269ec49f803488dad6f41e700a83c6ec2b976fb121fc9a0a"></a>VSPI&#160;</td><td class="fielddoc"><p>VSPI interface controller. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad268301d3b918e279269ec49f803488daec0adc8052cc721325ac9af556329316"></a>HSPI&#160;</td><td class="fielddoc"><p>HSPI interface controller. </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00256">256</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
    <div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
        <ul>
            <li class="footer">Generated on Tue Nov 24 2020 19:46:54 by <a href="http://www.doxygen.org/index.html">
                       <img class="footer" src="doxygen.png" alt="doxygen"></a> 1.8.17</li>
        </ul>
    </div>
    <!-- Include all compiled plugins (below), or include individual files as needed -->
    <script src="bootstrap.min.js"></script>
    <script src="jquery.smartmenus.min.js"></script>
    <script src="jquery.smartmenus.bootstrap.min.js"></script>
    <script src="riot-doxy.js"></script>
  </body>
</html>
