

================================================================
== Vivado HLS Report for 'leds_controller'
================================================================
* Date:           Thu May 27 15:55:04 2021

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        final_project_hls_leds_controller
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.46|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    6|    6|    7|    7|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
* FSM state operations: 

 <State 1>: 2.51ns
ST_1: x_read (9)  [1/1] 0.00ns
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %x_read = call i16 @_ssdm_op_Read.ap_none.i16(i16 %x)

ST_1: tmp (13)  [1/1] 0.00ns  loc: final_project_hls_leds_controller/leds_controller.cpp:9
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  %tmp = sext i16 %x_read to i20

ST_1: tmp_1 (14)  [1/1] 0.00ns  loc: final_project_hls_leds_controller/leds_controller.cpp:9
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:10  %tmp_1 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %x_read, i3 0)

ST_1: tmp_1_cast (15)  [1/1] 0.00ns  loc: final_project_hls_leds_controller/leds_controller.cpp:9
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:11  %tmp_1_cast = sext i19 %tmp_1 to i20

ST_1: tmp_1_tr (16)  [1/1] 2.51ns  loc: final_project_hls_leds_controller/leds_controller.cpp:9
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:12  %tmp_1_tr = sub i20 %tmp_1_cast, %tmp

ST_1: tmp_7 (21)  [1/1] 0.00ns  loc: final_project_hls_leds_controller/leds_controller.cpp:9
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:17  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %tmp_1_tr, i32 19)


 <State 2>: 6.45ns
ST_2: sext_cast (17)  [1/1] 0.00ns  loc: final_project_hls_leds_controller/leds_controller.cpp:9
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:13  %sext_cast = sext i20 %tmp_1_tr to i42

ST_2: mul (18)  [4/4] 6.45ns  loc: final_project_hls_leds_controller/leds_controller.cpp:9
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:14  %mul = mul i42 1717987, %sext_cast


 <State 3>: 6.45ns
ST_3: mul (18)  [3/4] 6.45ns  loc: final_project_hls_leds_controller/leds_controller.cpp:9
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:14  %mul = mul i42 1717987, %sext_cast


 <State 4>: 6.45ns
ST_4: mul (18)  [2/4] 6.45ns  loc: final_project_hls_leds_controller/leds_controller.cpp:9
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:14  %mul = mul i42 1717987, %sext_cast


 <State 5>: 6.45ns
ST_5: mul (18)  [1/4] 6.45ns  loc: final_project_hls_leds_controller/leds_controller.cpp:9
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:14  %mul = mul i42 1717987, %sext_cast

ST_5: tmp_3 (19)  [1/1] 0.00ns  loc: final_project_hls_leds_controller/leds_controller.cpp:9
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:15  %tmp_3 = trunc i42 %mul to i40

ST_5: tmp_9 (24)  [1/1] 0.00ns  loc: final_project_hls_leds_controller/leds_controller.cpp:9
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:20  %tmp_9 = call i7 @_ssdm_op_PartSelect.i7.i42.i32.i32(i42 %mul, i32 35, i32 41)


 <State 6>: 5.41ns
ST_6: neg_mul (20)  [1/1] 3.09ns  loc: final_project_hls_leds_controller/leds_controller.cpp:9
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %neg_mul = sub i40 0, %tmp_3

ST_6: tmp_8 (22)  [1/1] 0.00ns  loc: final_project_hls_leds_controller/leds_controller.cpp:9 (grouped into LUT with out node neg_ti)
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:18  %tmp_8 = call i5 @_ssdm_op_PartSelect.i5.i40.i32.i32(i40 %neg_mul, i32 35, i32 39)

ST_6: tmp_4 (23)  [1/1] 0.00ns  loc: final_project_hls_leds_controller/leds_controller.cpp:9 (grouped into LUT with out node neg_ti)
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:19  %tmp_4 = sext i5 %tmp_8 to i20

ST_6: tmp_5 (25)  [1/1] 0.00ns  loc: final_project_hls_leds_controller/leds_controller.cpp:9
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:21  %tmp_5 = sext i7 %tmp_9 to i20

ST_6: tmp_6 (26)  [1/1] 0.00ns  loc: final_project_hls_leds_controller/leds_controller.cpp:9 (grouped into LUT with out node neg_ti)
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:22  %tmp_6 = select i1 %tmp_7, i20 %tmp_4, i20 %tmp_5

ST_6: neg_ti (27)  [1/1] 2.32ns  loc: final_project_hls_leds_controller/leds_controller.cpp:9 (out node of the LUT)
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:23  %neg_ti = sub i20 0, %tmp_6


 <State 7>: 6.46ns
ST_7: StgValue_27 (4)  [1/1] 0.00ns
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  call void (...)* @_ssdm_op_SpecInterface(i7* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str12, [1 x i8]* @p_str13, [1 x i8]* @p_str14, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str15, [1 x i8]* @p_str16)

ST_7: StgValue_28 (5)  [1/1] 0.00ns
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  call void (...)* @_ssdm_op_SpecBitsMap(i7* %out_V_V), !map !52

ST_7: StgValue_29 (6)  [1/1] 0.00ns
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  call void (...)* @_ssdm_op_SpecBitsMap(i16 %x), !map !56

ST_7: StgValue_30 (7)  [1/1] 0.00ns
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  call void (...)* @_ssdm_op_SpecBitsMap(i4 %col_V), !map !62

ST_7: StgValue_31 (8)  [1/1] 0.00ns
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @leds_controller_str) nounwind

ST_7: StgValue_32 (10)  [1/1] 0.00ns  loc: final_project_hls_leds_controller/leds_controller.cpp:7
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_7: StgValue_33 (11)  [1/1] 0.00ns  loc: final_project_hls_leds_controller/leds_controller.cpp:7
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  call void (...)* @_ssdm_op_SpecInterface(i4 %col_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_7: StgValue_34 (12)  [1/1] 0.00ns  loc: final_project_hls_leds_controller/leds_controller.cpp:7
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  call void (...)* @_ssdm_op_SpecInterface(i16 %x, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_7: tmp_2 (28)  [1/1] 2.07ns  loc: final_project_hls_leds_controller/leds_controller.cpp:9
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:24  %tmp_2 = select i1 %tmp_7, i20 %neg_ti, i20 %tmp_5

ST_7: tmp_10 (29)  [1/1] 0.00ns  loc: final_project_hls_leds_controller/leds_controller.cpp:9
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:25  %tmp_10 = trunc i20 %tmp_2 to i2

ST_7: tmp_11 (30)  [1/1] 0.00ns  loc: final_project_hls_leds_controller/leds_controller.cpp:12
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:26  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %tmp_2, i32 2)

ST_7: p_s (31)  [1/1] 2.07ns  loc: final_project_hls_leds_controller/leds_controller.cpp:12
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:27  %p_s = select i1 %tmp_11, i2 0, i2 %tmp_10

ST_7: tmp_V (32)  [1/1] 0.00ns  loc: final_project_hls_leds_controller/leds_controller.cpp:19
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:28  %tmp_V = zext i2 %p_s to i7

ST_7: StgValue_40 (33)  [1/1] 2.32ns  loc: final_project_hls_leds_controller/leds_controller.cpp:19
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:29  call void @_ssdm_op_Write.ap_fifo.volatile.i7P(i7* %out_V_V, i7 %tmp_V)

ST_7: StgValue_41 (34)  [1/1] 0.00ns  loc: final_project_hls_leds_controller/leds_controller.cpp:20
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:30  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 2.51ns
The critical path consists of the following:
	wire read on port 'x' [9]  (0 ns)
	'sub' operation ('tmp_1_tr', final_project_hls_leds_controller/leds_controller.cpp:9) [16]  (2.51 ns)

 <State 2>: 6.45ns
The critical path consists of the following:
	'mul' operation ('mul', final_project_hls_leds_controller/leds_controller.cpp:9) [18]  (6.45 ns)

 <State 3>: 6.45ns
The critical path consists of the following:
	'mul' operation ('mul', final_project_hls_leds_controller/leds_controller.cpp:9) [18]  (6.45 ns)

 <State 4>: 6.45ns
The critical path consists of the following:
	'mul' operation ('mul', final_project_hls_leds_controller/leds_controller.cpp:9) [18]  (6.45 ns)

 <State 5>: 6.45ns
The critical path consists of the following:
	'mul' operation ('mul', final_project_hls_leds_controller/leds_controller.cpp:9) [18]  (6.45 ns)

 <State 6>: 5.41ns
The critical path consists of the following:
	'sub' operation ('neg_mul', final_project_hls_leds_controller/leds_controller.cpp:9) [20]  (3.09 ns)
	'select' operation ('tmp_6', final_project_hls_leds_controller/leds_controller.cpp:9) [26]  (0 ns)
	'sub' operation ('neg_ti', final_project_hls_leds_controller/leds_controller.cpp:9) [27]  (2.32 ns)

 <State 7>: 6.46ns
The critical path consists of the following:
	'select' operation ('tmp_2', final_project_hls_leds_controller/leds_controller.cpp:9) [28]  (2.07 ns)
	'select' operation ('p_s', final_project_hls_leds_controller/leds_controller.cpp:12) [31]  (2.07 ns)
	fifo write on port 'out_V_V' (final_project_hls_leds_controller/leds_controller.cpp:19) [33]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
