[2025-09-15 18:39:05] START suite=spec trace=623.xalancbmk_s-165B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/623.xalancbmk_s-165B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2212301 heartbeat IPC: 4.52 cumulative IPC: 4.52 (Simulation time: 00 hr 00 min 34 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 4214363 heartbeat IPC: 4.995 cumulative IPC: 4.746 (Simulation time: 00 hr 01 min 05 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4214363 cumulative IPC: 4.746 (Simulation time: 00 hr 01 min 05 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4214363 cumulative IPC: 4.746 (Simulation time: 00 hr 01 min 05 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 19589556 heartbeat IPC: 0.6504 cumulative IPC: 0.6504 (Simulation time: 00 hr 02 min 49 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 34983588 heartbeat IPC: 0.6496 cumulative IPC: 0.65 (Simulation time: 00 hr 04 min 28 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 50440405 heartbeat IPC: 0.647 cumulative IPC: 0.649 (Simulation time: 00 hr 06 min 05 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 65962235 heartbeat IPC: 0.6443 cumulative IPC: 0.6478 (Simulation time: 00 hr 07 min 42 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 81525125 heartbeat IPC: 0.6426 cumulative IPC: 0.6467 (Simulation time: 00 hr 09 min 23 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 97137987 heartbeat IPC: 0.6405 cumulative IPC: 0.6457 (Simulation time: 00 hr 11 min 08 sec)
Heartbeat CPU 0 instructions: 90000010 cycles: 112728396 heartbeat IPC: 0.6414 cumulative IPC: 0.6451 (Simulation time: 00 hr 12 min 50 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 128312333 heartbeat IPC: 0.6417 cumulative IPC: 0.6447 (Simulation time: 00 hr 14 min 37 sec)
Heartbeat CPU 0 instructions: 110000013 cycles: 143901156 heartbeat IPC: 0.6415 cumulative IPC: 0.6443 (Simulation time: 00 hr 16 min 22 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 155302620 cumulative IPC: 0.6439 (Simulation time: 00 hr 17 min 51 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 155302620 cumulative IPC: 0.6439 (Simulation time: 00 hr 17 min 51 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/623.xalancbmk_s-165B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6439 instructions: 100000002 cycles: 155302620
CPU 0 Branch Prediction Accuracy: 96.52% MPKI: 9.703 Average ROB Occupancy at Mispredict: 57.84
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.703
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 14501
LQ_STALL: 0
SQ_STALL: 15554


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 40.963276

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 14501

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 354

cpu0->cpu0_STLB TOTAL        ACCESS:      35645 HIT:      35522 MISS:        123 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      35645 HIT:      35522 MISS:        123 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 660.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1903311 HIT:       1333 MISS:    1901978 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    1901682 HIT:        494 MISS:    1901188 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:        571 HIT:          0 MISS:        571 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:        839 HIT:        839 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        219 HIT:          0 MISS:        219 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 89.53 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    2072069 HIT:    2072069 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    2072069 HIT:    2072069 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26841738 HIT:   20308403 MISS:    6533335 MSHR_MERGE:    4630863
cpu0->cpu0_L1D LOAD         ACCESS:   25528804 HIT:   18999130 MISS:    6529674 MSHR_MERGE:    4627992
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    1312688 HIT:    1309251 MISS:       3437 MSHR_MERGE:       2866
cpu0->cpu0_L1D TRANSLATION  ACCESS:        246 HIT:         22 MISS:        224 MSHR_MERGE:          5
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 102.5 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    1040009 HIT:    1040009 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    1040009 HIT:    1040009 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   26570426 HIT:   26478900 MISS:      91526 MSHR_MERGE:      55881
cpu0->cpu0_DTLB LOAD         ACCESS:   26570426 HIT:   26478900 MISS:      91526 MSHR_MERGE:      55881
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.283 cycles
cpu0->LLC TOTAL        ACCESS:    1902816 HIT:     514539 MISS:    1388277 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1901188 HIT:     513693 MISS:    1387495 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:        571 HIT:          0 MISS:        571 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:        838 HIT:        837 MISS:          1 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        219 HIT:          9 MISS:        210 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 80.56 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     428343
  ROW_BUFFER_MISS:     959933
  AVG DBUS CONGESTED CYCLE: 2.972
Channel 0 WQ ROW_BUFFER_HIT:         47
  ROW_BUFFER_MISS:        383
  FULL:          0
Channel 0 REFRESHES ISSUED:      12942
[2025-09-15 18:56:56] END   suite=spec trace=623.xalancbmk_s-165B (rc=0)
