<dec f='llvm/llvm/lib/Target/AMDGPU/SIDefines.h' l='291' type='0'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIDefines.h' l='296'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIDefines.h' l='290'>// GS operations are encoded in bits 5:4</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='1091' u='r' c='_ZN4llvm6AMDGPU7SendMsg12isValidMsgOpEllb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='1116' u='r' c='_ZN4llvm6AMDGPU7SendMsg16isValidMsgStreamElllb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='1129' u='r' c='_ZN4llvm6AMDGPU7SendMsg17msgSupportsStreamEll'/>
