{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 20:17:08 2019 " "Info: Processing started: Wed May 29 20:17:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off jsq -c jsq --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off jsq -c jsq --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "jsq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/jsq/jsq.vhd" 5 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register iq\[0\] iq\[1\] 422.12 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 422.12 MHz between source register \"iq\[0\]\" and destination register \"iq\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.369 ns " "Info: fmax restricted to clock pin edge rate 2.369 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.391 ns + Longest register register " "Info: + Longest register to register delay is 1.391 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns iq\[0\] 1 REG LC_X17_Y30_N0 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y30_N0; Fanout = 5; REG Node = 'iq\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "" { iq[0] } "NODE_NAME" } "" } } { "jsq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/jsq/jsq.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.075 ns) 0.526 ns add~97 2 COMB LC_X17_Y30_N8 1 " "Info: 2: + IC(0.451 ns) + CELL(0.075 ns) = 0.526 ns; Loc. = LC_X17_Y30_N8; Fanout = 1; COMB Node = 'add~97'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "0.526 ns" { iq[0] add~97 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.539 ns) 1.391 ns iq\[1\] 3 REG LC_X17_Y30_N6 4 " "Info: 3: + IC(0.326 ns) + CELL(0.539 ns) = 1.391 ns; Loc. = LC_X17_Y30_N6; Fanout = 4; REG Node = 'iq\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "0.865 ns" { add~97 iq[1] } "NODE_NAME" } "" } } { "jsq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/jsq/jsq.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.614 ns ( 44.14 % ) " "Info: Total cell delay = 0.614 ns ( 44.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.777 ns ( 55.86 % ) " "Info: Total interconnect delay = 0.777 ns ( 55.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "1.391 ns" { iq[0] add~97 iq[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "1.391 ns" { iq[0] add~97 iq[1] } { 0.000ns 0.451ns 0.326ns } { 0.000ns 0.075ns 0.539ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.842 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_L2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "" { clk } "NODE_NAME" } "" } } { "jsq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/jsq/jsq.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.575 ns) + CELL(0.542 ns) 2.842 ns iq\[1\] 2 REG LC_X17_Y30_N6 4 " "Info: 2: + IC(1.575 ns) + CELL(0.542 ns) = 2.842 ns; Loc. = LC_X17_Y30_N6; Fanout = 4; REG Node = 'iq\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "2.117 ns" { clk iq[1] } "NODE_NAME" } "" } } { "jsq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/jsq/jsq.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 44.58 % ) " "Info: Total cell delay = 1.267 ns ( 44.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.575 ns ( 55.42 % ) " "Info: Total interconnect delay = 1.575 ns ( 55.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "2.842 ns" { clk iq[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.842 ns" { clk clk~out0 iq[1] } { 0.000ns 0.000ns 1.575ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.842 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_L2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "" { clk } "NODE_NAME" } "" } } { "jsq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/jsq/jsq.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.575 ns) + CELL(0.542 ns) 2.842 ns iq\[0\] 2 REG LC_X17_Y30_N0 5 " "Info: 2: + IC(1.575 ns) + CELL(0.542 ns) = 2.842 ns; Loc. = LC_X17_Y30_N0; Fanout = 5; REG Node = 'iq\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "2.117 ns" { clk iq[0] } "NODE_NAME" } "" } } { "jsq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/jsq/jsq.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 44.58 % ) " "Info: Total cell delay = 1.267 ns ( 44.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.575 ns ( 55.42 % ) " "Info: Total interconnect delay = 1.575 ns ( 55.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "2.842 ns" { clk iq[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.842 ns" { clk clk~out0 iq[0] } { 0.000ns 0.000ns 1.575ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "2.842 ns" { clk iq[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.842 ns" { clk clk~out0 iq[1] } { 0.000ns 0.000ns 1.575ns } { 0.000ns 0.725ns 0.542ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "2.842 ns" { clk iq[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.842 ns" { clk clk~out0 iq[0] } { 0.000ns 0.000ns 1.575ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "jsq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/jsq/jsq.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "jsq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/jsq/jsq.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "1.391 ns" { iq[0] add~97 iq[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "1.391 ns" { iq[0] add~97 iq[1] } { 0.000ns 0.451ns 0.326ns } { 0.000ns 0.075ns 0.539ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "2.842 ns" { clk iq[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.842 ns" { clk clk~out0 iq[1] } { 0.000ns 0.000ns 1.575ns } { 0.000ns 0.725ns 0.542ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "2.842 ns" { clk iq[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.842 ns" { clk clk~out0 iq[0] } { 0.000ns 0.000ns 1.575ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "" { iq[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { iq[1] } {  } {  } } } { "jsq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/jsq/jsq.vhd" 15 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "iq\[1\] enp clk 3.211 ns register " "Info: tsu for register \"iq\[1\]\" (data pin = \"enp\", clock pin = \"clk\") is 3.211 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.043 ns + Longest pin register " "Info: + Longest pin to register delay is 6.043 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns enp 1 PIN PIN_D14 3 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_D14; Fanout = 3; PIN Node = 'enp'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "" { enp } "NODE_NAME" } "" } } { "jsq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/jsq/jsq.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.725 ns) + CELL(0.366 ns) 5.178 ns add~97 2 COMB LC_X17_Y30_N8 1 " "Info: 2: + IC(3.725 ns) + CELL(0.366 ns) = 5.178 ns; Loc. = LC_X17_Y30_N8; Fanout = 1; COMB Node = 'add~97'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "4.091 ns" { enp add~97 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.539 ns) 6.043 ns iq\[1\] 3 REG LC_X17_Y30_N6 4 " "Info: 3: + IC(0.326 ns) + CELL(0.539 ns) = 6.043 ns; Loc. = LC_X17_Y30_N6; Fanout = 4; REG Node = 'iq\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "0.865 ns" { add~97 iq[1] } "NODE_NAME" } "" } } { "jsq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/jsq/jsq.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.992 ns ( 32.96 % ) " "Info: Total cell delay = 1.992 ns ( 32.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.051 ns ( 67.04 % ) " "Info: Total interconnect delay = 4.051 ns ( 67.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "6.043 ns" { enp add~97 iq[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.043 ns" { enp enp~out0 add~97 iq[1] } { 0.000ns 0.000ns 3.725ns 0.326ns } { 0.000ns 1.087ns 0.366ns 0.539ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "jsq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/jsq/jsq.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.842 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_L2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "" { clk } "NODE_NAME" } "" } } { "jsq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/jsq/jsq.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.575 ns) + CELL(0.542 ns) 2.842 ns iq\[1\] 2 REG LC_X17_Y30_N6 4 " "Info: 2: + IC(1.575 ns) + CELL(0.542 ns) = 2.842 ns; Loc. = LC_X17_Y30_N6; Fanout = 4; REG Node = 'iq\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "2.117 ns" { clk iq[1] } "NODE_NAME" } "" } } { "jsq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/jsq/jsq.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 44.58 % ) " "Info: Total cell delay = 1.267 ns ( 44.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.575 ns ( 55.42 % ) " "Info: Total interconnect delay = 1.575 ns ( 55.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "2.842 ns" { clk iq[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.842 ns" { clk clk~out0 iq[1] } { 0.000ns 0.000ns 1.575ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "6.043 ns" { enp add~97 iq[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.043 ns" { enp enp~out0 add~97 iq[1] } { 0.000ns 0.000ns 3.725ns 0.326ns } { 0.000ns 1.087ns 0.366ns 0.539ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "2.842 ns" { clk iq[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.842 ns" { clk clk~out0 iq[1] } { 0.000ns 0.000ns 1.575ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk rco iq\[1\] 7.443 ns register " "Info: tco from clock \"clk\" to destination pin \"rco\" through register \"iq\[1\]\" is 7.443 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.842 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_L2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "" { clk } "NODE_NAME" } "" } } { "jsq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/jsq/jsq.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.575 ns) + CELL(0.542 ns) 2.842 ns iq\[1\] 2 REG LC_X17_Y30_N6 4 " "Info: 2: + IC(1.575 ns) + CELL(0.542 ns) = 2.842 ns; Loc. = LC_X17_Y30_N6; Fanout = 4; REG Node = 'iq\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "2.117 ns" { clk iq[1] } "NODE_NAME" } "" } } { "jsq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/jsq/jsq.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 44.58 % ) " "Info: Total cell delay = 1.267 ns ( 44.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.575 ns ( 55.42 % ) " "Info: Total interconnect delay = 1.575 ns ( 55.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "2.842 ns" { clk iq[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.842 ns" { clk clk~out0 iq[1] } { 0.000ns 0.000ns 1.575ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "jsq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/jsq/jsq.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.445 ns + Longest register pin " "Info: + Longest register to pin delay is 4.445 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns iq\[1\] 1 REG LC_X17_Y30_N6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y30_N6; Fanout = 4; REG Node = 'iq\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "" { iq[1] } "NODE_NAME" } "" } } { "jsq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/jsq/jsq.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.424 ns) + CELL(0.280 ns) 0.704 ns process0~33 2 COMB LC_X17_Y30_N2 1 " "Info: 2: + IC(0.424 ns) + CELL(0.280 ns) = 0.704 ns; Loc. = LC_X17_Y30_N2; Fanout = 1; COMB Node = 'process0~33'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "0.704 ns" { iq[1] process0~33 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.337 ns) + CELL(2.404 ns) 4.445 ns rco 3 PIN PIN_M15 0 " "Info: 3: + IC(1.337 ns) + CELL(2.404 ns) = 4.445 ns; Loc. = PIN_M15; Fanout = 0; PIN Node = 'rco'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "3.741 ns" { process0~33 rco } "NODE_NAME" } "" } } { "jsq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/jsq/jsq.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.684 ns ( 60.38 % ) " "Info: Total cell delay = 2.684 ns ( 60.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.761 ns ( 39.62 % ) " "Info: Total interconnect delay = 1.761 ns ( 39.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "4.445 ns" { iq[1] process0~33 rco } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.445 ns" { iq[1] process0~33 rco } { 0.000ns 0.424ns 1.337ns } { 0.000ns 0.280ns 2.404ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "2.842 ns" { clk iq[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.842 ns" { clk clk~out0 iq[1] } { 0.000ns 0.000ns 1.575ns } { 0.000ns 0.725ns 0.542ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "4.445 ns" { iq[1] process0~33 rco } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.445 ns" { iq[1] process0~33 rco } { 0.000ns 0.424ns 1.337ns } { 0.000ns 0.280ns 2.404ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "ent rco 8.921 ns Longest " "Info: Longest tpd from source pin \"ent\" to destination pin \"rco\" is 8.921 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns ent 1 PIN PIN_L16 4 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_L16; Fanout = 4; PIN Node = 'ent'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "" { ent } "NODE_NAME" } "" } } { "jsq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/jsq/jsq.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.727 ns) + CELL(0.366 ns) 5.180 ns process0~33 2 COMB LC_X17_Y30_N2 1 " "Info: 2: + IC(3.727 ns) + CELL(0.366 ns) = 5.180 ns; Loc. = LC_X17_Y30_N2; Fanout = 1; COMB Node = 'process0~33'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "4.093 ns" { ent process0~33 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.337 ns) + CELL(2.404 ns) 8.921 ns rco 3 PIN PIN_M15 0 " "Info: 3: + IC(1.337 ns) + CELL(2.404 ns) = 8.921 ns; Loc. = PIN_M15; Fanout = 0; PIN Node = 'rco'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "3.741 ns" { process0~33 rco } "NODE_NAME" } "" } } { "jsq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/jsq/jsq.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.857 ns ( 43.24 % ) " "Info: Total cell delay = 3.857 ns ( 43.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.064 ns ( 56.76 % ) " "Info: Total interconnect delay = 5.064 ns ( 56.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "8.921 ns" { ent process0~33 rco } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.921 ns" { ent ent~out0 process0~33 rco } { 0.000ns 0.000ns 3.727ns 1.337ns } { 0.000ns 1.087ns 0.366ns 2.404ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "iq\[0\] ld_l clk -2.171 ns register " "Info: th for register \"iq\[0\]\" (data pin = \"ld_l\", clock pin = \"clk\") is -2.171 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.842 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_L2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "" { clk } "NODE_NAME" } "" } } { "jsq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/jsq/jsq.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.575 ns) + CELL(0.542 ns) 2.842 ns iq\[0\] 2 REG LC_X17_Y30_N0 5 " "Info: 2: + IC(1.575 ns) + CELL(0.542 ns) = 2.842 ns; Loc. = LC_X17_Y30_N0; Fanout = 5; REG Node = 'iq\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "2.117 ns" { clk iq[0] } "NODE_NAME" } "" } } { "jsq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/jsq/jsq.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 44.58 % ) " "Info: Total cell delay = 1.267 ns ( 44.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.575 ns ( 55.42 % ) " "Info: Total interconnect delay = 1.575 ns ( 55.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "2.842 ns" { clk iq[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.842 ns" { clk clk~out0 iq[0] } { 0.000ns 0.000ns 1.575ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "jsq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/jsq/jsq.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.113 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.113 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns ld_l 1 PIN PIN_E14 3 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_E14; Fanout = 3; PIN Node = 'ld_l'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "" { ld_l } "NODE_NAME" } "" } } { "jsq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/jsq/jsq.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.707 ns) + CELL(0.319 ns) 5.113 ns iq\[0\] 2 REG LC_X17_Y30_N0 5 " "Info: 2: + IC(3.707 ns) + CELL(0.319 ns) = 5.113 ns; Loc. = LC_X17_Y30_N0; Fanout = 5; REG Node = 'iq\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "4.026 ns" { ld_l iq[0] } "NODE_NAME" } "" } } { "jsq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/jsq/jsq.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.406 ns ( 27.50 % ) " "Info: Total cell delay = 1.406 ns ( 27.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.707 ns ( 72.50 % ) " "Info: Total interconnect delay = 3.707 ns ( 72.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "5.113 ns" { ld_l iq[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.113 ns" { ld_l ld_l~out0 iq[0] } { 0.000ns 0.000ns 3.707ns } { 0.000ns 1.087ns 0.319ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "2.842 ns" { clk iq[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.842 ns" { clk clk~out0 iq[0] } { 0.000ns 0.000ns 1.575ns } { 0.000ns 0.725ns 0.542ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jsq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jsq/db/jsq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jsq/" "" "5.113 ns" { ld_l iq[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.113 ns" { ld_l ld_l~out0 iq[0] } { 0.000ns 0.000ns 3.707ns } { 0.000ns 1.087ns 0.319ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 20:17:08 2019 " "Info: Processing ended: Wed May 29 20:17:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
