{"Source Block": ["hdl/library/util_wfifo/util_wfifo.v@130:149@HdlStmProcess", "  wire                            dma_wready_s;\n  wire    [DMA_DATA_WIDTH-1:0]    dma_wdata_s;\n\n  // adc overflow\n\n  always @(posedge adc_clk) begin\n    if (adc_rst == 1'b0) begin\n      adc_wovf_m <= 2'd0;\n      adc_wovf <= 1'b0;\n    end else begin\n      adc_wovf_m[0] <= dma_wovf | fifo_wovf;\n      adc_wovf_m[1] <= adc_wovf_m[0];\n      adc_wovf <= adc_wovf_m[1];\n    end\n  end\n\n  // write\n\n  assign fifo_wr = adc_wr;\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[136, "    if (adc_rst == 1'b0) begin\n"]], "Add": [[136, "    if (adc_rst == 1'b1) begin\n"]]}}