<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:////host/Xilinx/13.3/ISE_DS/ISE/xbr/data/xmlReportxbr.dtd">
<document><ascFile>CPx2.rpt</ascFile><devFile>/host/Xilinx/13.3/ISE_DS/ISE/xbr/data/xc2c128.chp</devFile><mfdFile>CPx2.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="coolrunnerII_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 2- 8-2012" design="CPx2" device="XC2C128" eqnType="1" pkg="VQ100" speed="-6" status="1" statusStr="Successful" swVersion="O.76xd" time="  6:02AM" version="1.0"/><inputs id="A0_SPECSIG"/><inputs id="A10_SPECSIG"/><inputs id="A11_SPECSIG"/><inputs id="A12_SPECSIG"/><inputs id="A13_SPECSIG"/><inputs id="A1_SPECSIG"/><inputs id="A2_SPECSIG"/><inputs id="A3_SPECSIG"/><inputs id="A4_SPECSIG"/><inputs id="A5_SPECSIG"/><inputs id="A6_SPECSIG"/><inputs id="A7_SPECSIG"/><inputs id="A8_SPECSIG"/><inputs id="A9_SPECSIG"/><inputs id="D0_SPECSIG"/><inputs id="N_M1"/><inputs id="D1_SPECSIG"/><inputs id="D2_SPECSIG"/><inputs id="D3_SPECSIG"/><inputs id="D4_SPECSIG"/><inputs id="JUMPER_EEPROM"/><inputs id="N_MREQ"/><inputs id="N_RD"/><inputs id="D6_SPECSIG"/><global_inputs id="N_WR" use="GCK"/><pin id="FB1_MC1_PIN13" iostd="LVCMOS18" iostyle="KPR" pinnum="13" signal="D6_SPECSIG" use="I"/><pin id="FB1_MC3_PIN12" iostd="LVCMOS18" pinnum="12" signal="BANK0_SPECSIG" use="O"/><pin id="FB1_MC4_PIN11" iostd="LVCMOS18" pinnum="11" signal="BANK1_SPECSIG" use="O"/><pin id="FB1_MC5_PIN10" iostd="LVCMOS18" pinnum="10" signal="BANK2_SPECSIG" use="O"/><pin id="FB1_MC6_PIN9" iostd="LVCMOS18" pinnum="9" signal="BANK3_SPECSIG" use="O"/><pin id="FB1_MC11_PIN8" iostd="LVCMOS18" pinnum="8" signal="BANK4_SPECSIG" use="O"/><pin id="FB1_MC12_PIN7" iostd="LVCMOS18" pinnum="7" signal="N_EEPROMCS" use="O"/><pin id="FB1_MC13_PIN6" iostd="LVCMOS18" pinnum="6" signal="N_SRAMCS" use="O"/><pin id="FB1_MC15_PIN4" iostd="LVCMOS18" pinnum="4" signal="N_SRAMWR" use="O"/><pin id="FB1_MC16_PIN3" iostd="LVCMOS18" pinnum="3" signal="N_EEPROMWR" use="O"/><pin id="FB2_MC2_PIN14" iostd="LVCMOS18" pinnum="14" signal="N_EEPROMOE" use="O"/><pin id="FB2_MC3_PIN15" iostd="LVCMOS18" pinnum="15" signal="N_SRAMOE" use="O"/><pin id="FB2_MC4_PIN16" iostd="LVCMOS18" pinnum="16" signal="N_ROMCS" use="O"/><pin id="FB2_MC5_PIN17" iostd="LVCMOS18" iostyle="KPR" pinnum="17" signal="N_MREQ" use="I"/><pin id="FB2_MC6_PIN18" iostd="LVCMOS18" iostyle="KPR" pinnum="18" signal="N_RD" use="I"/><pin id="FB2_MC11_PIN19" iostd="LVCMOS18" iostyle="KPR" pinnum="19" signal="A0_SPECSIG" use="I"/><pin id="FB2_MC13_PIN22" iostd="LVCMOS18" iostyle="KPR" pinnum="22" signal="N_WR" use="GCKI_SPECSIG"/><pin id="FB2_MC14_PIN23" iostd="LVCMOS18" iostyle="KPR" pinnum="23" signal="A10_SPECSIG" use="I"/><pin id="FB2_MC15_PIN24" iostd="LVCMOS18" iostyle="KPR" pinnum="24" signal="A11_SPECSIG" use="I"/><pin id="FB2_MC16_PIN27" iostd="LVCMOS18" iostyle="KPR" pinnum="27" signal="A12_SPECSIG" use="I"/><pin id="FB3_MC2_PIN2" iostd="LVCMOS18" iostyle="KPR" pinnum="2" signal="A13_SPECSIG" use="I"/><pin id="FB3_MC3_PIN1" iostd="LVCMOS18" iostyle="KPR" pinnum="1" signal="A1_SPECSIG" use="I"/><pin id="FB3_MC4_PIN99" iostd="LVCMOS18" iostyle="KPR" pinnum="99" signal="A2_SPECSIG" use="I"/><pin id="FB3_MC5_PIN97" iostd="LVCMOS18" iostyle="KPR" pinnum="97" signal="A3_SPECSIG" use="I"/><pin id="FB3_MC6_PIN96" iostd="LVCMOS18" iostyle="KPR" pinnum="96" signal="A4_SPECSIG" use="I"/><pin id="FB3_MC7_PIN95" iostd="LVCMOS18" iostyle="KPR" pinnum="95" signal="A5_SPECSIG" use="I"/><pin id="FB3_MC11_PIN94" iostd="LVCMOS18" iostyle="KPR" pinnum="94" signal="A6_SPECSIG" use="I"/><pin id="FB3_MC13_PIN93" iostd="LVCMOS18" iostyle="KPR" pinnum="93" signal="A7_SPECSIG" use="I"/><pin id="FB3_MC14_PIN92" iostd="LVCMOS18" iostyle="KPR" pinnum="92" signal="A8_SPECSIG" use="I"/><pin id="FB3_MC15_PIN91" iostd="LVCMOS18" iostyle="KPR" pinnum="91" signal="A9_SPECSIG" use="I"/><pin id="FB3_MC16_PIN90" iostd="LVCMOS18" iostyle="KPR" pinnum="90" signal="D0_SPECSIG" use="I"/><pin id="FB4_MC1_PIN28" iostd="LVCMOS18" iostyle="KPR" pinnum="28" signal="D1_SPECSIG" use="I"/><pin id="FB4_MC4_PIN29" iostd="LVCMOS18" iostyle="KPR" pinnum="29" signal="D2_SPECSIG" use="I"/><pin id="FB4_MC5_PIN30" iostd="LVCMOS18" iostyle="KPR" pinnum="30" signal="D3_SPECSIG" use="I"/><pin id="FB4_MC6_PIN32" iostd="LVCMOS18" iostyle="KPR" pinnum="32" signal="D4_SPECSIG" use="I"/><pin id="FB4_MC7_PIN33" iostd="LVCMOS18" iostyle="KPR" pinnum="33" signal="JUMPER_EEPROM" use="I"/><pin id="FB4_MC11_PIN34" iostd="LVCMOS18" iostyle="KPR" pinnum="34" signal="N_M1" use="I"/><pin id="FB4_MC12_PIN35" pinnum="35"/><pin id="FB4_MC13_PIN36" pinnum="36"/><pin id="FB4_MC14_PIN37" pinnum="37"/><pin id="FB4_MC15_PIN39" pinnum="39"/><pin id="FB4_MC16_PIN40" pinnum="40"/><pin id="FB5_MC1_PIN65" pinnum="65"/><pin id="FB5_MC2_PIN66" pinnum="66"/><pin id="FB5_MC3_PIN67" pinnum="67"/><pin id="FB5_MC5_PIN68" pinnum="68"/><pin id="FB5_MC7_PIN70" pinnum="70"/><pin id="FB5_MC11_PIN71" pinnum="71"/><pin id="FB5_MC12_PIN72" pinnum="72"/><pin id="FB5_MC13_PIN73" pinnum="73"/><pin id="FB5_MC14_PIN74" pinnum="74"/><pin id="FB5_MC15_PIN76" pinnum="76"/><pin id="FB6_MC1_PIN64" pinnum="64"/><pin id="FB6_MC2_PIN63" pinnum="63"/><pin id="FB6_MC3_PIN61" pinnum="61"/><pin id="FB6_MC4_PIN60" pinnum="60"/><pin id="FB6_MC5_PIN59" pinnum="59"/><pin id="FB6_MC6_PIN58" pinnum="58"/><pin id="FB6_MC12_PIN56" pinnum="56"/><pin id="FB6_MC14_PIN55" pinnum="55"/><pin id="FB6_MC16_PIN54" pinnum="54"/><pin id="FB7_MC1_PIN77" pinnum="77"/><pin id="FB7_MC2_PIN78" pinnum="78"/><pin id="FB7_MC4_PIN79" pinnum="79"/><pin id="FB7_MC5_PIN80" pinnum="80"/><pin id="FB7_MC6_PIN81" pinnum="81"/><pin id="FB7_MC11_PIN82" pinnum="82"/><pin id="FB7_MC13_PIN85" pinnum="85"/><pin id="FB7_MC14_PIN86" pinnum="86"/><pin id="FB7_MC15_PIN87" pinnum="87"/><pin id="FB7_MC16_PIN89" pinnum="89"/><pin id="FB8_MC2_PIN53" pinnum="53"/><pin id="FB8_MC3_PIN52" pinnum="52"/><pin id="FB8_MC4_PIN50" pinnum="50"/><pin id="FB8_MC6_PIN49" pinnum="49"/><pin id="FB8_MC12_PIN46" pinnum="46"/><pin id="FB8_MC13_PIN44" pinnum="44"/><pin id="FB8_MC14_PIN43" pinnum="43"/><pin id="FB8_MC15_PIN42" pinnum="42"/><pin id="FB8_MC16_PIN41" pinnum="41"/><pin id="FB_PIN5" pinnum="5" use="VCCAUX"/><pin id="FB_PIN20" pinnum="20" use="VCCIO-1.8"/><pin id="FB_PIN26" pinnum="26" use="VCC"/><pin id="FB_PIN38" pinnum="38" use="VCCIO-1.8"/><pin id="FB_PIN51" pinnum="51" use="VCCIO-1.8"/><pin id="FB_PIN57" pinnum="57" use="VCC"/><pin id="FB_PIN88" pinnum="88" use="VCCIO-1.8"/><pin id="FB_PIN98" pinnum="98" use="VCCIO-1.8"/><fblock id="FB1" pinUse="10"><macrocell id="FB1_MC1" inreg="S_MAPRAM" pin="FB1_MC1_PIN13" sigUse="16" signal="S_MAPRAMCOMB_SPECSIG"><eq_pterm ptindx="FB1_8"/><eq_pterm ptindx="FB1_9"/><eq_pterm ptindx="FB1_14"/><eq_pterm ptindx="FB1_12"/><eq_pterm ptindx="FB1_13"/><eq_pterm ptindx="FB1_11"/><eq_pterm ptindx="FB1_15"/><eq_pterm ptindx="FB1_10"/></macrocell><macrocell id="FB1_MC2"/><macrocell id="FB1_MC3" pin="FB1_MC3_PIN12" sigUse="10" signal="BANK0_SPECSIG"><eq_pterm ptindx="FB1_0"/><eq_pterm ptindx="FB1_10"/></macrocell><macrocell id="FB1_MC4" pin="FB1_MC4_PIN11" sigUse="10" signal="BANK1_SPECSIG"><eq_pterm ptindx="FB1_1"/><eq_pterm ptindx="FB1_10"/></macrocell><macrocell id="FB1_MC5" pin="FB1_MC5_PIN10" sigUse="10" signal="BANK2_SPECSIG"><eq_pterm ptindx="FB1_2"/><eq_pterm ptindx="FB1_10"/></macrocell><macrocell id="FB1_MC6" pin="FB1_MC6_PIN9" sigUse="10" signal="BANK3_SPECSIG"><eq_pterm ptindx="FB1_3"/><eq_pterm ptindx="FB1_10"/></macrocell><macrocell id="FB1_MC7"/><macrocell id="FB1_MC8"/><macrocell id="FB1_MC9"/><macrocell id="FB1_MC10"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN8" sigUse="10" signal="BANK4_SPECSIG"><eq_pterm ptindx="FB1_5"/><eq_pterm ptindx="FB1_10"/></macrocell><macrocell id="FB1_MC12" pin="FB1_MC12_PIN7" sigUse="4" signal="N_EEPROMCS"><eq_pterm ptindx="FB1_43"/></macrocell><macrocell id="FB1_MC13" pin="FB1_MC13_PIN6" sigUse="4" signal="N_SRAMCS"><eq_pterm ptindx="FB1_7"/><eq_pterm ptindx="FB1_6"/></macrocell><macrocell id="FB1_MC14" sigUse="17" signal="S_CONMEM"><eq_pterm ptindx="FB1_14"/><eq_pterm ptindx="FB1_12"/><eq_pterm ptindx="FB1_13"/><eq_pterm ptindx="FB1_11"/><eq_pterm ptindx="FB1_15"/></macrocell><macrocell id="FB1_MC15" pin="FB1_MC15_PIN4" sigUse="4" signal="N_SRAMWR"><eq_pterm ptindx="FB1_52"/></macrocell><macrocell id="FB1_MC16" pin="FB1_MC16_PIN3" sigUse="5" signal="N_EEPROMWR"><eq_pterm ptindx="FB1_55"/></macrocell><fbinput id="FB1_I1" signal="A0_SPECSIG"/><fbinput id="FB1_I2" signal="A10_SPECSIG"/><fbinput id="FB1_I3" signal="A11_SPECSIG"/><fbinput id="FB1_I4" signal="A12_SPECSIG"/><fbinput id="FB1_I5" signal="A13_SPECSIG"/><fbinput id="FB1_I6" signal="A1_SPECSIG"/><fbinput id="FB1_I7" signal="A2_SPECSIG"/><fbinput id="FB1_I8" signal="A3_SPECSIG"/><fbinput id="FB1_I9" signal="A4_SPECSIG"/><fbinput id="FB1_I10" signal="A5_SPECSIG"/><fbinput id="FB1_I11" signal="A6_SPECSIG"/><fbinput id="FB1_I12" signal="A7_SPECSIG"/><fbinput id="FB1_I13" signal="A8_SPECSIG"/><fbinput id="FB1_I14" signal="A9_SPECSIG"/><fbinput id="FB1_I15" signal="D0_SPECSIG"/><fbinput id="FB1_I16" signal="D1_SPECSIG"/><fbinput id="FB1_I17" signal="D2_SPECSIG"/><fbinput id="FB1_I18" signal="D3_SPECSIG"/><fbinput id="FB1_I19" signal="D4_SPECSIG"/><fbinput id="FB1_I20" signal="JUMPER_EEPROM"/><fbinput id="FB1_I21" signal="N_EEPROMCS"/><fbinput id="FB1_I22" signal="N_M1"/><fbinput id="FB1_I23" signal="N_MREQ"/><fbinput id="FB1_I24" signal="N_ROMCS"/><fbinput id="FB1_I25" signal="N_WR"/><fbinput id="FB1_I26" signal="S_CONMEM"/><fbinput id="FB1_I27" signal="S_MAPRAM"/><fbinput id="FB1_I28" signal="S_MAPRAMCOMB_SPECSIG"/><PAL><pterm id="FB1_0"><signal id="D0_SPECSIG"/></pterm><pterm id="FB1_1"><signal id="D1_SPECSIG"/></pterm><pterm id="FB1_2"><signal id="D2_SPECSIG"/></pterm><pterm id="FB1_3"><signal id="D3_SPECSIG"/></pterm><pterm id="FB1_4"><signal id="S_MAPRAMCOMB_SPECSIG"/></pterm><pterm id="FB1_5"><signal id="D4_SPECSIG"/></pterm><pterm id="FB1_6"><signal id="A12_SPECSIG"/><signal id="A13_SPECSIG" negated="ON"/><signal id="S_MAPRAM"/></pterm><pterm id="FB1_7"><signal id="S_CONMEM"/></pterm><pterm id="FB1_8"><signal id="A7_SPECSIG"/><signal id="A6_SPECSIG"/><signal id="A5_SPECSIG"/><signal id="A4_SPECSIG"/><signal id="A3_SPECSIG"/><signal id="N_M1" negated="ON"/><signal id="A1_SPECSIG"/><signal id="A0_SPECSIG"/><signal id="A2_SPECSIG"/><signal id="A12_SPECSIG"/><signal id="A13_SPECSIG" negated="ON"/><signal id="A11_SPECSIG"/><signal id="A10_SPECSIG"/><signal id="A9_SPECSIG"/><signal id="A8_SPECSIG"/></pterm><pterm id="FB1_9"><signal id="A7_SPECSIG"/><signal id="A6_SPECSIG"/><signal id="A5_SPECSIG"/><signal id="A4_SPECSIG"/><signal id="A3_SPECSIG"/><signal id="N_M1" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A0_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A12_SPECSIG"/><signal id="A13_SPECSIG" negated="ON"/><signal id="A11_SPECSIG"/><signal id="A10_SPECSIG"/><signal id="A9_SPECSIG"/><signal id="A8_SPECSIG"/></pterm><pterm id="FB1_10"><signal id="A7_SPECSIG"/><signal id="A6_SPECSIG"/><signal id="A5_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="N_M1"/><signal id="A1_SPECSIG"/><signal id="A0_SPECSIG"/><signal id="A2_SPECSIG" negated="ON"/></pterm><pterm id="FB1_11"><signal id="A7_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="A5_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="N_M1" negated="ON"/><signal id="A1_SPECSIG"/><signal id="A0_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A12_SPECSIG" negated="ON"/><signal id="A13_SPECSIG" negated="ON"/><signal id="A11_SPECSIG" negated="ON"/><signal id="A10_SPECSIG"/><signal id="A9_SPECSIG" negated="ON"/><signal id="A8_SPECSIG"/><signal id="N_ROMCS"/></pterm><pterm id="FB1_12"><signal id="A7_SPECSIG"/><signal id="A6_SPECSIG"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="N_M1" negated="ON"/><signal id="A1_SPECSIG"/><signal id="A0_SPECSIG" negated="ON"/><signal id="A2_SPECSIG"/><signal id="A12_SPECSIG" negated="ON"/><signal id="A13_SPECSIG" negated="ON"/><signal id="A11_SPECSIG" negated="ON"/><signal id="A10_SPECSIG"/><signal id="A9_SPECSIG" negated="ON"/><signal id="A8_SPECSIG" negated="ON"/><signal id="N_ROMCS"/></pterm><pterm id="FB1_13"><signal id="A7_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="A5_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="N_M1" negated="ON"/><signal id="A1_SPECSIG"/><signal id="A0_SPECSIG" negated="ON"/><signal id="A2_SPECSIG"/><signal id="A12_SPECSIG" negated="ON"/><signal id="A13_SPECSIG" negated="ON"/><signal id="A11_SPECSIG" negated="ON"/><signal id="A10_SPECSIG" negated="ON"/><signal id="A9_SPECSIG" negated="ON"/><signal id="A8_SPECSIG" negated="ON"/><signal id="N_ROMCS"/></pterm><pterm id="FB1_14"><signal id="A7_SPECSIG" negated="ON"/><signal id="A6_SPECSIG" negated="ON"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/><signal id="N_M1" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A0_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A12_SPECSIG" negated="ON"/><signal id="A13_SPECSIG" negated="ON"/><signal id="A11_SPECSIG" negated="ON"/><signal id="A10_SPECSIG" negated="ON"/><signal id="A9_SPECSIG" negated="ON"/><signal id="A8_SPECSIG" negated="ON"/><signal id="N_ROMCS"/></pterm><pterm id="FB1_15"><signal id="A7_SPECSIG" negated="ON"/><signal id="A6_SPECSIG" negated="ON"/><signal id="A5_SPECSIG"/><signal id="A4_SPECSIG"/><signal id="A3_SPECSIG"/><signal id="N_M1" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A0_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A12_SPECSIG" negated="ON"/><signal id="A13_SPECSIG" negated="ON"/><signal id="A11_SPECSIG" negated="ON"/><signal id="A10_SPECSIG" negated="ON"/><signal id="A9_SPECSIG" negated="ON"/><signal id="A8_SPECSIG" negated="ON"/><signal id="N_ROMCS"/></pterm><pterm id="FB1_16"><signal id="A7_SPECSIG"/><signal id="A6_SPECSIG"/><signal id="A5_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="N_M1"/><signal id="A1_SPECSIG"/><signal id="A0_SPECSIG"/><signal id="A2_SPECSIG" negated="ON"/></pterm><pterm id="FB1_19"><signal id="A7_SPECSIG"/><signal id="A6_SPECSIG"/><signal id="A5_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="N_M1"/><signal id="A1_SPECSIG"/><signal id="A0_SPECSIG"/><signal id="A2_SPECSIG" negated="ON"/></pterm><pterm id="FB1_22"><signal id="A7_SPECSIG"/><signal id="A6_SPECSIG"/><signal id="A5_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="N_M1"/><signal id="A1_SPECSIG"/><signal id="A0_SPECSIG"/><signal id="A2_SPECSIG" negated="ON"/></pterm><pterm id="FB1_25"><signal id="A7_SPECSIG"/><signal id="A6_SPECSIG"/><signal id="A5_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="N_M1"/><signal id="A1_SPECSIG"/><signal id="A0_SPECSIG"/><signal id="A2_SPECSIG" negated="ON"/></pterm><pterm id="FB1_40"><signal id="A7_SPECSIG"/><signal id="A6_SPECSIG"/><signal id="A5_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="N_M1"/><signal id="A1_SPECSIG"/><signal id="A0_SPECSIG"/><signal id="A2_SPECSIG" negated="ON"/></pterm><pterm id="FB1_43"><signal id="A12_SPECSIG" negated="ON"/><signal id="A13_SPECSIG" negated="ON"/><signal id="S_MAPRAM" negated="ON"/><signal id="S_CONMEM"/></pterm><pterm id="FB1_52"><signal id="S_MAPRAM" negated="ON"/><signal id="S_CONMEM" negated="ON"/><signal id="N_MREQ"/><signal id="N_WR" negated="ON"/></pterm><pterm id="FB1_55"><signal id="S_CONMEM"/><signal id="N_MREQ" negated="ON"/><signal id="N_EEPROMCS" negated="ON"/><signal id="N_WR" negated="ON"/><signal id="JUMPER_EEPROM" negated="ON"/></pterm></PAL><bct id="FB1_bct4" use="CTC"><eq_pterm ptindx="FB1_4"/></bct><equation id="S_MAPRAM" regUse="DEFF"><inreg inputs="D6_SPECSIG"/><clk><fastsig signal="N_WR"/></clk><ce><eq_pterm ptindx="FB1_10"/></ce><prld ptindx="GND"/></equation><equation id="BANK0_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB1_0"/></d2><clk><fastsig signal="N_WR"/></clk><ce><eq_pterm ptindx="FB1_10"/></ce><prld ptindx="GND"/></equation><equation id="BANK1_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB1_1"/></d2><clk><fastsig signal="N_WR"/></clk><ce><eq_pterm ptindx="FB1_10"/></ce><prld ptindx="GND"/></equation><equation id="BANK2_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB1_2"/></d2><clk><fastsig signal="N_WR"/></clk><ce><eq_pterm ptindx="FB1_10"/></ce><prld ptindx="GND"/></equation><equation id="BANK3_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB1_3"/></d2><clk><fastsig signal="N_WR"/></clk><ce><eq_pterm ptindx="FB1_10"/></ce><prld ptindx="GND"/></equation><equation id="BANK4_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB1_5"/></d2><clk><fastsig signal="N_WR"/></clk><ce><eq_pterm ptindx="FB1_10"/></ce><prld ptindx="GND"/></equation><equation id="N_EEPROMCS" negated="ON"><d1><eq_pterm ptindx="FB1_43"/></d1></equation><equation id="N_SRAMCS" negated="ON"><d2><eq_pterm ptindx="FB1_7"/><eq_pterm ptindx="FB1_6"/></d2></equation><equation id="S_CONMEM" regUse="DFF"><d2><eq_pterm ptindx="FB1_14"/><eq_pterm ptindx="FB1_12"/><eq_pterm ptindx="FB1_13"/><eq_pterm ptindx="FB1_11"/><eq_pterm ptindx="FB1_15"/></d2><clk><eq_pterm ptindx="FB1_4"/></clk><prld ptindx="GND"/></equation><equation id="N_SRAMWR"><d1><eq_pterm ptindx="FB1_52"/></d1></equation><equation id="N_EEPROMWR" negated="ON"><d1><eq_pterm ptindx="FB1_55"/></d1></equation><equation id="S_MAPRAMCOMB_SPECSIG"><d2><eq_pterm ptindx="FB1_8"/><eq_pterm ptindx="FB1_9"/><eq_pterm ptindx="FB1_14"/><eq_pterm ptindx="FB1_12"/><eq_pterm ptindx="FB1_13"/><eq_pterm ptindx="FB1_11"/><eq_pterm ptindx="FB1_15"/></d2></equation></fblock><fblock id="FB2" pinUse="10"><macrocell id="FB2_MC1"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN14" sigUse="3" signal="N_EEPROMOE"><eq_pterm ptindx="FB2_13"/></macrocell><macrocell id="FB2_MC3" pin="FB2_MC3_PIN15" sigUse="3" signal="N_SRAMOE"><eq_pterm ptindx="FB2_16"/></macrocell><macrocell id="FB2_MC4" pin="FB2_MC4_PIN16" sigUse="3" signal="N_ROMCS"><eq_pterm ptindx="FB2_0"/><eq_pterm ptindx="FB2_1"/></macrocell><macrocell id="FB2_MC5" pin="FB2_MC5_PIN17"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN18"/><macrocell id="FB2_MC7"/><macrocell id="FB2_MC8"/><macrocell id="FB2_MC9"/><macrocell id="FB2_MC10"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN19"/><macrocell id="FB2_MC12"/><macrocell id="FB2_MC13" pin="FB2_MC13_PIN22"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN23"/><macrocell id="FB2_MC15" pin="FB2_MC15_PIN24"/><macrocell id="FB2_MC16" pin="FB2_MC16_PIN27"/><fbinput id="FB2_I1" signal="N_EEPROMCS"/><fbinput id="FB2_I2" signal="N_MREQ"/><fbinput id="FB2_I3" signal="N_RD"/><fbinput id="FB2_I4" signal="N_SRAMCS"/><fbinput id="FB2_I5" signal="S_CONMEM"/><PAL><pterm id="FB2_0"><signal id="S_CONMEM" negated="ON"/></pterm><pterm id="FB2_1"><signal id="N_MREQ"/><signal id="N_EEPROMCS"/></pterm><pterm id="FB2_13"><signal id="N_MREQ" negated="ON"/><signal id="N_EEPROMCS" negated="ON"/><signal id="N_RD" negated="ON"/></pterm><pterm id="FB2_16"><signal id="N_MREQ"/><signal id="N_RD" negated="ON"/><signal id="N_SRAMCS"/></pterm></PAL><equation id="N_EEPROMOE" negated="ON"><d1><eq_pterm ptindx="FB2_13"/></d1></equation><equation id="N_SRAMOE"><d1><eq_pterm ptindx="FB2_16"/></d1></equation><equation id="N_ROMCS"><d2><eq_pterm ptindx="FB2_0"/><eq_pterm ptindx="FB2_1"/></d2></equation></fblock><fblock id="FB3" pinUse="11"><macrocell id="FB3_MC1"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN2"/><macrocell id="FB3_MC3" pin="FB3_MC3_PIN1"/><macrocell id="FB3_MC4" pin="FB3_MC4_PIN99"/><macrocell id="FB3_MC5" pin="FB3_MC5_PIN97"/><macrocell id="FB3_MC6" pin="FB3_MC6_PIN96"/><macrocell id="FB3_MC7" pin="FB3_MC7_PIN95"/><macrocell id="FB3_MC8"/><macrocell id="FB3_MC9"/><macrocell id="FB3_MC10"/><macrocell id="FB3_MC11" pin="FB3_MC11_PIN94"/><macrocell id="FB3_MC12"/><macrocell id="FB3_MC13" pin="FB3_MC13_PIN93"/><macrocell id="FB3_MC14" pin="FB3_MC14_PIN92"/><macrocell id="FB3_MC15" pin="FB3_MC15_PIN91"/><macrocell id="FB3_MC16" pin="FB3_MC16_PIN90"/><PAL/></fblock><fblock id="FB4" pinUse="6"><macrocell id="FB4_MC1" pin="FB4_MC1_PIN28"/><macrocell id="FB4_MC2"/><macrocell id="FB4_MC3"/><macrocell id="FB4_MC4" pin="FB4_MC4_PIN29"/><macrocell id="FB4_MC5" pin="FB4_MC5_PIN30"/><macrocell id="FB4_MC6" pin="FB4_MC6_PIN32"/><macrocell id="FB4_MC7" pin="FB4_MC7_PIN33"/><macrocell id="FB4_MC8"/><macrocell id="FB4_MC9"/><macrocell id="FB4_MC10"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIN34"/><macrocell id="FB4_MC12" pin="FB4_MC12_PIN35"/><macrocell id="FB4_MC13" pin="FB4_MC13_PIN36"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIN37"/><macrocell id="FB4_MC15" pin="FB4_MC15_PIN39"/><macrocell id="FB4_MC16" pin="FB4_MC16_PIN40"/><PAL/></fblock><fblock id="FB5" pinUse="0"><macrocell id="FB5_MC1" pin="FB5_MC1_PIN65"/><macrocell id="FB5_MC2" pin="FB5_MC2_PIN66"/><macrocell id="FB5_MC3" pin="FB5_MC3_PIN67"/><macrocell id="FB5_MC4"/><macrocell id="FB5_MC5" pin="FB5_MC5_PIN68"/><macrocell id="FB5_MC6"/><macrocell id="FB5_MC7" pin="FB5_MC7_PIN70"/><macrocell id="FB5_MC8"/><macrocell id="FB5_MC9"/><macrocell id="FB5_MC10"/><macrocell id="FB5_MC11" pin="FB5_MC11_PIN71"/><macrocell id="FB5_MC12" pin="FB5_MC12_PIN72"/><macrocell id="FB5_MC13" pin="FB5_MC13_PIN73"/><macrocell id="FB5_MC14" pin="FB5_MC14_PIN74"/><macrocell id="FB5_MC15" pin="FB5_MC15_PIN76"/><macrocell id="FB5_MC16"/><PAL/></fblock><fblock id="FB6" pinUse="0"><macrocell id="FB6_MC1" pin="FB6_MC1_PIN64"/><macrocell id="FB6_MC2" pin="FB6_MC2_PIN63"/><macrocell id="FB6_MC3" pin="FB6_MC3_PIN61"/><macrocell id="FB6_MC4" pin="FB6_MC4_PIN60"/><macrocell id="FB6_MC5" pin="FB6_MC5_PIN59"/><macrocell id="FB6_MC6" pin="FB6_MC6_PIN58"/><macrocell id="FB6_MC7"/><macrocell id="FB6_MC8"/><macrocell id="FB6_MC9"/><macrocell id="FB6_MC10"/><macrocell id="FB6_MC11"/><macrocell id="FB6_MC12" pin="FB6_MC12_PIN56"/><macrocell id="FB6_MC13"/><macrocell id="FB6_MC14" pin="FB6_MC14_PIN55"/><macrocell id="FB6_MC15"/><macrocell id="FB6_MC16" pin="FB6_MC16_PIN54"/><PAL/></fblock><fblock id="FB7" pinUse="0"><macrocell id="FB7_MC1" pin="FB7_MC1_PIN77"/><macrocell id="FB7_MC2" pin="FB7_MC2_PIN78"/><macrocell id="FB7_MC3"/><macrocell id="FB7_MC4" pin="FB7_MC4_PIN79"/><macrocell id="FB7_MC5" pin="FB7_MC5_PIN80"/><macrocell id="FB7_MC6" pin="FB7_MC6_PIN81"/><macrocell id="FB7_MC7"/><macrocell id="FB7_MC8"/><macrocell id="FB7_MC9"/><macrocell id="FB7_MC10"/><macrocell id="FB7_MC11" pin="FB7_MC11_PIN82"/><macrocell id="FB7_MC12"/><macrocell id="FB7_MC13" pin="FB7_MC13_PIN85"/><macrocell id="FB7_MC14" pin="FB7_MC14_PIN86"/><macrocell id="FB7_MC15" pin="FB7_MC15_PIN87"/><macrocell id="FB7_MC16" pin="FB7_MC16_PIN89"/><PAL/></fblock><fblock id="FB8" pinUse="0"><macrocell id="FB8_MC1"/><macrocell id="FB8_MC2" pin="FB8_MC2_PIN53"/><macrocell id="FB8_MC3" pin="FB8_MC3_PIN52"/><macrocell id="FB8_MC4" pin="FB8_MC4_PIN50"/><macrocell id="FB8_MC5"/><macrocell id="FB8_MC6" pin="FB8_MC6_PIN49"/><macrocell id="FB8_MC7"/><macrocell id="FB8_MC8"/><macrocell id="FB8_MC9"/><macrocell id="FB8_MC10"/><macrocell id="FB8_MC11"/><macrocell id="FB8_MC12" pin="FB8_MC12_PIN46"/><macrocell id="FB8_MC13" pin="FB8_MC13_PIN44"/><macrocell id="FB8_MC14" pin="FB8_MC14_PIN43"/><macrocell id="FB8_MC15" pin="FB8_MC15_PIN42"/><macrocell id="FB8_MC16" pin="FB8_MC16_PIN41"/><PAL/></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'CPx2.ise'.</warning></messages><compOpts blkfanin="38" datagate="ON" exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignoredg="OFF" ignorets="OFF" inputs="32" inreg="ON" iostd="LVCMOS18" keepio="OFF" loc="ON" mlopt="ON" optimize="DENSITY" part="xc2c128-6-VQ100" prld="LOW" pterms="28" slew="FAST" terminate="KEEPER" unused="KEEPER" wysiwyg="OFF"/><specSig signal="A0_SPECSIG" value="A&lt;0&gt;"/><specSig signal="A10_SPECSIG" value="A&lt;10&gt;"/><specSig signal="A11_SPECSIG" value="A&lt;11&gt;"/><specSig signal="A12_SPECSIG" value="A&lt;12&gt;"/><specSig signal="A13_SPECSIG" value="A&lt;13&gt;"/><specSig signal="A1_SPECSIG" value="A&lt;1&gt;"/><specSig signal="A2_SPECSIG" value="A&lt;2&gt;"/><specSig signal="A3_SPECSIG" value="A&lt;3&gt;"/><specSig signal="A4_SPECSIG" value="A&lt;4&gt;"/><specSig signal="A5_SPECSIG" value="A&lt;5&gt;"/><specSig signal="A6_SPECSIG" value="A&lt;6&gt;"/><specSig signal="A7_SPECSIG" value="A&lt;7&gt;"/><specSig signal="A8_SPECSIG" value="A&lt;8&gt;"/><specSig signal="A9_SPECSIG" value="A&lt;9&gt;"/><specSig signal="D0_SPECSIG" value="D&lt;0&gt;"/><specSig signal="D1_SPECSIG" value="D&lt;1&gt;"/><specSig signal="D2_SPECSIG" value="D&lt;2&gt;"/><specSig signal="D3_SPECSIG" value="D&lt;3&gt;"/><specSig signal="D4_SPECSIG" value="D&lt;4&gt;"/><specSig signal="D6_SPECSIG" value="D&lt;6&gt;"/><specSig signal="BANK0_SPECSIG" value="BANK&lt;0&gt;"/><specSig signal="BANK1_SPECSIG" value="BANK&lt;1&gt;"/><specSig signal="BANK2_SPECSIG" value="BANK&lt;2&gt;"/><specSig signal="BANK3_SPECSIG" value="BANK&lt;3&gt;"/><specSig signal="BANK4_SPECSIG" value="BANK&lt;4&gt;"/><specSig signal="GCKI_SPECSIG" value="GCK/I"/><specSig signal="S_MAPRAMCOMB_SPECSIG" value="S_MAPRAM.COMB"/></document>
