// 4:1 Multiplexer
module mux4to1(
    input wire I0, I1, I2, I3,
    input wire S1, S0,
    output reg Y
);
    always @(*) begin
        case ({S1, S0})
            2'b00: Y = I0;
            2'b01: Y = I1;
            2'b10: Y = I2;
            2'b11: Y = I3;
            default: Y = 1'bx;
        endcase
    end
endmodule
