<?xml version="1.0" encoding="UTF-8" ?><!-- Created from PDF via Acrobat SaveAsXML --><!-- Mapping Table version: 28-February-2003 --><TaggedPDF-doc><?xpacket begin='﻿' id='W5M0MpCehiHzreSzNTczkc9d'?><?xpacket begin="﻿" id="W5M0MpCehiHzreSzNTczkc9d"?>
<x:xmpmeta xmlns:x="adobe:ns:meta/" x:xmptk="Adobe XMP Core 5.2-c001 63.139439, 2010/09/27-13:37:26        ">
   <rdf:RDF xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#">
      <rdf:Description rdf:about=""
            xmlns:xmp="http://ns.adobe.com/xap/1.0/">
         <xmp:CreateDate>2007-10-17T16:21:20+03:00</xmp:CreateDate>
         <xmp:CreatorTool>Writer</xmp:CreatorTool>
      </rdf:Description>
      <rdf:Description rdf:about=""
            xmlns:pdf="http://ns.adobe.com/pdf/1.3/">
         <pdf:Producer>OpenOffice.org 2.3</pdf:Producer>
      </rdf:Description>
      <rdf:Description rdf:about=""
            xmlns:dc="http://purl.org/dc/elements/1.1/">
         <dc:format>xml</dc:format>
      </rdf:Description>
   </rdf:RDF>
</x:xmpmeta>
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                           
<?xpacket end="w"?><?xpacket end='r'?><bookmark-tree><bookmark title="The generated fp_mult module Block Diagram is shown in Figure 4-1.The IP module has two input ports for the multiplier and the multiplicand and one output port for the product. The IP module is fully combinatorial."><destination structID="LinkTarget_100"/></bookmark><bookmark title="Contact:"><destination structID="LinkTarget_101"/></bookmark></bookmark-tree><Figure><ImageData src="images/fpu_ip_thinksilicon_multiply_only_img_0.jpg"/>Think Silicon </Figure><Part><H2>VLSI Design &amp; Consultancy </H2><Sect><P>DATASHEET </P><P>Floating Point Multiplier Core 
Version 1.0 
</P><Figure><ImageData src="images/fpu_ip_thinksilicon_multiply_only_img_1.jpg"/></Figure></Sect></Part><Part><H2>1 Overview </H2><P>The Think-Silicon Floating Point Multiplier is a standard IEEE 754 compliant, single precision floating point multiplier. The units support proper round to nearest and Denormalised numbers. </P><P>2 Floating Point Numbers The format of the IEEE 754 single precision numbers is shown in Table 2-1: Table 2-1 IEEE 754 single precision floating point numbers format </P><Table><TR><TD>BITS </TD><TD>NAME </TD></TR><TR><TD>31 </TD><TD>sign </TD></TR><TR><TD>30:23 </TD><TD>exponent </TD></TR><TR><TD>22:0 </TD><TD>fraction </TD></TR></Table><P>DESCRIPTION </P><P>This is the sign bit. 0 signifies a positive number and a 1 a negative number </P><P>This number defines the power of 2 that is multiplied by the fractional part. It also 
defines if the number is normal. 
These are fractional bits of the number. 
</P><P>The number is defined as follows: </P><P>×2127−exponent </P><P>number =−1sign×1. fraction </P><P>There are also special bit patterns that define +ve and -ve ∞ (infinity) as well as positive and negative ∅ (zero). Those patterns as are also supported and handled according to the standard. </P><Sect><H2>3 Features </H2><L><LI><LI_Label>• </LI_Label><LI_Title>IEEE-754 single precision floating point compliance </LI_Title></LI><LI><LI_Label>• </LI_Label><LI_Title>Denormalized numbers support </LI_Title></LI><LI><LI_Label>• </LI_Label><LI_Title>Rounding to the nearest </LI_Title></LI></L></Sect><Sect><H2>4 Architecture </H2><Sect><H3>4.1 Block Diagram/Port Port Diagram </H3><P id="LinkTarget_100">The generated fp_mult module Block Diagram is shown in Figure 4-1.The IP module has two input ports for the multiplier and the multiplicand and one output port for the product. The IP module is fully combinatorial. </P><Figure><ImageData src="images/fpu_ip_thinksilicon_multiply_only_img_2.jpg"/>fp_mult A[31:0] B[31:0] Res[31:0] <Caption><P>Figure 4-1 fpmult Block Diagram/Port Diagram The 32-bit A and B input ports comply the IEEE-754 single precision floating point numbers standards. The </P></Caption></Figure><Figure><ImageData src="images/fpu_ip_thinksilicon_multiply_only_img_3.jpg"/>1</Figure><Figure><ImageData src="images/fpu_ip_thinksilicon_multiply_only_img_1.jpg"/></Figure><P>output port. Res, has the result of the multiplication and it is also encoded to comply IEEE-754 compliant single precision standard. </P><P>4.2 Port Interface The ports of fp_mult module are listed in Table 4-1. Table 4-1 fp_mult Port Interface </P><Sect><H5>PORT TYPE </H5><P>A[31:0] Input B[31:0] Input RES Output </P></Sect><Sect><H5>DESCRIPTION </H5><P>The multiplier The multiplicand The product of multiplication </P></Sect></Sect></Sect><Sect><H2>5 Interfacing fp_mult </H2><P>The design is fully combinatorial, thus should you require to pipeline the unit, you are advised to do so at the synthesis level, using a balanced registers technique that will provide better results for your target technology. </P></Sect><Sect><H2>6 Generator Usage </H2><P>The Floating Point Multiplier generator employs a graphical web user interface (GUI) for configuring and generating the fp_mult module. In order to use the GUI you must sign-in Think Silicon Ltd web site. If already registered, click on Sign-in link in the upper, right side of the web page. Otherwise click on the Register link first and follow the instructions. The generator GUI page is shown in Figure 6-1. Press the Generate button in order to generate the fp_mult module. </P><Figure><ImageData src="images/fpu_ip_thinksilicon_multiply_only_img_4.jpg"/><Caption><P>Figure 6-1 The Floating Point Multiplier GUI page </P></Caption></Figure></Sect><Sect><H2>7 Deliverables </H2><P>The package generated with Floating Point Multiplier consists of the present document and source code files in Verilog<Link>TM 1 </Link>HDL and C anguage. The files are listed in Table 7-1. </P><P>Table 7-1 Floating Point Multiplier Deliverables </P><P>FILE ./src/fp_mult.v ./src/tb_vectors.v ./src/gen_vectors.c </P><Sect><H5>DESCRIPTION </H5><P>Floating Point Multiplier fp_mult module Floating Point Multiplier testbench Floating Point Multiplier Test Vectors generator </P><P>1 Verilog is a trademark of Cadence Design Automation.(http://www.cadence.com) 
</P><Figure><ImageData src="images/fpu_ip_thinksilicon_multiply_only_img_5.jpg"/>2</Figure><Figure><ImageData src="images/fpu_ip_thinksilicon_multiply_only_img_1.jpg"/></Figure><Table><TR><TD>FILE </TD><TD>DESCRIPTION </TD></TR><TR><TD>./src/Makefile </TD><TD>Makefile with simulation commands </TD></TR><TR><TD>./parameters.txt </TD><TD>Floating Point Multiplier configuration parameters </TD></TR><TR><TD>./doc/TSi_fp_multiplier.pdf </TD><TD>The present document </TD></TR><TR><TD>8 Verification </TD><TD/></TR></Table><P>The Verification Flow Diagram of the fp_mult core is shown in Figure 8-1. 
</P><Figure><ImageData src="images/fpu_ip_thinksilicon_multiply_only_img_6.jpg"/>gen_vectors.c vectors.txt tb_vectors.v Pass or Fail <Caption><P>Figure 8-1 Verification Flow Diagram of the fp_mult core </P></Caption></Figure><P>tb_vectors.v </P><P>The testbench is based on gcc and the Icarus Verilog simulator and we assume these are installed in your system. In order to generate test vectors and run the verification tests for the fp_mult core, enter the commands shown in Figure 7-2 in a command line shell. </P><P>&gt; cd ./fp_mult_32
&gt; make 
</P><P>Figure 8-2 Verification commands for fp_mult core </P><P>This should automatically compile the test vector generator and start the simulator. The simulator finishes with a pass or fail. The test vector generator and the netlist are written is standard C and Verilog<Link>TM 2</Link>, so other compilers and Simulators, such as NCVerilog<Link>TM 3 </Link>and MTI Modelsim<Link>TM 4 </Link>can be used. </P><P>2 Verilog is a trademark of Cadence Design Automation, UK (http://www.cadence.com) 3 NCVerilog is a trademark of Cadence Design Automation, UK (http://www.cadence.com) 4 MTI Modelsim is a trademark of Mentor Graphics (http://www.mentor.com) </P><Figure><ImageData src="images/fpu_ip_thinksilicon_multiply_only_img_7.jpg"/>3</Figure><Figure><ImageData src="images/fpu_ip_thinksilicon_multiply_only_img_1.jpg"/></Figure></Sect><Sect><H3 id="LinkTarget_101">Contact: </H3><P>Think Silicon Ltd </P><P>Suite Β12 Patras Science Park Rion Achaias 26504 Greece </P><P>web: <Link>http://www.think-silicon.com </Link>email: <Link>info<Link>@</Link></Link><Link><Link>think-</Link><Link>silicon</Link></Link><Link>.com </Link>Tel: +30 2610 911543 </P><Figure><ImageData src="images/fpu_ip_thinksilicon_multiply_only_img_8.jpg"/>4</Figure></Sect></Sect></Part></TaggedPDF-doc>