

================================================================
== Vitis HLS Report for 'mergesort'
================================================================
* Date:           Wed Oct 16 20:37:35 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        mergesort
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.126 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    22625|    22625|  0.226 ms|  0.226 ms|  22626|  22626|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+
        |                                              |                                    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
        |                   Instance                   |               Module               |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
        +----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+
        |grp_mergesort_Pipeline_1_fu_56                |mergesort_Pipeline_1                |     1026|     1026|  10.260 us|  10.260 us|  1025|  1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_mergesort_Pipeline_merge_subarrays_fu_62  |mergesort_Pipeline_merge_subarrays  |     1027|     1027|  10.270 us|  10.270 us|  1025|  1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_mergesort_Pipeline_copy_out_fu_73         |mergesort_Pipeline_copy_out         |     1026|     1026|  10.260 us|  10.260 us|  1025|  1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_mergesort_Pipeline_copy_fu_81             |mergesort_Pipeline_copy             |     1026|     1026|  10.260 us|  10.260 us|  1025|  1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- window_growth  |    20570|    20570|      2057|          -|          -|    10|        no|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       31|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      226|      813|    -|
|Memory               |        2|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        0|      178|    -|
|Register             |        -|     -|       52|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        2|     0|      278|     1022|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                   Instance                   |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |grp_mergesort_Pipeline_1_fu_56                |mergesort_Pipeline_1                |        0|   0|   13|   64|    0|
    |grp_mergesort_Pipeline_copy_fu_81             |mergesort_Pipeline_copy             |        0|   0|   25|   75|    0|
    |grp_mergesort_Pipeline_copy_out_fu_73         |mergesort_Pipeline_copy_out         |        0|   0|   25|   75|    0|
    |grp_mergesort_Pipeline_merge_subarrays_fu_62  |mergesort_Pipeline_merge_subarrays  |        0|   0|  163|  599|    0|
    +----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                         |                                    |        0|   0|  226|  813|    0|
    +----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|       Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |tmp_U  |tmp_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                   |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-------+-------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |icmp_ln11_fu_117_p2  |      icmp|   0|  0|  19|          11|          12|
    |end_fu_123_p3        |    select|   0|  0|  12|           1|          12|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  31|          12|          24|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  43|          8|    1|          8|
    |input_r_address0  |  20|          4|   10|         40|
    |input_r_ce0       |  20|          4|    1|          4|
    |input_r_ce1       |   9|          2|    1|          2|
    |input_r_we0       |   9|          2|    1|          2|
    |mid_fu_48         |   9|          2|   11|         22|
    |tmp_address0      |  20|          4|   10|         40|
    |tmp_ce0           |  20|          4|    1|          4|
    |tmp_d0            |  14|          3|   32|         96|
    |tmp_we0           |  14|          3|    1|          3|
    +------------------+----+-----------+-----+-----------+
    |Total             | 178|         36|   69|        221|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                  |   7|   0|    7|          0|
    |end_reg_158                                                |  10|   0|   11|          1|
    |grp_mergesort_Pipeline_1_fu_56_ap_start_reg                |   1|   0|    1|          0|
    |grp_mergesort_Pipeline_copy_fu_81_ap_start_reg             |   1|   0|    1|          0|
    |grp_mergesort_Pipeline_copy_out_fu_73_ap_start_reg         |   1|   0|    1|          0|
    |grp_mergesort_Pipeline_merge_subarrays_fu_62_ap_start_reg  |   1|   0|    1|          0|
    |mid_fu_48                                                  |  11|   0|   11|          0|
    |trunc_ln7_reg_147                                          |  10|   0|   10|          0|
    |window_reg_152                                             |  10|   0|   11|          1|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      |  52|   0|   54|          2|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|     mergesort|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|     mergesort|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|     mergesort|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|     mergesort|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|     mergesort|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|     mergesort|  return value|
|input_r_address0   |  out|   10|   ap_memory|       input_r|         array|
|input_r_ce0        |  out|    1|   ap_memory|       input_r|         array|
|input_r_we0        |  out|    1|   ap_memory|       input_r|         array|
|input_r_d0         |  out|   32|   ap_memory|       input_r|         array|
|input_r_q0         |   in|   32|   ap_memory|       input_r|         array|
|input_r_address1   |  out|   10|   ap_memory|       input_r|         array|
|input_r_ce1        |  out|    1|   ap_memory|       input_r|         array|
|input_r_q1         |   in|   32|   ap_memory|       input_r|         array|
|output_r_address0  |  out|   10|   ap_memory|      output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0        |  out|   32|   ap_memory|      output_r|         array|
+-------------------+-----+-----+------------+--------------+--------------+

