Test Run 1:
Assume a 128-byte, direct-mapped cache with 8-byte cache lines (cache blocks).

   0: MISS (Tag/Set#/Offset: 0/0/0)
   4: HIT  (Tag/Set#/Offset: 0/0/4)
   8: MISS (Tag/Set#/Offset: 0/1/0)
  12: HIT  (Tag/Set#/Offset: 0/1/4)
  16: MISS (Tag/Set#/Offset: 0/2/0)
  20: HIT  (Tag/Set#/Offset: 0/2/4)
  24: MISS (Tag/Set#/Offset: 0/3/0)
  28: HIT  (Tag/Set#/Offset: 0/3/4)
  32: MISS (Tag/Set#/Offset: 0/4/0)
  36: HIT  (Tag/Set#/Offset: 0/4/4)
  40: MISS (Tag/Set#/Offset: 0/5/0)
  44: HIT  (Tag/Set#/Offset: 0/5/4)
  48: MISS (Tag/Set#/Offset: 0/6/0)
  52: HIT  (Tag/Set#/Offset: 0/6/4)
  56: MISS (Tag/Set#/Offset: 0/7/0)
  60: HIT  (Tag/Set#/Offset: 0/7/4)
  64: MISS (Tag/Set#/Offset: 0/8/0)
  68: HIT  (Tag/Set#/Offset: 0/8/4)
  72: MISS (Tag/Set#/Offset: 0/9/0)
  76: HIT  (Tag/Set#/Offset: 0/9/4)
  80: MISS (Tag/Set#/Offset: 0/10/0)
   0: HIT  (Tag/Set#/Offset: 0/0/0)
   4: HIT  (Tag/Set#/Offset: 0/0/4)
   8: HIT  (Tag/Set#/Offset: 0/1/0)
  12: HIT  (Tag/Set#/Offset: 0/1/4)
  16: HIT  (Tag/Set#/Offset: 0/2/0)
  71: HIT  (Tag/Set#/Offset: 0/8/7)
   3: HIT  (Tag/Set#/Offset: 0/0/3)
  41: HIT  (Tag/Set#/Offset: 0/5/1)
  81: HIT  (Tag/Set#/Offset: 0/10/1)
  39: HIT  (Tag/Set#/Offset: 0/4/7)
  38: HIT  (Tag/Set#/Offset: 0/4/6)
  71: HIT  (Tag/Set#/Offset: 0/8/7)
  15: HIT  (Tag/Set#/Offset: 0/1/7)
  39: HIT  (Tag/Set#/Offset: 0/4/7)
  11: HIT  (Tag/Set#/Offset: 0/1/3)
  51: HIT  (Tag/Set#/Offset: 0/6/3)
  57: HIT  (Tag/Set#/Offset: 0/7/1)
  41: HIT  (Tag/Set#/Offset: 0/5/1)

Test Run 2:
Assume a 64-byte, 2-way set associative cache with 8-byte cache lines (cache blocks).

   0: MISS (Tag/Set#/Offset: 0/0/0)
   4: HIT  (Tag/Set#/Offset: 0/0/4)
   8: MISS (Tag/Set#/Offset: 0/1/0)
  12: HIT  (Tag/Set#/Offset: 0/1/4)
  16: MISS (Tag/Set#/Offset: 0/2/0)
  20: HIT  (Tag/Set#/Offset: 0/2/4)
  24: MISS (Tag/Set#/Offset: 0/3/0)
  28: HIT  (Tag/Set#/Offset: 0/3/4)
  32: MISS (Tag/Set#/Offset: 1/0/0)
  36: HIT  (Tag/Set#/Offset: 1/0/4)
  40: MISS (Tag/Set#/Offset: 1/1/0)
  44: HIT  (Tag/Set#/Offset: 1/1/4)
  48: MISS (Tag/Set#/Offset: 1/2/0)
  52: HIT  (Tag/Set#/Offset: 1/2/4)
  56: MISS (Tag/Set#/Offset: 1/3/0)
  60: HIT  (Tag/Set#/Offset: 1/3/4)
  64: MISS (Tag/Set#/Offset: 2/0/0)
  68: HIT  (Tag/Set#/Offset: 2/0/4)
  72: MISS (Tag/Set#/Offset: 2/1/0)
  76: HIT  (Tag/Set#/Offset: 2/1/4)
  80: MISS (Tag/Set#/Offset: 2/2/0)
   0: MISS (Tag/Set#/Offset: 0/0/0)
   4: HIT  (Tag/Set#/Offset: 0/0/4)
   8: MISS (Tag/Set#/Offset: 0/1/0)
  12: HIT  (Tag/Set#/Offset: 0/1/4)
  16: MISS (Tag/Set#/Offset: 0/2/0)
  71: HIT  (Tag/Set#/Offset: 2/0/7)
   3: HIT  (Tag/Set#/Offset: 0/0/3)
  41: MISS (Tag/Set#/Offset: 1/1/1)
  81: HIT  (Tag/Set#/Offset: 2/2/1)
  39: MISS (Tag/Set#/Offset: 1/0/7)
  38: HIT  (Tag/Set#/Offset: 1/0/6)
  71: MISS (Tag/Set#/Offset: 2/0/7)
  15: HIT  (Tag/Set#/Offset: 0/1/7)
  39: HIT  (Tag/Set#/Offset: 1/0/7)
  11: HIT  (Tag/Set#/Offset: 0/1/3)
  51: MISS (Tag/Set#/Offset: 1/2/3)
  57: HIT  (Tag/Set#/Offset: 1/3/1)
  41: HIT  (Tag/Set#/Offset: 1/1/1)

Test Run 3:
Assume a 128-byte, direct-mapped cache with 16-byte cache lines (cache blocks).

   0: MISS (Tag/Set#/Offset: 0/0/0)
   4: HIT  (Tag/Set#/Offset: 0/0/4)
   8: HIT  (Tag/Set#/Offset: 0/0/8)
  12: HIT  (Tag/Set#/Offset: 0/0/12)
  16: MISS (Tag/Set#/Offset: 0/1/0)
  20: HIT  (Tag/Set#/Offset: 0/1/4)
  24: HIT  (Tag/Set#/Offset: 0/1/8)
  28: HIT  (Tag/Set#/Offset: 0/1/12)
  32: MISS (Tag/Set#/Offset: 0/2/0)
  36: HIT  (Tag/Set#/Offset: 0/2/4)
  40: HIT  (Tag/Set#/Offset: 0/2/8)
  44: HIT  (Tag/Set#/Offset: 0/2/12)
  48: MISS (Tag/Set#/Offset: 0/3/0)
  52: HIT  (Tag/Set#/Offset: 0/3/4)
  56: HIT  (Tag/Set#/Offset: 0/3/8)
  60: HIT  (Tag/Set#/Offset: 0/3/12)
  64: MISS (Tag/Set#/Offset: 0/4/0)
  68: HIT  (Tag/Set#/Offset: 0/4/4)
  72: HIT  (Tag/Set#/Offset: 0/4/8)
  76: HIT  (Tag/Set#/Offset: 0/4/12)
  80: MISS (Tag/Set#/Offset: 0/5/0)
   0: HIT  (Tag/Set#/Offset: 0/0/0)
   4: HIT  (Tag/Set#/Offset: 0/0/4)
   8: HIT  (Tag/Set#/Offset: 0/0/8)
  12: HIT  (Tag/Set#/Offset: 0/0/12)
  16: HIT  (Tag/Set#/Offset: 0/1/0)
  71: HIT  (Tag/Set#/Offset: 0/4/7)
   3: HIT  (Tag/Set#/Offset: 0/0/3)
  41: HIT  (Tag/Set#/Offset: 0/2/9)
  81: HIT  (Tag/Set#/Offset: 0/5/1)
  39: HIT  (Tag/Set#/Offset: 0/2/7)
  38: HIT  (Tag/Set#/Offset: 0/2/6)
  71: HIT  (Tag/Set#/Offset: 0/4/7)
  15: HIT  (Tag/Set#/Offset: 0/0/15)
  39: HIT  (Tag/Set#/Offset: 0/2/7)
  11: HIT  (Tag/Set#/Offset: 0/0/11)
  51: HIT  (Tag/Set#/Offset: 0/3/3)
  57: HIT  (Tag/Set#/Offset: 0/3/9)
  41: HIT  (Tag/Set#/Offset: 0/2/9)

Test Run 4:
Assume a 64-byte, fully associative cache with 8-byte cache lines (cache blocks).

   0: MISS (Tag/Set#/Offset: 0/0/0)
   4: HIT  (Tag/Set#/Offset: 0/0/4)
   8: MISS (Tag/Set#/Offset: 1/0/0)
  12: HIT  (Tag/Set#/Offset: 1/0/4)
  16: MISS (Tag/Set#/Offset: 2/0/0)
  20: HIT  (Tag/Set#/Offset: 2/0/4)
  24: MISS (Tag/Set#/Offset: 3/0/0)
  28: HIT  (Tag/Set#/Offset: 3/0/4)
  32: MISS (Tag/Set#/Offset: 4/0/0)
  36: HIT  (Tag/Set#/Offset: 4/0/4)
  40: MISS (Tag/Set#/Offset: 5/0/0)
  44: HIT  (Tag/Set#/Offset: 5/0/4)
  48: MISS (Tag/Set#/Offset: 6/0/0)
  52: HIT  (Tag/Set#/Offset: 6/0/4)
  56: MISS (Tag/Set#/Offset: 7/0/0)
  60: HIT  (Tag/Set#/Offset: 7/0/4)
  64: MISS (Tag/Set#/Offset: 8/0/0)
  68: HIT  (Tag/Set#/Offset: 8/0/4)
  72: MISS (Tag/Set#/Offset: 9/0/0)
  76: HIT  (Tag/Set#/Offset: 9/0/4)
  80: MISS (Tag/Set#/Offset: 10/0/0)
   0: MISS (Tag/Set#/Offset: 0/0/0)
   4: HIT  (Tag/Set#/Offset: 0/0/4)
   8: MISS (Tag/Set#/Offset: 1/0/0)
  12: HIT  (Tag/Set#/Offset: 1/0/4)
  16: MISS (Tag/Set#/Offset: 2/0/0)
  71: HIT  (Tag/Set#/Offset: 8/0/7)
   3: HIT  (Tag/Set#/Offset: 0/0/3)
  41: MISS (Tag/Set#/Offset: 5/0/1)
  81: HIT  (Tag/Set#/Offset: 10/0/1)
  39: MISS (Tag/Set#/Offset: 4/0/7)
  38: HIT  (Tag/Set#/Offset: 4/0/6)
  71: HIT  (Tag/Set#/Offset: 8/0/7)
  15: HIT  (Tag/Set#/Offset: 1/0/7)
  39: HIT  (Tag/Set#/Offset: 4/0/7)
  11: HIT  (Tag/Set#/Offset: 1/0/3)
  51: MISS (Tag/Set#/Offset: 6/0/3)
  57: MISS (Tag/Set#/Offset: 7/0/1)
  41: HIT  (Tag/Set#/Offset: 5/0/1)
