// Seed: 2235613528
module module_0;
  reg id_1;
  reg id_2;
  assign module_2.id_4 = 0;
  assign id_1 = id_2;
  initial begin : LABEL_0
    id_2 <= 1;
  end
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input wor id_2
);
  module_0 modCall_1 ();
  assign modCall_1.type_4 = 0;
endmodule
program module_2 (
    input wire id_0,
    input tri id_1,
    input tri0 id_2,
    output supply1 id_3,
    input wand id_4,
    input wor id_5,
    input tri id_6,
    input supply0 id_7,
    input tri0 id_8,
    output tri id_9,
    input wire id_10,
    input tri1 id_11,
    output wand id_12,
    output supply0 id_13,
    output tri id_14,
    output tri0 id_15,
    output supply1 id_16
);
  module_0 modCall_1 ();
  wire id_18;
endprogram
