<stg><name>read_input_Pipeline_VITIS_LOOP_8_1</name>


<trans_list>

<trans id="70" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="15" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:1 %sext_ln8_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln8

]]></Node>
<StgValue><ssdm name="sext_ln8_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:2 %sext_ln8_cast = sext i62 %sext_ln8_read

]]></Node>
<StgValue><ssdm name="sext_ln8_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty, i32 0, i32 0, void @empty_7, i32 64, i32 0, void @empty_0, void @empty_1, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i15 0, i15 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
for.inc:0 %i_2 = load i15 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc:1 %gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln8_cast

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc:2 %icmp_ln8 = icmp_eq  i15 %i_2, i15 16384

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc:4 %add_ln8 = add i15 %i_2, i15 1

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln8 = br i1 %icmp_ln8, void %for.inc.split, void %for.end11.exitStub

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:15 %store_ln8 = store i15 %add_ln8, i15 %i

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="27" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:4 %gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0">
<![CDATA[
for.end11.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="28" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:5 %gmem0_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="29" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:6 %gmem0_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="30" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:7 %gmem0_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="31" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:8 %gmem0_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="32" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:9 %gmem0_addr_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_5"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="33" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:10 %gmem0_addr_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_6"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="34" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:11 %gmem0_addr_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="35" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:12 %gmem0_addr_read_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_8"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="36" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="15">
<![CDATA[
for.inc.split:0 %zext_ln8 = zext i15 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="37" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specpipeline_ln9"/></StgValue>
</operation>

<operation id="38" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="39" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="14" op_0_bw="288" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:3 %in_buf_addr = getelementptr i288 %in_buf, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="in_buf_addr"/></StgValue>
</operation>

<operation id="40" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="288" op_0_bw="288" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
for.inc.split:13 %tmp = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %gmem0_addr_read_8, i32 %gmem0_addr_read_7, i32 %gmem0_addr_read_6, i32 %gmem0_addr_read_5, i32 %gmem0_addr_read_4, i32 %gmem0_addr_read_3, i32 %gmem0_addr_read_2, i32 %gmem0_addr_read_1, i32 %gmem0_addr_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="41" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="288" op_1_bw="14">
<![CDATA[
for.inc.split:14 %store_ln12 = store i288 %tmp, i14 %in_buf_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="42" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:16 %br_ln8 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="71" name="gmem0" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem0"/></StgValue>
</port>
<port id="72" name="sext_ln8" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln8"/></StgValue>
</port>
<port id="73" name="in_buf" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_buf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="75" from="StgValue_74" to="i" fromId="74" toId="14">
</dataflow>
<dataflow id="77" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln8_read" fromId="76" toId="15">
</dataflow>
<dataflow id="78" from="sext_ln8" to="sext_ln8_read" fromId="72" toId="15">
</dataflow>
<dataflow id="79" from="sext_ln8_read" to="sext_ln8_cast" fromId="15" toId="16">
</dataflow>
<dataflow id="81" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="80" toId="17">
</dataflow>
<dataflow id="82" from="gmem0" to="specinterface_ln0" fromId="71" toId="17">
</dataflow>
<dataflow id="84" from="empty" to="specinterface_ln0" fromId="83" toId="17">
</dataflow>
<dataflow id="86" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="17">
</dataflow>
<dataflow id="87" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="17">
</dataflow>
<dataflow id="89" from="empty_7" to="specinterface_ln0" fromId="88" toId="17">
</dataflow>
<dataflow id="91" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="17">
</dataflow>
<dataflow id="92" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="17">
</dataflow>
<dataflow id="94" from="empty_0" to="specinterface_ln0" fromId="93" toId="17">
</dataflow>
<dataflow id="96" from="empty_1" to="specinterface_ln0" fromId="95" toId="17">
</dataflow>
<dataflow id="97" from="empty_7" to="specinterface_ln0" fromId="88" toId="17">
</dataflow>
<dataflow id="99" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="17">
</dataflow>
<dataflow id="100" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="17">
</dataflow>
<dataflow id="101" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="17">
</dataflow>
<dataflow id="102" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="17">
</dataflow>
<dataflow id="103" from="empty_7" to="specinterface_ln0" fromId="88" toId="17">
</dataflow>
<dataflow id="104" from="empty_7" to="specinterface_ln0" fromId="88" toId="17">
</dataflow>
<dataflow id="106" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="17">
</dataflow>
<dataflow id="107" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="17">
</dataflow>
<dataflow id="109" from="StgValue_108" to="store_ln0" fromId="108" toId="18">
</dataflow>
<dataflow id="110" from="i" to="store_ln0" fromId="14" toId="18">
</dataflow>
<dataflow id="111" from="i" to="i_2" fromId="14" toId="20">
</dataflow>
<dataflow id="112" from="gmem0" to="gmem0_addr" fromId="71" toId="21">
</dataflow>
<dataflow id="113" from="sext_ln8_cast" to="gmem0_addr" fromId="16" toId="21">
</dataflow>
<dataflow id="114" from="i_2" to="icmp_ln8" fromId="20" toId="22">
</dataflow>
<dataflow id="116" from="StgValue_115" to="icmp_ln8" fromId="115" toId="22">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="117" toId="23">
</dataflow>
<dataflow id="120" from="StgValue_119" to="empty" fromId="119" toId="23">
</dataflow>
<dataflow id="121" from="StgValue_119" to="empty" fromId="119" toId="23">
</dataflow>
<dataflow id="122" from="StgValue_119" to="empty" fromId="119" toId="23">
</dataflow>
<dataflow id="123" from="i_2" to="add_ln8" fromId="20" toId="24">
</dataflow>
<dataflow id="125" from="StgValue_124" to="add_ln8" fromId="124" toId="24">
</dataflow>
<dataflow id="126" from="icmp_ln8" to="br_ln8" fromId="22" toId="25">
</dataflow>
<dataflow id="127" from="add_ln8" to="store_ln8" fromId="24" toId="26">
</dataflow>
<dataflow id="128" from="i" to="store_ln8" fromId="14" toId="26">
</dataflow>
<dataflow id="130" from="_ssdm_op_Read.m_axi.p1i32" to="gmem0_addr_read" fromId="129" toId="27">
</dataflow>
<dataflow id="131" from="gmem0_addr" to="gmem0_addr_read" fromId="21" toId="27">
</dataflow>
<dataflow id="132" from="_ssdm_op_Read.m_axi.p1i32" to="gmem0_addr_read_1" fromId="129" toId="28">
</dataflow>
<dataflow id="133" from="gmem0_addr" to="gmem0_addr_read_1" fromId="21" toId="28">
</dataflow>
<dataflow id="134" from="_ssdm_op_Read.m_axi.p1i32" to="gmem0_addr_read_2" fromId="129" toId="29">
</dataflow>
<dataflow id="135" from="gmem0_addr" to="gmem0_addr_read_2" fromId="21" toId="29">
</dataflow>
<dataflow id="136" from="_ssdm_op_Read.m_axi.p1i32" to="gmem0_addr_read_3" fromId="129" toId="30">
</dataflow>
<dataflow id="137" from="gmem0_addr" to="gmem0_addr_read_3" fromId="21" toId="30">
</dataflow>
<dataflow id="138" from="_ssdm_op_Read.m_axi.p1i32" to="gmem0_addr_read_4" fromId="129" toId="31">
</dataflow>
<dataflow id="139" from="gmem0_addr" to="gmem0_addr_read_4" fromId="21" toId="31">
</dataflow>
<dataflow id="140" from="_ssdm_op_Read.m_axi.p1i32" to="gmem0_addr_read_5" fromId="129" toId="32">
</dataflow>
<dataflow id="141" from="gmem0_addr" to="gmem0_addr_read_5" fromId="21" toId="32">
</dataflow>
<dataflow id="142" from="_ssdm_op_Read.m_axi.p1i32" to="gmem0_addr_read_6" fromId="129" toId="33">
</dataflow>
<dataflow id="143" from="gmem0_addr" to="gmem0_addr_read_6" fromId="21" toId="33">
</dataflow>
<dataflow id="144" from="_ssdm_op_Read.m_axi.p1i32" to="gmem0_addr_read_7" fromId="129" toId="34">
</dataflow>
<dataflow id="145" from="gmem0_addr" to="gmem0_addr_read_7" fromId="21" toId="34">
</dataflow>
<dataflow id="146" from="_ssdm_op_Read.m_axi.p1i32" to="gmem0_addr_read_8" fromId="129" toId="35">
</dataflow>
<dataflow id="147" from="gmem0_addr" to="gmem0_addr_read_8" fromId="21" toId="35">
</dataflow>
<dataflow id="148" from="i_2" to="zext_ln8" fromId="20" toId="36">
</dataflow>
<dataflow id="150" from="_ssdm_op_SpecPipeline" to="specpipeline_ln9" fromId="149" toId="37">
</dataflow>
<dataflow id="151" from="StgValue_105" to="specpipeline_ln9" fromId="105" toId="37">
</dataflow>
<dataflow id="152" from="StgValue_85" to="specpipeline_ln9" fromId="85" toId="37">
</dataflow>
<dataflow id="153" from="StgValue_85" to="specpipeline_ln9" fromId="85" toId="37">
</dataflow>
<dataflow id="154" from="StgValue_85" to="specpipeline_ln9" fromId="85" toId="37">
</dataflow>
<dataflow id="155" from="empty_7" to="specpipeline_ln9" fromId="88" toId="37">
</dataflow>
<dataflow id="157" from="_ssdm_op_SpecLoopName" to="specloopname_ln8" fromId="156" toId="38">
</dataflow>
<dataflow id="159" from="empty_5" to="specloopname_ln8" fromId="158" toId="38">
</dataflow>
<dataflow id="160" from="in_buf" to="in_buf_addr" fromId="73" toId="39">
</dataflow>
<dataflow id="162" from="StgValue_161" to="in_buf_addr" fromId="161" toId="39">
</dataflow>
<dataflow id="163" from="zext_ln8" to="in_buf_addr" fromId="36" toId="39">
</dataflow>
<dataflow id="165" from="_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i32" to="tmp" fromId="164" toId="40">
</dataflow>
<dataflow id="166" from="gmem0_addr_read_8" to="tmp" fromId="35" toId="40">
</dataflow>
<dataflow id="167" from="gmem0_addr_read_7" to="tmp" fromId="34" toId="40">
</dataflow>
<dataflow id="168" from="gmem0_addr_read_6" to="tmp" fromId="33" toId="40">
</dataflow>
<dataflow id="169" from="gmem0_addr_read_5" to="tmp" fromId="32" toId="40">
</dataflow>
<dataflow id="170" from="gmem0_addr_read_4" to="tmp" fromId="31" toId="40">
</dataflow>
<dataflow id="171" from="gmem0_addr_read_3" to="tmp" fromId="30" toId="40">
</dataflow>
<dataflow id="172" from="gmem0_addr_read_2" to="tmp" fromId="29" toId="40">
</dataflow>
<dataflow id="173" from="gmem0_addr_read_1" to="tmp" fromId="28" toId="40">
</dataflow>
<dataflow id="174" from="gmem0_addr_read" to="tmp" fromId="27" toId="40">
</dataflow>
<dataflow id="175" from="tmp" to="store_ln12" fromId="40" toId="41">
</dataflow>
<dataflow id="176" from="in_buf_addr" to="store_ln12" fromId="39" toId="41">
</dataflow>
<dataflow id="177" from="icmp_ln8" to="StgValue_2" fromId="22" toId="2">
</dataflow>
<dataflow id="178" from="icmp_ln8" to="StgValue_3" fromId="22" toId="3">
</dataflow>
<dataflow id="179" from="icmp_ln8" to="StgValue_4" fromId="22" toId="4">
</dataflow>
<dataflow id="180" from="icmp_ln8" to="StgValue_5" fromId="22" toId="5">
</dataflow>
<dataflow id="181" from="icmp_ln8" to="StgValue_6" fromId="22" toId="6">
</dataflow>
<dataflow id="182" from="icmp_ln8" to="StgValue_7" fromId="22" toId="7">
</dataflow>
<dataflow id="183" from="icmp_ln8" to="StgValue_8" fromId="22" toId="8">
</dataflow>
<dataflow id="184" from="icmp_ln8" to="StgValue_9" fromId="22" toId="9">
</dataflow>
<dataflow id="185" from="icmp_ln8" to="StgValue_10" fromId="22" toId="10">
</dataflow>
</dataflows>


</stg>
