{
  "Top": "conv2d",
  "RtlTop": "conv2d",
  "RtlPrefix": "",
  "RtlSubPrefix": "conv2d_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "filters": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<7> const ",
      "srcSize": "8",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_BUS1",
          "name": "filters",
          "usage": "data",
          "direction": "in"
        }]
    },
    "inoutCols": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_uint<6> const ",
      "srcSize": "8",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_BUS1",
          "name": "inoutCols",
          "usage": "data",
          "direction": "in"
        }]
    },
    "input": {
      "index": "2",
      "direction": "in",
      "srcType": "float const *",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "s_axi_BUS1",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "kernel": {
      "index": "3",
      "direction": "in",
      "srcType": "float const *",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_BUS1",
          "name": "kernel",
          "usage": "data",
          "direction": "in"
        }]
    },
    "bias": {
      "index": "4",
      "direction": "in",
      "srcType": "float const *",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_BUS1",
          "name": "bias",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output": {
      "index": "5",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "s_axi_BUS1",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top conv2d -name conv2d"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "conv2d"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "1163913 ~ 1630153543",
    "Latency": "1163912"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "conv2d",
    "Version": "1.0",
    "DisplayName": "Conv2d",
    "Revision": "2113130148",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_conv2d_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/source\/predict.cpp"],
    "Vhdl": [
      "impl\/vhdl\/conv2d_aux_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/conv2d_BUS1_s_axi.vhd",
      "impl\/vhdl\/conv2d_conv2d_Pipeline_CONV_loop_clear_channel_CONV_loop_clear_row_CONV_loop_clear_col.vhd",
      "impl\/vhdl\/conv2d_conv2d_Pipeline_CONV_loop_col.vhd",
      "impl\/vhdl\/conv2d_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/conv2d_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/conv2d_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/conv2d_mac_muladd_15ns_6ns_15ns_21_4_1.vhd",
      "impl\/vhdl\/conv2d_mul_7ns_10ns_15_1_1.vhd",
      "impl\/vhdl\/conv2d_mul_9ns_7ns_15_1_1.vhd",
      "impl\/vhdl\/conv2d_mul_15ns_9ns_23_1_1.vhd",
      "impl\/vhdl\/conv2d_mul_16ns_9ns_24_1_1.vhd",
      "impl\/vhdl\/conv2d.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/conv2d_aux_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/conv2d_aux_RAM_AUTO_1R1W.v",
      "impl\/verilog\/conv2d_BUS1_s_axi.v",
      "impl\/verilog\/conv2d_conv2d_Pipeline_CONV_loop_clear_channel_CONV_loop_clear_row_CONV_loop_clear_col.v",
      "impl\/verilog\/conv2d_conv2d_Pipeline_CONV_loop_col.v",
      "impl\/verilog\/conv2d_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/conv2d_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/conv2d_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/conv2d_mac_muladd_15ns_6ns_15ns_21_4_1.v",
      "impl\/verilog\/conv2d_mul_7ns_10ns_15_1_1.v",
      "impl\/verilog\/conv2d_mul_9ns_7ns_15_1_1.v",
      "impl\/verilog\/conv2d_mul_15ns_9ns_23_1_1.v",
      "impl\/verilog\/conv2d_mul_16ns_9ns_24_1_1.v",
      "impl\/verilog\/conv2d.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/conv2d_v1_0\/data\/conv2d.mdd",
      "impl\/misc\/drivers\/conv2d_v1_0\/data\/conv2d.tcl",
      "impl\/misc\/drivers\/conv2d_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/conv2d_v1_0\/src\/xconv2d.c",
      "impl\/misc\/drivers\/conv2d_v1_0\/src\/xconv2d.h",
      "impl\/misc\/drivers\/conv2d_v1_0\/src\/xconv2d_hw.h",
      "impl\/misc\/drivers\/conv2d_v1_0\/src\/xconv2d_linux.c",
      "impl\/misc\/drivers\/conv2d_v1_0\/src\/xconv2d_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/conv2d_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/conv2d_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/conv2d.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "conv2d_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name conv2d_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "conv2d_fmul_32ns_32ns_32_3_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name conv2d_fmul_32ns_32ns_32_3_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_BUS1": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_BUS1_",
      "paramPrefix": "C_S_AXI_BUS1_",
      "ports": [
        "s_axi_BUS1_ARADDR",
        "s_axi_BUS1_ARREADY",
        "s_axi_BUS1_ARVALID",
        "s_axi_BUS1_AWADDR",
        "s_axi_BUS1_AWREADY",
        "s_axi_BUS1_AWVALID",
        "s_axi_BUS1_BREADY",
        "s_axi_BUS1_BRESP",
        "s_axi_BUS1_BVALID",
        "s_axi_BUS1_RDATA",
        "s_axi_BUS1_RREADY",
        "s_axi_BUS1_RRESP",
        "s_axi_BUS1_RVALID",
        "s_axi_BUS1_WDATA",
        "s_axi_BUS1_WREADY",
        "s_axi_BUS1_WSTRB",
        "s_axi_BUS1_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "filters",
          "access": "W",
          "description": "Data signal of filters",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "7",
              "name": "filters",
              "access": "W",
              "description": "Bit 6 to 0 of filters"
            },
            {
              "offset": "7",
              "width": "25",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x18",
          "name": "inoutCols",
          "access": "W",
          "description": "Data signal of inoutCols",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "6",
              "name": "inoutCols",
              "access": "W",
              "description": "Bit 5 to 0 of inoutCols"
            },
            {
              "offset": "6",
              "width": "26",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x20",
          "name": "input_r",
          "access": "W",
          "description": "Data signal of input_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_r",
              "access": "W",
              "description": "Bit 31 to 0 of input_r"
            }]
        },
        {
          "offset": "0x28",
          "name": "kernel",
          "access": "W",
          "description": "Data signal of kernel",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "kernel",
              "access": "W",
              "description": "Bit 31 to 0 of kernel"
            }]
        },
        {
          "offset": "0x30",
          "name": "bias",
          "access": "W",
          "description": "Data signal of bias",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "bias",
              "access": "W",
              "description": "Bit 31 to 0 of bias"
            }]
        },
        {
          "offset": "0x38",
          "name": "output_r",
          "access": "R",
          "description": "Data signal of output_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_r",
              "access": "R",
              "description": "Bit 31 to 0 of output_r"
            }]
        },
        {
          "offset": "0x3c",
          "name": "output_r_ctrl",
          "access": "R",
          "description": "Control signal of output_r",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "output_r_ap_vld",
              "access": "R",
              "description": "Control signal output_r_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "filters"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "inoutCols"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "input"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "kernel"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "bias"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "56",
          "argName": "output"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_BUS1",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    }
  },
  "RtlPorts": {
    "s_axi_BUS1_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS1_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS1_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_BUS1_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS1_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS1_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_BUS1_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_BUS1_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS1_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS1_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_BUS1_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS1_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS1_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_BUS1_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_BUS1_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS1_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS1_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "conv2d",
      "Instances": [
        {
          "ModuleName": "conv2d_Pipeline_CONV_loop_clear_channel_CONV_loop_clear_row_CONV_loop_clear_col",
          "InstanceName": "grp_conv2d_Pipeline_CONV_loop_clear_channel_CONV_loop_clear_row_CONV_loop_clear_col_fu_202"
        },
        {
          "ModuleName": "conv2d_Pipeline_CONV_loop_col",
          "InstanceName": "grp_conv2d_Pipeline_CONV_loop_col_fu_210"
        }
      ]
    },
    "Info": {
      "conv2d_Pipeline_CONV_loop_clear_channel_CONV_loop_clear_row_CONV_loop_clear_col": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2d_Pipeline_CONV_loop_col": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2d": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "conv2d_Pipeline_CONV_loop_clear_channel_CONV_loop_clear_row_CONV_loop_clear_col": {
        "Latency": {
          "LatencyBest": "1163908",
          "LatencyAvg": "1163908",
          "LatencyWorst": "1163908",
          "PipelineII": "1163908",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.308"
        },
        "Loops": [{
            "Name": "CONV_loop_clear_channel_CONV_loop_clear_row_CONV_loop_clear_col",
            "TripCount": "1163904",
            "Latency": "1163906",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "83",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "502",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "conv2d_Pipeline_CONV_loop_col": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "",
          "LatencyWorst": "462",
          "PipelineIIMin": "2",
          "PipelineIIMax": "462",
          "PipelineII": "2 ~ 462",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.840"
        },
        "Loops": [{
            "Name": "CONV_loop_col",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "460",
            "Latency": "0 ~ 460",
            "PipelineII": "7",
            "PipelineDepth": "41"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "986",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "811",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "conv2d": {
        "Latency": {
          "LatencyBest": "1163912",
          "LatencyAvg": "",
          "LatencyWorst": "1630153542",
          "PipelineIIMin": "1163913",
          "PipelineIIMax": "1630153543",
          "PipelineII": "1163913 ~ 1630153543",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "CONV_loop_filter",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "1628989630",
            "Latency": "0 ~ 1628989630",
            "PipelineII": "",
            "PipelineDepthMin": "138050",
            "PipelineDepthMax": "12826690",
            "PipelineDepth": "138050 ~ 12826690",
            "Loops": [{
                "Name": "CONV_loop_channel",
                "TripCount": "64",
                "LatencyMin": "138048",
                "LatencyMax": "12826688",
                "Latency": "138048 ~ 12826688",
                "PipelineII": "",
                "PipelineDepthMin": "2157",
                "PipelineDepthMax": "200417",
                "PipelineDepth": "2157 ~ 200417",
                "Loops": [{
                    "Name": "CONV_loop_row",
                    "TripCount": "431",
                    "LatencyMin": "2155",
                    "LatencyMax": "200415",
                    "Latency": "2155 ~ 200415",
                    "PipelineII": "",
                    "PipelineDepthMin": "5",
                    "PipelineDepthMax": "465",
                    "PipelineDepth": "5 ~ 465"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "2066",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "717",
          "DSP": "10",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "1942",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "2320",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-07-22 22:48:17 +0100",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1.1"
  }
}
