INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Player
WARNING: [VRFC 10-3676] redeclaration of ansi port 'position' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:36]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:40]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'isDeath' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:43]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'HP' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:44]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ATK' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testPlayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testPlayer
