2021,ACM TECS,"You Only Traverse Twice: A YOTT Placement, Routing, and Timing Approach for CGRAs.",Michael Canesche; Westerley Carvalho; Lucas Reis; Matheus Aguilar de Oliveira; Salles V. G. Magalhães; Peter Jamieson; José Augusto Miranda Nacif; Ricardo Ferreira 0001,https://doi.org/10.1145/3477038,top,J,no_arxiv,0
2019,Concurrency and Computation,"ADD: Accelerator Design and Deploy - A tool for FPGA high-performance dataflow computing.",Jeronimo Costa Penha; Lucas B. da Silva; Jansen Silva; Kristtopher Coelho; Hector P. Baranda; José Augusto Miranda Nacif; Ricardo Ferreira 0001,https://doi.org/10.1002/cpe.5096,null,J,no_arxiv,0
2019,ACM TECS,"READY: A Fine-Grained Multithreading Overlay Framework for Modern CPU-FPGA Dataflow Applications.",Lucas Bragança da Silva; Ricardo S. Ferreira 0001; Michael Canesche; Marcelo M. Menezes; Maria D. Vieira; Jeronimo Costa Penha; Peter Jamieson; José Augusto Miranda Nacif,https://doi.org/10.1145/3358187,top,J,no_arxiv,0
2021,IEEE TCAD,"TRAVERSAL: A Fast and Adaptive Graph-Based Placement and Routing for CGRAs.",Michael Canesche; Marcelo M. Menezes; Westerley Carvalho; Frank Sill Torres; Peter Jamieson; José Augusto Miranda Nacif; Ricardo S. Ferreira 0001,https://doi.org/10.1109/TCAD.2020.3025513,null,J,no_arxiv,0
