{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "59c12366-a83a-4fa0-9ead-f87a33d3b5a0",
   "metadata": {},
   "source": [
    "# Triton (Quad-Apollo) clock configuration\n",
    "This example models the clock configuration for the Triton (Quad-Apollo) platform. Not all 4 AD9084s are modeled since they share the same clock and JESD configuration. The main limitation compared to the AD9084 FMC single chip board is the reduction of lanes, since all 4 AD9084s must shared the same 24-lanes available on the VCU118 FMC+ connector. We will also assume RX and TX have the same configuration. If the ADC/DAC configurations are different but the resulting samples rates and late rates are the same this assumption will hold.\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a25a1133-9782-43fd-b56e-add502a1ba69",
   "metadata": {},
   "source": [
    "## Generate Profile\n",
    "\n",
    "First from ACE generate we need to generate our desired configuration. Since Triton only has 2 lanes per side we cannot exceed 2 lanes in the profile. The VCU118 will also have a practical lane rate limit of 28 Gbps on the SERDES. Below is a screen show of the configuration used and the exported profiles are provided alongside the example.\n",
    "\n",
    "![ACE AD9084 Configuration](triton_ace.PNG)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a555a6c9-44f3-44d1-a9f4-db4515a48cd2",
   "metadata": {},
   "source": [
    "The co-located profile files can be seen below. Only the .bin is used by the driver where the .json will be used for clock modeling and calculations."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "844a82b6-7798-4ec7-8234-b5d57afb9101",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "id00_triton_M4_L2_RX13p2.bin\t    id00_triton_M4_L2_RX13p2.json\n",
      "id00_triton_M4_L2_RX13p2.blueprint  id00_triton_M4_L2_RX13p2.log\n",
      "id00_triton_M4_L2_RX13p2.h\t    id00_triton_M4_L2_RX13p2.summary\n",
      "id00_triton_M4_L2_RX13p2.hpp\n"
     ]
    }
   ],
   "source": [
    "!ls id00_triton_M4_L2_RX13p2*"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9c64f01a-5820-46f3-bfa5-9e2759b23b38",
   "metadata": {},
   "source": [
    "# Clock modeling\n",
    "\n",
    "To correctly configure the FPGA and related clocks we'll use JIF to model the system and calculate the necessary clocks"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "ef61fd8b-2c86-4d3a-996e-837b50a4034e",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Lane rate: 13.2 Gbps\n",
      "Needed Core clock: 200000000.0 MHz\n",
      "Getting reference clock for adf4030\n",
      "Getting reference clock for AD9084_RX\n",
      "{'clock': {'VCO': 200000000.0,\n",
      "           'n2': 2,\n",
      "           'out_dividers': [1, 1, 1, 1],\n",
      "           'output_clocks': {'AD9084_RX_ref_clk': {'divider': 1,\n",
      "                                                   'rate': 200000000.0},\n",
      "                             'adf4030_ref_clk': {'divider': 1,\n",
      "                                                 'rate': 200000000.0},\n",
      "                             'vcu118_AD9084_RX_device_clk': {'divider': 1,\n",
      "                                                             'rate': 200000000.0},\n",
      "                             'vcu118_AD9084_RX_ref_clk': {'divider': 1,\n",
      "                                                          'rate': 200000000.0}},\n",
      "           'r2': 4,\n",
      "           'vcxo': 400000000},\n",
      " 'clock_ext_pll_adf4382': {'d': 1,\n",
      "                           'mode': 'integer',\n",
      "                           'n': 64,\n",
      "                           'o': 1,\n",
      "                           'r': 1,\n",
      "                           'rf_out_frequency': 12800000000.0},\n",
      " 'clock_ext_pll_sysref_adf4030': {'n': 155,\n",
      "                                  'out_dividers': [4030],\n",
      "                                  'output_clocks': {'AD9084_RX_sysref': {'divider': 4030,\n",
      "                                                                         'rate': 591715.976331361}},\n",
      "                                  'r': 13,\n",
      "                                  'vco': 2384615384.6153846},\n",
      " 'converter': [],\n",
      " 'converter_AD9084_RX': {'clocking_option': 'direct'},\n",
      " 'fpga_AD9084_RX': {'clkout_rate': 1,\n",
      "                    'd': 2,\n",
      "                    'device_clock_source': 'external',\n",
      "                    'm': 1,\n",
      "                    'n': 66,\n",
      "                    'n_dot_frac': 66,\n",
      "                    'out_clk_select': 'XCVR_REFCLK',\n",
      "                    'sys_clk_select': 'XCVR_QPLL0',\n",
      "                    'transport_samples_per_clock': 2.0,\n",
      "                    'type': 'qpll',\n",
      "                    'vco': 13200000000},\n",
      " 'jesd_AD9084_RX': {'CS': 0,\n",
      "                    'F': 4,\n",
      "                    'HD': 1,\n",
      "                    'K': 4,\n",
      "                    'L': 2,\n",
      "                    'M': 4,\n",
      "                    'Np': 16,\n",
      "                    'S': 1,\n",
      "                    'bit_clock': 13200000000.0,\n",
      "                    'converter_clock': 12800000000.0,\n",
      "                    'jesd_class': 'jesd204c',\n",
      "                    'jesd_mode': '11',\n",
      "                    'multiframe_clock': 100000000.0,\n",
      "                    'sample_clock': 400000000.0}}\n"
     ]
    }
   ],
   "source": [
    "import adijif\n",
    "import pprint\n",
    "import os\n",
    "\n",
    "vcxo = int(400e6)\n",
    "\n",
    "# Use generate profile\n",
    "profile_json = \"id00_triton_M4_L2_RX13p2.json\"\n",
    "profile_bin = profile_json.replace('.json','.bin')\n",
    "\n",
    "sys = adijif.system(\"ad9084_rx\", \"ltc6952\", \"xilinx\", vcxo, solver=\"CPLEX\")\n",
    "\n",
    "sys.fpga.setup_by_dev_kit_name(\"vcu118\")\n",
    "\n",
    "# Apply datapath config\n",
    "sys.converter.apply_profile_settings(profile_json)\n",
    "\n",
    "# Setup clocks\n",
    "sys.converter.clocking_option = \"direct\"\n",
    "sys.add_pll_inline(\"adf4382\", vcxo, sys.converter)\n",
    "sys.add_pll_sysref(\"adf4030\", sys.clock, sys.converter, sys.fpga)\n",
    "\n",
    "# Optimizations\n",
    "sys.clock.minimize_feedback_dividers = False\n",
    "\n",
    "print(f\"Lane rate: {sys.converter.bit_clock/1e9} Gbps\")\n",
    "print(f\"Needed Core clock: {sys.converter.bit_clock/66} MHz\")\n",
    "\n",
    "assert sys.converter.bit_clock == int(13.2e9)\n",
    "assert sys.converter.M == 4\n",
    "assert sys.converter.L == 2\n",
    "\n",
    "cfg = sys.solve()\n",
    "\n",
    "pprint.pprint(cfg)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a9d19d37-17e9-47d5-a1d3-d7ff2b090e3e",
   "metadata": {},
   "source": [
    "## Generate HDL design\n",
    "From the generate configuration we can rebuild the HDL to meet the requirements. There may be further adjustments needed to further constrain the reference clocks. We can create the additional arguments for the make command like so:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "0324c704-37ee-4c7a-8f63-1a867d7ac275",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Make command:\n",
      "JESD_MODE=64B66B RX_RATE=13.2000 TX_RATE=13.2000 RX_JESD_M=4 TX_JESD_M=4 RX_JESD_L=2 TX_JESD_L=2 RX_JESD_S=1 TX_JESD_S=1 RX_JESD_NP=16 TX_JESD_NP=16"
     ]
    }
   ],
   "source": [
    "mode = \"64B66B\" if sys.converter.jesd_class == \"jesd204c\" else \"8B10B\"\n",
    "make_cmd = (\n",
    "    f\"JESD_MODE={mode} \"\n",
    "    + f\"RX_RATE={sys.converter.bit_clock/1e9:.4f} TX_RATE={sys.converter.bit_clock/1e9:.4f} \"\n",
    "    + f\"RX_JESD_M={sys.converter.M} TX_JESD_M={sys.converter.M} \"\n",
    "    + f\"RX_JESD_L={sys.converter.L} TX_JESD_L={sys.converter.L} \"\n",
    "    + f\"RX_JESD_S={sys.converter.S} TX_JESD_S={sys.converter.S} \"\n",
    "    + f\"RX_JESD_NP={sys.converter.Np} TX_JESD_NP={sys.converter.Np} \"\n",
    ")\n",
    "print(\"Make command:\")\n",
    "print(make_cmd)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b3d51a6e-24be-4f1d-a905-531f0c93d592",
   "metadata": {},
   "source": [
    "# Devicetree Mapping\n",
    "\n",
    "From the generate structure we can map in the clock configuration to the devicetree. This is primarily the LTC6952.\n",
    "\n",
    "See the [driver doc](https://github.com/analogdevicesinc/linux/blob/staging/xlnx/main-next-ad9084-dev/docs/drivers/iio/adc/apollo/index.rst) for more API specific details of AD9084."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "b0357a1c-38f5-4941-a0d9-4bed27e46b4f",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "// SPDX-License-Identifier: GPL-2.0\n",
      "/*\n",
      " * Analog Devices Quad-AD9084 RevB\n",
      " * https://wiki.analog.com/resources/tools-software/linux-drivers/iio-mxfe/ad9084\n",
      " * https://wiki.analog.com/resources/eval/user-guides/ad9084_fmca_ebz/ad9084_fmca_ebz_hdl\n",
      " *\n",
      " * hdl_project: <quad_apollo/vcu118>\n",
      " * board_revision: <Rev.B>\n",
      " *\n",
      " * Copyright (C) 2025 Analog Devices Inc.\n",
      " */\n",
      "\n",
      "#define DEVICE_PROFILE_NAME\t\"id00_triton_M4_L2_RX13p2.json\"\n",
      "\n",
      "#define min(X, Y)  ((X) < (Y) ? (X) : (Y))\n",
      "\n",
      "#define MHz\t\t\t1000000\n",
      "\n",
      "#ifndef FREQ_J1_MHz\n",
      "#define FREQ_J1_MHz\t\t(400 * MHz)\n",
      "#endif\n",
      "\n",
      "#ifndef TX_CORE_CLK_MHz\n",
      "#define TX_CORE_CLK_MHz\t\t(200 * MHz)\n",
      "#endif\n",
      "\n",
      "#ifndef RX_CORE_CLK_MHz\n",
      "#define RX_CORE_CLK_MHz\t\t(200 * MHz)\n",
      "#endif\n",
      "\n",
      "#ifndef FPGA_REFCLK_CLK_MHz\n",
      "#define FPGA_REFCLK_CLK_MHz\t(200 * MHz)\n",
      "#endif\n",
      "\n",
      "#ifndef SYSREF_CLK_MHz\n",
      "#define SYSREF_CLK_MHz\t\t( 0.591715976331361 )\n",
      "#endif\n",
      "\n",
      "#define ONCHIP_PLL_LOW_FREQ\t(400 * MHz)\n",
      "#define EXT_VCO_FREQ\t\t(2000 * MHz)\n",
      "\n",
      "#define ADF4382_DIVIDER\t\t1\n",
      "#define ADF4382_DIG_DELAY\t14\n",
      "#define ADF4382_ANA_DELAY\t0\n",
      "\n",
      "#define APOLLO_SYSREF_DIVIDER\t(FREQ_J1_MHz / SYSREF_CLK_MHz)\n",
      "#define APOLLO_SYSREF_DIG_DELAY\t14\n",
      "#define APOLLO_SYSREF_ANA_DELAY\t0\n",
      "#define APOLLO_SYSREF_MODE\t0\n",
      "\n",
      "#define LTC6853_FOLLOWER_IN_DIG_DELAY\t0\n",
      "#define LTC6853_FOLLOWER_IN_ANA_DELAY\t0\n",
      "\n",
      "#define LTC6853_FOLLOWER_EZS_SRQ_DIVIDER\tAPOLLO_SYSREF_DIVIDER\n",
      "#define LTC6853_FOLLOWER_EZS_SRQ_DIG_DELAY\t14\n",
      "#define LTC6853_FOLLOWER_EZS_SRQ_ANA_DELAY\t0\n",
      "\n",
      "#define FPGA_REFCLK_DIVIDER\t(EXT_VCO_FREQ / FPGA_REFCLK_CLK_MHz)\n",
      "#define FPGA_REFCLK_DIG_DELAY\t0\n",
      "#define FPGA_REFCLK_ANA_DELAY\t0\n",
      "\n",
      "#define FPGA_CORE_CLK_TX_DIVIDER\t(EXT_VCO_FREQ / TX_CORE_CLK_MHz)\n",
      "#define FPGA_CORE_CLK_TX_DIG_DELAY\t0\n",
      "#define FPGA_CORE_CLK_TX_ANA_DELAY\t0\n",
      "\n",
      "#define FPGA_CORE_CLK_RX_DIVIDER\t(EXT_VCO_FREQ / RX_CORE_CLK_MHz)\n",
      "#define FPGA_CORE_CLK_RX_DIG_DELAY\t0\n",
      "#define FPGA_CORE_CLK_RX_ANA_DELAY\t0\n",
      "\n",
      "#define APOLLO_LOWFREQ_DIVIDER\t\t(FREQ_J1_MHz / ONCHIP_PLL_LOW_FREQ)\n",
      "#define APOLLO_LOWFREQ_DIG_DELAY\t0\n",
      "#define APOLLO_LOWFREQ_ANA_DELAY\t0\n",
      "\n",
      "#undef APOLLO_LOWFREQ_PATH_ENABLED\n",
      "\n",
      "#define LTC6953_AION_BSYNC_6_DIVIDER\t64\n",
      "#define LTC6953_AION_BSYNC_6_DIG_DELAY\t14\n",
      "#define LTC6953_AION_BSYNC_6_ANA_DELAY\t0\n",
      "\n",
      "#define J50_J51_DIVIDER\t\t\t(FREQ_J1_MHz / SYSREF_CLK_MHz)\n",
      "#define J50_J51_DIG_DELAY\t\t14\n",
      "#define J50_J51_ANA_DELAY\t\t0\n",
      "\n",
      "#define LTC6952_REF_IN_DIVIDER\t\t4\n",
      "#define LTC6952_REF_IN_DIG_DELAY\t0\n",
      "#define LTC6952_REF_IN_ANA_DELAY\t0\n",
      "\n",
      "#define LTC6852_EZS_SRQ_IN_DIVIDER\t(FREQ_J1_MHz / SYSREF_CLK_MHz)\n",
      "#define LTC6852_EZS_SRQ_IN_DIG_DELAY\t14\n",
      "#define LTC6852_EZS_SRQ_IN_ANA_DELAY\t0\n",
      "\n",
      "#define ADF4351_REF_IN_DIVIDER\t\t20\n",
      "\n",
      "/* LTC6952 */\n",
      "#define J48_J49_DIVIDER\t\t\t(EXT_VCO_FREQ / SYSREF_CLK_MHz)\n",
      "#define J48_J49_DIG_DELAY\t\t0\n",
      "#define J48_J49_ANA_DELAY\t\t0\n",
      "\n",
      "#define ADF4030_REF_IN_DIVIDER\t\t200\n",
      "#define ADF4030_REF_IN_DIG_DELAY\t0\n",
      "#define ADF4030_REF_IN_ANA_DELAY\t0\n",
      "\n",
      "#define ADF4030_BSYNC_8_DIVIDER\t\t(EXT_VCO_FREQ / SYSREF_CLK_MHz)\n",
      "#define ADF4030_BSYNC_8_DIG_DELAY\t0\n",
      "#define ADF4030_BSYNC_8_ANA_DELAY\t0\n",
      "\n",
      "#include \"vcu118_quad_ad9084_revB.dts\"\n",
      "\n",
      "&axi_spi_2 {\n",
      "\n",
      "\t/delete-node/ ltc6952;\n",
      "\n",
      "\tltc6952: ltc6952@6 {\n",
      "\t\tcompatible = \"adi,ltc6952\";\n",
      "\t\treg = <6>;\n",
      "\t\t#address-cells = <1>;\n",
      "\t\t#size-cells = <0>;\n",
      "\t\tspi-max-frequency = <10000000>;\n",
      "\t\tlabel = \"ltc6952\";\n",
      "\n",
      "\t\tclocks = <&ltc6953 8> , <&adf4351 0>;\n",
      "\t\tclock-names = \"clkin\", \"vcoin\";\n",
      "\n",
      "\t\tjesd204-device;\n",
      "\t\t#jesd204-cells = <2>;\n",
      "\t\tjesd204-inputs =\n",
      "\t\t\t<&axi_aion_trig 0 FRAMER_LINK_B0_RX>,\n",
      "\t\t\t<&axi_aion_trig 0 DEFRAMER_LINK_B0_TX>;\n",
      "\n",
      "\n",
      "\t\tclock-output-names = \"ltc6952_out0\", \"ltc6952_out1\",\n",
      "\t\t\t\"ltc6952_out2\", \"ltc6952_out3\", \"ltc6952_out4\",\n",
      "\t\t\t\"ltc6952_out5\", \"ltc6952_out6\", \"ltc6952_out7\",\n",
      "\t\t\t\"ltc6952_out8\", \"ltc6952_out9\", \"ltc6952_out10\";\n",
      "\n",
      "\t\t#clock-cells = <1>;\n",
      "\n",
      "\t\tadi,vco-frequency-hz = <200000000.0>; /* 2 GHz */\n",
      "\t\tadi,pulse-generator-mode = <2>; /* Four Pulses */\n",
      "\t\tadi,sync-via-ezs-srq-enable;\n",
      "\n",
      "\t\tchannel@2 {\n",
      "\t\t\treg = <2>;\n",
      "\t\t\tadi,extended-name = \"FPGA_REFCLK\";\n",
      "\t\t\tadi,divider = <1>;\n",
      "\t\t\tadi,digital-delay = <FPGA_REFCLK_DIG_DELAY>;\n",
      "\t\t\tadi,analog-delay = <FPGA_REFCLK_ANA_DELAY>;\n",
      "\t\t\t//adi,sync-disable;\n",
      "\t\t};\n",
      "\t\tchannel@3 {\n",
      "\t\t\treg = <3>;\n",
      "\t\t\tadi,extended-name = \"FPGA_CORE_CLK_TX\";\n",
      "\t\t\tadi,divider = <1>;\n",
      "\t\t\tadi,digital-delay = <FPGA_CORE_CLK_TX_DIG_DELAY>;\n",
      "\t\t\tadi,analog-delay = <FPGA_CORE_CLK_TX_ANA_DELAY>;\n",
      "\t\t};\n",
      "\t\tchannel@4 {\n",
      "\t\t\treg = <4>;\n",
      "\t\t\tadi,extended-name = \"FPGA_CORE_CLK_RX\";\n",
      "\t\t\tadi,divider = <1>;\n",
      "\t\t\tadi,digital-delay = <FPGA_CORE_CLK_RX_DIG_DELAY>;\n",
      "\t\t\tadi,analog-delay = <FPGA_CORE_CLK_RX_ANA_DELAY>;\n",
      "\t\t};\n",
      "\n",
      "\t\tchannel@5 {\n",
      "\t\t\treg = <5>;\n",
      "\t\t\tadi,extended-name = \"ADF4030_REF_IN\";\n",
      "\t\t\tadi,divider = <1>;\n",
      "\t\t\tadi,digital-delay = <ADF4030_REF_IN_DIG_DELAY>;\n",
      "\t\t\tadi,analog-delay = <ADF4030_REF_IN_ANA_DELAY>;\n",
      "\t\t};\n",
      "\t\tchannel@6 {\n",
      "\t\t\treg = <6>;\n",
      "\t\t\tadi,extended-name = \"ADF4030_BSYNC_8\";\n",
      "\t\t\tadi,divider = <ADF4030_BSYNC_8_DIVIDER>;\n",
      "\t\t\tadi,digital-delay = <ADF4030_BSYNC_8_DIG_DELAY>;\n",
      "\t\t\tadi,analog-delay = <ADF4030_BSYNC_8_ANA_DELAY>;\n",
      "\t\t};\n",
      "\t\tchannel@7 {\n",
      "\t\t\treg = <7>;\n",
      "\t\t\tadi,extended-name = \"J48_J49_UFL_Output\";\n",
      "\t\t\tadi,divider = <J48_J49_DIVIDER>;\n",
      "\t\t\tadi,digital-delay = <J48_J49_DIG_DELAY>;\n",
      "\t\t\tadi,analog-delay = <J48_J49_ANA_DELAY>;\n",
      "\t\t};\n",
      "\t};\n",
      "\n",
      "\t/delete-node/ adf4030;\n",
      "\n",
      "\tadf4030: adf4030@4 {\n",
      "\t\t#clock-cells = <1>;\n",
      "\t\tcompatible = \"adi,adf4030\";\n",
      "\t\treg = <4>;\n",
      "\n",
      "\t\t#address-cells = <1>;\n",
      "\t\t#size-cells = <0>;\n",
      "\t\t#io-channel-cells = <1>;\n",
      "\n",
      "\n",
      "\t\tspi-max-frequency = <1000000>;\n",
      "\t\tclocks = <&ltc6952 5>;\n",
      "\t\tclock-names = \"refin\";\n",
      "\t\tclock-output-names = \"adf4030_bsync_0\", \"adf4030_bsync_1\",\n",
      "\t\t\t\"adf4030_bsync_2\", \"adf4030_bsync_3\", \"adf4030_bsync_4\",\n",
      "\t\t\t\"adf4030_bsync_5\", \"adf4030_bsync_6\", \"adf4030_bsync_7\",\n",
      "\t\t\t\"adf4030_bsync_8\", \"adf4030_bsync_9\";\n",
      "\t\tlabel = \"adf4030\";\n",
      "\n",
      "\t\tjesd204-device;\n",
      "\t\t#jesd204-cells = <2>;\n",
      "\t\tjesd204-sysref-provider;\n",
      "\n",
      "\t\tadi,vco-frequency-hz = <2500000000>; /* 2.5 GHz */\n",
      "\t\tadi,bsync-frequency-hz = <SYSREF_CLK_MHz>;\n",
      "\t\tadi,bsync-autoalign-reference-channel = <9>; /* J46_J47_UFL */\n",
      "\t\tadi,bsync-autoalign-iteration-count = <6>;\n",
      "\t\tadi,bsync-secondary-frequency-hz = <12500000>; /* 12.5 MHz */\n",
      "\n",
      "\t\tchannel@0 {\n",
      "\t\t\treg = <0>;\n",
      "\t\t\tadi,extended-name = \"APOLLO_SYSREF_0\";\n",
      "\t\t\tadi,output-en;\n",
      "\t\t\tadi,input-output-reconfig-en;\n",
      "\t\t\tauto-align-on-sync-en;\n",
      "\t\t\tadi,rcm = <1>;\n",
      "\t\t\tadi,link-rx-en;\n",
      "\t\t\tadi,float-rx-en;\n",
      "\t\t};\n",
      "\t\tchannel@1 {\n",
      "\t\t\treg = <1>;\n",
      "\t\t\tadi,extended-name = \"APOLLO_SYSREF_1\";\n",
      "\t\t\tadi,output-en;\n",
      "\t\t\tadi,input-output-reconfig-en;\n",
      "\t\t\tauto-align-on-sync-en;\n",
      "\t\t\tadi,rcm = <1>;\n",
      "\t\t\tadi,link-rx-en;\n",
      "\t\t\tadi,float-rx-en;\n",
      "\t\t};\n",
      "\t\tchannel@2 {\n",
      "\t\t\treg = <2>;\n",
      "\t\t\tadi,extended-name = \"APOLLO_SYSREF_2\";\n",
      "\t\t\tadi,output-en;\n",
      "\t\t\tadi,input-output-reconfig-en;\n",
      "\t\t\tauto-align-on-sync-en;\n",
      "\t\t\tadi,rcm = <1>;\n",
      "\t\t\tadi,link-rx-en;\n",
      "\t\t\tadi,float-rx-en;\n",
      "\t\t};\n",
      "\t\tchannel@3 {\n",
      "\t\t\treg = <3>;\n",
      "\t\t\tadi,extended-name = \"APOLLO_SYSREF_3\";\n",
      "\t\t\tadi,output-en;\n",
      "\t\t\tadi,input-output-reconfig-en;\n",
      "\t\t\tauto-align-on-sync-en;\n",
      "\t\t\tadi,rcm = <1>;\n",
      "\t\t\tadi,link-rx-en;\n",
      "\t\t\tadi,float-rx-en;\n",
      "\t\t};\n",
      "\t\tchannel@4 {\n",
      "\t\t\treg = <4>;\n",
      "\t\t\tadi,extended-name = \"FPGA_SYSREF_0\"; /* RES rotate option for J40/J41 U.FL output */\n",
      "\t\t\tadi,output-en;\n",
      "\t\t\tadi,input-output-reconfig-en;\n",
      "\t\t\tauto-align-on-sync-en;\n",
      "\t\t\tadi,rcm = <62>;\n",
      "\t\t\tadi,link-rx-en;\n",
      "\t\t\tadi,float-rx-en;\n",
      "\t\t};\n",
      "\t\t// channel@5 {\n",
      "\t\t// \treg = <5>;\n",
      "\t\t// \tadi,extended-name = \"FPGA_SYSREF_1\"; /* RES rotate option for J42/J43 U.FL output */\n",
      "\t\t// \tadi,output-en;\n",
      "\t\t// \tadi,input-output-reconfig-en;\n",
      "\t\t// \tadi,rcm = <62>;\n",
      "\t\t// };\n",
      "\t\tchannel@6 {\n",
      "\t\t\treg = <6>;\n",
      "\t\t\tadi,extended-name = \"LTC6953_OUT_6\";\n",
      "\t\t\tadi,link-rx-en;\n",
      "\t\t\tadi,float-rx-en;\n",
      "\t\t};\n",
      "\t\t/* BSYNC7 unused */\n",
      "\t\tchannel@8 {\n",
      "\t\t\treg = <8>;\n",
      "\t\t\tadi,extended-name = \"LTC6952_OUT_8\";\n",
      "\t\t\tadi,link-rx-en;\n",
      "\t\t\tadi,float-rx-en;\n",
      "\t\t};\n",
      "\t\tchannel@9 {\n",
      "\t\t\treg = <9>;\n",
      "\t\t\tadi,extended-name = \"J46_J47_UFL\";\n",
      "\t\t\t//adi,output-en;\n",
      "\t\t\tadi,input-output-reconfig-en;\n",
      "\t\t\tauto-align-on-sync-en;\n",
      "\t\t\tadi,rcm = <62>;\n",
      "\t\t};\n",
      "\t};\n",
      "};\n"
     ]
    }
   ],
   "source": [
    "from importlib.util import find_spec\n",
    "\n",
    "if find_spec(\"jinja2\"):\n",
    "    import jinja2\n",
    "    # Read template\n",
    "    with open(\"triton_dt.tmpl\", \"r\") as f:\n",
    "        template = jinja2.Template(f.read())\n",
    "        rendered = template.render(cfg=cfg, profile_filename=profile_bin)\n",
    "    with open(\"triton_dt.dts\", \"w\") as f:\n",
    "        f.write(rendered)\n",
    "else:\n",
    "    print(\"jinja2 not installed, install with pip install jinja2\")"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.20"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
