[
 {
  "InstFile" : "C:/SystemVerilog/VGA_driver/VGA_driver/src/graphics_render.sv",
  "InstLine" : 1,
  "InstName" : "graphics_render",
  "ModuleFile" : "C:/SystemVerilog/VGA_driver/VGA_driver/src/graphics_render.sv",
  "ModuleLine" : 1,
  "ModuleName" : "graphics_render",
  "SubInsts" : [
   {
    "InstFile" : "C:/SystemVerilog/VGA_driver/VGA_driver/src/graphics_render.sv",
    "InstLine" : 51,
    "InstName" : "clkgen",
    "ModuleFile" : "C:/SystemVerilog/VGA_driver/VGA_driver/src/clock_generator.sv",
    "ModuleLine" : 1,
    "ModuleName" : "clock_generator"
   },
   {
    "InstFile" : "C:/SystemVerilog/VGA_driver/VGA_driver/src/graphics_render.sv",
    "InstLine" : 53,
    "InstName" : "padder",
    "ModuleFile" : "C:/SystemVerilog/VGA_driver/VGA_driver/src/padder.sv",
    "ModuleLine" : 1,
    "ModuleName" : "padder"
   },
   {
    "InstFile" : "C:/SystemVerilog/VGA_driver/VGA_driver/src/graphics_render.sv",
    "InstLine" : 55,
    "InstName" : "ball",
    "ModuleFile" : "C:/SystemVerilog/VGA_driver/VGA_driver/src/ball.sv",
    "ModuleLine" : 1,
    "ModuleName" : "ball",
    "SubInsts" : [
     {
      "InstFile" : "C:/SystemVerilog/VGA_driver/VGA_driver/src/ball.sv",
      "InstLine" : 27,
      "InstName" : "padder",
      "ModuleFile" : "C:/SystemVerilog/VGA_driver/VGA_driver/src/padder.sv",
      "ModuleLine" : 1,
      "ModuleName" : "padder"
     }
    ]
   }
  ]
 },
 {
  "InstFile" : "C:/SystemVerilog/VGA_driver/VGA_driver/src/vga_memory.sv",
  "InstLine" : 3,
  "InstName" : "vga_memory",
  "ModuleFile" : "C:/SystemVerilog/VGA_driver/VGA_driver/src/vga_memory.sv",
  "ModuleLine" : 3,
  "ModuleName" : "vga_memory"
 }
]