// Seed: 150907799
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always_comb begin : LABEL_0
    wait (id_12);
  end
endmodule
module module_1 (
    input tri1 id_0,
    output tri1 id_1,
    output supply1 id_2
    , id_10,
    input uwire id_3,
    input tri1 id_4,
    input supply1 id_5,
    input tri1 id_6,
    input tri id_7,
    input supply0 id_8
);
  assign id_1  = id_6;
  assign id_10 = 1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
  tri0 id_11 = id_5;
endmodule
