Reading pref.tcl

# 2021.4

# vsim -c -voptargs="+acc" -do "dump.do" work.systolic_array_tb 
# Start time: 19:35:45 on May 02,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 2021.4 linux_x86_64 Oct 13 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.sys_arr_pkg(fast)
# Loading work.systolic_array_tb_sv_unit(fast)
# Loading work.systolic_array_tb(fast)
# Loading work.systolic_array_if(fast__1)
# Loading work.systolic_array_sv_unit(fast)
# Loading work.systolic_array(fast)
# Loading work.systolic_array_control_unit_if(fast__1)
# Loading work.sysarr_control_unit_sv_unit(fast)
# Loading work.sysarr_control_unit(fast)
# Loading work.sysarr_FIFO_sv_unit(fast)
# Loading work.sysarr_FIFO(fast)
# Loading work.sysarr_MAC_sv_unit(fast)
# Loading work.sysarr_MAC(fast)
# Loading work.MUL_step1(fast)
# Loading work.mul_multicycle(fast)
# Loading work.adder_5b(fast)
# Loading work.ADD_step1(fast)
# Loading work.ADD_step2(fast)
# Loading work.u_to_s(fast)
# Loading work.adder_13b(fast)
# Loading work.s_to_u(fast)
# Loading work.ADD_step3(fast)
# Loading work.left_shift(fast)
# Loading work.sysarr_add_sv_unit(fast)
# Loading work.sysarr_add(fast)
# Loading work.sysarr_OUT_FIFO_sv_unit(fast)
# Loading work.sysarr_OUT_FIFO(fast)
# Loading work.systolic_array_MAC_if(fast__1)
# Loading work.systolic_array_add_if(fast__1)
# Loading work.systolic_array_FIFO_if(fast__1)
# Loading work.systolic_array_OUT_FIFO_if(fast__1)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[0]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[1]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[2]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[3]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[4]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[5]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[6]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[7]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[8]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[9]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[10]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[11]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[12]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[13]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[14]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[15]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[16]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[17]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[18]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[19]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[20]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[21]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[22]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[23]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[24]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[25]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[26]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[27]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[28]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[29]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[30]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[0]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[1]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[2]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[3]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[4]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[5]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[6]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[7]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[8]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[9]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[10]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[11]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[12]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[13]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[14]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[15]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[16]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[17]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[18]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[19]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[20]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[21]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[22]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[23]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[24]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[25]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[26]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[27]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[28]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[29]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[30]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk4[31]/genblk1[31]/mac_inst/add3 File: src/modules/sysarr_MAC.sv Line: 299
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[0]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[0]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[0]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[0]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[1]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[1]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[1]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[1]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[2]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[2]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[2]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[2]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[3]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[3]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[3]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[3]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[4]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[4]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[4]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[4]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[5]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[5]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[5]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[5]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[6]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[6]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[6]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[6]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[7]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[7]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[7]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[7]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[8]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[8]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[8]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[8]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[9]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[9]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[9]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[9]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[10]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[10]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[10]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[10]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[11]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[11]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[11]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[11]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[12]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[12]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[12]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[12]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[13]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[13]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[13]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[13]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[14]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[14]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[14]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[14]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[15]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[15]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[15]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[15]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[16]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[16]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[16]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[16]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[17]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[17]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[17]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[17]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[18]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[18]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[18]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[18]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[19]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[19]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[19]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[19]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[20]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[20]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[20]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[20]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[21]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[21]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[21]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[21]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[22]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[22]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[22]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[22]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[23]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[23]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[23]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[23]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[24]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[24]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[24]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[24]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[25]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[25]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[25]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[25]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[26]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[26]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[26]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[26]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[27]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[27]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[27]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[27]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[28]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[28]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[28]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[28]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[29]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[29]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[29]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[29]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[30]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[30]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[30]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[30]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ovf_in'. The port definition is at: src/modules/ADD_step3.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[31]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'unf_in'. The port definition is at: src/modules/ADD_step3.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[31]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'dz'. The port definition is at: src/modules/ADD_step3.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[31]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'inv'. The port definition is at: src/modules/ADD_step3.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /systolic_array_tb/DUT/genblk5[31]/add_inst/add3 File: src/modules/sysarr_add.sv Line: 131
# do dump.do
# CORRECT OUTPUT
# Correct Output row  0 is
# 5e24, 5f40, 6054, 602c, 5f90, 5f48, 5ebc, 6054, 6018, 5ecc, 601c, 5f2c, 606e, 5f58, 6082, 6038, 6062, 5fcc, 5f5c, 5f84, 6002, 5eac, 60c4, 5f84, 5e68, 5e90, 5dc4, 5f6c, 5ffc, 5d64, 60a0, 606a, 
# CORRECT OUTPUT
# Correct Output row  1 is
# 60be, 60e6, 6270, 6252, 6128, 6246, 61a0, 6208, 61d6, 6102, 6246, 6102, 61d0, 6114, 61bc, 6232, 6166, 626e, 6080, 6164, 620c, 6098, 6170, 61b6, 60b0, 6128, 6096, 6196, 6242, 60ac, 622a, 626a, 
# CORRECT OUTPUT
# Correct Output row  2 is
# 5fd4, 6134, 61d6, 623c, 6142, 60f0, 608c, 6278, 61fa, 601c, 6212, 6152, 6164, 6052, 6246, 6164, 615a, 61ac, 6020, 6088, 614c, 60a2, 61ac, 6132, 609c, 610e, 606e, 6188, 622e, 5f34, 61da, 6240, 
# CORRECT OUTPUT
# Correct Output row  3 is
# 5fac, 60a6, 61ce, 61f0, 6062, 6128, 609e, 61aa, 61aa, 60bc, 6182, 6140, 61ba, 60c4, 610e, 6254, 6164, 6132, 60c2, 60ce, 6138, 607e, 612a, 61d8, 613c, 60ae, 6090, 619e, 61b2, 6034, 61cc, 61dc, 
# CORRECT OUTPUT
# Correct Output row  4 is
# 6052, 603c, 61be, 62e4, 613a, 6196, 6100, 620e, 61f4, 6196, 6244, 60e0, 61a4, 60ac, 621c, 6214, 615e, 60c6, 6170, 60fc, 61b6, 60c8, 616c, 6156, 611a, 6110, 610a, 61e4, 6342, 6118, 6260, 6224, 
# CORRECT OUTPUT
# Correct Output row  5 is
# 602c, 604e, 60f8, 6148, 60ae, 60a0, 5fc4, 60f8, 604a, 602c, 6066, 5fe4, 6084, 5fcc, 6174, 61e2, 60aa, 6058, 6034, 608a, 612a, 5fb8, 601a, 60d8, 6022, 6052, 5ed8, 613c, 618e, 5f80, 6128, 6142, 
# CORRECT OUTPUT
# Correct Output row  6 is
# 601c, 6012, 60b4, 6242, 60ba, 6104, 6016, 60e4, 6104, 6012, 6128, 6100, 60f0, 601e, 61b4, 618c, 6112, 60b4, 6068, 6010, 6144, 6098, 60d0, 614a, 606a, 6064, 6004, 610c, 6242, 60c6, 6210, 6190, 
# CORRECT OUTPUT
# Correct Output row  7 is
# 5e38, 5ff8, 60d0, 61c8, 6062, 60d4, 5f00, 6196, 60c2, 60a6, 60e6, 60b4, 60c8, 5fbc, 60b0, 614a, 60dc, 604c, 6056, 5fa8, 6142, 5ff8, 6098, 60b0, 60e8, 60dc, 5dc4, 6128, 6128, 5f2c, 613c, 6050, 
# CORRECT OUTPUT
# Correct Output row  8 is
# 6118, 6236, 6401, 63d8, 627e, 6310, 624a, 63b6, 639c, 61f0, 6401, 6208, 6396, 61aa, 6320, 6404, 6310, 6316, 61d8, 61c6, 63c8, 6114, 626a, 637a, 62d0, 6260, 61be, 635a, 63f6, 61fc, 63ac, 6392, 
# CORRECT OUTPUT
# Correct Output row  9 is
# 606a, 6192, 61d4, 6234, 610e, 61ec, 60f2, 62c8, 616c, 6170, 6262, 6104, 610c, 60c8, 61ba, 6300, 618e, 616a, 610a, 6150, 6142, 60b0, 6150, 615c, 60dc, 6150, 6028, 61ae, 623a, 5f58, 61f8, 625c, 
# CORRECT OUTPUT
# Correct Output row 10 is
# 5e7c, 5f30, 6056, 603a, 5e18, 609c, 5e90, 6098, 5fbc, 5fbc, 603e, 6044, 6060, 5e6c, 5edc, 6088, 5fc4, 6016, 5ebc, 6012, 6012, 5f30, 5eb8, 6014, 5ef8, 5e34, 5e8c, 607e, 6070, 5e40, 5fe4, 6032, 
# CORRECT OUTPUT
# Correct Output row 11 is
# 603c, 60f2, 627c, 627e, 611a, 61a2, 604c, 61b0, 60fe, 6142, 6192, 61a0, 6204, 6068, 61ce, 6308, 61f2, 61a4, 60b2, 60b2, 619e, 60d0, 60ce, 61b4, 612a, 60b0, 60b0, 6262, 6318, 6104, 61fe, 621a, 
# CORRECT OUTPUT
# Correct Output row 12 is
# 5f7c, 6072, 61e4, 61ba, 6026, 60ea, 6082, 618e, 607c, 60d6, 61de, 60b2, 61ae, 5fa0, 60fe, 61c2, 6156, 6148, 604a, 6080, 608a, 5f10, 60a0, 60f0, 6070, 5ff4, 5ff0, 60e8, 6172, 602c, 61ee, 6136, 
# CORRECT OUTPUT
# Correct Output row 13 is
# 5f58, 6014, 60a4, 61aa, 5ef8, 60ac, 6044, 6160, 60e4, 5f98, 615c, 60e0, 6088, 5e98, 619a, 617a, 6004, 6072, 5fd4, 5eb0, 6100, 5f84, 606c, 60f0, 60a6, 6086, 5e88, 609a, 61b0, 6056, 60e8, 6170, 
# CORRECT OUTPUT
# Correct Output row 14 is
# 5fd4, 5fe8, 60ec, 61e2, 60e6, 6046, 6082, 6088, 60ae, 5fac, 60ba, 5f74, 6130, 5f88, 6152, 6076, 60d6, 602c, 5ff4, 60b2, 6128, 601a, 600a, 5fbc, 6030, 5ef8, 5fb4, 6102, 61da, 5efc, 6124, 6158, 
# CORRECT OUTPUT
# Correct Output row 15 is
# 6104, 6114, 61aa, 6294, 6152, 621a, 6162, 61d4, 61e0, 6082, 61be, 6154, 61b6, 6098, 626c, 6256, 6104, 61aa, 60d6, 60ce, 61ca, 60da, 60c8, 61a4, 60e6, 60a6, 60e2, 618c, 62e2, 60e6, 6240, 62b2, 
# CORRECT OUTPUT
# Correct Output row 16 is
# 5f00, 6112, 61fc, 619e, 6082, 60da, 60a0, 6248, 6164, 6040, 6166, 60c8, 617c, 60be, 6178, 61d0, 61a2, 60b8, 6090, 6060, 60cc, 60b4, 6138, 616e, 60e2, 601c, 6076, 61c0, 616c, 5f5c, 61c0, 61a8, 
# CORRECT OUTPUT
# Correct Output row 17 is
# 5e80, 6036, 617e, 60de, 5f90, 60ee, 607e, 6164, 6066, 5e68, 60f2, 6026, 6132, 5f94, 60ca, 6104, 5fe4, 6146, 5e20, 5ea8, 6136, 5f40, 6028, 60c0, 5f84, 5f30, 5ed8, 609a, 60c2, 6040, 6106, 60d4, 
# CORRECT OUTPUT
# Correct Output row 18 is
# 5ff0, 600a, 60f2, 60f0, 5f18, 606a, 5fb4, 608e, 60ec, 5e88, 6110, 6072, 5fcc, 5fbc, 60f4, 60b8, 60ba, 600e, 5f44, 5f58, 607c, 6010, 5f5c, 607e, 6008, 5fe0, 5e78, 60b0, 6150, 601e, 6132, 610e, 
# CORRECT OUTPUT
# Correct Output row 19 is
# 5ed8, 6036, 60b2, 61c6, 608c, 60ba, 600e, 6100, 60c8, 5fe8, 60b0, 60c6, 60ac, 5f2c, 60e2, 60c4, 60cc, 609a, 5eb0, 5f58, 60b8, 6000, 6048, 60a6, 6004, 6022, 5ff8, 6130, 6118, 5ed0, 60ca, 60e4, 
# CORRECT OUTPUT
# Correct Output row 20 is
# 6156, 626c, 6320, 6408, 624c, 62b2, 61fa, 63e0, 62d0, 6160, 6390, 6262, 6294, 61fa, 6348, 63f8, 628e, 623c, 61d4, 61a8, 62e4, 6214, 62ca, 62a4, 6190, 61aa, 6154, 62da, 634e, 611c, 636c, 6360, 
# CORRECT OUTPUT
# Correct Output row 21 is
# 611e, 6130, 625e, 63ce, 6158, 628c, 60ac, 61da, 61b6, 619e, 6276, 61a0, 61ee, 6114, 61dc, 6304, 613e, 617a, 6180, 62de, 621c, 612a, 61a8, 61dc, 60ca, 60ea, 60ca, 61ea, 62d8, 60b4, 6304, 62cc, 
# CORRECT OUTPUT
# Correct Output row 22 is
# 605e, 6060, 6178, 61b0, 604e, 619e, 6032, 614a, 6184, 6060, 61c2, 60c6, 60c4, 6056, 610a, 61fe, 6026, 60b2, 60c2, 60fa, 60b4, 6044, 609a, 613c, 6078, 6078, 604a, 60ba, 61ec, 60c8, 622a, 61f2, 
# CORRECT OUTPUT
# Correct Output row 23 is
# 5ee0, 6086, 6164, 61ee, 6020, 609a, 60c2, 6108, 6122, 603a, 6178, 60c2, 60d2, 600e, 60e6, 614c, 6130, 60a4, 5f60, 608a, 6062, 5fa8, 606a, 6132, 601e, 6096, 6088, 6162, 6158, 602e, 61fa, 618c, 
# CORRECT OUTPUT
# Correct Output row 24 is
# 5f50, 6082, 6086, 60c2, 608c, 60ce, 6068, 6176, 60ba, 6000, 6100, 6030, 6036, 6008, 5ffc, 6116, 609e, 6062, 5f24, 603a, 60a2, 6000, 600e, 60c8, 5f5c, 6040, 5fd8, 6064, 613e, 5da0, 60e6, 60ba, 
# CORRECT OUTPUT
# Correct Output row 25 is
# 6056, 60fe, 61c2, 629a, 60d0, 617a, 6052, 6190, 60ae, 60da, 614e, 6158, 6192, 6024, 6226, 6284, 6188, 617c, 602c, 610e, 61d2, 60a8, 616a, 613c, 60be, 60d8, 5ee4, 6236, 621a, 5f5c, 60f2, 621a, 
# CORRECT OUTPUT
# Correct Output row 26 is
# 5f04, 6014, 60a8, 6180, 6040, 6046, 5ff8, 60c4, 5fe8, 601a, 60da, 6040, 609a, 5ea0, 60d2, 610e, 60ba, 601e, 5ee4, 6022, 60ea, 5fb4, 600c, 60d2, 5fa8, 5f6c, 5f48, 6130, 610e, 5fe4, 60de, 60c8, 
# CORRECT OUTPUT
# Correct Output row 27 is
# 5f6c, 6088, 6120, 6188, 60ce, 60be, 606c, 61a2, 615e, 5ee4, 61a8, 6022, 6052, 5fc8, 6152, 6112, 6004, 60ac, 5f68, 5f7c, 6132, 5f98, 609a, 60ea, 5fc0, 60a2, 5f98, 607e, 6188, 5ff4, 61c4, 6126, 
# CORRECT OUTPUT
# Correct Output row 28 is
# 5f44, 604a, 6162, 61c2, 6068, 6054, 604e, 6156, 6156, 5f84, 6182, 6006, 6090, 606e, 6120, 6166, 601e, 607e, 608e, 60aa, 6056, 6016, 60f0, 6098, 606e, 604c, 602c, 60d0, 61b0, 6078, 626a, 6160, 
# CORRECT OUTPUT
# Correct Output row 29 is
# 6060, 6122, 622a, 6296, 60c8, 61cc, 61ce, 61e8, 61e8, 6114, 61ae, 611c, 6214, 612a, 6186, 61de, 6262, 610c, 60a8, 613a, 6204, 60ca, 60c8, 6180, 6164, 6074, 605a, 61da, 6266, 600e, 61cc, 61e0, 
# CORRECT OUTPUT
# Correct Output row 30 is
# 60ae, 61a6, 62b8, 63a2, 618e, 6268, 612e, 6300, 612e, 61d4, 62fe, 6174, 6268, 609e, 6282, 6356, 613a, 6290, 6144, 61c2, 6276, 6090, 617e, 6202, 60f4, 615a, 60e8, 6256, 6314, 6150, 62c8, 62e2, 
# CORRECT OUTPUT
# Correct Output row 31 is
# 6084, 60f2, 623e, 619e, 6190, 61a0, 5ff4, 61f6, 6156, 6092, 6186, 6120, 61f0, 6078, 61da, 6260, 613c, 60f2, 6100, 610c, 61a8, 60e8, 612c, 614a, 6104, 603c, 5ff4, 61aa, 62bc, 60a6, 626c, 61fa, 
# Total Cycle Count =        2054
# ** Note: $stop    : src/testbench/systolic_array_tb.sv(258)
#    Time: 2086406 ps  Iteration: 0  Instance: /systolic_array_tb
# Break in Module systolic_array_tb at src/testbench/systolic_array_tb.sv line 258
# Stopped at src/testbench/systolic_array_tb.sv line 258
# End time: 19:35:57 on May 02,2025, Elapsed time: 0:00:12
# Errors: 0, Warnings: 4224
