# Cache-implementation
Simulation of processor and cache behavior during code execution on RISC-V, with eviction policies LRU and bit-pLRU, translation of assembly code into machine code
