#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Fri Mar 31 16:33:57 2023
# Process ID: 20894
# Current directory: /home/nakashim/proj-arm64/fpga/ZCU102-step4000
# Command line: vivado -stack 10000 OLD.xpr
# Log file: /home/nakashim/proj-arm64/fpga/ZCU102-step4000/vivado.log
# Journal file: /home/nakashim/proj-arm64/fpga/ZCU102-step4000/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/nakashim/.Xilinx/Vivado/Vivado_init.tcl'
start_gui
open_project OLD.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory '/home/opt/xilinx/Vivado/localVivadoBoardFiles'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nakashim/proj-arm64/fpga/ZCU102-step4000_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 8810.395 ; gain = 179.234 ; free physical = 78106 ; free virtual = 122021
open_bd_design {/home/nakashim/proj-arm64/fpga/ZCU102-step4000/OLD.srcs/sources_1/bd/design_2/design_2.bd}
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_200M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_300MHz
Adding cell -- xilinx.com:ip:zynq_ultra_ps_e:3.2 - zynq_ultra_ps_e_0
Adding cell -- comparch:user:emax6:1.0 - emax6_0
Successfully read diagram <design_2> from BD file </home/nakashim/proj-arm64/fpga/ZCU102-step4000/OLD.srcs/sources_1/bd/design_2/design_2.bd>
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 16:36:19 2023...
