#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002c2018858f0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v000002c2018a8c80_0 .net "PC", 31 0, v000002c2018a1880_0;  1 drivers
v000002c2018a7880_0 .var "clk", 0 0;
v000002c2018a7560_0 .net "clkout", 0 0, L_000002c2018abdd0;  1 drivers
v000002c2018a7600_0 .net "cycles_consumed", 31 0, v000002c2018a7ce0_0;  1 drivers
v000002c2018a8a00_0 .net "regs0", 31 0, L_000002c2018abc80;  1 drivers
v000002c2018a7a60_0 .net "regs1", 31 0, L_000002c2018ac540;  1 drivers
v000002c2018a8be0_0 .net "regs2", 31 0, L_000002c2018ac5b0;  1 drivers
v000002c2018a7100_0 .net "regs3", 31 0, L_000002c2018ac620;  1 drivers
v000002c2018a7060_0 .net "regs4", 31 0, L_000002c2018ab970;  1 drivers
v000002c2018a7ec0_0 .net "regs5", 31 0, L_000002c2018ac1c0;  1 drivers
v000002c2018aae60_0 .var "rst", 0 0;
S_000002c201889c40 .scope module, "cpu" "processor" 2 35, 3 4 0, S_000002c2018858f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000002c201888c30 .param/l "RType" 0 4 9, C4<000000>;
P_000002c201888c68 .param/l "add" 0 4 12, C4<100000>;
P_000002c201888ca0 .param/l "addi" 0 4 15, C4<001000>;
P_000002c201888cd8 .param/l "addu" 0 4 12, C4<100001>;
P_000002c201888d10 .param/l "and_" 0 4 12, C4<100100>;
P_000002c201888d48 .param/l "andi" 0 4 15, C4<001100>;
P_000002c201888d80 .param/l "beq" 0 4 17, C4<000100>;
P_000002c201888db8 .param/l "bne" 0 4 17, C4<000101>;
P_000002c201888df0 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_000002c201888e28 .param/l "j" 0 4 19, C4<000010>;
P_000002c201888e60 .param/l "jal" 0 4 19, C4<000011>;
P_000002c201888e98 .param/l "jr" 0 4 13, C4<001000>;
P_000002c201888ed0 .param/l "lw" 0 4 15, C4<100011>;
P_000002c201888f08 .param/l "nor_" 0 4 12, C4<100111>;
P_000002c201888f40 .param/l "or_" 0 4 12, C4<100101>;
P_000002c201888f78 .param/l "ori" 0 4 15, C4<001101>;
P_000002c201888fb0 .param/l "sgt" 0 4 13, C4<101011>;
P_000002c201888fe8 .param/l "sll" 0 4 13, C4<000000>;
P_000002c201889020 .param/l "slt" 0 4 12, C4<101010>;
P_000002c201889058 .param/l "slti" 0 4 15, C4<101010>;
P_000002c201889090 .param/l "srl" 0 4 13, C4<000010>;
P_000002c2018890c8 .param/l "sub" 0 4 12, C4<100010>;
P_000002c201889100 .param/l "subu" 0 4 12, C4<100011>;
P_000002c201889138 .param/l "sw" 0 4 15, C4<101011>;
P_000002c201889170 .param/l "xor_" 0 4 12, C4<100110>;
P_000002c2018891a8 .param/l "xori" 0 4 15, C4<001110>;
L_000002c2018abf90 .functor NOT 1, v000002c2018aae60_0, C4<0>, C4<0>, C4<0>;
L_000002c2018abeb0 .functor NOT 1, v000002c2018aae60_0, C4<0>, C4<0>, C4<0>;
L_000002c2018abc10 .functor NOT 1, v000002c2018aae60_0, C4<0>, C4<0>, C4<0>;
L_000002c2018abf20 .functor NOT 1, v000002c2018aae60_0, C4<0>, C4<0>, C4<0>;
L_000002c2018ac380 .functor NOT 1, v000002c2018aae60_0, C4<0>, C4<0>, C4<0>;
L_000002c2018ab900 .functor NOT 1, v000002c2018aae60_0, C4<0>, C4<0>, C4<0>;
L_000002c2018ac700 .functor NOT 1, v000002c2018aae60_0, C4<0>, C4<0>, C4<0>;
L_000002c2018ac770 .functor NOT 1, v000002c2018aae60_0, C4<0>, C4<0>, C4<0>;
L_000002c2018abdd0 .functor OR 1, v000002c2018a7880_0, v000002c20187a430_0, C4<0>, C4<0>;
L_000002c2018ac460 .functor OR 1, L_000002c2018aa640, L_000002c2018aa500, C4<0>, C4<0>;
L_000002c2018ac690 .functor AND 1, L_000002c2018aa320, L_000002c2018aaaa0, C4<1>, C4<1>;
L_000002c2018aba50 .functor NOT 1, v000002c2018aae60_0, C4<0>, C4<0>, C4<0>;
L_000002c2018ab9e0 .functor OR 1, L_000002c2018a9b00, L_000002c2018a9ec0, C4<0>, C4<0>;
L_000002c2018abb30 .functor OR 1, L_000002c2018ab9e0, L_000002c2018a9ba0, C4<0>, C4<0>;
L_000002c2018ac4d0 .functor OR 1, L_000002c2018ae240, L_000002c2018ae740, C4<0>, C4<0>;
L_000002c2018ac0e0 .functor AND 1, L_000002c2018ad2a0, L_000002c2018ac4d0, C4<1>, C4<1>;
L_000002c2018ac310 .functor OR 1, L_000002c2018adfc0, L_000002c2018ac9e0, C4<0>, C4<0>;
L_000002c2018abba0 .functor AND 1, L_000002c2018ad200, L_000002c2018ac310, C4<1>, C4<1>;
v000002c2018a2b70_0 .net "ALUOp", 3 0, v000002c20187b290_0;  1 drivers
v000002c2018a2ad0_0 .net "ALUResult", 31 0, v000002c2018a0f20_0;  1 drivers
v000002c2018a3d90_0 .net "ALUSrc", 0 0, v000002c20187a890_0;  1 drivers
v000002c2018a32f0_0 .net "ALUin2", 31 0, L_000002c2018ad5c0;  1 drivers
v000002c2018a3390_0 .net "MemReadEn", 0 0, v000002c20187acf0_0;  1 drivers
v000002c2018a2c10_0 .net "MemWriteEn", 0 0, v000002c20187a6b0_0;  1 drivers
v000002c2018a2210_0 .net "MemtoReg", 0 0, v000002c201879b70_0;  1 drivers
v000002c2018a3c50_0 .net "PC", 31 0, v000002c2018a1880_0;  alias, 1 drivers
v000002c2018a2350_0 .net "PCPlus1", 31 0, L_000002c2018ab180;  1 drivers
v000002c2018a2990_0 .net "PCsrc", 0 0, v000002c2018a08e0_0;  1 drivers
v000002c2018a22b0_0 .net "RegDst", 0 0, v000002c20187ae30_0;  1 drivers
v000002c2018a23f0_0 .net "RegWriteEn", 0 0, v000002c201879c10_0;  1 drivers
v000002c2018a2490_0 .net "WriteRegister", 4 0, L_000002c2018a99c0;  1 drivers
v000002c2018a3930_0 .net *"_ivl_0", 0 0, L_000002c2018abf90;  1 drivers
L_000002c2018f4f10 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002c2018a2f30_0 .net/2u *"_ivl_10", 4 0, L_000002c2018f4f10;  1 drivers
L_000002c2018f5300 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c2018a2670_0 .net *"_ivl_101", 25 0, L_000002c2018f5300;  1 drivers
L_000002c2018f5348 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c2018a3e30_0 .net/2u *"_ivl_102", 31 0, L_000002c2018f5348;  1 drivers
v000002c2018a2170_0 .net *"_ivl_104", 0 0, L_000002c2018aa320;  1 drivers
L_000002c2018f5390 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002c2018a2530_0 .net/2u *"_ivl_106", 5 0, L_000002c2018f5390;  1 drivers
v000002c2018a3890_0 .net *"_ivl_108", 0 0, L_000002c2018aaaa0;  1 drivers
v000002c2018a2cb0_0 .net *"_ivl_111", 0 0, L_000002c2018ac690;  1 drivers
v000002c2018a27b0_0 .net *"_ivl_113", 9 0, L_000002c2018aa6e0;  1 drivers
v000002c2018a25d0_0 .net *"_ivl_114", 31 0, L_000002c2018aad20;  1 drivers
L_000002c2018f53d8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c2018a2e90_0 .net *"_ivl_117", 21 0, L_000002c2018f53d8;  1 drivers
v000002c2018a3ed0_0 .net *"_ivl_118", 31 0, L_000002c2018aaa00;  1 drivers
L_000002c2018f4f58 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002c2018a2fd0_0 .net/2u *"_ivl_12", 5 0, L_000002c2018f4f58;  1 drivers
v000002c2018a39d0_0 .net *"_ivl_120", 31 0, L_000002c2018aadc0;  1 drivers
v000002c2018a34d0_0 .net *"_ivl_124", 0 0, L_000002c2018aba50;  1 drivers
L_000002c2018f5468 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c2018a2030_0 .net/2u *"_ivl_126", 31 0, L_000002c2018f5468;  1 drivers
L_000002c2018f5540 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002c2018a20d0_0 .net/2u *"_ivl_130", 5 0, L_000002c2018f5540;  1 drivers
v000002c2018a2710_0 .net *"_ivl_132", 0 0, L_000002c2018a9b00;  1 drivers
L_000002c2018f5588 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002c2018a2850_0 .net/2u *"_ivl_134", 5 0, L_000002c2018f5588;  1 drivers
v000002c2018a28f0_0 .net *"_ivl_136", 0 0, L_000002c2018a9ec0;  1 drivers
v000002c2018a2a30_0 .net *"_ivl_139", 0 0, L_000002c2018ab9e0;  1 drivers
v000002c2018a2d50_0 .net *"_ivl_14", 0 0, L_000002c2018aaf00;  1 drivers
L_000002c2018f55d0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002c2018a3b10_0 .net/2u *"_ivl_140", 5 0, L_000002c2018f55d0;  1 drivers
v000002c2018a3430_0 .net *"_ivl_142", 0 0, L_000002c2018a9ba0;  1 drivers
v000002c2018a2df0_0 .net *"_ivl_145", 0 0, L_000002c2018abb30;  1 drivers
L_000002c2018f5618 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c2018a3070_0 .net/2u *"_ivl_146", 15 0, L_000002c2018f5618;  1 drivers
v000002c2018a3110_0 .net *"_ivl_148", 31 0, L_000002c2018a9c40;  1 drivers
v000002c2018a31b0_0 .net *"_ivl_151", 0 0, L_000002c2018a9e20;  1 drivers
v000002c2018a3610_0 .net *"_ivl_152", 15 0, L_000002c2018a9f60;  1 drivers
v000002c2018a3250_0 .net *"_ivl_154", 31 0, L_000002c2018ad520;  1 drivers
v000002c2018a36b0_0 .net *"_ivl_158", 31 0, L_000002c2018ae6a0;  1 drivers
L_000002c2018f4fa0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002c2018a3750_0 .net/2u *"_ivl_16", 4 0, L_000002c2018f4fa0;  1 drivers
L_000002c2018f5660 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c2018a37f0_0 .net *"_ivl_161", 25 0, L_000002c2018f5660;  1 drivers
L_000002c2018f56a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c2018a3a70_0 .net/2u *"_ivl_162", 31 0, L_000002c2018f56a8;  1 drivers
v000002c2018a3bb0_0 .net *"_ivl_164", 0 0, L_000002c2018ad2a0;  1 drivers
L_000002c2018f56f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002c2018a47c0_0 .net/2u *"_ivl_166", 5 0, L_000002c2018f56f0;  1 drivers
v000002c2018a4220_0 .net *"_ivl_168", 0 0, L_000002c2018ae240;  1 drivers
L_000002c2018f5738 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002c2018a5a80_0 .net/2u *"_ivl_170", 5 0, L_000002c2018f5738;  1 drivers
v000002c2018a40e0_0 .net *"_ivl_172", 0 0, L_000002c2018ae740;  1 drivers
v000002c2018a4040_0 .net *"_ivl_175", 0 0, L_000002c2018ac4d0;  1 drivers
v000002c2018a5e40_0 .net *"_ivl_177", 0 0, L_000002c2018ac0e0;  1 drivers
L_000002c2018f5780 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002c2018a5d00_0 .net/2u *"_ivl_178", 5 0, L_000002c2018f5780;  1 drivers
v000002c2018a5760_0 .net *"_ivl_180", 0 0, L_000002c2018ad160;  1 drivers
L_000002c2018f57c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002c2018a54e0_0 .net/2u *"_ivl_182", 31 0, L_000002c2018f57c8;  1 drivers
v000002c2018a59e0_0 .net *"_ivl_184", 31 0, L_000002c2018ac8a0;  1 drivers
v000002c2018a5ee0_0 .net *"_ivl_188", 31 0, L_000002c2018ac940;  1 drivers
v000002c2018a4680_0 .net *"_ivl_19", 4 0, L_000002c2018aa0a0;  1 drivers
L_000002c2018f5810 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c2018a5da0_0 .net *"_ivl_191", 25 0, L_000002c2018f5810;  1 drivers
L_000002c2018f5858 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c2018a5800_0 .net/2u *"_ivl_192", 31 0, L_000002c2018f5858;  1 drivers
v000002c2018a4ea0_0 .net *"_ivl_194", 0 0, L_000002c2018ad200;  1 drivers
L_000002c2018f58a0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002c2018a4900_0 .net/2u *"_ivl_196", 5 0, L_000002c2018f58a0;  1 drivers
v000002c2018a58a0_0 .net *"_ivl_198", 0 0, L_000002c2018adfc0;  1 drivers
L_000002c2018f4ec8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002c2018a45e0_0 .net/2u *"_ivl_2", 5 0, L_000002c2018f4ec8;  1 drivers
v000002c2018a4360_0 .net *"_ivl_20", 4 0, L_000002c2018aa140;  1 drivers
L_000002c2018f58e8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002c2018a51c0_0 .net/2u *"_ivl_200", 5 0, L_000002c2018f58e8;  1 drivers
v000002c2018a49a0_0 .net *"_ivl_202", 0 0, L_000002c2018ac9e0;  1 drivers
v000002c2018a4a40_0 .net *"_ivl_205", 0 0, L_000002c2018ac310;  1 drivers
v000002c2018a4180_0 .net *"_ivl_207", 0 0, L_000002c2018abba0;  1 drivers
L_000002c2018f5930 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002c2018a4c20_0 .net/2u *"_ivl_208", 5 0, L_000002c2018f5930;  1 drivers
v000002c2018a4720_0 .net *"_ivl_210", 0 0, L_000002c2018acc60;  1 drivers
v000002c2018a4ae0_0 .net *"_ivl_212", 31 0, L_000002c2018acbc0;  1 drivers
v000002c2018a4e00_0 .net *"_ivl_24", 0 0, L_000002c2018abc10;  1 drivers
L_000002c2018f4fe8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002c2018a4cc0_0 .net/2u *"_ivl_26", 4 0, L_000002c2018f4fe8;  1 drivers
v000002c2018a42c0_0 .net *"_ivl_29", 4 0, L_000002c2018ab540;  1 drivers
v000002c2018a4400_0 .net *"_ivl_32", 0 0, L_000002c2018abf20;  1 drivers
L_000002c2018f5030 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002c2018a5940_0 .net/2u *"_ivl_34", 4 0, L_000002c2018f5030;  1 drivers
v000002c2018a4fe0_0 .net *"_ivl_37", 4 0, L_000002c2018ab360;  1 drivers
v000002c2018a5b20_0 .net *"_ivl_40", 0 0, L_000002c2018ac380;  1 drivers
L_000002c2018f5078 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c2018a44a0_0 .net/2u *"_ivl_42", 15 0, L_000002c2018f5078;  1 drivers
v000002c2018a4540_0 .net *"_ivl_45", 15 0, L_000002c2018aa3c0;  1 drivers
v000002c2018a5580_0 .net *"_ivl_48", 0 0, L_000002c2018ab900;  1 drivers
v000002c2018a4860_0 .net *"_ivl_5", 5 0, L_000002c2018aa5a0;  1 drivers
L_000002c2018f50c0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c2018a5bc0_0 .net/2u *"_ivl_50", 36 0, L_000002c2018f50c0;  1 drivers
L_000002c2018f5108 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c2018a5c60_0 .net/2u *"_ivl_52", 31 0, L_000002c2018f5108;  1 drivers
v000002c2018a4f40_0 .net *"_ivl_55", 4 0, L_000002c2018aabe0;  1 drivers
v000002c2018a4b80_0 .net *"_ivl_56", 36 0, L_000002c2018aa460;  1 drivers
v000002c2018a5080_0 .net *"_ivl_58", 36 0, L_000002c2018aa1e0;  1 drivers
v000002c2018a4d60_0 .net *"_ivl_62", 0 0, L_000002c2018ac700;  1 drivers
L_000002c2018f5150 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002c2018a5120_0 .net/2u *"_ivl_64", 5 0, L_000002c2018f5150;  1 drivers
v000002c2018a5260_0 .net *"_ivl_67", 5 0, L_000002c2018ab220;  1 drivers
v000002c2018a5300_0 .net *"_ivl_70", 0 0, L_000002c2018ac770;  1 drivers
L_000002c2018f5198 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c2018a53a0_0 .net/2u *"_ivl_72", 57 0, L_000002c2018f5198;  1 drivers
L_000002c2018f51e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c2018a5440_0 .net/2u *"_ivl_74", 31 0, L_000002c2018f51e0;  1 drivers
v000002c2018a5620_0 .net *"_ivl_77", 25 0, L_000002c2018aa960;  1 drivers
v000002c2018a56c0_0 .net *"_ivl_78", 57 0, L_000002c2018aafa0;  1 drivers
v000002c2018a8aa0_0 .net *"_ivl_8", 0 0, L_000002c2018abeb0;  1 drivers
v000002c2018a71a0_0 .net *"_ivl_80", 57 0, L_000002c2018ab0e0;  1 drivers
L_000002c2018f5228 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002c2018a7380_0 .net/2u *"_ivl_84", 31 0, L_000002c2018f5228;  1 drivers
L_000002c2018f5270 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002c2018a7f60_0 .net/2u *"_ivl_88", 5 0, L_000002c2018f5270;  1 drivers
v000002c2018a7ba0_0 .net *"_ivl_90", 0 0, L_000002c2018aa640;  1 drivers
L_000002c2018f52b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002c2018a7c40_0 .net/2u *"_ivl_92", 5 0, L_000002c2018f52b8;  1 drivers
v000002c2018a8b40_0 .net *"_ivl_94", 0 0, L_000002c2018aa500;  1 drivers
v000002c2018a8e60_0 .net *"_ivl_97", 0 0, L_000002c2018ac460;  1 drivers
v000002c2018a8000_0 .net *"_ivl_98", 31 0, L_000002c2018aa780;  1 drivers
v000002c2018a72e0_0 .net "adderResult", 31 0, L_000002c2018a9a60;  1 drivers
v000002c2018a80a0_0 .net "address", 31 0, L_000002c2018aab40;  1 drivers
v000002c2018a8640_0 .net "clk", 0 0, L_000002c2018abdd0;  alias, 1 drivers
v000002c2018a7ce0_0 .var "cycles_consumed", 31 0;
v000002c2018a8d20_0 .net "extImm", 31 0, L_000002c2018ad020;  1 drivers
v000002c2018a85a0_0 .net "funct", 5 0, L_000002c2018ab680;  1 drivers
v000002c2018a8dc0_0 .net "hlt", 0 0, v000002c20187a430_0;  1 drivers
v000002c2018a8320_0 .net "imm", 15 0, L_000002c2018ab5e0;  1 drivers
v000002c2018a7920_0 .net "immediate", 31 0, L_000002c2018adca0;  1 drivers
v000002c2018a8460_0 .net "input_clk", 0 0, v000002c2018a7880_0;  1 drivers
v000002c2018a7b00_0 .net "instruction", 31 0, L_000002c2018ab400;  1 drivers
v000002c2018a8140_0 .net "memoryReadData", 31 0, v000002c2018a1420_0;  1 drivers
v000002c2018a81e0_0 .net "nextPC", 31 0, L_000002c2018aa820;  1 drivers
v000002c2018a83c0_0 .net "opcode", 5 0, L_000002c2018ab4a0;  1 drivers
v000002c2018a7d80_0 .net "rd", 4 0, L_000002c2018a9ce0;  1 drivers
v000002c2018a8820_0 .net "readData1", 31 0, L_000002c2018ab890;  1 drivers
v000002c2018a7420_0 .net "readData1_w", 31 0, L_000002c2018ad660;  1 drivers
v000002c2018a8280_0 .net "readData2", 31 0, L_000002c2018ac070;  1 drivers
v000002c2018a79c0_0 .net "regs0", 31 0, L_000002c2018abc80;  alias, 1 drivers
v000002c2018a76a0_0 .net "regs1", 31 0, L_000002c2018ac540;  alias, 1 drivers
v000002c2018a7240_0 .net "regs2", 31 0, L_000002c2018ac5b0;  alias, 1 drivers
v000002c2018a8960_0 .net "regs3", 31 0, L_000002c2018ac620;  alias, 1 drivers
v000002c2018a8500_0 .net "regs4", 31 0, L_000002c2018ab970;  alias, 1 drivers
v000002c2018a7740_0 .net "regs5", 31 0, L_000002c2018ac1c0;  alias, 1 drivers
v000002c2018a8f00_0 .net "rs", 4 0, L_000002c2018aac80;  1 drivers
v000002c2018a86e0_0 .net "rst", 0 0, v000002c2018aae60_0;  1 drivers
v000002c2018a77e0_0 .net "rt", 4 0, L_000002c2018aa280;  1 drivers
v000002c2018a8780_0 .net "shamt", 31 0, L_000002c2018a9d80;  1 drivers
v000002c2018a7e20_0 .net "wire_instruction", 31 0, L_000002c2018ac3f0;  1 drivers
v000002c2018a88c0_0 .net "writeData", 31 0, L_000002c2018aca80;  1 drivers
v000002c2018a74c0_0 .net "zero", 0 0, L_000002c2018ae4c0;  1 drivers
L_000002c2018aa5a0 .part L_000002c2018ab400, 26, 6;
L_000002c2018ab4a0 .functor MUXZ 6, L_000002c2018aa5a0, L_000002c2018f4ec8, L_000002c2018abf90, C4<>;
L_000002c2018aaf00 .cmp/eq 6, L_000002c2018ab4a0, L_000002c2018f4f58;
L_000002c2018aa0a0 .part L_000002c2018ab400, 11, 5;
L_000002c2018aa140 .functor MUXZ 5, L_000002c2018aa0a0, L_000002c2018f4fa0, L_000002c2018aaf00, C4<>;
L_000002c2018a9ce0 .functor MUXZ 5, L_000002c2018aa140, L_000002c2018f4f10, L_000002c2018abeb0, C4<>;
L_000002c2018ab540 .part L_000002c2018ab400, 21, 5;
L_000002c2018aac80 .functor MUXZ 5, L_000002c2018ab540, L_000002c2018f4fe8, L_000002c2018abc10, C4<>;
L_000002c2018ab360 .part L_000002c2018ab400, 16, 5;
L_000002c2018aa280 .functor MUXZ 5, L_000002c2018ab360, L_000002c2018f5030, L_000002c2018abf20, C4<>;
L_000002c2018aa3c0 .part L_000002c2018ab400, 0, 16;
L_000002c2018ab5e0 .functor MUXZ 16, L_000002c2018aa3c0, L_000002c2018f5078, L_000002c2018ac380, C4<>;
L_000002c2018aabe0 .part L_000002c2018ab400, 6, 5;
L_000002c2018aa460 .concat [ 5 32 0 0], L_000002c2018aabe0, L_000002c2018f5108;
L_000002c2018aa1e0 .functor MUXZ 37, L_000002c2018aa460, L_000002c2018f50c0, L_000002c2018ab900, C4<>;
L_000002c2018a9d80 .part L_000002c2018aa1e0, 0, 32;
L_000002c2018ab220 .part L_000002c2018ab400, 0, 6;
L_000002c2018ab680 .functor MUXZ 6, L_000002c2018ab220, L_000002c2018f5150, L_000002c2018ac700, C4<>;
L_000002c2018aa960 .part L_000002c2018ab400, 0, 26;
L_000002c2018aafa0 .concat [ 26 32 0 0], L_000002c2018aa960, L_000002c2018f51e0;
L_000002c2018ab0e0 .functor MUXZ 58, L_000002c2018aafa0, L_000002c2018f5198, L_000002c2018ac770, C4<>;
L_000002c2018aab40 .part L_000002c2018ab0e0, 0, 32;
L_000002c2018ab180 .arith/sum 32, v000002c2018a1880_0, L_000002c2018f5228;
L_000002c2018aa640 .cmp/eq 6, L_000002c2018ab4a0, L_000002c2018f5270;
L_000002c2018aa500 .cmp/eq 6, L_000002c2018ab4a0, L_000002c2018f52b8;
L_000002c2018aa780 .concat [ 6 26 0 0], L_000002c2018ab4a0, L_000002c2018f5300;
L_000002c2018aa320 .cmp/eq 32, L_000002c2018aa780, L_000002c2018f5348;
L_000002c2018aaaa0 .cmp/eq 6, L_000002c2018ab680, L_000002c2018f5390;
L_000002c2018aa6e0 .part L_000002c2018ab5e0, 0, 10;
L_000002c2018aad20 .concat [ 10 22 0 0], L_000002c2018aa6e0, L_000002c2018f53d8;
L_000002c2018aaa00 .arith/sum 32, v000002c2018a1880_0, L_000002c2018aad20;
L_000002c2018aadc0 .functor MUXZ 32, L_000002c2018aaa00, L_000002c2018ab890, L_000002c2018ac690, C4<>;
L_000002c2018a9a60 .functor MUXZ 32, L_000002c2018aadc0, L_000002c2018aab40, L_000002c2018ac460, C4<>;
L_000002c2018ab400 .functor MUXZ 32, L_000002c2018ac3f0, L_000002c2018f5468, L_000002c2018aba50, C4<>;
L_000002c2018a9b00 .cmp/eq 6, L_000002c2018ab4a0, L_000002c2018f5540;
L_000002c2018a9ec0 .cmp/eq 6, L_000002c2018ab4a0, L_000002c2018f5588;
L_000002c2018a9ba0 .cmp/eq 6, L_000002c2018ab4a0, L_000002c2018f55d0;
L_000002c2018a9c40 .concat [ 16 16 0 0], L_000002c2018ab5e0, L_000002c2018f5618;
L_000002c2018a9e20 .part L_000002c2018ab5e0, 15, 1;
LS_000002c2018a9f60_0_0 .concat [ 1 1 1 1], L_000002c2018a9e20, L_000002c2018a9e20, L_000002c2018a9e20, L_000002c2018a9e20;
LS_000002c2018a9f60_0_4 .concat [ 1 1 1 1], L_000002c2018a9e20, L_000002c2018a9e20, L_000002c2018a9e20, L_000002c2018a9e20;
LS_000002c2018a9f60_0_8 .concat [ 1 1 1 1], L_000002c2018a9e20, L_000002c2018a9e20, L_000002c2018a9e20, L_000002c2018a9e20;
LS_000002c2018a9f60_0_12 .concat [ 1 1 1 1], L_000002c2018a9e20, L_000002c2018a9e20, L_000002c2018a9e20, L_000002c2018a9e20;
L_000002c2018a9f60 .concat [ 4 4 4 4], LS_000002c2018a9f60_0_0, LS_000002c2018a9f60_0_4, LS_000002c2018a9f60_0_8, LS_000002c2018a9f60_0_12;
L_000002c2018ad520 .concat [ 16 16 0 0], L_000002c2018ab5e0, L_000002c2018a9f60;
L_000002c2018ad020 .functor MUXZ 32, L_000002c2018ad520, L_000002c2018a9c40, L_000002c2018abb30, C4<>;
L_000002c2018ae6a0 .concat [ 6 26 0 0], L_000002c2018ab4a0, L_000002c2018f5660;
L_000002c2018ad2a0 .cmp/eq 32, L_000002c2018ae6a0, L_000002c2018f56a8;
L_000002c2018ae240 .cmp/eq 6, L_000002c2018ab680, L_000002c2018f56f0;
L_000002c2018ae740 .cmp/eq 6, L_000002c2018ab680, L_000002c2018f5738;
L_000002c2018ad160 .cmp/eq 6, L_000002c2018ab4a0, L_000002c2018f5780;
L_000002c2018ac8a0 .functor MUXZ 32, L_000002c2018ad020, L_000002c2018f57c8, L_000002c2018ad160, C4<>;
L_000002c2018adca0 .functor MUXZ 32, L_000002c2018ac8a0, L_000002c2018a9d80, L_000002c2018ac0e0, C4<>;
L_000002c2018ac940 .concat [ 6 26 0 0], L_000002c2018ab4a0, L_000002c2018f5810;
L_000002c2018ad200 .cmp/eq 32, L_000002c2018ac940, L_000002c2018f5858;
L_000002c2018adfc0 .cmp/eq 6, L_000002c2018ab680, L_000002c2018f58a0;
L_000002c2018ac9e0 .cmp/eq 6, L_000002c2018ab680, L_000002c2018f58e8;
L_000002c2018acc60 .cmp/eq 6, L_000002c2018ab4a0, L_000002c2018f5930;
L_000002c2018acbc0 .functor MUXZ 32, L_000002c2018ab890, v000002c2018a1880_0, L_000002c2018acc60, C4<>;
L_000002c2018ad660 .functor MUXZ 32, L_000002c2018acbc0, L_000002c2018ac070, L_000002c2018abba0, C4<>;
L_000002c2018ae100 .part v000002c2018a0f20_0, 0, 8;
S_000002c201889dd0 .scope module, "ALUMux" "mux2x1" 3 86, 5 1 0, S_000002c201889c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002c201865b50 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002c2018abac0 .functor NOT 1, v000002c20187a890_0, C4<0>, C4<0>, C4<0>;
v000002c20187b150_0 .net *"_ivl_0", 0 0, L_000002c2018abac0;  1 drivers
v000002c20187ac50_0 .net "in1", 31 0, L_000002c2018ac070;  alias, 1 drivers
v000002c20187a610_0 .net "in2", 31 0, L_000002c2018adca0;  alias, 1 drivers
v000002c20187b010_0 .net "out", 31 0, L_000002c2018ad5c0;  alias, 1 drivers
v000002c20187b0b0_0 .net "s", 0 0, v000002c20187a890_0;  alias, 1 drivers
L_000002c2018ad5c0 .functor MUXZ 32, L_000002c2018adca0, L_000002c2018ac070, L_000002c2018abac0, C4<>;
S_000002c201811620 .scope module, "CU" "controlUnit" 3 70, 6 1 0, S_000002c201889c40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002c2018f2010 .param/l "RType" 0 4 9, C4<000000>;
P_000002c2018f2048 .param/l "add" 0 4 12, C4<100000>;
P_000002c2018f2080 .param/l "addi" 0 4 15, C4<001000>;
P_000002c2018f20b8 .param/l "addu" 0 4 12, C4<100001>;
P_000002c2018f20f0 .param/l "and_" 0 4 12, C4<100100>;
P_000002c2018f2128 .param/l "andi" 0 4 15, C4<001100>;
P_000002c2018f2160 .param/l "beq" 0 4 17, C4<000100>;
P_000002c2018f2198 .param/l "bne" 0 4 17, C4<000101>;
P_000002c2018f21d0 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_000002c2018f2208 .param/l "j" 0 4 19, C4<000010>;
P_000002c2018f2240 .param/l "jal" 0 4 19, C4<000011>;
P_000002c2018f2278 .param/l "jr" 0 4 13, C4<001000>;
P_000002c2018f22b0 .param/l "lw" 0 4 15, C4<100011>;
P_000002c2018f22e8 .param/l "nor_" 0 4 12, C4<100111>;
P_000002c2018f2320 .param/l "or_" 0 4 12, C4<100101>;
P_000002c2018f2358 .param/l "ori" 0 4 15, C4<001101>;
P_000002c2018f2390 .param/l "sgt" 0 4 13, C4<101011>;
P_000002c2018f23c8 .param/l "sll" 0 4 13, C4<000000>;
P_000002c2018f2400 .param/l "slt" 0 4 12, C4<101010>;
P_000002c2018f2438 .param/l "slti" 0 4 15, C4<101010>;
P_000002c2018f2470 .param/l "srl" 0 4 13, C4<000010>;
P_000002c2018f24a8 .param/l "sub" 0 4 12, C4<100010>;
P_000002c2018f24e0 .param/l "subu" 0 4 12, C4<100011>;
P_000002c2018f2518 .param/l "sw" 0 4 15, C4<101011>;
P_000002c2018f2550 .param/l "xor_" 0 4 12, C4<100110>;
P_000002c2018f2588 .param/l "xori" 0 4 15, C4<001110>;
v000002c20187b290_0 .var "ALUOp", 3 0;
v000002c20187a890_0 .var "ALUSrc", 0 0;
v000002c20187acf0_0 .var "MemReadEn", 0 0;
v000002c20187a6b0_0 .var "MemWriteEn", 0 0;
v000002c201879b70_0 .var "MemtoReg", 0 0;
v000002c20187ae30_0 .var "RegDst", 0 0;
v000002c201879c10_0 .var "RegWriteEn", 0 0;
v000002c20187a930_0 .net "funct", 5 0, L_000002c2018ab680;  alias, 1 drivers
v000002c20187a430_0 .var "hlt", 0 0;
v000002c201879cb0_0 .net "opcode", 5 0, L_000002c2018ab4a0;  alias, 1 drivers
v000002c20187b3d0_0 .net "rst", 0 0, v000002c2018aae60_0;  alias, 1 drivers
E_000002c201866150 .event anyedge, v000002c20187b3d0_0, v000002c201879cb0_0, v000002c20187a930_0;
S_000002c201811870 .scope module, "InstMem" "IM" 3 66, 7 2 0, S_000002c201889c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_000002c2018ac3f0 .functor BUFZ 32, L_000002c2018aa8c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002c20187a750 .array "InstMem", 0 1023, 31 0;
v000002c20187b510_0 .net *"_ivl_0", 31 0, L_000002c2018aa8c0;  1 drivers
v000002c20187b330_0 .net *"_ivl_3", 9 0, L_000002c2018ab2c0;  1 drivers
v000002c20187b5b0_0 .net *"_ivl_4", 11 0, L_000002c2018ab040;  1 drivers
L_000002c2018f5420 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002c20187a390_0 .net *"_ivl_7", 1 0, L_000002c2018f5420;  1 drivers
v000002c20187a9d0_0 .net "address", 31 0, v000002c2018a1880_0;  alias, 1 drivers
v000002c20187b650_0 .net "q", 31 0, L_000002c2018ac3f0;  alias, 1 drivers
L_000002c2018aa8c0 .array/port v000002c20187a750, L_000002c2018ab040;
L_000002c2018ab2c0 .part v000002c2018a1880_0, 0, 10;
L_000002c2018ab040 .concat [ 10 2 0 0], L_000002c2018ab2c0, L_000002c2018f5420;
S_000002c20182b270 .scope module, "PCMux" "mux2x1" 3 62, 5 1 0, S_000002c201889c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002c2018660d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002c2018abcf0 .functor NOT 1, v000002c2018a08e0_0, C4<0>, C4<0>, C4<0>;
v000002c2018798f0_0 .net *"_ivl_0", 0 0, L_000002c2018abcf0;  1 drivers
v000002c201879990_0 .net "in1", 31 0, L_000002c2018ab180;  alias, 1 drivers
v000002c201879d50_0 .net "in2", 31 0, L_000002c2018a9a60;  alias, 1 drivers
v000002c201879df0_0 .net "out", 31 0, L_000002c2018aa820;  alias, 1 drivers
v000002c201879f30_0 .net "s", 0 0, v000002c2018a08e0_0;  alias, 1 drivers
L_000002c2018aa820 .functor MUXZ 32, L_000002c2018a9a60, L_000002c2018ab180, L_000002c2018abcf0, C4<>;
S_000002c20182b400 .scope module, "RF" "registerFile" 3 76, 8 1 0, S_000002c201889c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000002c2018ab890 .functor BUFZ 32, L_000002c2018aa000, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002c2018ac070 .functor BUFZ 32, L_000002c2018a9920, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002c2018a1e20_1 .array/port v000002c2018a1e20, 1;
L_000002c2018abc80 .functor BUFZ 32, v000002c2018a1e20_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002c2018a1e20_2 .array/port v000002c2018a1e20, 2;
L_000002c2018ac540 .functor BUFZ 32, v000002c2018a1e20_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002c2018a1e20_3 .array/port v000002c2018a1e20, 3;
L_000002c2018ac5b0 .functor BUFZ 32, v000002c2018a1e20_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002c2018a1e20_4 .array/port v000002c2018a1e20, 4;
L_000002c2018ac620 .functor BUFZ 32, v000002c2018a1e20_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002c2018a1e20_5 .array/port v000002c2018a1e20, 5;
L_000002c2018ab970 .functor BUFZ 32, v000002c2018a1e20_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002c2018a1e20_6 .array/port v000002c2018a1e20, 6;
L_000002c2018ac1c0 .functor BUFZ 32, v000002c2018a1e20_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002c20187ab10_0 .net *"_ivl_0", 31 0, L_000002c2018aa000;  1 drivers
v000002c20187a1b0_0 .net *"_ivl_10", 6 0, L_000002c2018a9880;  1 drivers
L_000002c2018f54f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002c20187abb0_0 .net *"_ivl_13", 1 0, L_000002c2018f54f8;  1 drivers
v000002c2018589c0_0 .net *"_ivl_2", 6 0, L_000002c2018ab720;  1 drivers
L_000002c2018f54b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002c201859820_0 .net *"_ivl_5", 1 0, L_000002c2018f54b0;  1 drivers
v000002c2018a0020_0 .net *"_ivl_8", 31 0, L_000002c2018a9920;  1 drivers
v000002c2018a1d80_0 .net "clk", 0 0, L_000002c2018abdd0;  alias, 1 drivers
v000002c2018a0480_0 .var/i "i", 31 0;
v000002c2018a0660_0 .net "readData1", 31 0, L_000002c2018ab890;  alias, 1 drivers
v000002c2018a1380_0 .net "readData2", 31 0, L_000002c2018ac070;  alias, 1 drivers
v000002c2018a1ce0_0 .net "readRegister1", 4 0, L_000002c2018aac80;  alias, 1 drivers
v000002c2018a0700_0 .net "readRegister2", 4 0, L_000002c2018aa280;  alias, 1 drivers
v000002c2018a1e20 .array "registers", 31 0, 31 0;
v000002c2018a12e0_0 .net "regs0", 31 0, L_000002c2018abc80;  alias, 1 drivers
v000002c2018a1c40_0 .net "regs1", 31 0, L_000002c2018ac540;  alias, 1 drivers
v000002c2018a16a0_0 .net "regs2", 31 0, L_000002c2018ac5b0;  alias, 1 drivers
v000002c2018a1ec0_0 .net "regs3", 31 0, L_000002c2018ac620;  alias, 1 drivers
v000002c2018a0c00_0 .net "regs4", 31 0, L_000002c2018ab970;  alias, 1 drivers
v000002c2018a0de0_0 .net "regs5", 31 0, L_000002c2018ac1c0;  alias, 1 drivers
v000002c2018a05c0_0 .net "rst", 0 0, v000002c2018aae60_0;  alias, 1 drivers
v000002c2018a00c0_0 .net "we", 0 0, v000002c201879c10_0;  alias, 1 drivers
v000002c2018a1740_0 .net "writeData", 31 0, L_000002c2018aca80;  alias, 1 drivers
v000002c2018a0e80_0 .net "writeRegister", 4 0, L_000002c2018a99c0;  alias, 1 drivers
E_000002c201865a50/0 .event negedge, v000002c20187b3d0_0;
E_000002c201865a50/1 .event posedge, v000002c2018a1d80_0;
E_000002c201865a50 .event/or E_000002c201865a50/0, E_000002c201865a50/1;
L_000002c2018aa000 .array/port v000002c2018a1e20, L_000002c2018ab720;
L_000002c2018ab720 .concat [ 5 2 0 0], L_000002c2018aac80, L_000002c2018f54b0;
L_000002c2018a9920 .array/port v000002c2018a1e20, L_000002c2018a9880;
L_000002c2018a9880 .concat [ 5 2 0 0], L_000002c2018aa280, L_000002c2018f54f8;
S_000002c2018100e0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000002c20182b400;
 .timescale 0 0;
v000002c201879fd0_0 .var/i "i", 31 0;
S_000002c201810270 .scope module, "RFMux" "mux2x1" 3 74, 5 1 0, S_000002c201889c40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002c201866650 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002c2018ac000 .functor NOT 1, v000002c20187ae30_0, C4<0>, C4<0>, C4<0>;
v000002c2018a1b00_0 .net *"_ivl_0", 0 0, L_000002c2018ac000;  1 drivers
v000002c2018a0ca0_0 .net "in1", 4 0, L_000002c2018aa280;  alias, 1 drivers
v000002c2018a0160_0 .net "in2", 4 0, L_000002c2018a9ce0;  alias, 1 drivers
v000002c2018a07a0_0 .net "out", 4 0, L_000002c2018a99c0;  alias, 1 drivers
v000002c2018a0840_0 .net "s", 0 0, v000002c20187ae30_0;  alias, 1 drivers
L_000002c2018a99c0 .functor MUXZ 5, L_000002c2018a9ce0, L_000002c2018aa280, L_000002c2018ac000, C4<>;
S_000002c2017f9800 .scope module, "WBMux" "mux2x1" 3 97, 5 1 0, S_000002c201889c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002c201866450 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002c2018abd60 .functor NOT 1, v000002c201879b70_0, C4<0>, C4<0>, C4<0>;
v000002c2018a0200_0 .net *"_ivl_0", 0 0, L_000002c2018abd60;  1 drivers
v000002c2018a1a60_0 .net "in1", 31 0, v000002c2018a0f20_0;  alias, 1 drivers
v000002c2018a1920_0 .net "in2", 31 0, v000002c2018a1420_0;  alias, 1 drivers
v000002c2018a03e0_0 .net "out", 31 0, L_000002c2018aca80;  alias, 1 drivers
v000002c2018a02a0_0 .net "s", 0 0, v000002c201879b70_0;  alias, 1 drivers
L_000002c2018aca80 .functor MUXZ 32, v000002c2018a1420_0, v000002c2018a0f20_0, L_000002c2018abd60, C4<>;
S_000002c2017f9990 .scope module, "alu" "ALU" 3 91, 9 1 0, S_000002c201889c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002c201843930 .param/l "ADD" 0 9 12, C4<0000>;
P_000002c201843968 .param/l "AND" 0 9 12, C4<0010>;
P_000002c2018439a0 .param/l "NOR" 0 9 12, C4<0101>;
P_000002c2018439d8 .param/l "OR" 0 9 12, C4<0011>;
P_000002c201843a10 .param/l "SGT" 0 9 12, C4<0111>;
P_000002c201843a48 .param/l "SLL" 0 9 12, C4<1000>;
P_000002c201843a80 .param/l "SLT" 0 9 12, C4<0110>;
P_000002c201843ab8 .param/l "SRL" 0 9 12, C4<1001>;
P_000002c201843af0 .param/l "SUB" 0 9 12, C4<0001>;
P_000002c201843b28 .param/l "XOR" 0 9 12, C4<0100>;
P_000002c201843b60 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002c201843b98 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002c2018f5978 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c2018a0340_0 .net/2u *"_ivl_0", 31 0, L_000002c2018f5978;  1 drivers
v000002c2018a14c0_0 .net "opSel", 3 0, v000002c20187b290_0;  alias, 1 drivers
v000002c2018a0d40_0 .net "operand1", 31 0, L_000002c2018ad660;  alias, 1 drivers
v000002c2018a19c0_0 .net "operand2", 31 0, L_000002c2018ad5c0;  alias, 1 drivers
v000002c2018a0f20_0 .var "result", 31 0;
v000002c2018a0520_0 .net "zero", 0 0, L_000002c2018ae4c0;  alias, 1 drivers
E_000002c201865dd0 .event anyedge, v000002c20187b290_0, v000002c2018a0d40_0, v000002c20187b010_0;
L_000002c2018ae4c0 .cmp/eq 32, v000002c2018a0f20_0, L_000002c2018f5978;
S_000002c201843be0 .scope module, "branchcontroller" "BranchController" 3 53, 10 1 0, S_000002c201889c40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000002c2018f45e0 .param/l "RType" 0 4 9, C4<000000>;
P_000002c2018f4618 .param/l "add" 0 4 12, C4<100000>;
P_000002c2018f4650 .param/l "addi" 0 4 15, C4<001000>;
P_000002c2018f4688 .param/l "addu" 0 4 12, C4<100001>;
P_000002c2018f46c0 .param/l "and_" 0 4 12, C4<100100>;
P_000002c2018f46f8 .param/l "andi" 0 4 15, C4<001100>;
P_000002c2018f4730 .param/l "beq" 0 4 17, C4<000100>;
P_000002c2018f4768 .param/l "bne" 0 4 17, C4<000101>;
P_000002c2018f47a0 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_000002c2018f47d8 .param/l "j" 0 4 19, C4<000010>;
P_000002c2018f4810 .param/l "jal" 0 4 19, C4<000011>;
P_000002c2018f4848 .param/l "jr" 0 4 13, C4<001000>;
P_000002c2018f4880 .param/l "lw" 0 4 15, C4<100011>;
P_000002c2018f48b8 .param/l "nor_" 0 4 12, C4<100111>;
P_000002c2018f48f0 .param/l "or_" 0 4 12, C4<100101>;
P_000002c2018f4928 .param/l "ori" 0 4 15, C4<001101>;
P_000002c2018f4960 .param/l "sgt" 0 4 13, C4<101011>;
P_000002c2018f4998 .param/l "sll" 0 4 13, C4<000000>;
P_000002c2018f49d0 .param/l "slt" 0 4 12, C4<101010>;
P_000002c2018f4a08 .param/l "slti" 0 4 15, C4<101010>;
P_000002c2018f4a40 .param/l "srl" 0 4 13, C4<000010>;
P_000002c2018f4a78 .param/l "sub" 0 4 12, C4<100010>;
P_000002c2018f4ab0 .param/l "subu" 0 4 12, C4<100011>;
P_000002c2018f4ae8 .param/l "sw" 0 4 15, C4<101011>;
P_000002c2018f4b20 .param/l "xor_" 0 4 12, C4<100110>;
P_000002c2018f4b58 .param/l "xori" 0 4 15, C4<001110>;
v000002c2018a08e0_0 .var "PCsrc", 0 0;
v000002c2018a0980_0 .net "funct", 5 0, L_000002c2018ab680;  alias, 1 drivers
v000002c2018a0b60_0 .net "opcode", 5 0, L_000002c2018ab4a0;  alias, 1 drivers
v000002c2018a0a20_0 .net "operand1", 31 0, L_000002c2018ab890;  alias, 1 drivers
v000002c2018a0ac0_0 .net "operand2", 31 0, L_000002c2018ad5c0;  alias, 1 drivers
v000002c2018a0fc0_0 .net "rst", 0 0, v000002c2018aae60_0;  alias, 1 drivers
E_000002c201865cd0/0 .event anyedge, v000002c20187b3d0_0, v000002c201879cb0_0, v000002c2018a0660_0, v000002c20187b010_0;
E_000002c201865cd0/1 .event anyedge, v000002c20187a930_0;
E_000002c201865cd0 .event/or E_000002c201865cd0/0, E_000002c201865cd0/1;
S_000002c2018f4ba0 .scope module, "dataMem" "DM" 3 95, 11 2 0, S_000002c201889c40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002c2018a1060_0 .net "address", 7 0, L_000002c2018ae100;  1 drivers
v000002c2018a1ba0_0 .net "clock", 0 0, L_000002c2018abdd0;  alias, 1 drivers
v000002c2018a1100_0 .net "data", 31 0, L_000002c2018ac070;  alias, 1 drivers
v000002c2018a11a0 .array "data_mem", 0 1023, 31 0;
v000002c2018a1240_0 .var/i "i", 31 0;
v000002c2018a1420_0 .var "q", 31 0;
v000002c2018a1560_0 .net "rden", 0 0, v000002c20187acf0_0;  alias, 1 drivers
v000002c2018a1600_0 .net "wren", 0 0, v000002c20187a6b0_0;  alias, 1 drivers
E_000002c201865b90 .event negedge, v000002c2018a1d80_0;
S_000002c2018f4d30 .scope module, "pc" "programCounter" 3 63, 12 1 0, S_000002c201889c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002c2018661d0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002c2018a17e0_0 .net "PCin", 31 0, L_000002c2018aa820;  alias, 1 drivers
v000002c2018a1880_0 .var "PCout", 31 0;
v000002c2018a3570_0 .net "clk", 0 0, L_000002c2018abdd0;  alias, 1 drivers
v000002c2018a3cf0_0 .net "rst", 0 0, v000002c2018aae60_0;  alias, 1 drivers
    .scope S_000002c201843be0;
T_0 ;
    %wait E_000002c201865cd0;
    %load/vec4 v000002c2018a0fc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c2018a08e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002c2018a0b60_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000002c2018a0a20_0;
    %load/vec4 v000002c2018a0ac0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000002c2018a0b60_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.9, 4;
    %load/vec4 v000002c2018a0a20_0;
    %load/vec4 v000002c2018a0ac0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000002c2018a0b60_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.6;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000002c2018a0b60_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000002c2018a0b60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000002c2018a0980_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.4;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c2018a08e0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c2018a08e0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002c2018f4d30;
T_1 ;
    %wait E_000002c201865a50;
    %load/vec4 v000002c2018a3cf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002c2018a1880_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002c2018a17e0_0;
    %assign/vec4 v000002c2018a1880_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002c201811870;
T_2 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c20187a750, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c20187a750, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c20187a750, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c20187a750, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c20187a750, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c20187a750, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c20187a750, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c20187a750, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c20187a750, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c20187a750, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c20187a750, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c20187a750, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c20187a750, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c20187a750, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c20187a750, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c20187a750, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002c201811620;
T_3 ;
    %wait E_000002c201866150;
    %load/vec4 v000002c20187b3d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002c20187a430_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002c20187b290_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002c20187a890_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002c201879c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002c20187a6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002c201879b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002c20187acf0_0, 0;
    %assign/vec4 v000002c20187ae30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002c20187a430_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002c20187b290_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002c20187a890_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002c201879c10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002c20187a6b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002c201879b70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002c20187acf0_0, 0, 1;
    %store/vec4 v000002c20187ae30_0, 0, 1;
    %load/vec4 v000002c201879cb0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %jmp T_3.15;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c20187a430_0, 0;
    %jmp T_3.15;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c20187ae30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c201879c10_0, 0;
    %load/vec4 v000002c20187a930_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %jmp T_3.30;
T_3.16 ;
    %jmp T_3.30;
T_3.17 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002c20187b290_0, 0;
    %jmp T_3.30;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002c20187b290_0, 0;
    %jmp T_3.30;
T_3.19 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002c20187b290_0, 0;
    %jmp T_3.30;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002c20187b290_0, 0;
    %jmp T_3.30;
T_3.21 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002c20187b290_0, 0;
    %jmp T_3.30;
T_3.22 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002c20187b290_0, 0;
    %jmp T_3.30;
T_3.23 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002c20187b290_0, 0;
    %jmp T_3.30;
T_3.24 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002c20187b290_0, 0;
    %jmp T_3.30;
T_3.25 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002c20187b290_0, 0;
    %jmp T_3.30;
T_3.26 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002c20187b290_0, 0;
    %jmp T_3.30;
T_3.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c20187a890_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002c20187b290_0, 0;
    %jmp T_3.30;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c20187a890_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002c20187b290_0, 0;
    %jmp T_3.30;
T_3.29 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002c20187b290_0, 0;
    %jmp T_3.30;
T_3.30 ;
    %pop/vec4 1;
    %jmp T_3.15;
T_3.4 ;
    %jmp T_3.15;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c201879c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c20187ae30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c20187a890_0, 0;
    %jmp T_3.15;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c201879c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c20187ae30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c20187a890_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002c20187b290_0, 0;
    %jmp T_3.15;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c201879c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c20187a890_0, 0;
    %jmp T_3.15;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002c20187b290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c201879c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c20187a890_0, 0;
    %jmp T_3.15;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002c20187b290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c201879c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c20187a890_0, 0;
    %jmp T_3.15;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002c20187b290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c201879c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c20187a890_0, 0;
    %jmp T_3.15;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c20187acf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c201879c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c20187a890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c201879b70_0, 0;
    %jmp T_3.15;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c20187a6b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c20187a890_0, 0;
    %jmp T_3.15;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002c20187b290_0, 0;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002c20182b400;
T_4 ;
    %wait E_000002c201865a50;
    %fork t_1, S_000002c2018100e0;
    %jmp t_0;
    .scope S_000002c2018100e0;
t_1 ;
    %load/vec4 v000002c2018a05c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c201879fd0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002c201879fd0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002c201879fd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c2018a1e20, 0, 4;
    %load/vec4 v000002c201879fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c201879fd0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002c2018a00c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002c2018a1740_0;
    %load/vec4 v000002c2018a0e80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c2018a1e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c2018a1e20, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002c20182b400;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002c20182b400;
T_5 ;
    %delay 2004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c2018a0480_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002c2018a0480_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %ix/getv/s 4, v000002c2018a0480_0;
    %load/vec4a v000002c2018a1e20, 4;
    %ix/getv/s 4, v000002c2018a0480_0;
    %load/vec4a v000002c2018a1e20, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", v000002c2018a0480_0, S<1,vec4,s32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v000002c2018a0480_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c2018a0480_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002c2017f9990;
T_6 ;
    %wait E_000002c201865dd0;
    %load/vec4 v000002c2018a14c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002c2018a0f20_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002c2018a0d40_0;
    %load/vec4 v000002c2018a19c0_0;
    %add;
    %assign/vec4 v000002c2018a0f20_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002c2018a0d40_0;
    %load/vec4 v000002c2018a19c0_0;
    %sub;
    %assign/vec4 v000002c2018a0f20_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002c2018a0d40_0;
    %load/vec4 v000002c2018a19c0_0;
    %and;
    %assign/vec4 v000002c2018a0f20_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002c2018a0d40_0;
    %load/vec4 v000002c2018a19c0_0;
    %or;
    %assign/vec4 v000002c2018a0f20_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002c2018a0d40_0;
    %load/vec4 v000002c2018a19c0_0;
    %xor;
    %assign/vec4 v000002c2018a0f20_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002c2018a0d40_0;
    %load/vec4 v000002c2018a19c0_0;
    %or;
    %inv;
    %assign/vec4 v000002c2018a0f20_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002c2018a0d40_0;
    %load/vec4 v000002c2018a19c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002c2018a0f20_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002c2018a19c0_0;
    %load/vec4 v000002c2018a0d40_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002c2018a0f20_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002c2018a0d40_0;
    %ix/getv 4, v000002c2018a19c0_0;
    %shiftl 4;
    %assign/vec4 v000002c2018a0f20_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002c2018a0d40_0;
    %ix/getv 4, v000002c2018a19c0_0;
    %shiftr 4;
    %assign/vec4 v000002c2018a0f20_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002c2018f4ba0;
T_7 ;
    %wait E_000002c201865b90;
    %load/vec4 v000002c2018a1560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002c2018a1060_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002c2018a11a0, 4;
    %assign/vec4 v000002c2018a1420_0, 0;
T_7.0 ;
    %load/vec4 v000002c2018a1600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002c2018a1100_0;
    %load/vec4 v000002c2018a1060_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c2018a11a0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002c2018f4ba0;
T_8 ;
    %delay 2004, 0;
    %vpi_call 11 25 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c2018a1240_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002c2018a1240_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %ix/getv/s 4, v000002c2018a1240_0;
    %load/vec4a v000002c2018a11a0, 4;
    %vpi_call 11 27 "$display", "Mem[%d] = %d", &PV<v000002c2018a1240_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002c2018a1240_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c2018a1240_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000002c201889c40;
T_9 ;
    %wait E_000002c201865a50;
    %load/vec4 v000002c2018a86e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002c2018a7ce0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002c2018a7ce0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002c2018a7ce0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002c2018858f0;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c2018a7880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c2018aae60_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_000002c2018858f0;
T_11 ;
    %delay 1, 0;
    %load/vec4 v000002c2018a7880_0;
    %inv;
    %assign/vec4 v000002c2018a7880_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_000002c2018858f0;
T_12 ;
    %vpi_call 2 41 "$dumpfile", "./SimpleDataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c2018aae60_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c2018aae60_0, 0, 1;
    %delay 2001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v000002c2018a7600_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.v";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
