<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln12_fu_215_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:12" VARIABLE="icmp_ln12" MODULE="seidel_Pipeline_VITIS_LOOP_12_3" LOOP="VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_2_fu_225_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13" VARIABLE="add_ln13_2" MODULE="seidel_Pipeline_VITIS_LOOP_12_3" LOOP="VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_3_fu_251_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13" VARIABLE="add_ln13_3" MODULE="seidel_Pipeline_VITIS_LOOP_12_3" LOOP="VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_4_fu_255_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13" VARIABLE="add_ln13_4" MODULE="seidel_Pipeline_VITIS_LOOP_12_3" LOOP="VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_231_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13" VARIABLE="add_ln13" MODULE="seidel_Pipeline_VITIS_LOOP_12_3" LOOP="VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_5_fu_241_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13" VARIABLE="add_ln13_5" MODULE="seidel_Pipeline_VITIS_LOOP_12_3" LOOP="VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_6_fu_263_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13" VARIABLE="add_ln13_6" MODULE="seidel_Pipeline_VITIS_LOOP_12_3" LOOP="VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="addr_cmp_fu_267_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13" VARIABLE="addr_cmp" MODULE="seidel_Pipeline_VITIS_LOOP_12_3" LOOP="VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="reuse_select_fu_324_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13" VARIABLE="reuse_select" MODULE="seidel_Pipeline_VITIS_LOOP_12_3" LOOP="VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U1" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13" VARIABLE="add" MODULE="seidel_Pipeline_VITIS_LOOP_12_3" LOOP="VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_1_fu_273_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13" VARIABLE="add_ln13_1" MODULE="seidel_Pipeline_VITIS_LOOP_12_3" LOOP="VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_7_fu_282_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13" VARIABLE="add_ln13_7" MODULE="seidel_Pipeline_VITIS_LOOP_12_3" LOOP="VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_8_fu_287_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13" VARIABLE="add_ln13_8" MODULE="seidel_Pipeline_VITIS_LOOP_12_3" LOOP="VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_9_fu_292_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13" VARIABLE="add_ln13_9" MODULE="seidel_Pipeline_VITIS_LOOP_12_3" LOOP="VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U1" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13" VARIABLE="add1" MODULE="seidel_Pipeline_VITIS_LOOP_12_3" LOOP="VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U1" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13" VARIABLE="add2" MODULE="seidel_Pipeline_VITIS_LOOP_12_3" LOOP="VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U1" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13" VARIABLE="add3" MODULE="seidel_Pipeline_VITIS_LOOP_12_3" LOOP="VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U1" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13" VARIABLE="add4" MODULE="seidel_Pipeline_VITIS_LOOP_12_3" LOOP="VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="addr_cmp16_fu_313_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13" VARIABLE="addr_cmp16" MODULE="seidel_Pipeline_VITIS_LOOP_12_3" LOOP="VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="reuse_select17_fu_353_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13" VARIABLE="reuse_select17" MODULE="seidel_Pipeline_VITIS_LOOP_12_3" LOOP="VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U1" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13" VARIABLE="add5" MODULE="seidel_Pipeline_VITIS_LOOP_12_3" LOOP="VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U1" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13" VARIABLE="add6" MODULE="seidel_Pipeline_VITIS_LOOP_12_3" LOOP="VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U1" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13" VARIABLE="add7" MODULE="seidel_Pipeline_VITIS_LOOP_12_3" LOOP="VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ddiv" ID="" IMPL="fabric" LATENCY="21" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13" VARIABLE="div" MODULE="seidel_Pipeline_VITIS_LOOP_12_3" LOOP="VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln8_fu_104_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:8" VARIABLE="icmp_ln8" MODULE="seidel" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln8_fu_110_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:8" VARIABLE="add_ln8" MODULE="seidel" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln10_fu_119_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:10" VARIABLE="icmp_ln10" MODULE="seidel" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln4_fu_125_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:4" VARIABLE="select_ln4" MODULE="seidel" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_10_fu_153_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:4" VARIABLE="empty_10" MODULE="seidel" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_11_fu_168_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:4" VARIABLE="empty_11" MODULE="seidel" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln13_fu_193_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13" VARIABLE="sub_ln13" MODULE="seidel" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next16_fu_200_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:4" VARIABLE="indvars_iv_next16" MODULE="seidel" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln13_1_fu_225_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13" VARIABLE="sub_ln13_1" MODULE="seidel" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
