C:\Users\Sebastian\Microchip\Libero\SynplifyPro\bin64\c_hdl.exe  -osyn  C:\Users\Sebastian\DigitaleSysteme\FPGA\Aufgabe1\synthesis\synwork\aufgabe1_comp.srs  -top  work.aufgabe1  -hdllog  C:\Users\Sebastian\DigitaleSysteme\FPGA\Aufgabe1\synthesis\synlog\aufgabe1_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -vhdl  -prodtype  synplify_pro   -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram  -actel -work_is_curlib 1  -encrypt  -pro  -dmgen  C:\Users\Sebastian\DigitaleSysteme\FPGA\Aufgabe1\synthesis\dm  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -vhdl2008 -work_is_curlib 1  -ignore_undefined_lib  -lib work C:\Users\Sebastian\DigitaleSysteme\FPGA\src\hex4x7seg.vhd -lib work C:\Users\Sebastian\DigitaleSysteme\FPGA\src\aufgabe1.vhd  -jobname  "compiler" 
relcom:..\..\..\..\..\Microchip\Libero\SynplifyPro\bin64\c_hdl.exe -osyn ..\synwork\aufgabe1_comp.srs -top work.aufgabe1 -hdllog ..\synlog\aufgabe1_compiler.srr -encrypt -mp 4 -verification_mode 0 -vhdl -prodtype synplify_pro -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram -actel -work_is_curlib 1 -encrypt -pro -dmgen ..\dm -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm -vhdl2008 -work_is_curlib 1 -ignore_undefined_lib -lib work ..\..\..\src\hex4x7seg.vhd -lib work ..\..\..\src\aufgabe1.vhd -jobname "compiler"
rc:0 success:1 runtime:2
file:..\synwork\aufgabe1_comp.srs|io:o|time:1732704150|size:3828|exec:0|csum:
file:..\synlog\aufgabe1_compiler.srr|io:o|time:1732704150|size:5060|exec:0|csum:
file:..\..\..\src\hex4x7seg.vhd|io:i|time:1732704107|size:3511|exec:0|csum:02ED385C56D28AB0042E06B456707EE8
file:..\..\..\src\aufgabe1.vhd|io:i|time:1732701128|size:2060|exec:0|csum:1410CC74F19A52036175628D4A3401C4
file:..\..\..\..\..\microchip\libero\synplifypro\bin64\c_hdl.exe|io:i|time:1704384984|size:7448576|exec:1|csum:76E3C5E55C912E189842A3CDFCBC6254
