<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>octeontx_io.h source code [linux-4.18.y/drivers/net/octeontx/base/octeontx_io.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.18.y/drivers/net/octeontx/base/octeontx_io.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>linux-4.18.y</a>/<a href='../../..'>drivers</a>/<a href='../..'>net</a>/<a href='..'>octeontx</a>/<a href='./'>base</a>/<a href='octeontx_io.h.html'>octeontx_io.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: BSD-3-Clause</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright(c) 2017 Cavium, Inc</i></td></tr>
<tr><th id="3">3</th><td><i> */</i></td></tr>
<tr><th id="4">4</th><td></td></tr>
<tr><th id="5">5</th><td><u>#<span data-ppcond="5">ifndef</span> <span class="macro" data-ref="_M/__OCTEONTX_IO_H__">__OCTEONTX_IO_H__</span></u></td></tr>
<tr><th id="6">6</th><td><u>#define <dfn class="macro" id="_M/__OCTEONTX_IO_H__" data-ref="_M/__OCTEONTX_IO_H__">__OCTEONTX_IO_H__</dfn></u></td></tr>
<tr><th id="7">7</th><td></td></tr>
<tr><th id="8">8</th><td><u>#include &lt;stddef.h&gt;</u></td></tr>
<tr><th id="9">9</th><td><u>#include &lt;stdint.h&gt;</u></td></tr>
<tr><th id="10">10</th><td></td></tr>
<tr><th id="11">11</th><td><u>#include <a href="../../../../lib/librte_eal/common/include/arch/x86/rte_io.h.html">&lt;rte_io.h&gt;</a></u></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><i>/* In Cavium OcteonTX SoC, all accesses to the device registers are</i></td></tr>
<tr><th id="14">14</th><td><i> * implicitly strongly ordered. So, The relaxed version of IO operation is</i></td></tr>
<tr><th id="15">15</th><td><i> * safe to use with out any IO memory barriers.</i></td></tr>
<tr><th id="16">16</th><td><i> */</i></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/octeontx_read64" data-ref="_M/octeontx_read64">octeontx_read64</dfn> rte_read64_relaxed</u></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/octeontx_write64" data-ref="_M/octeontx_write64">octeontx_write64</dfn> rte_write64_relaxed</u></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><i>/* ARM64 specific functions */</i></td></tr>
<tr><th id="21">21</th><td><u>#<span data-ppcond="21">if</span> defined(<span class="macro" data-ref="_M/RTE_ARCH_ARM64">RTE_ARCH_ARM64</span>)</u></td></tr>
<tr><th id="22">22</th><td><u>#define octeontx_prefetch_store_keep(_ptr) ({\</u></td></tr>
<tr><th id="23">23</th><td><u>	asm volatile("prfm pstl1keep, %a0\n" : : "p" (_ptr)); })</u></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><u>#define octeontx_load_pair(val0, val1, addr) ({		\</u></td></tr>
<tr><th id="26">26</th><td><u>			asm volatile(			\</u></td></tr>
<tr><th id="27">27</th><td><u>			"ldp %x[x0], %x[x1], [%x[p1]]"	\</u></td></tr>
<tr><th id="28">28</th><td><u>			:[x0]"=r"(val0), [x1]"=r"(val1) \</u></td></tr>
<tr><th id="29">29</th><td><u>			:[p1]"r"(addr)			\</u></td></tr>
<tr><th id="30">30</th><td><u>			); })</u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#define octeontx_store_pair(val0, val1, addr) ({		\</u></td></tr>
<tr><th id="33">33</th><td><u>			asm volatile(			\</u></td></tr>
<tr><th id="34">34</th><td><u>			"stp %x[x0], %x[x1], [%x[p1]]"	\</u></td></tr>
<tr><th id="35">35</th><td><u>			::[x0]"r"(val0), [x1]"r"(val1), [p1]"r"(addr) \</u></td></tr>
<tr><th id="36">36</th><td><u>			); })</u></td></tr>
<tr><th id="37">37</th><td><u>#<span data-ppcond="21">else</span> /* Un optimized functions for building on non arm64 arch */</u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/octeontx_prefetch_store_keep" data-ref="_M/octeontx_prefetch_store_keep">octeontx_prefetch_store_keep</dfn>(_ptr) do {} while (0)</u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/octeontx_load_pair" data-ref="_M/octeontx_load_pair">octeontx_load_pair</dfn>(val0, val1, addr)		\</u></td></tr>
<tr><th id="42">42</th><td><u>do {							\</u></td></tr>
<tr><th id="43">43</th><td><u>	val0 = rte_read64(addr);			\</u></td></tr>
<tr><th id="44">44</th><td><u>	val1 = rte_read64(((uint8_t *)addr) + 8);	\</u></td></tr>
<tr><th id="45">45</th><td><u>} while (0)</u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/octeontx_store_pair" data-ref="_M/octeontx_store_pair">octeontx_store_pair</dfn>(val0, val1, addr)		\</u></td></tr>
<tr><th id="48">48</th><td><u>do {							\</u></td></tr>
<tr><th id="49">49</th><td><u>	rte_write64(val0, addr);			\</u></td></tr>
<tr><th id="50">50</th><td><u>	rte_write64(val1, (((uint8_t *)addr) + 8));	\</u></td></tr>
<tr><th id="51">51</th><td><u>} while (0)</u></td></tr>
<tr><th id="52">52</th><td><u>#<span data-ppcond="21">endif</span></u></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><u>#<span data-ppcond="54">if</span> defined(<span class="macro" data-ref="_M/RTE_ARCH_ARM64">RTE_ARCH_ARM64</span>)</u></td></tr>
<tr><th id="55">55</th><td><i class="doc">/**</i></td></tr>
<tr><th id="56">56</th><td><i class="doc"> * Perform an atomic fetch-and-add operation.</i></td></tr>
<tr><th id="57">57</th><td><i class="doc"> */</i></td></tr>
<tr><th id="58">58</th><td><em>static</em> <b>inline</b> uint64_t</td></tr>
<tr><th id="59">59</th><td>octeontx_reg_ldadd_u64(<em>void</em> *addr, int64_t off)</td></tr>
<tr><th id="60">60</th><td>{</td></tr>
<tr><th id="61">61</th><td>	uint64_t old_val;</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>	<b>__asm__</b> <em>volatile</em>(</td></tr>
<tr><th id="64">64</th><td>		<q>" .cpu		generic+lse\n"</q></td></tr>
<tr><th id="65">65</th><td>		<q>" ldadd	%1, %0, [%2]\n"</q></td></tr>
<tr><th id="66">66</th><td>		: <q>"=r"</q> (old_val) : <q>"r"</q> (off), <q>"r"</q> (addr) : <q>"memory"</q>);</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>	<b>return</b> old_val;</td></tr>
<tr><th id="69">69</th><td>}</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><i class="doc">/**</i></td></tr>
<tr><th id="72">72</th><td><i class="doc"> * Perform a LMTST operation - an atomic write of up to 128 byte to</i></td></tr>
<tr><th id="73">73</th><td><i class="doc"> * an I/O block that supports this operation type.</i></td></tr>
<tr><th id="74">74</th><td><i class="doc"> *</i></td></tr>
<tr><th id="75">75</th><td><i class="doc"> * <span class="command">@param</span> <span class="arg">lmtline_va</span> is the address where LMTLINE is mapped</i></td></tr>
<tr><th id="76">76</th><td><i class="doc"> * <span class="command">@param</span> <span class="arg">ioreg_va</span> is the virtual address of the device register</i></td></tr>
<tr><th id="77">77</th><td><i class="doc"> * <span class="command">@param</span> <span class="arg">cmdbuf</span> is the array of peripheral commands to execute</i></td></tr>
<tr><th id="78">78</th><td><i class="doc"> * <span class="command">@param</span> <span class="arg">cmdsize</span> is the number of 64-bit words in 'cmdbuf'</i></td></tr>
<tr><th id="79">79</th><td><i class="doc"> *</i></td></tr>
<tr><th id="80">80</th><td><i class="doc"> * <span class="command">@return</span> N/A</i></td></tr>
<tr><th id="81">81</th><td><i class="doc"> */</i></td></tr>
<tr><th id="82">82</th><td><em>static</em> <b>inline</b> <em>void</em></td></tr>
<tr><th id="83">83</th><td>octeontx_reg_lmtst(<em>void</em> *lmtline_va, <em>void</em> *ioreg_va, <em>const</em> uint64_t cmdbuf[],</td></tr>
<tr><th id="84">84</th><td>		   uint64_t cmdsize)</td></tr>
<tr><th id="85">85</th><td>{</td></tr>
<tr><th id="86">86</th><td>	uint64_t result;</td></tr>
<tr><th id="87">87</th><td>	uint64_t word_count;</td></tr>
<tr><th id="88">88</th><td>	uint64_t *lmtline = lmtline_va;</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>	word_count = cmdsize;</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>	<b>do</b> {</td></tr>
<tr><th id="93">93</th><td>		<i>/* Copy commands to LMTLINE */</i></td></tr>
<tr><th id="94">94</th><td>		<b>for</b> (result = <var>0</var>; result &lt; word_count; result += <var>2</var>) {</td></tr>
<tr><th id="95">95</th><td>			lmtline[result + <var>0</var>] = cmdbuf[result + <var>0</var>];</td></tr>
<tr><th id="96">96</th><td>			lmtline[result + <var>1</var>] = cmdbuf[result + <var>1</var>];</td></tr>
<tr><th id="97">97</th><td>		}</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>		<i>/* LDEOR initiates atomic transfer to I/O device */</i></td></tr>
<tr><th id="100">100</th><td>		<b>__asm__</b> <em>volatile</em>(</td></tr>
<tr><th id="101">101</th><td>			<q>" .cpu		generic+lse\n"</q></td></tr>
<tr><th id="102">102</th><td>			<q>" ldeor	xzr, %0, [%1]\n"</q></td></tr>
<tr><th id="103">103</th><td>			: <q>"=r"</q> (result) : <q>"r"</q> (ioreg_va) : <q>"memory"</q>);</td></tr>
<tr><th id="104">104</th><td>	} <b>while</b> (!result);</td></tr>
<tr><th id="105">105</th><td>}</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><u>#<span data-ppcond="54">else</span></u></td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><em>static</em> <b>inline</b> <a class="typedef" href="../../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a></td></tr>
<tr><th id="110">110</th><td><dfn class="decl def fn" id="octeontx_reg_ldadd_u64" title='octeontx_reg_ldadd_u64' data-ref="octeontx_reg_ldadd_u64">octeontx_reg_ldadd_u64</dfn>(<em>void</em> *<dfn class="local col3 decl" id="83addr" title='addr' data-type='void *' data-ref="83addr">addr</dfn>, <a class="typedef" href="../../../../../include/stdint.h.html#int64_t" title='int64_t' data-type='long' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="84off" title='off' data-type='int64_t' data-ref="84off">off</dfn>)</td></tr>
<tr><th id="111">111</th><td>{</td></tr>
<tr><th id="112">112</th><td>	<a class="macro" href="../../../../lib/librte_eal/common/include/rte_common.h.html#82" title="(void)(addr)" data-ref="_M/RTE_SET_USED">RTE_SET_USED</a>(<a class="local col3 ref" href="#83addr" title='addr' data-ref="83addr">addr</a>);</td></tr>
<tr><th id="113">113</th><td>	<a class="macro" href="../../../../lib/librte_eal/common/include/rte_common.h.html#82" title="(void)(off)" data-ref="_M/RTE_SET_USED">RTE_SET_USED</a>(<a class="local col4 ref" href="#84off" title='off' data-ref="84off">off</a>);</td></tr>
<tr><th id="114">114</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="115">115</th><td>}</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td><em>static</em> <b>inline</b> <em>void</em></td></tr>
<tr><th id="118">118</th><td><dfn class="decl def fn" id="octeontx_reg_lmtst" title='octeontx_reg_lmtst' data-ref="octeontx_reg_lmtst">octeontx_reg_lmtst</dfn>(<em>void</em> *<dfn class="local col5 decl" id="85lmtline_va" title='lmtline_va' data-type='void *' data-ref="85lmtline_va">lmtline_va</dfn>, <em>void</em> *<dfn class="local col6 decl" id="86ioreg_va" title='ioreg_va' data-type='void *' data-ref="86ioreg_va">ioreg_va</dfn>, <em>const</em> <a class="typedef" href="../../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="87cmdbuf" title='cmdbuf' data-type='const uint64_t *' data-ref="87cmdbuf">cmdbuf</dfn>[],</td></tr>
<tr><th id="119">119</th><td>		   <a class="typedef" href="../../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="88cmdsize" title='cmdsize' data-type='uint64_t' data-ref="88cmdsize">cmdsize</dfn>)</td></tr>
<tr><th id="120">120</th><td>{</td></tr>
<tr><th id="121">121</th><td>	<a class="macro" href="../../../../lib/librte_eal/common/include/rte_common.h.html#82" title="(void)(lmtline_va)" data-ref="_M/RTE_SET_USED">RTE_SET_USED</a>(<a class="local col5 ref" href="#85lmtline_va" title='lmtline_va' data-ref="85lmtline_va">lmtline_va</a>);</td></tr>
<tr><th id="122">122</th><td>	<a class="macro" href="../../../../lib/librte_eal/common/include/rte_common.h.html#82" title="(void)(ioreg_va)" data-ref="_M/RTE_SET_USED">RTE_SET_USED</a>(<a class="local col6 ref" href="#86ioreg_va" title='ioreg_va' data-ref="86ioreg_va">ioreg_va</a>);</td></tr>
<tr><th id="123">123</th><td>	<a class="macro" href="../../../../lib/librte_eal/common/include/rte_common.h.html#82" title="(void)(cmdbuf)" data-ref="_M/RTE_SET_USED">RTE_SET_USED</a>(<a class="local col7 ref" href="#87cmdbuf" title='cmdbuf' data-ref="87cmdbuf">cmdbuf</a>);</td></tr>
<tr><th id="124">124</th><td>	<a class="macro" href="../../../../lib/librte_eal/common/include/rte_common.h.html#82" title="(void)(cmdsize)" data-ref="_M/RTE_SET_USED">RTE_SET_USED</a>(<a class="local col8 ref" href="#88cmdsize" title='cmdsize' data-ref="88cmdsize">cmdsize</a>);</td></tr>
<tr><th id="125">125</th><td>}</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><u>#<span data-ppcond="54">endif</span></u></td></tr>
<tr><th id="128">128</th><td><u>#<span data-ppcond="5">endif</span> /* __OCTEONTX_IO_H__ */</u></td></tr>
<tr><th id="129">129</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../event/octeontx/ssovf_evdev.c.html'>linux-4.18.y/drivers/event/octeontx/ssovf_evdev.c</a><br/>Generated on <em>2018-Oct-01</em> from project linux-4.18.y revision <em>linux-4.18.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
