[2025-09-17 18:55:28] START suite=cs trace=cassandra_phase5_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase5_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 5937996 heartbeat IPC: 1.684 cumulative IPC: 1.684 (Simulation time: 00 hr 01 min 01 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 9584849 heartbeat IPC: 2.742 cumulative IPC: 2.087 (Simulation time: 00 hr 01 min 45 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 9584849 cumulative IPC: 2.087 (Simulation time: 00 hr 01 min 45 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 9584849 cumulative IPC: 2.087 (Simulation time: 00 hr 01 min 45 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 22651177 heartbeat IPC: 0.7653 cumulative IPC: 0.7653 (Simulation time: 00 hr 03 min 07 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 36579599 heartbeat IPC: 0.718 cumulative IPC: 0.7409 (Simulation time: 00 hr 04 min 33 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 49367017 heartbeat IPC: 0.782 cumulative IPC: 0.7541 (Simulation time: 00 hr 05 min 51 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 63870689 heartbeat IPC: 0.6895 cumulative IPC: 0.7368 (Simulation time: 00 hr 07 min 15 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 78008090 heartbeat IPC: 0.7073 cumulative IPC: 0.7307 (Simulation time: 00 hr 08 min 38 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 92596884 heartbeat IPC: 0.6855 cumulative IPC: 0.7228 (Simulation time: 00 hr 09 min 56 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 106551922 heartbeat IPC: 0.7166 cumulative IPC: 0.7219 (Simulation time: 00 hr 11 min 23 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase5_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000015 cycles: 122318604 heartbeat IPC: 0.6342 cumulative IPC: 0.7096 (Simulation time: 00 hr 12 min 43 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 138417022 heartbeat IPC: 0.6212 cumulative IPC: 0.6986 (Simulation time: 00 hr 14 min 04 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 145058400 cumulative IPC: 0.6894 (Simulation time: 00 hr 15 min 33 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 145058400 cumulative IPC: 0.6894 (Simulation time: 00 hr 15 min 33 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase5_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6894 instructions: 100000004 cycles: 145058400
CPU 0 Branch Prediction Accuracy: 99.1% MPKI: 0.02814 Average ROB Occupancy at Mispredict: 1.349e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00466
BRANCH_INDIRECT: 0.02141
BRANCH_CONDITIONAL: 0.00207
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 4869918
LQ_STALL: 101584
SQ_STALL: 344209


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 164.26561
REPLAY_LOAD: 82.20939
NON_REPLAY_LOAD: 15.288914

== Total ==
ADDR_TRANS: 1525699
REPLAY_LOAD: 2057290
NON_REPLAY_LOAD: 1286929

== Counts ==
ADDR_TRANS: 9288
REPLAY_LOAD: 25025
NON_REPLAY_LOAD: 84174

cpu0->cpu0_STLB TOTAL        ACCESS:     689976 HIT:     467397 MISS:     222579 MSHR_MERGE:          5
cpu0->cpu0_STLB LOAD         ACCESS:     689976 HIT:     467397 MISS:     222579 MSHR_MERGE:          5
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 225.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    2329629 HIT:     907866 MISS:    1421763 MSHR_MERGE:     125986
cpu0->cpu0_L2C LOAD         ACCESS:     975383 HIT:     323361 MISS:     652022 MSHR_MERGE:      20829
cpu0->cpu0_L2C RFO          ACCESS:      96292 HIT:      35019 MISS:      61273 MSHR_MERGE:          4
cpu0->cpu0_L2C PREFETCH     ACCESS:     556729 HIT:     234107 MISS:     322622 MSHR_MERGE:     105153
cpu0->cpu0_L2C WRITE        ACCESS:     257431 HIT:     257089 MISS:        342 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     443794 HIT:      58290 MISS:     385504 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     404000 ISSUED:     404000 USEFUL:     131584 USELESS:       8808
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 94.41 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3306886 HIT:    2868132 MISS:     438754 MSHR_MERGE:     138773
cpu0->cpu0_L1I LOAD         ACCESS:    3306886 HIT:    2868132 MISS:     438754 MSHR_MERGE:     138773
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 52.42 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14532232 HIT:   12570871 MISS:    1961361 MSHR_MERGE:     593112
cpu0->cpu0_L1D LOAD         ACCESS:    9480198 HIT:    8605041 MISS:     875157 MSHR_MERGE:     199754
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     798674 HIT:     560237 MISS:     238437 MSHR_MERGE:      85683
cpu0->cpu0_L1D WRITE        ACCESS:    3738872 HIT:    3341373 MISS:     397499 MSHR_MERGE:     301201
cpu0->cpu0_L1D TRANSLATION  ACCESS:     514488 HIT:      64220 MISS:     450268 MSHR_MERGE:       6474
cpu0->cpu0_L1D PREFETCH REQUESTED:     936159 ISSUED:     798674 USEFUL:     126769 USELESS:       7172
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 83.13 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2680662 HIT:    2557947 MISS:     122715 MSHR_MERGE:      67475
cpu0->cpu0_ITLB LOAD         ACCESS:    2680662 HIT:    2557947 MISS:     122715 MSHR_MERGE:      67475
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 64.4 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12972694 HIT:   12207167 MISS:     765527 MSHR_MERGE:     130791
cpu0->cpu0_DTLB LOAD         ACCESS:   12972694 HIT:   12207167 MISS:     765527 MSHR_MERGE:     130791
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 77.74 cycles
cpu0->LLC TOTAL        ACCESS:    1504625 HIT:     457675 MISS:    1046950 MSHR_MERGE:       2996
cpu0->LLC LOAD         ACCESS:     631193 HIT:     153773 MISS:     477420 MSHR_MERGE:         40
cpu0->LLC RFO          ACCESS:      61269 HIT:      20057 MISS:      41212 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     217469 HIT:       3680 MISS:     213789 MSHR_MERGE:       2956
cpu0->LLC WRITE        ACCESS:     209190 HIT:     208833 MISS:        357 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     385504 HIT:      71332 MISS:     314172 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      30134
  ROW_BUFFER_MISS:    1013408
  AVG DBUS CONGESTED CYCLE: 7.552
Channel 0 WQ ROW_BUFFER_HIT:      58164
  ROW_BUFFER_MISS:     123962
  FULL:          0
Channel 0 REFRESHES ISSUED:      12088

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       273399        54207        28798        75149
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          886         9775         9125       111814
  STLB miss resolved @ L2C                0         1044         7328        14195        80188
  STLB miss resolved @ LLC                0         1048        11737        24760        48300
  STLB miss resolved @ MEM                0         2179        23851        31276       281490

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              28867         1903        29443        13109         8971
---------------------------------------------------------------
  STLB miss resolved @ L1D              145           94          707         3027         2749
  STLB miss resolved @ L2C              182           82          862         2046         1291
  STLB miss resolved @ LLC              451          135         1400         9984         3519
  STLB miss resolved @ MEM              272          123         1202         8662        12944
[2025-09-17 19:11:02] END   suite=cs trace=cassandra_phase5_core3 (rc=0)
