Release 14.1 - xst P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ml505top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ml505top"
Output Format                      : NGC
Target Device                      : xc5vlx110t-1-ff1136

---- Source Options
Top Module Name                    : ml505top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../../src/ALU.v" in library work
Compiling verilog include file "../../src/Opcode.vh"
Compiling verilog include file "../../src/ALUop.vh"
Compiling verilog file "../../src/branch_module.v" in library work
Module <ALU> compiled
WARNING:HDLCompilers:21 - "../../src/branch_module.v" line 14 Zero width on based number ignored
Compiling verilog file "../../src/Datapath.v" in library work
Module <Branch_module> compiled
Compiling verilog include file "../../src/Opcode.vh"
Compiling verilog include file "../../src/ALUop.vh"
Compiling verilog file "../../src/pc.v" in library work
Module <Datapath> compiled
Compiling verilog file "../../src/ControlTestbench.v" in library work
Compiling verilog include file "../../src/Opcode.vh"
Compiling verilog include file "../../src/ALUop.vh"
Module <PC> compiled
Compiling verilog file "../../src/EchoTestbench.v" in library work
Module <ControlTestbench> compiled
Compiling verilog file "../../src/Hazard.v" in library work
Module <EchoTestbench> compiled
Compiling verilog file "../../src/IORegister.v" in library work
Module <Hazard> compiled
Compiling verilog file "../../src/MIPS150.v" in library work
Module <IORegister> compiled
Compiling verilog file "../../src/RegFile.v" in library work
Module <MIPS150> compiled
Compiling verilog file "../../src/RegFileTestbench.v" in library work
Module <RegFile> compiled
Compiling verilog file "../../src/UART.v" in library work
Module <RegFileTestbench> compiled
Compiling verilog file "../../src/UAReceive.v" in library work
Module <UART> compiled
Compiling verilog include file "../../src/util.vh"
Compiling verilog file "../../src/BiosTestbench.v" in library work
Module <UAReceive> compiled
Compiling verilog file "../../src/imem_blk_ram/imem_blk_ram.v" in library work
Module <BiosTestbench> compiled
Compiling verilog file "../../src/ml505top.v" in library work
Module <imem_blk_ram> compiled
Compiling verilog file "../../src/UATransmit.v" in library work
Module <ml505top> compiled
Compiling verilog include file "../../src/util.vh"
Compiling verilog file "../../src/ALUdec.v" in library work
Compiling verilog include file "../../src/Opcode.vh"
Compiling verilog include file "../../src/ALUop.vh"
Module <UATransmit> compiled
Compiling verilog file "../../src/dmem_blk_ram/dmem_blk_ram.v" in library work
Module <ALUdec> compiled
Compiling verilog file "../../src/Control.v" in library work
Module <dmem_blk_ram> compiled
Compiling verilog include file "../../src/Opcode.vh"
Compiling verilog include file "../../src/ALUop.vh"
Compiling verilog file "../../src/asmTestbench.v" in library work
Module <Control> compiled
Module <asmTestbench> compiled
No errors in compilation
Analysis of file <"ml505top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <ml505top> in library <work>.

Analyzing hierarchy for module <MIPS150> in library <work>.

Analyzing hierarchy for module <Control> in library <work>.

Analyzing hierarchy for module <Datapath> in library <work>.

Analyzing hierarchy for module <UART> in library <work> with parameters.
	BaudRate = "00000000000000011100001000000000"
	ClockFreq = "00000010111110101111000010000000"

Analyzing hierarchy for module <ALUdec> in library <work>.

Analyzing hierarchy for module <ALU> in library <work>.

Analyzing hierarchy for module <PC> in library <work>.

Analyzing hierarchy for module <RegFile> in library <work>.

Analyzing hierarchy for module <Branch_module> in library <work>.

Analyzing hierarchy for module <IORegister> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	AsyncSet = "00000000000000000000000000000000"
	Initial = "1"
	ResetValue = "0"
	SetValue = "1"
	Width = "00000000000000000000000000000001"

Analyzing hierarchy for module <UATransmit> in library <work> with parameters.
	BaudRate = "00000000000000011100001000000000"
	ClockCounterWidth = "00000000000000000000000000001001"
	ClockFreq = "00000010111110101111000010000000"
	SymbolEdgeTime = "00000000000000000000000110110010"

Analyzing hierarchy for module <UAReceive> in library <work> with parameters.
	BaudRate = "00000000000000011100001000000000"
	ClockCounterWidth = "00000000000000000000000000001001"
	ClockFreq = "00000010111110101111000010000000"
	SampleTime = "00000000000000000000000011011001"
	SymbolEdgeTime = "00000000000000000000000110110010"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <ml505top>.
Module <ml505top> is correct for synthesis.
 
    Set user-defined property "BANDWIDTH =  OPTIMIZED" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLKFBOUT_MULT =  30" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLKFBOUT_PHASE =  0.000000" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLKIN_PERIOD =  10.000000" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLKOUT0_DIVIDE =  12" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLKOUT0_DUTY_CYCLE =  0.500000" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLKOUT0_PHASE =  0.000000" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLKOUT1_DIVIDE =  6" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLKOUT1_DUTY_CYCLE =  0.500000" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLKOUT1_PHASE =  0.000000" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLKOUT2_DIVIDE =  6" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLKOUT2_DUTY_CYCLE =  0.500000" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLKOUT2_PHASE =  0.000000" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLKOUT3_DIVIDE =  6" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLKOUT3_DUTY_CYCLE =  0.500000" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLKOUT3_PHASE =  0.000000" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLKOUT4_DIVIDE =  6" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLKOUT4_DUTY_CYCLE =  0.500000" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLKOUT4_PHASE =  0.000000" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLKOUT5_DIVIDE =  6" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLKOUT5_DUTY_CYCLE =  0.500000" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLKOUT5_PHASE =  0.000000" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLK_FEEDBACK =  CLKFBOUT" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "COMPENSATION =  SYSTEM_SYNCHRONOUS" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "DIVCLK_DIVIDE =  5" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "REF_JITTER =  0.100000" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "RESET_ON_LOSS_OF_LOCK =  FALSE" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <user_clk_buf> in unit <ml505top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <user_clk_buf> in unit <ml505top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <user_clk_buf> in unit <ml505top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <user_clk_buf> in unit <ml505top>.
Analyzing module <MIPS150> in library <work>.
Module <MIPS150> is correct for synthesis.
 
Analyzing module <Control> in library <work>.
Module <Control> is correct for synthesis.
 
Analyzing module <ALUdec> in library <work>.
Module <ALUdec> is correct for synthesis.
 
Analyzing module <Datapath> in library <work>.
WARNING:Xst:2211 - "../../src/imem_blk_ram/imem_blk_ram.v" line 88: Instantiating black box module <imem_blk_ram>.
WARNING:Xst:2211 - "../../src/dmem_blk_ram/dmem_blk_ram.v" line 97: Instantiating black box module <dmem_blk_ram>.
Module <Datapath> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
Module <ALU> is correct for synthesis.
 
Analyzing module <PC> in library <work>.
Module <PC> is correct for synthesis.
 
Analyzing module <RegFile> in library <work>.
Module <RegFile> is correct for synthesis.
 
    Set property "ram_style = distributed" for signal <the_registers>.
Analyzing module <Branch_module> in library <work>.
Module <Branch_module> is correct for synthesis.
 
Analyzing module <UART> in library <work>.
	BaudRate = 32'sb00000000000000011100001000000000
	ClockFreq = 32'sb00000010111110101111000010000000
Module <UART> is correct for synthesis.
 
Analyzing module <IORegister> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	AsyncSet = 32'sb00000000000000000000000000000000
	Initial = 1'b1
	ResetValue = 1'b0
	SetValue = 1'b1
	Width = 32'sb00000000000000000000000000000001
Module <IORegister> is correct for synthesis.
 
Analyzing module <UATransmit> in library <work>.
	BaudRate = 32'sb00000000000000011100001000000000
	ClockCounterWidth = 32'sb00000000000000000000000000001001
	ClockFreq = 32'sb00000010111110101111000010000000
	SymbolEdgeTime = 32'sb00000000000000000000000110110010
Module <UATransmit> is correct for synthesis.
 
Analyzing module <UAReceive> in library <work>.
	BaudRate = 32'sb00000000000000011100001000000000
	ClockCounterWidth = 32'sb00000000000000000000000000001001
	ClockFreq = 32'sb00000010111110101111000010000000
	SampleTime = 32'sb00000000000000000000000011011001
	SymbolEdgeTime = 32'sb00000000000000000000000110110010
Module <UAReceive> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <the_registers<0>> in unit <RegFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <ALUdec>.
    Related source file is "../../src/ALUdec.v".
Unit <ALUdec> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "../../src/ALU.v".
    Found 32-bit addsub for signal <O$addsub0000>.
    Found 32-bit comparator less for signal <O$cmp_lt0000> created at line 28.
    Found 32-bit comparator less for signal <O$cmp_lt0001> created at line 29.
    Found 32-bit shifter logical left for signal <O$shift0003> created at line 33.
    Found 32-bit shifter logical right for signal <O$shift0004> created at line 34.
    Found 32-bit shifter arithmetic right for signal <O$shift0005> created at line 35.
    Found 32-bit xor2 for signal <O$xor0000> created at line 32.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   3 Combinational logic shifter(s).
Unit <ALU> synthesized.


Synthesizing Unit <PC>.
    Related source file is "../../src/pc.v".
WARNING:Xst:1780 - Signal <the_instant_pc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <the_pc>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <PC> synthesized.


Synthesizing Unit <RegFile>.
    Related source file is "../../src/RegFile.v".
    Found 32-bit 32-to-1 multiplexer for signal <rd1>.
    Found 32-bit 32-to-1 multiplexer for signal <rd2>.
    Found 992-bit register for signal <the_registers<1:31>>.
INFO:Xst:738 - HDL ADVISOR - 992 flip-flops were inferred for signal <the_registers>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 992 D-type flip-flop(s).
	inferred  64 Multiplexer(s).
Unit <RegFile> synthesized.


Synthesizing Unit <Branch_module>.
    Related source file is "../../src/branch_module.v".
WARNING:Xst:647 - Input <funct> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <branch_reg<5:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit comparator equal for signal <branch_reg$cmp_eq0000> created at line 11.
    Found 33-bit comparator greatequal for signal <branch_reg$cmp_ge0000> created at line 14.
    Found 33-bit comparator greater for signal <branch_reg$cmp_gt0000> created at line 13.
    Found 33-bit comparator lessequal for signal <branch_reg$cmp_le0000> created at line 12.
    Found 33-bit comparator less for signal <branch_reg$cmp_lt0000> created at line 14.
    Summary:
	inferred   5 Comparator(s).
Unit <Branch_module> synthesized.


Synthesizing Unit <IORegister>.
    Related source file is "../../src/IORegister.v".
    Found 1-bit register for signal <Out<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <IORegister> synthesized.


Synthesizing Unit <UATransmit>.
    Related source file is "../../src/UATransmit.v".
    Found 4-bit down counter for signal <BitCounter>.
    Found 9-bit up counter for signal <ClockCounter>.
    Found 1-bit register for signal <HandShook>.
    Found 10-bit register for signal <TXShift>.
    Summary:
	inferred   2 Counter(s).
	inferred  11 D-type flip-flop(s).
Unit <UATransmit> synthesized.


Synthesizing Unit <UAReceive>.
    Related source file is "../../src/UAReceive.v".
WARNING:Xst:646 - Signal <RXShift<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit down counter for signal <BitCounter>.
    Found 9-bit up counter for signal <ClockCounter>.
    Found 1-bit register for signal <HasByte>.
    Found 10-bit register for signal <RXShift>.
    Summary:
	inferred   2 Counter(s).
	inferred  11 D-type flip-flop(s).
Unit <UAReceive> synthesized.


Synthesizing Unit <Control>.
    Related source file is "../../src/Control.v".
WARNING:Xst:646 - Signal <target> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <shamt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <oldtarget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <oldshamt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <oldrs> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <oldimm> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <oldfunct> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <imm> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RegWriteReg<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 1-bit latch for signal <DinSelReg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 2-bit latch for signal <UARTselreg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 2-bit latch for signal <RDselreg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 5-bit comparator equal for signal <AluSelAReg$cmp_eq0001> created at line 240.
    Found 5-bit comparator equal for signal <AluSelAReg$cmp_eq0002> created at line 244.
    Found 6-bit comparator greatequal for signal <AluSelAReg$cmp_ge0000> created at line 243.
    Found 6-bit comparator greatequal for signal <AluSelAReg$cmp_ge0001> created at line 243.
    Found 6-bit comparator lessequal for signal <AluSelAReg$cmp_le0000> created at line 226.
    Found 6-bit comparator lessequal for signal <AluSelAReg$cmp_le0001> created at line 238.
    Found 6-bit comparator lessequal for signal <AluSelAReg$cmp_le0002> created at line 243.
    Found 6-bit comparator lessequal for signal <AluSelAReg$cmp_le0003> created at line 243.
    Found 6-bit comparator lessequal for signal <AluSelAReg$cmp_le0004> created at line 252.
    Found 5-bit comparator equal for signal <AluSelBReg$cmp_eq0000> created at line 229.
    Found 5-bit comparator equal for signal <AluSelBReg$cmp_eq0001> created at line 232.
    Found 4-bit shifter logical right for signal <ByteSelReg$shift0000> created at line 124.
    Found 6-bit comparator greater for signal <RDselreg$cmp_gt0000> created at line 106.
    Found 6-bit comparator greater for signal <RDselreg$cmp_gt0001> created at line 110.
    Found 6-bit comparator less for signal <RDselreg$cmp_lt0000> created at line 106.
    Found 6-bit comparator less for signal <RDselreg$cmp_lt0001> created at line 110.
    Found 6-bit comparator greatequal for signal <RegDstReg$cmp_ge0000> created at line 106.
    Found 6-bit comparator greatequal for signal <RegDstReg$cmp_ge0001> created at line 110.
    Found 6-bit comparator lessequal for signal <RegDstReg$cmp_le0000> created at line 106.
    Found 6-bit comparator lessequal for signal <RegDstReg$cmp_le0001> created at line 110.
    Summary:
	inferred  19 Comparator(s).
	inferred   1 Combinational logic shifter(s).
Unit <Control> synthesized.


Synthesizing Unit <Datapath>.
    Related source file is "../../src/Datapath.v".
WARNING:Xst:1780 - Signal <RegDst_Reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <A3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 32-bit latch for signal <dina_shifted>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 5-bit register for signal <A3_RA_DW>.
    Found 32-bit register for signal <ALU_OutMW_Reg>.
    Found 32-bit adder for signal <PC_4>.
    Found 32-bit register for signal <PC_4_Reg>.
    Found 32-bit adder for signal <PC_Branch>.
    Found 32-bit register for signal <PC_IF_RA>.
    Found 32-bit register for signal <PrevInstruction_Reg>.
    Found 2-bit register for signal <RDsel_Reg>.
    Found 1-bit register for signal <RegWrite_Reg>.
    Found 1-bit register for signal <resetReg>.
    Found 2-bit register for signal <UARTsel_Reg>.
    Summary:
	inferred 139 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <Datapath> synthesized.


Synthesizing Unit <UART>.
    Related source file is "../../src/UART.v".
Unit <UART> synthesized.


Synthesizing Unit <MIPS150>.
    Related source file is "../../src/MIPS150.v".
Unit <MIPS150> synthesized.


Synthesizing Unit <ml505top>.
    Related source file is "../../src/ml505top.v".
    Found 16-bit register for signal <count_r>.
    Found 16-bit adder for signal <next_count_r$addsub0000> created at line 108.
    Found 2-bit register for signal <reset_r>.
    Found 1-bit register for signal <stall>.
    Summary:
	inferred  19 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ml505top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 1
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
# Counters                                             : 4
 4-bit down counter                                    : 2
 9-bit up counter                                      : 2
# Registers                                            : 50
 1-bit register                                        : 7
 10-bit register                                       : 2
 16-bit register                                       : 1
 2-bit register                                        : 3
 32-bit register                                       : 36
 5-bit register                                        : 1
# Latches                                              : 4
 1-bit latch                                           : 1
 2-bit latch                                           : 2
 32-bit latch                                          : 1
# Comparators                                          : 26
 32-bit comparator equal                               : 1
 32-bit comparator less                                : 2
 33-bit comparator greatequal                          : 1
 33-bit comparator greater                             : 1
 33-bit comparator less                                : 1
 33-bit comparator lessequal                           : 1
 5-bit comparator equal                                : 4
 6-bit comparator greatequal                           : 4
 6-bit comparator greater                              : 2
 6-bit comparator less                                 : 2
 6-bit comparator lessequal                            : 7
# Multiplexers                                         : 2
 32-bit 32-to-1 multiplexer                            : 2
# Logic shifters                                       : 4
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
 4-bit shifter logical right                           : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <PrevInstruction_Reg_0> of sequential type is unconnected in block <the_datapath>.
WARNING:Xst:2677 - Node <PrevInstruction_Reg_1> of sequential type is unconnected in block <the_datapath>.
WARNING:Xst:2677 - Node <PrevInstruction_Reg_2> of sequential type is unconnected in block <the_datapath>.
WARNING:Xst:2677 - Node <PrevInstruction_Reg_3> of sequential type is unconnected in block <the_datapath>.
WARNING:Xst:2677 - Node <PrevInstruction_Reg_4> of sequential type is unconnected in block <the_datapath>.
WARNING:Xst:2677 - Node <PrevInstruction_Reg_5> of sequential type is unconnected in block <the_datapath>.
WARNING:Xst:2677 - Node <PrevInstruction_Reg_6> of sequential type is unconnected in block <the_datapath>.
WARNING:Xst:2677 - Node <PrevInstruction_Reg_7> of sequential type is unconnected in block <the_datapath>.
WARNING:Xst:2677 - Node <PrevInstruction_Reg_8> of sequential type is unconnected in block <the_datapath>.
WARNING:Xst:2677 - Node <PrevInstruction_Reg_9> of sequential type is unconnected in block <the_datapath>.
WARNING:Xst:2677 - Node <PrevInstruction_Reg_10> of sequential type is unconnected in block <the_datapath>.
WARNING:Xst:2677 - Node <PrevInstruction_Reg_21> of sequential type is unconnected in block <the_datapath>.
WARNING:Xst:2677 - Node <PrevInstruction_Reg_22> of sequential type is unconnected in block <the_datapath>.
WARNING:Xst:2677 - Node <PrevInstruction_Reg_23> of sequential type is unconnected in block <the_datapath>.
WARNING:Xst:2677 - Node <PrevInstruction_Reg_24> of sequential type is unconnected in block <the_datapath>.
WARNING:Xst:2677 - Node <PrevInstruction_Reg_25> of sequential type is unconnected in block <the_datapath>.
WARNING:Xst:2677 - Node <RXShift_0> of sequential type is unconnected in block <uareceive>.
WARNING:Xst:2677 - Node <RXShift_0> of sequential type is unconnected in block <UAReceive>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 1
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
# Counters                                             : 4
 4-bit down counter                                    : 2
 9-bit up counter                                      : 2
# Registers                                            : 1205
 Flip-Flops                                            : 1205
# Latches                                              : 4
 1-bit latch                                           : 1
 2-bit latch                                           : 2
 32-bit latch                                          : 1
# Comparators                                          : 26
 32-bit comparator equal                               : 1
 32-bit comparator less                                : 2
 33-bit comparator greatequal                          : 1
 33-bit comparator greater                             : 1
 33-bit comparator less                                : 1
 33-bit comparator lessequal                           : 1
 5-bit comparator equal                                : 4
 6-bit comparator greatequal                           : 4
 6-bit comparator greater                              : 2
 6-bit comparator less                                 : 2
 6-bit comparator lessequal                            : 7
# Multiplexers                                         : 64
 1-bit 32-to-1 multiplexer                             : 64
# Logic shifters                                       : 4
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
 4-bit shifter logical right                           : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance user_clk_pll in unit ml505top of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <PC_IF_RA_0> in Unit <Datapath> is equivalent to the following FF/Latch, which will be removed : <PC_4_Reg_0> 
INFO:Xst:2261 - The FF/Latch <PC_IF_RA_1> in Unit <Datapath> is equivalent to the following FF/Latch, which will be removed : <PC_4_Reg_1> 
WARNING:Xst:2170 - Unit ALU : the following signal(s) form a combinatorial loop: O_shift0002<31>.

Optimizing unit <ml505top> ...

Optimizing unit <ALU> ...

Optimizing unit <PC> ...

Optimizing unit <RegFile> ...

Optimizing unit <Branch_module> ...

Optimizing unit <UATransmit> ...

Optimizing unit <UAReceive> ...

Optimizing unit <Control> ...

Optimizing unit <Datapath> ...
WARNING:Xst:2677 - Node <CPU/the_datapath/PrevInstruction_Reg_25> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <CPU/the_datapath/PrevInstruction_Reg_24> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <CPU/the_datapath/PrevInstruction_Reg_23> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <CPU/the_datapath/PrevInstruction_Reg_22> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <CPU/the_datapath/PrevInstruction_Reg_21> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <CPU/the_datapath/PrevInstruction_Reg_10> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <CPU/the_datapath/PrevInstruction_Reg_9> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <CPU/the_datapath/PrevInstruction_Reg_8> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <CPU/the_datapath/PrevInstruction_Reg_7> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <CPU/the_datapath/PrevInstruction_Reg_6> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <CPU/the_datapath/PrevInstruction_Reg_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <CPU/the_datapath/PrevInstruction_Reg_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <CPU/the_datapath/PrevInstruction_Reg_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <CPU/the_datapath/PrevInstruction_Reg_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <CPU/the_datapath/PrevInstruction_Reg_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <CPU/the_datapath/PrevInstruction_Reg_0> of sequential type is unconnected in block <ml505top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ml505top, actual ratio is 3.
FlipFlop CPU/the_datapath/PrevInstruction_Reg_26 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <ml505top> :
	Found 2-bit shift register for signal <reset_r_1>.
	Found 2-bit shift register for signal <CPU/the_uart/uareceive/RXShift_8>.
Unit <ml505top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1210
 Flip-Flops                                            : 1210
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ml505top.ngr
Top Level Output File Name         : ml505top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 6

Cell Usage :
# BELS                             : 2196
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 60
#      LUT2                        : 78
#      LUT3                        : 59
#      LUT4                        : 149
#      LUT5                        : 153
#      LUT6                        : 1304
#      MUXCY                       : 170
#      MUXF7                       : 87
#      VCC                         : 1
#      XORCY                       : 126
# FlipFlops/Latches                : 1249
#      FD                          : 26
#      FDE                         : 1122
#      FDR                         : 20
#      FDRE                        : 36
#      FDRS                        : 1
#      FDRSE                       : 6
#      FDS                         : 1
#      LD                          : 4
#      LDE                         : 33
# Shift Registers                  : 2
#      SRLC16E                     : 2
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 6
#      IBUF                        : 3
#      IBUFG                       : 1
#      OBUF                        : 2
# Others                           : 4
#      dmem_blk_ram                : 1
#      IDELAYCTRL                  : 1
#      imem_blk_ram                : 1
#      PLL_ADV                     : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1249  out of  69120     1%  
 Number of Slice LUTs:                 1813  out of  69120     2%  
    Number used as Logic:              1811  out of  69120     2%  
    Number used as Memory:                2  out of  17920     0%  
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2818
   Number with an unused Flip Flop:    1569  out of   2818    55%  
   Number with an unused LUT:          1005  out of   2818    35%  
   Number of fully used LUT-FF pairs:   244  out of   2818     8%  
   Number of unique control sets:        51

IO Utilization: 
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of    640     0%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  
 Number of PLL_ADVs:                      1  out of      6    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------+------------------------------------------+-------+
Clock Signal                                                                   | Clock buffer(FF name)                    | Load  |
-------------------------------------------------------------------------------+------------------------------------------+-------+
cpu_clk                                                                        | BUFG                                     | 1214  |
CPU/the_controller/UARTselreg_not0001(CPU/the_controller/UARTselreg_not00011:O)| NONE(*)(CPU/the_controller/UARTselreg_1) | 2     |
CPU/the_controller/RDselreg_not0001(CPU/the_controller/RDselreg_not00011:O)    | NONE(*)(CPU/the_controller/RDselreg_1)   | 2     |
CPU/the_controller/DinSelReg_not0002(CPU/the_controller/DinSelReg_not00021:O)  | NONE(*)(CPU/the_controller/DinSelReg)    | 1     |
CPU/the_datapath/dina_shifted_and00001(CPU/the_datapath/dina_or000011:O)       | BUFG(*)(CPU/the_datapath/dina_shifted_31)| 32    |
-------------------------------------------------------------------------------+------------------------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 11.245ns (Maximum Frequency: 88.930MHz)
   Minimum input arrival time before clock: 11.418ns
   Maximum output required time after clock: 10.692ns
   Maximum combinational path delay: 10.264ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'cpu_clk'
  Clock period: 11.245ns (frequency: 88.930MHz)
  Total number of paths / destination ports: 23599157 / 2443
-------------------------------------------------------------------------
Delay:               11.245ns (Levels of Logic = 14)
  Source:            CPU/the_datapath/PrevInstruction_Reg_14 (FF)
  Destination:       CPU/the_uart/uatransmit/TXShift_8 (FF)
  Source Clock:      cpu_clk rising
  Destination Clock: cpu_clk rising

  Data Path: CPU/the_datapath/PrevInstruction_Reg_14 to CPU/the_uart/uatransmit/TXShift_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.471   1.080  CPU/the_datapath/PrevInstruction_Reg_14 (CPU/the_datapath/PrevInstruction_Reg_14)
     LUT6:I0->O            1   0.094   0.480  CPU/the_controller/AluSelAReg_and0002_SW0 (N52)
     LUT6:I5->O            5   0.094   0.995  CPU/the_controller/AluSelAReg_and0002 (CPU/the_controller/AluSelAReg_and0002)
     LUT6:I1->O            3   0.094   0.491  CPU/the_controller/AluSelA<1>73 (CPU/the_controller/AluSelA<1>73)
     LUT4:I3->O           41   0.094   0.609  CPU/the_controller/AluSelA<1>102 (CPU/ALU_Sel_A<1>)
     LUT6:I5->O            1   0.094   1.069  CPU/the_datapath/the_ALU/O_or000021 (CPU/the_datapath/the_ALU/O_or000021)
     LUT6:I0->O            3   0.094   0.721  CPU/the_datapath/the_ALU/O_or000032 (CPU/the_datapath/the_ALU/O_or000032)
     LUT6:I3->O           62   0.094   0.843  CPU/the_datapath/the_ALU/O_or000082 (CPU/the_datapath/the_ALU/O_or0000)
     LUT3:I0->O           10   0.094   0.529  CPU/the_datapath/the_ALU/O_shift0002<31>1 (CPU/the_datapath/the_ALU/O_shift0002<31>)
     LUT6:I5->O            1   0.094   0.480  CPU/the_datapath/the_ALU/O<14>167_SW0 (N72)
     LUT6:I5->O            2   0.094   0.978  CPU/the_datapath/the_ALU/O<14>167 (CPU/Address<14>)
     LUT5:I0->O           13   0.094   0.546  CPU/the_controller/WEUART227 (CPU/the_controller/WEUART227)
     LUT6:I5->O            1   0.094   0.000  CPU/the_controller/WEUART2237_SW4_F (N301)
     MUXF7:I0->O           1   0.251   0.480  CPU/the_controller/WEUART2237_SW4 (N209)
     LUT6:I5->O            1   0.094   0.000  CPU/the_uart/uatransmit/TXShift_0_rstpot (CPU/the_uart/uatransmit/TXShift_0_rstpot)
     FD:D                     -0.018          CPU/the_uart/uatransmit/TXShift_0
    ----------------------------------------
    Total                     11.245ns (1.944ns logic, 9.301ns route)
                                       (17.3% logic, 82.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CPU/the_controller/DinSelReg_not0002'
  Clock period: 1.673ns (frequency: 597.648MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.673ns (Levels of Logic = 1)
  Source:            CPU/the_controller/DinSelReg (LATCH)
  Destination:       CPU/the_controller/DinSelReg (LATCH)
  Source Clock:      CPU/the_controller/DinSelReg_not0002 falling
  Destination Clock: CPU/the_controller/DinSelReg_not0002 falling

  Data Path: CPU/the_controller/DinSelReg to CPU/the_controller/DinSelReg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             64   0.736   0.843  CPU/the_controller/DinSelReg (CPU/the_controller/DinSelReg)
     LUT6:I3->O            1   0.094   0.000  CPU/the_controller/DinSelReg_mux0000 (CPU/the_controller/DinSelReg_mux0000)
     LDE:D                    -0.071          CPU/the_controller/DinSelReg
    ----------------------------------------
    Total                      1.673ns (0.830ns logic, 0.843ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cpu_clk'
  Total number of paths / destination ports: 11480941 / 1163
-------------------------------------------------------------------------
Offset:              10.817ns (Levels of Logic = 15)
  Source:            CPU/the_datapath/the_imem:doutb<22> (PAD)
  Destination:       CPU/the_uart/uatransmit/TXShift_8 (FF)
  Destination Clock: cpu_clk rising

  Data Path: CPU/the_datapath/the_imem:doutb<22> to CPU/the_uart/uatransmit/TXShift_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    imem_blk_ram:doutb<22>   33   0.000   0.703  CPU/the_datapath/the_imem (CPU/the_datapath/IMEM_Dout_IF<22>)
     LUT2:I0->O          227   0.094   0.739  CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<22>1 (CPU/Instruction<22>)
     LUT6:I4->O            1   0.094   0.480  CPU/the_controller/AluSelAReg_cmp_eq00015_SW0 (N60)
     LUT6:I5->O            2   0.094   0.581  CPU/the_controller/AluSelAReg_cmp_eq00015 (CPU/the_controller/AluSelAReg_cmp_eq0001)
     LUT6:I4->O            3   0.094   0.491  CPU/the_controller/AluSelA<1>73 (CPU/the_controller/AluSelA<1>73)
     LUT4:I3->O           41   0.094   0.609  CPU/the_controller/AluSelA<1>102 (CPU/ALU_Sel_A<1>)
     LUT6:I5->O            1   0.094   1.069  CPU/the_datapath/the_ALU/O_or000021 (CPU/the_datapath/the_ALU/O_or000021)
     LUT6:I0->O            3   0.094   0.721  CPU/the_datapath/the_ALU/O_or000032 (CPU/the_datapath/the_ALU/O_or000032)
     LUT6:I3->O           62   0.094   0.843  CPU/the_datapath/the_ALU/O_or000082 (CPU/the_datapath/the_ALU/O_or0000)
     LUT3:I0->O           10   0.094   0.529  CPU/the_datapath/the_ALU/O_shift0002<31>1 (CPU/the_datapath/the_ALU/O_shift0002<31>)
     LUT6:I5->O            1   0.094   0.480  CPU/the_datapath/the_ALU/O<14>167_SW0 (N72)
     LUT6:I5->O            2   0.094   0.978  CPU/the_datapath/the_ALU/O<14>167 (CPU/Address<14>)
     LUT5:I0->O           13   0.094   0.546  CPU/the_controller/WEUART227 (CPU/the_controller/WEUART227)
     LUT6:I5->O            1   0.094   0.000  CPU/the_controller/WEUART2237_SW4_F (N301)
     MUXF7:I0->O           1   0.251   0.480  CPU/the_controller/WEUART2237_SW4 (N209)
     LUT6:I5->O            1   0.094   0.000  CPU/the_uart/uatransmit/TXShift_0_rstpot (CPU/the_uart/uatransmit/TXShift_0_rstpot)
     FD:D                     -0.018          CPU/the_uart/uatransmit/TXShift_0
    ----------------------------------------
    Total                     10.817ns (1.567ns logic, 9.250ns route)
                                       (14.5% logic, 85.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CPU/the_controller/UARTselreg_not0001'
  Total number of paths / destination ports: 1678366 / 2
-------------------------------------------------------------------------
Offset:              11.418ns (Levels of Logic = 14)
  Source:            CPU/the_datapath/the_imem:doutb<22> (PAD)
  Destination:       CPU/the_controller/UARTselreg_0 (LATCH)
  Destination Clock: CPU/the_controller/UARTselreg_not0001 falling

  Data Path: CPU/the_datapath/the_imem:doutb<22> to CPU/the_controller/UARTselreg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    imem_blk_ram:doutb<22>   33   0.000   0.703  CPU/the_datapath/the_imem (CPU/the_datapath/IMEM_Dout_IF<22>)
     LUT2:I0->O          227   0.094   0.739  CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<22>1 (CPU/Instruction<22>)
     LUT6:I4->O            1   0.094   0.480  CPU/the_controller/AluSelAReg_cmp_eq00015_SW0 (N60)
     LUT6:I5->O            2   0.094   0.581  CPU/the_controller/AluSelAReg_cmp_eq00015 (CPU/the_controller/AluSelAReg_cmp_eq0001)
     LUT6:I4->O            3   0.094   0.491  CPU/the_controller/AluSelA<1>73 (CPU/the_controller/AluSelA<1>73)
     LUT4:I3->O           41   0.094   0.609  CPU/the_controller/AluSelA<1>102 (CPU/ALU_Sel_A<1>)
     LUT6:I5->O            1   0.094   1.069  CPU/the_datapath/the_ALU/O_or000021 (CPU/the_datapath/the_ALU/O_or000021)
     LUT6:I0->O            3   0.094   0.721  CPU/the_datapath/the_ALU/O_or000032 (CPU/the_datapath/the_ALU/O_or000032)
     LUT6:I3->O           62   0.094   0.843  CPU/the_datapath/the_ALU/O_or000082 (CPU/the_datapath/the_ALU/O_or0000)
     LUT3:I0->O           10   0.094   0.529  CPU/the_datapath/the_ALU/O_shift0002<31>1 (CPU/the_datapath/the_ALU/O_shift0002<31>)
     LUT6:I5->O           22   0.094   0.593  CPU/the_datapath/the_ALU/O<16>250 (CPU/the_datapath/the_ALU/N7)
     LUT6:I5->O            2   0.094   0.978  CPU/the_datapath/the_ALU/O<11>251 (CPU/Address<11>)
     LUT5:I0->O           13   0.094   1.039  CPU/the_controller/WEUART2214 (CPU/the_controller/WEUART2214)
     LUT6:I1->O            4   0.094   0.726  CPU/the_controller/WEUART2237 (CPU/the_controller/N40)
     LUT4:I1->O            1   0.094   0.000  CPU/the_controller/WEUARTreg_and00001 (CPU/the_controller/WEUARTreg_and0000)
     LD:D                     -0.071          CPU/the_controller/UARTselreg_0
    ----------------------------------------
    Total                     11.418ns (1.316ns logic, 10.102ns route)
                                       (11.5% logic, 88.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CPU/the_controller/RDselreg_not0001'
  Total number of paths / destination ports: 869603 / 2
-------------------------------------------------------------------------
Offset:              11.418ns (Levels of Logic = 14)
  Source:            CPU/the_datapath/the_imem:doutb<22> (PAD)
  Destination:       CPU/the_controller/RDselreg_0 (LATCH)
  Destination Clock: CPU/the_controller/RDselreg_not0001 falling

  Data Path: CPU/the_datapath/the_imem:doutb<22> to CPU/the_controller/RDselreg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    imem_blk_ram:doutb<22>   33   0.000   0.703  CPU/the_datapath/the_imem (CPU/the_datapath/IMEM_Dout_IF<22>)
     LUT2:I0->O          227   0.094   0.739  CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<22>1 (CPU/Instruction<22>)
     LUT6:I4->O            1   0.094   0.480  CPU/the_controller/AluSelAReg_cmp_eq00015_SW0 (N60)
     LUT6:I5->O            2   0.094   0.581  CPU/the_controller/AluSelAReg_cmp_eq00015 (CPU/the_controller/AluSelAReg_cmp_eq0001)
     LUT6:I4->O            3   0.094   0.491  CPU/the_controller/AluSelA<1>73 (CPU/the_controller/AluSelA<1>73)
     LUT4:I3->O           41   0.094   0.609  CPU/the_controller/AluSelA<1>102 (CPU/ALU_Sel_A<1>)
     LUT6:I5->O            1   0.094   1.069  CPU/the_datapath/the_ALU/O_or000021 (CPU/the_datapath/the_ALU/O_or000021)
     LUT6:I0->O            3   0.094   0.721  CPU/the_datapath/the_ALU/O_or000032 (CPU/the_datapath/the_ALU/O_or000032)
     LUT6:I3->O           62   0.094   0.843  CPU/the_datapath/the_ALU/O_or000082 (CPU/the_datapath/the_ALU/O_or0000)
     LUT3:I0->O           10   0.094   0.529  CPU/the_datapath/the_ALU/O_shift0002<31>1 (CPU/the_datapath/the_ALU/O_shift0002<31>)
     LUT6:I5->O           22   0.094   0.593  CPU/the_datapath/the_ALU/O<16>250 (CPU/the_datapath/the_ALU/N7)
     LUT6:I5->O            2   0.094   0.978  CPU/the_datapath/the_ALU/O<11>251 (CPU/Address<11>)
     LUT5:I0->O           13   0.094   1.039  CPU/the_controller/WEUART2214 (CPU/the_controller/WEUART2214)
     LUT6:I1->O            4   0.094   0.726  CPU/the_controller/WEUART2237 (CPU/the_controller/N40)
     LUT4:I1->O            1   0.094   0.000  CPU/the_controller/RDselreg_mux0000<0>1 (CPU/the_controller/RDselreg_mux0000<0>)
     LD:D                     -0.071          CPU/the_controller/RDselreg_0
    ----------------------------------------
    Total                     11.418ns (1.316ns logic, 10.102ns route)
                                       (11.5% logic, 88.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CPU/the_controller/DinSelReg_not0002'
  Total number of paths / destination ports: 29 / 2
-------------------------------------------------------------------------
Offset:              3.283ns (Levels of Logic = 4)
  Source:            CPU/the_datapath/the_imem:doutb<17> (PAD)
  Destination:       CPU/the_controller/DinSelReg (LATCH)
  Destination Clock: CPU/the_controller/DinSelReg_not0002 falling

  Data Path: CPU/the_datapath/the_imem:doutb<17> to CPU/the_controller/DinSelReg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    imem_blk_ram:doutb<17>   35   0.000   0.704  CPU/the_datapath/the_imem (CPU/the_datapath/IMEM_Dout_IF<17>)
     LUT2:I0->O          228   0.094   0.740  CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<17>1 (CPU/Instruction<17>)
     LUT6:I4->O            1   0.094   0.480  CPU/the_controller/AluSelBReg_cmp_eq00005_SW0 (N56)
     LUT6:I5->O            3   0.094   0.984  CPU/the_controller/AluSelBReg_cmp_eq00005 (CPU/the_controller/AluSelBReg_cmp_eq0000)
     LUT6:I1->O            1   0.094   0.000  CPU/the_controller/DinSelReg_mux0000 (CPU/the_controller/DinSelReg_mux0000)
     LDE:D                    -0.071          CPU/the_controller/DinSelReg
    ----------------------------------------
    Total                      3.283ns (0.376ns logic, 2.907ns route)
                                       (11.5% logic, 88.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CPU/the_datapath/dina_shifted_and00001'
  Total number of paths / destination ports: 3097974 / 64
-------------------------------------------------------------------------
Offset:              10.655ns (Levels of Logic = 13)
  Source:            CPU/the_datapath/the_imem:doutb<22> (PAD)
  Destination:       CPU/the_datapath/dina_shifted_24 (LATCH)
  Destination Clock: CPU/the_datapath/dina_shifted_and00001 falling

  Data Path: CPU/the_datapath/the_imem:doutb<22> to CPU/the_datapath/dina_shifted_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    imem_blk_ram:doutb<22>   33   0.000   0.703  CPU/the_datapath/the_imem (CPU/the_datapath/IMEM_Dout_IF<22>)
     LUT2:I0->O          227   0.094   0.739  CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<22>1 (CPU/Instruction<22>)
     LUT6:I4->O            1   0.094   0.480  CPU/the_controller/AluSelAReg_cmp_eq00015_SW0 (N60)
     LUT6:I5->O            2   0.094   0.581  CPU/the_controller/AluSelAReg_cmp_eq00015 (CPU/the_controller/AluSelAReg_cmp_eq0001)
     LUT6:I4->O            3   0.094   0.491  CPU/the_controller/AluSelA<1>73 (CPU/the_controller/AluSelA<1>73)
     LUT4:I3->O           41   0.094   0.609  CPU/the_controller/AluSelA<1>102 (CPU/ALU_Sel_A<1>)
     LUT6:I5->O            1   0.094   1.069  CPU/the_datapath/the_ALU/O_or000021 (CPU/the_datapath/the_ALU/O_or000021)
     LUT6:I0->O            3   0.094   0.721  CPU/the_datapath/the_ALU/O_or000032 (CPU/the_datapath/the_ALU/O_or000032)
     LUT6:I3->O           62   0.094   0.843  CPU/the_datapath/the_ALU/O_or000082 (CPU/the_datapath/the_ALU/O_or0000)
     LUT3:I0->O           10   0.094   0.529  CPU/the_datapath/the_ALU/O_shift0002<31>1 (CPU/the_datapath/the_ALU/O_shift0002<31>)
     LUT6:I5->O           22   0.094   0.593  CPU/the_datapath/the_ALU/O<16>250 (CPU/the_datapath/the_ALU/N7)
     LUT6:I5->O           38   0.094   1.101  CPU/the_datapath/the_ALU/O<1>174 (CPU/Address<1>)
     LUT6:I1->O            1   0.094   0.973  CPU/the_datapath/dina_shifted_mux0000<24>_SW1 (N42)
     LUT6:I1->O            1   0.094   0.000  CPU/the_datapath/dina_shifted_mux0000<24> (CPU/the_datapath/dina_shifted_mux0000<24>)
     LDE:D                    -0.071          CPU/the_datapath/dina_shifted_24
    ----------------------------------------
    Total                     10.655ns (1.222ns logic, 9.433ns route)
                                       (11.5% logic, 88.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cpu_clk'
  Total number of paths / destination ports: 3099501 / 111
-------------------------------------------------------------------------
Offset:              10.692ns (Levels of Logic = 12)
  Source:            CPU/the_datapath/PrevInstruction_Reg_14 (FF)
  Destination:       CPU/the_datapath/the_dmem:wea<3> (PAD)
  Source Clock:      cpu_clk rising

  Data Path: CPU/the_datapath/PrevInstruction_Reg_14 to CPU/the_datapath/the_dmem:wea<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.471   1.080  CPU/the_datapath/PrevInstruction_Reg_14 (CPU/the_datapath/PrevInstruction_Reg_14)
     LUT6:I0->O            1   0.094   0.480  CPU/the_controller/AluSelAReg_and0002_SW0 (N52)
     LUT6:I5->O            5   0.094   0.995  CPU/the_controller/AluSelAReg_and0002 (CPU/the_controller/AluSelAReg_and0002)
     LUT6:I1->O            3   0.094   0.491  CPU/the_controller/AluSelA<1>73 (CPU/the_controller/AluSelA<1>73)
     LUT4:I3->O           41   0.094   0.609  CPU/the_controller/AluSelA<1>102 (CPU/ALU_Sel_A<1>)
     LUT6:I5->O            1   0.094   1.069  CPU/the_datapath/the_ALU/O_or000021 (CPU/the_datapath/the_ALU/O_or000021)
     LUT6:I0->O            3   0.094   0.721  CPU/the_datapath/the_ALU/O_or000032 (CPU/the_datapath/the_ALU/O_or000032)
     LUT6:I3->O           62   0.094   0.843  CPU/the_datapath/the_ALU/O_or000082 (CPU/the_datapath/the_ALU/O_or0000)
     LUT3:I0->O           10   0.094   0.529  CPU/the_datapath/the_ALU/O_shift0002<31>1 (CPU/the_datapath/the_ALU/O_shift0002<31>)
     LUT6:I5->O           22   0.094   0.593  CPU/the_datapath/the_ALU/O<16>250 (CPU/the_datapath/the_ALU/N7)
     LUT6:I5->O            5   0.094   0.598  CPU/the_datapath/the_ALU/O<28>361 (CPU/Address<28>)
     LUT3:I1->O            4   0.094   1.085  CPU/the_controller/DMByteSel<0>31 (CPU/the_controller/N87)
     LUT6:I0->O            0   0.094   0.000  CPU/the_controller/DMByteSel<2>1 (CPU/DMByteSel<2>)
    dmem_blk_ram:wea<2>        0.000          CPU/the_datapath/the_dmem
    ----------------------------------------
    Total                     10.692ns (1.599ns logic, 9.093ns route)
                                       (15.0% logic, 85.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CPU/the_controller/DinSelReg_not0002'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              1.936ns (Levels of Logic = 1)
  Source:            CPU/the_controller/DinSelReg (LATCH)
  Destination:       CPU/the_datapath/the_dmem:dina<31> (PAD)
  Source Clock:      CPU/the_controller/DinSelReg_not0002 falling

  Data Path: CPU/the_controller/DinSelReg to CPU/the_datapath/the_dmem:dina<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             64   0.736   1.106  CPU/the_controller/DinSelReg (CPU/the_controller/DinSelReg)
     LUT6:I1->O            0   0.094   0.000  CPU/the_datapath/dina<9>1 (CPU/the_datapath/dina<9>)
    imem_blk_ram:dina<9>        0.000          CPU/the_datapath/the_imem
    ----------------------------------------
    Total                      1.936ns (0.830ns logic, 1.106ns route)
                                       (42.9% logic, 57.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CPU/the_datapath/dina_shifted_and00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              1.406ns (Levels of Logic = 1)
  Source:            CPU/the_datapath/dina_shifted_31 (LATCH)
  Destination:       CPU/the_datapath/the_dmem:dina<31> (PAD)
  Source Clock:      CPU/the_datapath/dina_shifted_and00001 falling

  Data Path: CPU/the_datapath/dina_shifted_31 to CPU/the_datapath/the_dmem:dina<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.736   0.576  CPU/the_datapath/dina_shifted_31 (CPU/the_datapath/dina_shifted_31)
     LUT6:I4->O            0   0.094   0.000  CPU/the_datapath/dina<31>1 (CPU/the_datapath/dina<31>)
    imem_blk_ram:dina<31>        0.000          CPU/the_datapath/the_imem
    ----------------------------------------
    Total                      1.406ns (0.830ns logic, 0.576ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1492959 / 99
-------------------------------------------------------------------------
Delay:               10.264ns (Levels of Logic = 13)
  Source:            CPU/the_datapath/the_imem:doutb<22> (PAD)
  Destination:       CPU/the_datapath/the_dmem:wea<3> (PAD)

  Data Path: CPU/the_datapath/the_imem:doutb<22> to CPU/the_datapath/the_dmem:wea<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    imem_blk_ram:doutb<22>   33   0.000   0.703  CPU/the_datapath/the_imem (CPU/the_datapath/IMEM_Dout_IF<22>)
     LUT2:I0->O          227   0.094   0.739  CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<22>1 (CPU/Instruction<22>)
     LUT6:I4->O            1   0.094   0.480  CPU/the_controller/AluSelAReg_cmp_eq00015_SW0 (N60)
     LUT6:I5->O            2   0.094   0.581  CPU/the_controller/AluSelAReg_cmp_eq00015 (CPU/the_controller/AluSelAReg_cmp_eq0001)
     LUT6:I4->O            3   0.094   0.491  CPU/the_controller/AluSelA<1>73 (CPU/the_controller/AluSelA<1>73)
     LUT4:I3->O           41   0.094   0.609  CPU/the_controller/AluSelA<1>102 (CPU/ALU_Sel_A<1>)
     LUT6:I5->O            1   0.094   1.069  CPU/the_datapath/the_ALU/O_or000021 (CPU/the_datapath/the_ALU/O_or000021)
     LUT6:I0->O            3   0.094   0.721  CPU/the_datapath/the_ALU/O_or000032 (CPU/the_datapath/the_ALU/O_or000032)
     LUT6:I3->O           62   0.094   0.843  CPU/the_datapath/the_ALU/O_or000082 (CPU/the_datapath/the_ALU/O_or0000)
     LUT3:I0->O           10   0.094   0.529  CPU/the_datapath/the_ALU/O_shift0002<31>1 (CPU/the_datapath/the_ALU/O_shift0002<31>)
     LUT6:I5->O           22   0.094   0.593  CPU/the_datapath/the_ALU/O<16>250 (CPU/the_datapath/the_ALU/N7)
     LUT6:I5->O            5   0.094   0.598  CPU/the_datapath/the_ALU/O<28>361 (CPU/Address<28>)
     LUT3:I1->O            4   0.094   1.085  CPU/the_controller/DMByteSel<0>31 (CPU/the_controller/N87)
     LUT6:I0->O            0   0.094   0.000  CPU/the_controller/DMByteSel<2>1 (CPU/DMByteSel<2>)
    dmem_blk_ram:wea<2>        0.000          CPU/the_datapath/the_dmem
    ----------------------------------------
    Total                     10.264ns (1.222ns logic, 9.042ns route)
                                       (11.9% logic, 88.1% route)

=========================================================================


Total REAL time to Xst completion: 160.00 secs
Total CPU time to Xst completion: 158.61 secs
 
--> 


Total memory usage is 712364 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   59 (   0 filtered)
Number of infos    :   10 (   0 filtered)

