{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542901102558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542901102559 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 22 09:38:22 2018 " "Processing started: Thu Nov 22 09:38:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542901102559 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542901102559 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DSD_elevador5 -c DSD_elevador5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DSD_elevador5 -c DSD_elevador5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542901102559 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1542901103365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es201917el.vhd 2 1 " "Found 2 design units, including 1 entities, in source file es201917el.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ES201917EL-comportamiento " "Found design unit 1: ES201917EL-comportamiento" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542901104205 ""} { "Info" "ISGN_ENTITY_NAME" "1 ES201917EL " "Found entity 1: ES201917EL" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542901104205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542901104205 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ES201917EL " "Elaborating entity \"ES201917EL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542901104303 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_buz ES201917EL.vhd(105) " "VHDL Process Statement warning at ES201917EL.vhd(105): signal \"cont_buz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542901104310 "|ES201917EL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_13 ES201917EL.vhd(107) " "VHDL Process Statement warning at ES201917EL.vhd(107): signal \"a_13\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542901104310 "|ES201917EL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_14 ES201917EL.vhd(109) " "VHDL Process Statement warning at ES201917EL.vhd(109): signal \"b_14\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542901104311 "|ES201917EL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d_15 ES201917EL.vhd(111) " "VHDL Process Statement warning at ES201917EL.vhd(111): signal \"d_15\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542901104311 "|ES201917EL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_16 ES201917EL.vhd(113) " "VHDL Process Statement warning at ES201917EL.vhd(113): signal \"c_16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542901104311 "|ES201917EL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "edo_pres ES201917EL.vhd(127) " "VHDL Process Statement warning at ES201917EL.vhd(127): signal \"edo_pres\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542901104312 "|ES201917EL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_b ES201917EL.vhd(135) " "VHDL Process Statement warning at ES201917EL.vhd(135): signal \"clk_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542901104312 "|ES201917EL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_b ES201917EL.vhd(136) " "VHDL Process Statement warning at ES201917EL.vhd(136): signal \"clk_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542901104312 "|ES201917EL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_b ES201917EL.vhd(137) " "VHDL Process Statement warning at ES201917EL.vhd(137): signal \"clk_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542901104312 "|ES201917EL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_b ES201917EL.vhd(138) " "VHDL Process Statement warning at ES201917EL.vhd(138): signal \"clk_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542901104312 "|ES201917EL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_b ES201917EL.vhd(178) " "VHDL Process Statement warning at ES201917EL.vhd(178): signal \"clk_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542901104312 "|ES201917EL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_b ES201917EL.vhd(226) " "VHDL Process Statement warning at ES201917EL.vhd(226): signal \"clk_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542901104312 "|ES201917EL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_b ES201917EL.vhd(242) " "VHDL Process Statement warning at ES201917EL.vhd(242): signal \"clk_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542901104313 "|ES201917EL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_b ES201917EL.vhd(270) " "VHDL Process Statement warning at ES201917EL.vhd(270): signal \"clk_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542901104313 "|ES201917EL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_b ES201917EL.vhd(290) " "VHDL Process Statement warning at ES201917EL.vhd(290): signal \"clk_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542901104313 "|ES201917EL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_b ES201917EL.vhd(304) " "VHDL Process Statement warning at ES201917EL.vhd(304): signal \"clk_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 304 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542901104313 "|ES201917EL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_b ES201917EL.vhd(355) " "VHDL Process Statement warning at ES201917EL.vhd(355): signal \"clk_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542901104313 "|ES201917EL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B_ena ES201917EL.vhd(125) " "VHDL Process Statement warning at ES201917EL.vhd(125): inferring latch(es) for signal or variable \"B_ena\", which holds its previous value in one or more paths through the process" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 125 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542901104313 "|ES201917EL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SUBIR ES201917EL.vhd(125) " "VHDL Process Statement warning at ES201917EL.vhd(125): inferring latch(es) for signal or variable \"SUBIR\", which holds its previous value in one or more paths through the process" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 125 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542901104313 "|ES201917EL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BAJAR ES201917EL.vhd(125) " "VHDL Process Statement warning at ES201917EL.vhd(125): inferring latch(es) for signal or variable \"BAJAR\", which holds its previous value in one or more paths through the process" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 125 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542901104313 "|ES201917EL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BAJAR ES201917EL.vhd(125) " "Inferred latch for \"BAJAR\" at ES201917EL.vhd(125)" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542901104314 "|ES201917EL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SUBIR ES201917EL.vhd(125) " "Inferred latch for \"SUBIR\" at ES201917EL.vhd(125)" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542901104314 "|ES201917EL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_ena ES201917EL.vhd(125) " "Inferred latch for \"B_ena\" at ES201917EL.vhd(125)" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542901104314 "|ES201917EL"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q1\[0\] " "Inserted always-enabled tri-state buffer between \"Q1\[0\]\" and its non-tri-state driver." {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1542901105171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q1\[1\] " "Inserted always-enabled tri-state buffer between \"Q1\[1\]\" and its non-tri-state driver." {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1542901105171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q1\[2\] " "Inserted always-enabled tri-state buffer between \"Q1\[2\]\" and its non-tri-state driver." {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1542901105171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q2\[0\] " "Inserted always-enabled tri-state buffer between \"Q2\[0\]\" and its non-tri-state driver." {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1542901105171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q2\[1\] " "Inserted always-enabled tri-state buffer between \"Q2\[1\]\" and its non-tri-state driver." {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1542901105171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q2\[2\] " "Inserted always-enabled tri-state buffer between \"Q2\[2\]\" and its non-tri-state driver." {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1542901105171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q3\[0\] " "Inserted always-enabled tri-state buffer between \"Q3\[0\]\" and its non-tri-state driver." {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1542901105171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q3\[1\] " "Inserted always-enabled tri-state buffer between \"Q3\[1\]\" and its non-tri-state driver." {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1542901105171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q3\[2\] " "Inserted always-enabled tri-state buffer between \"Q3\[2\]\" and its non-tri-state driver." {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1542901105171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q3\[3\] " "Inserted always-enabled tri-state buffer between \"Q3\[3\]\" and its non-tri-state driver." {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1542901105171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q3\[4\] " "Inserted always-enabled tri-state buffer between \"Q3\[4\]\" and its non-tri-state driver." {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1542901105171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q3\[5\] " "Inserted always-enabled tri-state buffer between \"Q3\[5\]\" and its non-tri-state driver." {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1542901105171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q3\[6\] " "Inserted always-enabled tri-state buffer between \"Q3\[6\]\" and its non-tri-state driver." {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1542901105171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q3\[7\] " "Inserted always-enabled tri-state buffer between \"Q3\[7\]\" and its non-tri-state driver." {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1542901105171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q3\[8\] " "Inserted always-enabled tri-state buffer between \"Q3\[8\]\" and its non-tri-state driver." {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1542901105171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q3\[9\] " "Inserted always-enabled tri-state buffer between \"Q3\[9\]\" and its non-tri-state driver." {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1542901105171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q3\[10\] " "Inserted always-enabled tri-state buffer between \"Q3\[10\]\" and its non-tri-state driver." {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1542901105171 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1542901105171 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q1\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q1\[0\]\" is moved to its source" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1542901105184 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q1\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q1\[1\]\" is moved to its source" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1542901105184 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q1\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q1\[2\]\" is moved to its source" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1542901105184 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q2\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q2\[0\]\" is moved to its source" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1542901105184 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q2\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q2\[1\]\" is moved to its source" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1542901105184 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q2\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q2\[2\]\" is moved to its source" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1542901105184 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q3\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q3\[0\]\" is moved to its source" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1542901105184 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q3\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q3\[1\]\" is moved to its source" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1542901105184 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q3\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q3\[2\]\" is moved to its source" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1542901105184 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q3\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q3\[3\]\" is moved to its source" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1542901105184 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q3\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q3\[4\]\" is moved to its source" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1542901105184 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q3\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q3\[5\]\" is moved to its source" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1542901105184 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q3\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q3\[6\]\" is moved to its source" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1542901105184 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q3\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q3\[7\]\" is moved to its source" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1542901105184 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q3\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q3\[8\]\" is moved to its source" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1542901105184 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q3\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q3\[9\]\" is moved to its source" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1542901105184 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q3\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q3\[10\]\" is moved to its source" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1542901105184 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1542901105184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SUBIR\$latch " "Latch SUBIR\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA edo_pres.SP2 " "Ports D and ENA on the latch are fed by the same signal edo_pres.SP2" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542901105192 ""}  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 125 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542901105192 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "Q1\[0\]~synth " "Node \"Q1\[0\]~synth\"" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542901105550 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q1\[1\]~synth " "Node \"Q1\[1\]~synth\"" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542901105550 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q1\[2\]~synth " "Node \"Q1\[2\]~synth\"" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542901105550 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q2\[0\]~synth " "Node \"Q2\[0\]~synth\"" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542901105550 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q2\[1\]~synth " "Node \"Q2\[1\]~synth\"" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542901105550 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q2\[2\]~synth " "Node \"Q2\[2\]~synth\"" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542901105550 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q3\[0\]~synth " "Node \"Q3\[0\]~synth\"" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542901105550 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q3\[1\]~synth " "Node \"Q3\[1\]~synth\"" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542901105550 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q3\[2\]~synth " "Node \"Q3\[2\]~synth\"" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542901105550 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q3\[3\]~synth " "Node \"Q3\[3\]~synth\"" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542901105550 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q3\[4\]~synth " "Node \"Q3\[4\]~synth\"" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542901105550 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q3\[5\]~synth " "Node \"Q3\[5\]~synth\"" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542901105550 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q3\[6\]~synth " "Node \"Q3\[6\]~synth\"" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542901105550 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q3\[7\]~synth " "Node \"Q3\[7\]~synth\"" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542901105550 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q3\[8\]~synth " "Node \"Q3\[8\]~synth\"" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542901105550 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q3\[9\]~synth " "Node \"Q3\[9\]~synth\"" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542901105550 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q3\[10\]~synth " "Node \"Q3\[10\]~synth\"" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542901105550 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1542901105550 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1542901106030 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "281 " "Implemented 281 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1542901106044 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1542901106044 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1542901106044 ""} { "Info" "ICUT_CUT_TM_LCELLS" "232 " "Implemented 232 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1542901106044 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1542901106044 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4630 " "Peak virtual memory: 4630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542901106219 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 22 09:38:26 2018 " "Processing ended: Thu Nov 22 09:38:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542901106219 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542901106219 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542901106219 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542901106219 ""}
