
*** Running vivado
    with args -log uart.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source uart.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SWUST-LF/Desktop/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.3/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2dvi:1.2'. The one found in IP location 'c:/Users/SWUST-LF/Desktop/IP/FPGA_IP/Mini-HDMI-IP/IP/RGB2DVI_IP' will take precedence over the same IP in location c:/Users/SWUST-LF/Desktop/IP/RGB2DVI_IP
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 278.609 ; gain = 9.172
Command: synth_design -top uart -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11704 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 399.508 ; gain = 102.723
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/Users/SWUST-LF/Desktop/c/uart/uart.srcs/sources_1/new/uart.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/SWUST-LF/Desktop/c/uart/uart.runs/synth_1/.Xil/Vivado-2088-DESKTOP-CVB0AL5/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/SWUST-LF/Desktop/c/uart/uart.runs/synth_1/.Xil/Vivado-2088-DESKTOP-CVB0AL5/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'detect_module' [C:/Users/SWUST-LF/Desktop/c/uart/uart.srcs/sources_1/new/detect_module.v:23]
INFO: [Synth 8-6155] done synthesizing module 'detect_module' (2#1) [C:/Users/SWUST-LF/Desktop/c/uart/uart.srcs/sources_1/new/detect_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'rx_bps_module' [C:/Users/SWUST-LF/Desktop/c/uart/uart.srcs/sources_1/new/rx_bps_module.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rx_bps_module' (3#1) [C:/Users/SWUST-LF/Desktop/c/uart/uart.srcs/sources_1/new/rx_bps_module.v:1]
INFO: [Synth 8-6157] synthesizing module 'rx_control_module' [C:/Users/SWUST-LF/Desktop/c/uart/uart.srcs/sources_1/new/rx_control_module.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SWUST-LF/Desktop/c/uart/uart.srcs/sources_1/new/rx_control_module.v:27]
INFO: [Synth 8-6155] done synthesizing module 'rx_control_module' (4#1) [C:/Users/SWUST-LF/Desktop/c/uart/uart.srcs/sources_1/new/rx_control_module.v:1]
INFO: [Synth 8-6157] synthesizing module 'Driver_DAC' [C:/Users/SWUST-LF/Desktop/c/uart/uart.srcs/sources_1/new/Driver_DAC.v:23]
INFO: [Synth 8-6157] synthesizing module 'DDS_Addr_Generator' [C:/Users/SWUST-LF/Desktop/c/uart/uart.srcs/sources_1/new/DDS_Addr_Generator.v:23]
	Parameter NWORD bound to: 256 - type: integer 
	Parameter Freq bound to: 1000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Clk_Division_0' [C:/Users/SWUST-LF/Desktop/c/uart/uart.runs/synth_1/.Xil/Vivado-2088-DESKTOP-CVB0AL5/realtime/Clk_Division_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Clk_Division_0' (5#1) [C:/Users/SWUST-LF/Desktop/c/uart/uart.runs/synth_1/.Xil/Vivado-2088-DESKTOP-CVB0AL5/realtime/Clk_Division_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DDS_Addr_Generator' (6#1) [C:/Users/SWUST-LF/Desktop/c/uart/uart.srcs/sources_1/new/DDS_Addr_Generator.v:23]
INFO: [Synth 8-6157] synthesizing module 'Rom_Sin' [C:/Users/SWUST-LF/Desktop/c/uart/uart.runs/synth_1/.Xil/Vivado-2088-DESKTOP-CVB0AL5/realtime/Rom_Sin_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Rom_Sin' (7#1) [C:/Users/SWUST-LF/Desktop/c/uart/uart.runs/synth_1/.Xil/Vivado-2088-DESKTOP-CVB0AL5/realtime/Rom_Sin_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Rom_Square' [C:/Users/SWUST-LF/Desktop/c/uart/uart.runs/synth_1/.Xil/Vivado-2088-DESKTOP-CVB0AL5/realtime/Rom_Square_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Rom_Square' (8#1) [C:/Users/SWUST-LF/Desktop/c/uart/uart.runs/synth_1/.Xil/Vivado-2088-DESKTOP-CVB0AL5/realtime/Rom_Square_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Rom_Triangle' [C:/Users/SWUST-LF/Desktop/c/uart/uart.runs/synth_1/.Xil/Vivado-2088-DESKTOP-CVB0AL5/realtime/Rom_Triangle_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Rom_Triangle' (9#1) [C:/Users/SWUST-LF/Desktop/c/uart/uart.runs/synth_1/.Xil/Vivado-2088-DESKTOP-CVB0AL5/realtime/Rom_Triangle_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Driver_DAC' (10#1) [C:/Users/SWUST-LF/Desktop/c/uart/uart.srcs/sources_1/new/Driver_DAC.v:23]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/SWUST-LF/Desktop/c/uart/uart.srcs/sources_1/new/display.v:1]
INFO: [Synth 8-6155] done synthesizing module 'display' (11#1) [C:/Users/SWUST-LF/Desktop/c/uart/uart.srcs/sources_1/new/display.v:1]
WARNING: [Synth 8-350] instance 'u4' of module 'display' requires 5 connections, but only 4 given [C:/Users/SWUST-LF/Desktop/c/uart/uart.srcs/sources_1/new/uart.v:70]
INFO: [Synth 8-6155] done synthesizing module 'uart' (12#1) [C:/Users/SWUST-LF/Desktop/c/uart/uart.srcs/sources_1/new/uart.v:23]
WARNING: [Synth 8-3331] design display has unconnected port RSTn
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 456.098 ; gain = 159.313
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 456.098 ; gain = 159.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 456.098 ; gain = 159.313
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/SWUST-LF/Desktop/c/uart/uart.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_25MHz'
Finished Parsing XDC File [c:/Users/SWUST-LF/Desktop/c/uart/uart.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_25MHz'
Parsing XDC File [c:/Users/SWUST-LF/Desktop/c/uart/uart.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0/Clk_Division_0_in_context.xdc] for cell 'u5/DDS_Addr_Generator0/Clk_Division0'
Finished Parsing XDC File [c:/Users/SWUST-LF/Desktop/c/uart/uart.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0/Clk_Division_0_in_context.xdc] for cell 'u5/DDS_Addr_Generator0/Clk_Division0'
Parsing XDC File [c:/Users/SWUST-LF/Desktop/c/uart/uart.srcs/sources_1/ip/Rom_Sin/Rom_Sin/Rom_Sin_in_context.xdc] for cell 'u5/Sin_Rom'
Finished Parsing XDC File [c:/Users/SWUST-LF/Desktop/c/uart/uart.srcs/sources_1/ip/Rom_Sin/Rom_Sin/Rom_Sin_in_context.xdc] for cell 'u5/Sin_Rom'
Parsing XDC File [c:/Users/SWUST-LF/Desktop/c/uart/uart.srcs/sources_1/ip/Rom_Square/Rom_Square/Rom_Square_in_context.xdc] for cell 'u5/Square_Rom'
Finished Parsing XDC File [c:/Users/SWUST-LF/Desktop/c/uart/uart.srcs/sources_1/ip/Rom_Square/Rom_Square/Rom_Square_in_context.xdc] for cell 'u5/Square_Rom'
Parsing XDC File [c:/Users/SWUST-LF/Desktop/c/uart/uart.srcs/sources_1/ip/Rom_Triangle/Rom_Triangle/Rom_Triangle_in_context.xdc] for cell 'u5/Triangle_Rom'
Finished Parsing XDC File [c:/Users/SWUST-LF/Desktop/c/uart/uart.srcs/sources_1/ip/Rom_Triangle/Rom_Triangle/Rom_Triangle_in_context.xdc] for cell 'u5/Triangle_Rom'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 770.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 770.043 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.579 . Memory (MB): peak = 770.043 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:01:23 . Memory (MB): peak = 770.043 ; gain = 473.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:01:23 . Memory (MB): peak = 770.043 ; gain = 473.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK. (constraint file  c:/Users/SWUST-LF/Desktop/c/uart/uart.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK. (constraint file  c:/Users/SWUST-LF/Desktop/c/uart/uart.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk_25MHz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u5/DDS_Addr_Generator0/Clk_Division0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u5/Sin_Rom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u5/Square_Rom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u5/Triangle_Rom. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:01:23 . Memory (MB): peak = 770.043 ; gain = 473.258
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "BPS_CLK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "isDone" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Wave_Mode" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:01:25 . Memory (MB): peak = 770.043 ; gain = 473.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module detect_module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rx_bps_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module rx_control_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module DDS_Addr_Generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module Driver_DAC 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
Module display 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "u3/isDone" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "u2/BPS_CLK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u4/Wave_Mode" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:01:32 . Memory (MB): peak = 770.043 ; gain = 473.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_25MHz/clk_out1' to pin 'clk_25MHz/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:01:47 . Memory (MB): peak = 773.344 ; gain = 476.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:01:48 . Memory (MB): peak = 784.848 ; gain = 488.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:01:48 . Memory (MB): peak = 794.375 ; gain = 497.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:01:50 . Memory (MB): peak = 794.375 ; gain = 497.590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:01:50 . Memory (MB): peak = 794.375 ; gain = 497.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:01:50 . Memory (MB): peak = 794.375 ; gain = 497.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:01:50 . Memory (MB): peak = 794.375 ; gain = 497.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:01:50 . Memory (MB): peak = 794.375 ; gain = 497.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:01:50 . Memory (MB): peak = 794.375 ; gain = 497.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |clk_wiz_0      |         1|
|2     |Rom_Sin        |         1|
|3     |Rom_Square     |         1|
|4     |Rom_Triangle   |         1|
|5     |Clk_Division_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |Clk_Division_0 |     1|
|2     |Rom_Sin        |     1|
|3     |Rom_Square     |     1|
|4     |Rom_Triangle   |     1|
|5     |clk_wiz_0      |     1|
|6     |CARRY4         |     3|
|7     |LUT1           |     3|
|8     |LUT2           |     5|
|9     |LUT3           |    39|
|10    |LUT4           |     9|
|11    |LUT5           |    11|
|12    |LUT6           |    18|
|13    |FDCE           |    27|
|14    |FDPE           |     2|
|15    |FDRE           |    18|
|16    |IBUF           |     3|
|17    |OBUF           |     9|
+------+---------------+------+

Report Instance Areas: 
+------+------------------------+-------------------+------+
|      |Instance                |Module             |Cells |
+------+------------------------+-------------------+------+
|1     |top                     |                   |   173|
|2     |  u1                    |detect_module      |     2|
|3     |  u2                    |rx_bps_module      |    25|
|4     |  u3                    |rx_control_module  |    44|
|5     |  u4                    |display            |    31|
|6     |  u5                    |Driver_DAC         |    58|
|7     |    DDS_Addr_Generator0 |DDS_Addr_Generator |    18|
+------+------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:01:50 . Memory (MB): peak = 794.375 ; gain = 497.590
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:51 . Memory (MB): peak = 794.375 ; gain = 183.645
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:01:51 . Memory (MB): peak = 794.375 ; gain = 497.590
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 796.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:01:58 . Memory (MB): peak = 796.203 ; gain = 510.887
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 796.203 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/SWUST-LF/Desktop/c/uart/uart.runs/synth_1/uart.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_utilization_synth.rpt -pb uart_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug  1 20:25:48 2020...
