                                                                            D-MEM Bus &
Cycle:      IF      |     ID      |     EX      |     MEM     |     WB      Reg Result
    0:    4:halt    |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    1:    8:-       |   4:halt    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    2:    8:-       |   8:-       |   4:halt    |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    3:    8:-       |   8:-       |   8:-       |   4:halt    |   0:-       BUS_LOAD  MEM[0] accepted 1
    4:    8:-       |   8:-       |   8:-       |   8:-       |   4:halt    BUS_LOAD  MEM[0] accepted 1
