

================================================================
== Vitis HLS Report for 'case_3'
================================================================
* Date:           Tue Sep 16 14:39:48 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.275 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       79|       79|  0.790 us|  0.790 us|   80|   80|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 80
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 9.27>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%in3 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_2" [HLS/case_3/case_3.cc:22]   --->   Operation 81 'read' 'in3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln219 = zext i16 %in3" [HLS/case_3/case_3.cc:219]   --->   Operation 82 'zext' 'zext_ln219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (9.27ns)   --->   "%mul_ln219 = mul i19 %zext_ln219, i19 %zext_ln219" [HLS/case_3/case_3.cc:219]   --->   Operation 83 'mul' 'mul_ln219' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%m6 = trunc i19 %mul_ln219" [HLS/case_3/case_3.cc:219]   --->   Operation 84 'trunc' 'm6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specfucore_ln1 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln219, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:1]   --->   Operation 85 'specfucore' 'specfucore_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln224 = trunc i16 %in3" [HLS/case_3/case_3.cc:224]   --->   Operation 86 'trunc' 'trunc_ln224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln221 = trunc i16 %in3" [HLS/case_3/case_3.cc:221]   --->   Operation 87 'trunc' 'trunc_ln221' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.52>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%in_data_4_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_4" [HLS/case_3/case_3.cc:26]   --->   Operation 88 'read' 'in_data_4_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%in5 = trunc i16 %in_data_4_read" [HLS/case_3/case_3.cc:26]   --->   Operation 89 'trunc' 'in5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln224 = sext i6 %in5" [HLS/case_3/case_3.cc:224]   --->   Operation 90 'sext' 'sext_ln224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [3/3] (1.05ns) (grouped into DSP with root node m11)   --->   "%mul_ln224 = mul i7 %trunc_ln224, i7 %sext_ln224" [HLS/case_3/case_3.cc:224]   --->   Operation 91 'mul' 'mul_ln224' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln221 = sext i9 %m6" [HLS/case_3/case_3.cc:221]   --->   Operation 92 'sext' 'sext_ln221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (4.52ns)   --->   "%m8 = mul i10 %trunc_ln221, i10 %sext_ln221" [HLS/case_3/case_3.cc:221]   --->   Operation 93 'mul' 'm8' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.13>
ST_3 : Operation 94 [2/3] (1.05ns) (grouped into DSP with root node m11)   --->   "%mul_ln224 = mul i7 %trunc_ln224, i7 %sext_ln224" [HLS/case_3/case_3.cc:224]   --->   Operation 94 'mul' 'mul_ln224' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln222 = sext i6 %in5" [HLS/case_3/case_3.cc:222]   --->   Operation 95 'sext' 'sext_ln222' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln222 = zext i10 %m8" [HLS/case_3/case_3.cc:222]   --->   Operation 96 'zext' 'zext_ln222' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (7.13ns)   --->   "%mul_ln222 = mul i16 %zext_ln222, i16 %sext_ln222" [HLS/case_3/case_3.cc:222]   --->   Operation 97 'mul' 'mul_ln222' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%m9 = trunc i16 %mul_ln222" [HLS/case_3/case_3.cc:222]   --->   Operation 98 'trunc' 'm9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%specfucore_ln4 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln222, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:4]   --->   Operation 99 'specfucore' 'specfucore_ln4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln222, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:5]   --->   Operation 100 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%m10 = trunc i16 %mul_ln222" [HLS/case_3/case_3.cc:223]   --->   Operation 101 'trunc' 'm10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln225 = trunc i16 %mul_ln222" [HLS/case_3/case_3.cc:225]   --->   Operation 102 'trunc' 'trunc_ln225' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 103 [1/3] (0.00ns) (grouped into DSP with root node m11)   --->   "%mul_ln224 = mul i7 %trunc_ln224, i7 %sext_ln224" [HLS/case_3/case_3.cc:224]   --->   Operation 103 'mul' 'mul_ln224' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln224_1 = sext i5 %m10" [HLS/case_3/case_3.cc:224]   --->   Operation 104 'sext' 'sext_ln224_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [2/2] (2.10ns) (root node of the DSP)   --->   "%m11 = add i7 %mul_ln224, i7 %sext_ln224_1" [HLS/case_3/case_3.cc:224]   --->   Operation 105 'add' 'm11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 6.45>
ST_5 : Operation 106 [1/2] (2.10ns) (root node of the DSP)   --->   "%m11 = add i7 %mul_ln224, i7 %sext_ln224_1" [HLS/case_3/case_3.cc:224]   --->   Operation 106 'add' 'm11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln225 = sext i7 %m11" [HLS/case_3/case_3.cc:225]   --->   Operation 107 'sext' 'sext_ln225' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (4.35ns)   --->   "%m12 = mul i9 %trunc_ln225, i9 %sext_ln225" [HLS/case_3/case_3.cc:225]   --->   Operation 108 'mul' 'm12' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln410 = sext i9 %m12" [HLS/case_3/case_3.cc:410]   --->   Operation 109 'sext' 'sext_ln410' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%write_ln410 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_0, i16 %sext_ln410" [HLS/case_3/case_3.cc:410]   --->   Operation 110 'write' 'write_ln410' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.13>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln226 = zext i7 %m11" [HLS/case_3/case_3.cc:226]   --->   Operation 111 'zext' 'zext_ln226' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (5.90ns)   --->   "%mul_ln226 = mul i13 %zext_ln226, i13 %zext_ln226" [HLS/case_3/case_3.cc:226]   --->   Operation 112 'mul' 'mul_ln226' <Predicate = true> <Delay = 5.90> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%m13 = trunc i13 %mul_ln226" [HLS/case_3/case_3.cc:226]   --->   Operation 113 'trunc' 'm13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln226, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:8]   --->   Operation 114 'specfucore' 'specfucore_ln8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln227 = zext i10 %m9" [HLS/case_3/case_3.cc:227]   --->   Operation 115 'zext' 'zext_ln227' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (7.13ns)   --->   "%mul_ln227 = mul i20 %zext_ln227, i20 %zext_ln227" [HLS/case_3/case_3.cc:227]   --->   Operation 116 'mul' 'mul_ln227' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%m14 = trunc i20 %mul_ln227" [HLS/case_3/case_3.cc:227]   --->   Operation 117 'trunc' 'm14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%specfucore_ln9 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln227, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:9]   --->   Operation 118 'specfucore' 'specfucore_ln9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln228 = trunc i20 %mul_ln227" [HLS/case_3/case_3.cc:228]   --->   Operation 119 'trunc' 'trunc_ln228' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.78>
ST_7 : Operation 120 [1/1] (3.78ns)   --->   "%m15 = mul i6 %m13, i6 %trunc_ln228" [HLS/case_3/case_3.cc:228]   --->   Operation 120 'mul' 'm15' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln233_1 = trunc i6 %m15" [HLS/case_3/case_3.cc:233]   --->   Operation 121 'trunc' 'trunc_ln233_1' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.13>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln228 = zext i10 %m14" [HLS/case_3/case_3.cc:228]   --->   Operation 122 'zext' 'zext_ln228' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln229 = sext i6 %m15" [HLS/case_3/case_3.cc:229]   --->   Operation 123 'sext' 'sext_ln229' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (7.13ns)   --->   "%mul_ln229 = mul i13 %zext_ln228, i13 %sext_ln229" [HLS/case_3/case_3.cc:229]   --->   Operation 124 'mul' 'mul_ln229' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%m16 = trunc i13 %mul_ln229" [HLS/case_3/case_3.cc:229]   --->   Operation 125 'trunc' 'm16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln230 = sext i6 %m13" [HLS/case_3/case_3.cc:230]   --->   Operation 126 'sext' 'sext_ln230' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln230_1 = sext i6 %m15" [HLS/case_3/case_3.cc:230]   --->   Operation 127 'sext' 'sext_ln230_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (3.78ns)   --->   "%m17 = mul i7 %sext_ln230_1, i7 %sext_ln230" [HLS/case_3/case_3.cc:230]   --->   Operation 128 'mul' 'm17' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%specfucore_ln13 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln229, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:13]   --->   Operation 129 'specfucore' 'specfucore_ln13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln233 = trunc i13 %mul_ln229" [HLS/case_3/case_3.cc:233]   --->   Operation 130 'trunc' 'trunc_ln233' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln411 = sext i7 %m17" [HLS/case_3/case_3.cc:411]   --->   Operation 131 'sext' 'sext_ln411' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%write_ln411 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_1, i16 %sext_ln411" [HLS/case_3/case_3.cc:411]   --->   Operation 132 'write' 'write_ln411' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.13>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln228 = sext i10 %m14" [HLS/case_3/case_3.cc:228]   --->   Operation 133 'sext' 'sext_ln228' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln232 = sext i6 %m16" [HLS/case_3/case_3.cc:232]   --->   Operation 134 'sext' 'sext_ln232' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (7.13ns)   --->   "%mul_ln232 = mul i16 %sext_ln228, i16 %sext_ln232" [HLS/case_3/case_3.cc:232]   --->   Operation 135 'mul' 'mul_ln232' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%specfucore_ln14 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln232, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:14]   --->   Operation 136 'specfucore' 'specfucore_ln14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%m19 = trunc i16 %mul_ln232" [HLS/case_3/case_3.cc:232]   --->   Operation 137 'trunc' 'm19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln233 = sext i6 %m16" [HLS/case_3/case_3.cc:233]   --->   Operation 138 'sext' 'sext_ln233' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (1.34ns)   --->   "%m20 = mul i2 %trunc_ln233, i2 %trunc_ln233_1" [HLS/case_3/case_3.cc:233]   --->   Operation 139 'mul' 'm20' <Predicate = true> <Delay = 1.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [1/1] (5.38ns)   --->   "%mul_ln234 = mul i12 %sext_ln233, i12 %sext_ln233" [HLS/case_3/case_3.cc:234]   --->   Operation 140 'mul' 'mul_ln234' <Predicate = true> <Delay = 5.38> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%specfucore_ln16 = specfucore void @_ssdm_op_SpecFUCore, i12 %mul_ln234, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:16]   --->   Operation 141 'specfucore' 'specfucore_ln16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln235 = trunc i12 %mul_ln234" [HLS/case_3/case_3.cc:235]   --->   Operation 142 'trunc' 'trunc_ln235' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln237 = trunc i12 %mul_ln234" [HLS/case_3/case_3.cc:237]   --->   Operation 143 'trunc' 'trunc_ln237' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln239 = trunc i12 %mul_ln234" [HLS/case_3/case_3.cc:239]   --->   Operation 144 'trunc' 'trunc_ln239' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln243_2 = trunc i12 %mul_ln234" [HLS/case_3/case_3.cc:243]   --->   Operation 145 'trunc' 'trunc_ln243_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln412 = sext i11 %m19" [HLS/case_3/case_3.cc:412]   --->   Operation 146 'sext' 'sext_ln412' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%write_ln412 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_2, i16 %sext_ln412" [HLS/case_3/case_3.cc:412]   --->   Operation 147 'write' 'write_ln412' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 5.90>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln235, i1 0" [HLS/case_3/case_3.cc:235]   --->   Operation 148 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln237 = zext i2 %trunc_ln237" [HLS/case_3/case_3.cc:237]   --->   Operation 149 'zext' 'zext_ln237' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln237_1 = zext i2 %m20" [HLS/case_3/case_3.cc:237]   --->   Operation 150 'zext' 'zext_ln237_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (2.09ns)   --->   "%mul_ln237 = mul i4 %zext_ln237, i4 %zext_ln237_1" [HLS/case_3/case_3.cc:237]   --->   Operation 151 'mul' 'mul_ln237' <Predicate = true> <Delay = 2.09> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%m24 = trunc i4 %mul_ln237" [HLS/case_3/case_3.cc:237]   --->   Operation 152 'trunc' 'm24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i4 %mul_ln237, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:19]   --->   Operation 153 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln238 = zext i7 %shl_ln" [HLS/case_3/case_3.cc:238]   --->   Operation 154 'zext' 'zext_ln238' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (5.90ns)   --->   "%mul_ln238 = mul i14 %zext_ln238, i14 %zext_ln238" [HLS/case_3/case_3.cc:238]   --->   Operation 155 'mul' 'mul_ln238' <Predicate = true> <Delay = 5.90> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln241 = trunc i14 %mul_ln238" [HLS/case_3/case_3.cc:241]   --->   Operation 156 'trunc' 'trunc_ln241' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i14 %mul_ln238, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:20]   --->   Operation 157 'specfucore' 'specfucore_ln20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln239 = sext i2 %m24" [HLS/case_3/case_3.cc:239]   --->   Operation 158 'sext' 'sext_ln239' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (2.34ns)   --->   "%m26 = mul i4 %trunc_ln239, i4 %sext_ln239" [HLS/case_3/case_3.cc:239]   --->   Operation 159 'mul' 'm26' <Predicate = true> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln243 = trunc i14 %mul_ln238" [HLS/case_3/case_3.cc:243]   --->   Operation 160 'trunc' 'trunc_ln243' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.74>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln243_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln243_2, i1 0" [HLS/case_3/case_3.cc:243]   --->   Operation 161 'bitconcatenate' 'trunc_ln243_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (1.73ns)   --->   "%add_ln243 = add i4 %trunc_ln243, i4 %trunc_ln243_1" [HLS/case_3/case_3.cc:243]   --->   Operation 162 'add' 'add_ln243' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln241 = sext i4 %m26" [HLS/case_3/case_3.cc:241]   --->   Operation 163 'sext' 'sext_ln241' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (3.74ns)   --->   "%m28 = mul i7 %trunc_ln241, i7 %sext_ln241" [HLS/case_3/case_3.cc:241]   --->   Operation 164 'mul' 'm28' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.90>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln242 = sext i7 %m28" [HLS/case_3/case_3.cc:242]   --->   Operation 165 'sext' 'sext_ln242' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln242_1 = sext i4 %m26" [HLS/case_3/case_3.cc:242]   --->   Operation 166 'sext' 'sext_ln242_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (5.90ns)   --->   "%mul_ln242 = mul i11 %sext_ln242, i11 %sext_ln242_1" [HLS/case_3/case_3.cc:242]   --->   Operation 167 'mul' 'mul_ln242' <Predicate = true> <Delay = 5.90> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "%m29 = trunc i11 %mul_ln242" [HLS/case_3/case_3.cc:242]   --->   Operation 168 'trunc' 'm29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (2.34ns)   --->   "%m30 = mul i4 %add_ln243, i4 %m26" [HLS/case_3/case_3.cc:243]   --->   Operation 169 'mul' 'm30' <Predicate = true> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "%specfucore_ln26 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln242, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:26]   --->   Operation 170 'specfucore' 'specfucore_ln26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%m31 = trunc i11 %mul_ln242" [HLS/case_3/case_3.cc:244]   --->   Operation 171 'trunc' 'm31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln245 = trunc i11 %mul_ln242" [HLS/case_3/case_3.cc:245]   --->   Operation 172 'trunc' 'trunc_ln245' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln247 = trunc i4 %m30" [HLS/case_3/case_3.cc:247]   --->   Operation 173 'trunc' 'trunc_ln247' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 5.60>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln245 = sext i5 %m29" [HLS/case_3/case_3.cc:245]   --->   Operation 174 'sext' 'sext_ln245' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (3.78ns)   --->   "%m32 = mul i6 %trunc_ln245, i6 %sext_ln245" [HLS/case_3/case_3.cc:245]   --->   Operation 175 'mul' 'm32' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln248 = sext i6 %m32" [HLS/case_3/case_3.cc:248]   --->   Operation 176 'sext' 'sext_ln248' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln249 = sext i9 %m31" [HLS/case_3/case_3.cc:249]   --->   Operation 177 'sext' 'sext_ln249' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 178 [1/1] (1.82ns)   --->   "%add_ln249 = add i10 %sext_ln249, i10 %sext_ln248" [HLS/case_3/case_3.cc:249]   --->   Operation 178 'add' 'add_ln249' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.13>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln246 = zext i4 %m30" [HLS/case_3/case_3.cc:246]   --->   Operation 179 'zext' 'zext_ln246' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 180 [1/1] (4.34ns)   --->   "%mul_ln246 = mul i7 %zext_ln246, i7 %zext_ln246" [HLS/case_3/case_3.cc:246]   --->   Operation 180 'mul' 'mul_ln246' <Predicate = true> <Delay = 4.34> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%m33 = trunc i7 %mul_ln246" [HLS/case_3/case_3.cc:246]   --->   Operation 181 'trunc' 'm33' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln246, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:28]   --->   Operation 182 'specfucore' 'specfucore_ln28' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "%m34 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln247, i1 0" [HLS/case_3/case_3.cc:247]   --->   Operation 183 'bitconcatenate' 'm34' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln248_1 = sext i4 %m30" [HLS/case_3/case_3.cc:248]   --->   Operation 184 'sext' 'sext_ln248_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 185 [1/1] (5.38ns)   --->   "%mul_ln248 = mul i10 %sext_ln248, i10 %sext_ln248_1" [HLS/case_3/case_3.cc:248]   --->   Operation 185 'mul' 'mul_ln248' <Predicate = true> <Delay = 5.38> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "%specfucore_ln30 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln248, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:30]   --->   Operation 186 'specfucore' 'specfucore_ln30' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "%m35 = trunc i10 %mul_ln248" [HLS/case_3/case_3.cc:248]   --->   Operation 187 'trunc' 'm35' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln251 = trunc i7 %mul_ln246" [HLS/case_3/case_3.cc:251]   --->   Operation 188 'trunc' 'trunc_ln251' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln251_1 = trunc i10 %mul_ln248" [HLS/case_3/case_3.cc:251]   --->   Operation 189 'trunc' 'trunc_ln251_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 190 [1/1] (1.56ns)   --->   "%m38 = add i2 %trunc_ln251_1, i2 %trunc_ln251" [HLS/case_3/case_3.cc:251]   --->   Operation 190 'add' 'm38' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln252 = sext i2 %m34" [HLS/case_3/case_3.cc:252]   --->   Operation 191 'sext' 'sext_ln252' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln252_1 = sext i10 %add_ln249" [HLS/case_3/case_3.cc:252]   --->   Operation 192 'sext' 'sext_ln252_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 193 [1/1] (7.13ns)   --->   "%mul_ln252 = mul i12 %sext_ln252_1, i12 %sext_ln252" [HLS/case_3/case_3.cc:252]   --->   Operation 193 'mul' 'mul_ln252' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 194 [1/1] (0.00ns)   --->   "%specfucore_ln34 = specfucore void @_ssdm_op_SpecFUCore, i12 %mul_ln252, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:34]   --->   Operation 194 'specfucore' 'specfucore_ln34' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 195 [1/1] (0.00ns)   --->   "%m39 = trunc i12 %mul_ln252" [HLS/case_3/case_3.cc:252]   --->   Operation 195 'trunc' 'm39' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 7.49>
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln250 = sext i2 %m34" [HLS/case_3/case_3.cc:250]   --->   Operation 196 'sext' 'sext_ln250' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln250_1 = sext i3 %m33" [HLS/case_3/case_3.cc:250]   --->   Operation 197 'sext' 'sext_ln250_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 198 [1/1] (3.22ns)   --->   "%m37 = mul i5 %sext_ln250_1, i5 %sext_ln250" [HLS/case_3/case_3.cc:250]   --->   Operation 198 'mul' 'm37' <Predicate = true> <Delay = 3.22> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "%specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i5 %m37, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:32]   --->   Operation 199 'specfucore' 'specfucore_ln32' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln253 = sext i6 %m35" [HLS/case_3/case_3.cc:253]   --->   Operation 200 'sext' 'sext_ln253' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 201 [1/1] (5.38ns)   --->   "%mul_ln253 = mul i12 %sext_ln253, i12 %sext_ln253" [HLS/case_3/case_3.cc:253]   --->   Operation 201 'mul' 'mul_ln253' <Predicate = true> <Delay = 5.38> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 202 [1/1] (0.00ns)   --->   "%specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i12 %mul_ln253, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:35]   --->   Operation 202 'specfucore' 'specfucore_ln35' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 203 [1/1] (0.00ns)   --->   "%m40 = trunc i12 %mul_ln253" [HLS/case_3/case_3.cc:253]   --->   Operation 203 'trunc' 'm40' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln254 = sext i5 %m37" [HLS/case_3/case_3.cc:254]   --->   Operation 204 'sext' 'sext_ln254' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 205 [1/1] (1.63ns)   --->   "%add_ln255 = add i11 %m39, i11 %sext_ln254" [HLS/case_3/case_3.cc:255]   --->   Operation 205 'add' 'add_ln255' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln255 = sext i11 %add_ln255" [HLS/case_3/case_3.cc:255]   --->   Operation 206 'sext' 'sext_ln255' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln256 = zext i11 %m39" [HLS/case_3/case_3.cc:256]   --->   Operation 207 'zext' 'zext_ln256' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln256 = sext i2 %m38" [HLS/case_3/case_3.cc:256]   --->   Operation 208 'sext' 'sext_ln256' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 209 [1/1] (7.49ns)   --->   "%mul_ln256 = mul i13 %zext_ln256, i13 %sext_ln256" [HLS/case_3/case_3.cc:256]   --->   Operation 209 'mul' 'mul_ln256' <Predicate = true> <Delay = 7.49> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 210 [1/1] (0.00ns)   --->   "%m43 = trunc i13 %mul_ln256" [HLS/case_3/case_3.cc:256]   --->   Operation 210 'trunc' 'm43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 211 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln256, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:38]   --->   Operation 211 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 212 [1/1] (0.00ns)   --->   "%write_ln413 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_3, i16 %sext_ln255" [HLS/case_3/case_3.cc:413]   --->   Operation 212 'write' 'write_ln413' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 6.25>
ST_16 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln254_1 = sext i5 %m37" [HLS/case_3/case_3.cc:254]   --->   Operation 213 'sext' 'sext_ln254_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 214 [1/1] (1.73ns)   --->   "%m41 = add i10 %sext_ln254_1, i10 %m40" [HLS/case_3/case_3.cc:254]   --->   Operation 214 'add' 'm41' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln257_1 = sext i6 %m43" [HLS/case_3/case_3.cc:257]   --->   Operation 215 'sext' 'sext_ln257_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln258 = trunc i10 %m41" [HLS/case_3/case_3.cc:258]   --->   Operation 216 'trunc' 'trunc_ln258' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 217 [1/1] (4.52ns)   --->   "%mul_ln259 = mul i10 %m41, i10 %sext_ln257_1" [HLS/case_3/case_3.cc:259]   --->   Operation 217 'mul' 'mul_ln259' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.25>
ST_17 : Operation 218 [1/1] (4.17ns)   --->   "%m45 = mul i8 %trunc_ln258, i8 %trunc_ln258" [HLS/case_3/case_3.cc:258]   --->   Operation 218 'mul' 'm45' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 219 [1/1] (4.52ns)   --->   "%m46 = mul i10 %mul_ln259, i10 %m41" [HLS/case_3/case_3.cc:259]   --->   Operation 219 'mul' 'm46' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln263 = sext i10 %m46" [HLS/case_3/case_3.cc:263]   --->   Operation 220 'sext' 'sext_ln263' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln263_1 = sext i8 %m45" [HLS/case_3/case_3.cc:263]   --->   Operation 221 'sext' 'sext_ln263_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 222 [1/1] (1.73ns)   --->   "%add_ln263 = add i11 %sext_ln263, i11 %sext_ln263_1" [HLS/case_3/case_3.cc:263]   --->   Operation 222 'add' 'add_ln263' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln267 = trunc i11 %add_ln263" [HLS/case_3/case_3.cc:267]   --->   Operation 223 'trunc' 'trunc_ln267' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 7.49>
ST_18 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln257 = sext i6 %m43" [HLS/case_3/case_3.cc:257]   --->   Operation 224 'sext' 'sext_ln257' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln260 = sext i10 %m46" [HLS/case_3/case_3.cc:260]   --->   Operation 225 'sext' 'sext_ln260' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln260 = zext i10 %m46" [HLS/case_3/case_3.cc:260]   --->   Operation 226 'zext' 'zext_ln260' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln260_1 = zext i8 %m45" [HLS/case_3/case_3.cc:260]   --->   Operation 227 'zext' 'zext_ln260_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 228 [1/1] (7.13ns)   --->   "%mul_ln260 = mul i15 %zext_ln260, i15 %zext_ln260_1" [HLS/case_3/case_3.cc:260]   --->   Operation 228 'mul' 'mul_ln260' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 229 [1/1] (0.00ns)   --->   "%m47 = trunc i15 %mul_ln260" [HLS/case_3/case_3.cc:260]   --->   Operation 229 'trunc' 'm47' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 230 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln260, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:42]   --->   Operation 230 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 231 [1/1] (7.13ns)   --->   "%mul_ln261 = mul i15 %zext_ln260, i15 %sext_ln257" [HLS/case_3/case_3.cc:261]   --->   Operation 231 'mul' 'mul_ln261' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 232 [1/1] (0.00ns)   --->   "%m48 = trunc i15 %mul_ln261" [HLS/case_3/case_3.cc:265]   --->   Operation 232 'trunc' 'm48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 233 [1/1] (0.00ns)   --->   "%specfucore_ln43 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln261, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:43]   --->   Operation 233 'specfucore' 'specfucore_ln43' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln264 = sext i11 %add_ln263" [HLS/case_3/case_3.cc:264]   --->   Operation 234 'sext' 'sext_ln264' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 235 [1/1] (7.49ns)   --->   "%mul_ln264 = mul i21 %sext_ln264, i21 %sext_ln260" [HLS/case_3/case_3.cc:264]   --->   Operation 235 'mul' 'mul_ln264' <Predicate = true> <Delay = 7.49> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 236 [1/1] (0.00ns)   --->   "%specfucore_ln46 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln264, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:46]   --->   Operation 236 'specfucore' 'specfucore_ln46' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 237 [1/1] (0.00ns)   --->   "%m51 = trunc i21 %mul_ln264" [HLS/case_3/case_3.cc:264]   --->   Operation 237 'trunc' 'm51' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln414 = sext i12 %m51" [HLS/case_3/case_3.cc:414]   --->   Operation 238 'sext' 'sext_ln414' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 239 [1/1] (0.00ns)   --->   "%write_ln414 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_4, i16 %sext_ln414" [HLS/case_3/case_3.cc:414]   --->   Operation 239 'write' 'write_ln414' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 6.42>
ST_19 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln262 = zext i7 %m48" [HLS/case_3/case_3.cc:262]   --->   Operation 240 'zext' 'zext_ln262' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 241 [1/1] (6.42ns)   --->   "%mul_ln262 = mul i15 %zext_ln262, i15 %zext_ln260_1" [HLS/case_3/case_3.cc:262]   --->   Operation 241 'mul' 'mul_ln262' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 242 [1/1] (0.00ns)   --->   "%m49 = trunc i15 %mul_ln262" [HLS/case_3/case_3.cc:262]   --->   Operation 242 'trunc' 'm49' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 243 [1/1] (0.00ns)   --->   "%specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln262, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:44]   --->   Operation 243 'specfucore' 'specfucore_ln44' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 244 [1/1] (3.74ns)   --->   "%mul_ln268 = mul i7 %m47, i7 %m48" [HLS/case_3/case_3.cc:268]   --->   Operation 244 'mul' 'mul_ln268' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.90>
ST_20 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln262_1 = zext i7 %m48" [HLS/case_3/case_3.cc:262]   --->   Operation 245 'zext' 'zext_ln262_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln266 = zext i7 %m49" [HLS/case_3/case_3.cc:266]   --->   Operation 246 'zext' 'zext_ln266' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 247 [1/1] (5.90ns)   --->   "%mul_ln266 = mul i14 %zext_ln262_1, i14 %zext_ln266" [HLS/case_3/case_3.cc:266]   --->   Operation 247 'mul' 'mul_ln266' <Predicate = true> <Delay = 5.90> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 248 [1/1] (0.00ns)   --->   "%m53 = trunc i14 %mul_ln266" [HLS/case_3/case_3.cc:266]   --->   Operation 248 'trunc' 'm53' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 249 [1/1] (0.00ns)   --->   "%specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i14 %mul_ln266, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:48]   --->   Operation 249 'specfucore' 'specfucore_ln48' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 7.04>
ST_21 : Operation 250 [1/1] (1.87ns)   --->   "%add_ln269 = add i7 %m53, i7 %trunc_ln267" [HLS/case_3/case_3.cc:269]   --->   Operation 250 'add' 'add_ln269' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 251 [1/1] (3.74ns)   --->   "%m55 = mul i7 %mul_ln268, i7 %mul_ln268" [HLS/case_3/case_3.cc:269]   --->   Operation 251 'mul' 'm55' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln270 = trunc i7 %add_ln269" [HLS/case_3/case_3.cc:270]   --->   Operation 252 'trunc' 'trunc_ln270' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 253 [1/1] (2.34ns)   --->   "%m57 = mul i4 %trunc_ln270, i4 %trunc_ln270" [HLS/case_3/case_3.cc:271]   --->   Operation 253 'mul' 'm57' <Predicate = true> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 254 [1/1] (2.25ns) (grouped into DSP with root node m60)   --->   "%add_ln273 = add i7 %add_ln269, i7 %m55" [HLS/case_3/case_3.cc:273]   --->   Operation 254 'add' 'add_ln273' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 255 [4/4] (1.05ns) (root node of the DSP)   --->   "%m60 = mul i7 %add_ln273, i7 %m55" [HLS/case_3/case_3.cc:273]   --->   Operation 255 'mul' 'm60' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 6.68>
ST_22 : Operation 256 [1/1] (2.34ns)   --->   "%m58 = mul i4 %m57, i4 %m57" [HLS/case_3/case_3.cc:271]   --->   Operation 256 'mul' 'm58' <Predicate = true> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln272 = zext i4 %m57" [HLS/case_3/case_3.cc:272]   --->   Operation 257 'zext' 'zext_ln272' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln272_1 = zext i4 %m58" [HLS/case_3/case_3.cc:272]   --->   Operation 258 'zext' 'zext_ln272_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 259 [1/1] (4.34ns)   --->   "%mul_ln272 = mul i8 %zext_ln272, i8 %zext_ln272_1" [HLS/case_3/case_3.cc:272]   --->   Operation 259 'mul' 'mul_ln272' <Predicate = true> <Delay = 4.34> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 260 [1/1] (0.00ns)   --->   "%m59 = trunc i8 %mul_ln272" [HLS/case_3/case_3.cc:272]   --->   Operation 260 'trunc' 'm59' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 261 [1/1] (0.00ns)   --->   "%specfucore_ln54 = specfucore void @_ssdm_op_SpecFUCore, i8 %mul_ln272, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:54]   --->   Operation 261 'specfucore' 'specfucore_ln54' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 262 [3/4] (1.05ns) (root node of the DSP)   --->   "%m60 = mul i7 %add_ln273, i7 %m55" [HLS/case_3/case_3.cc:273]   --->   Operation 262 'mul' 'm60' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln274 = trunc i8 %mul_ln272" [HLS/case_3/case_3.cc:274]   --->   Operation 263 'trunc' 'trunc_ln274' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln274_1 = trunc i4 %m58" [HLS/case_3/case_3.cc:274]   --->   Operation 264 'trunc' 'trunc_ln274_1' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 4.34>
ST_23 : Operation 265 [2/4] (1.05ns) (root node of the DSP)   --->   "%m60 = mul i7 %add_ln273, i7 %m55" [HLS/case_3/case_3.cc:273]   --->   Operation 265 'mul' 'm60' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 266 [1/1] (1.65ns)   --->   "%m61 = add i3 %trunc_ln274, i3 %trunc_ln274_1" [HLS/case_3/case_3.cc:274]   --->   Operation 266 'add' 'm61' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln275 = zext i4 %m59" [HLS/case_3/case_3.cc:275]   --->   Operation 267 'zext' 'zext_ln275' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 268 [1/1] (4.34ns)   --->   "%mul_ln275 = mul i8 %zext_ln272, i8 %zext_ln275" [HLS/case_3/case_3.cc:275]   --->   Operation 268 'mul' 'mul_ln275' <Predicate = true> <Delay = 4.34> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 269 [1/1] (0.00ns)   --->   "%m62 = trunc i8 %mul_ln275" [HLS/case_3/case_3.cc:275]   --->   Operation 269 'trunc' 'm62' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 270 [1/1] (0.00ns)   --->   "%specfucore_ln57 = specfucore void @_ssdm_op_SpecFUCore, i8 %mul_ln275, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:57]   --->   Operation 270 'specfucore' 'specfucore_ln57' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 5.90>
ST_24 : Operation 271 [1/4] (0.00ns) (root node of the DSP)   --->   "%m60 = mul i7 %add_ln273, i7 %m55" [HLS/case_3/case_3.cc:273]   --->   Operation 271 'mul' 'm60' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln276 = zext i4 %m62" [HLS/case_3/case_3.cc:276]   --->   Operation 272 'zext' 'zext_ln276' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 273 [1/1] (4.34ns)   --->   "%mul_ln276 = mul i7 %zext_ln276, i7 %zext_ln276" [HLS/case_3/case_3.cc:276]   --->   Operation 273 'mul' 'mul_ln276' <Predicate = true> <Delay = 4.34> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 274 [1/1] (0.00ns)   --->   "%m63 = trunc i7 %mul_ln276" [HLS/case_3/case_3.cc:276]   --->   Operation 274 'trunc' 'm63' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 275 [1/1] (0.00ns)   --->   "%specfucore_ln58 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln276, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:58]   --->   Operation 275 'specfucore' 'specfucore_ln58' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln277 = sext i3 %m61" [HLS/case_3/case_3.cc:277]   --->   Operation 276 'sext' 'sext_ln277' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln277_1 = sext i7 %m60" [HLS/case_3/case_3.cc:277]   --->   Operation 277 'sext' 'sext_ln277_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 278 [1/1] (5.90ns)   --->   "%m64 = mul i10 %sext_ln277_1, i10 %sext_ln277" [HLS/case_3/case_3.cc:277]   --->   Operation 278 'mul' 'm64' <Predicate = true> <Delay = 5.90> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 279 [1/1] (0.00ns)   --->   "%specfucore_ln59 = specfucore void @_ssdm_op_SpecFUCore, i10 %m64, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:59]   --->   Operation 279 'specfucore' 'specfucore_ln59' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 280 [1/1] (0.00ns)   --->   "%specfucore_ln60 = specfucore void @_ssdm_op_SpecFUCore, i10 %m64, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:60]   --->   Operation 280 'specfucore' 'specfucore_ln60' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 281 [1/1] (0.00ns)   --->   "%m65 = trunc i10 %m64" [HLS/case_3/case_3.cc:278]   --->   Operation 281 'trunc' 'm65' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln282 = trunc i10 %m64" [HLS/case_3/case_3.cc:282]   --->   Operation 282 'trunc' 'trunc_ln282' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 7.13>
ST_25 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln279 = sext i10 %m64" [HLS/case_3/case_3.cc:279]   --->   Operation 283 'sext' 'sext_ln279' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln279_1 = sext i3 %m65" [HLS/case_3/case_3.cc:279]   --->   Operation 284 'sext' 'sext_ln279_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 285 [1/1] (7.13ns)   --->   "%mul_ln279 = mul i13 %sext_ln279, i13 %sext_ln279_1" [HLS/case_3/case_3.cc:279]   --->   Operation 285 'mul' 'mul_ln279' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 286 [1/1] (0.00ns)   --->   "%specfucore_ln61 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln279, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:61]   --->   Operation 286 'specfucore' 'specfucore_ln61' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 287 [1/1] (0.00ns)   --->   "%m66 = trunc i13 %mul_ln279" [HLS/case_3/case_3.cc:279]   --->   Operation 287 'trunc' 'm66' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln280 = sext i3 %m63" [HLS/case_3/case_3.cc:280]   --->   Operation 288 'sext' 'sext_ln280' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 289 [1/1] (4.34ns)   --->   "%mul_ln280 = mul i7 %zext_ln276, i7 %sext_ln280" [HLS/case_3/case_3.cc:280]   --->   Operation 289 'mul' 'mul_ln280' <Predicate = true> <Delay = 4.34> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 290 [1/1] (0.00ns)   --->   "%m67 = trunc i7 %mul_ln280" [HLS/case_3/case_3.cc:280]   --->   Operation 290 'trunc' 'm67' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 291 [1/1] (0.00ns)   --->   "%specfucore_ln62 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln280, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:62]   --->   Operation 291 'specfucore' 'specfucore_ln62' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln281 = sext i3 %m65" [HLS/case_3/case_3.cc:281]   --->   Operation 292 'sext' 'sext_ln281' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln281_1 = sext i3 %m63" [HLS/case_3/case_3.cc:281]   --->   Operation 293 'sext' 'sext_ln281_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 294 [1/1] (1.65ns)   --->   "%m68 = add i4 %sext_ln281_1, i4 %sext_ln281" [HLS/case_3/case_3.cc:281]   --->   Operation 294 'add' 'm68' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 295 [1/1] (4.35ns)   --->   "%m69 = mul i9 %trunc_ln282, i9 %trunc_ln282" [HLS/case_3/case_3.cc:282]   --->   Operation 295 'mul' 'm69' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln283 = trunc i9 %m69" [HLS/case_3/case_3.cc:283]   --->   Operation 296 'trunc' 'trunc_ln283' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln415 = sext i4 %m67" [HLS/case_3/case_3.cc:415]   --->   Operation 297 'sext' 'sext_ln415' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 298 [1/1] (0.00ns)   --->   "%write_ln415 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_5, i16 %sext_ln415" [HLS/case_3/case_3.cc:415]   --->   Operation 298 'write' 'write_ln415' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 7.49>
ST_26 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln284 = sext i11 %m66" [HLS/case_3/case_3.cc:284]   --->   Operation 299 'sext' 'sext_ln284' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln284_1 = sext i9 %m69" [HLS/case_3/case_3.cc:284]   --->   Operation 300 'sext' 'sext_ln284_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 301 [1/1] (7.49ns)   --->   "%mul_ln284 = mul i20 %sext_ln284, i20 %sext_ln284_1" [HLS/case_3/case_3.cc:284]   --->   Operation 301 'mul' 'mul_ln284' <Predicate = true> <Delay = 7.49> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 302 [1/1] (0.00ns)   --->   "%specfucore_ln66 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln284, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:66]   --->   Operation 302 'specfucore' 'specfucore_ln66' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 303 [1/1] (0.00ns)   --->   "%m71 = trunc i20 %mul_ln284" [HLS/case_3/case_3.cc:284]   --->   Operation 303 'trunc' 'm71' <Predicate = true> <Delay = 0.00>

State 27 <SV = 26> <Delay = 7.49>
ST_27 : Operation 304 [1/1] (1.73ns)   --->   "%m70 = add i4 %m68, i4 %trunc_ln283" [HLS/case_3/case_3.cc:283]   --->   Operation 304 'add' 'm70' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln285 = zext i11 %m71" [HLS/case_3/case_3.cc:285]   --->   Operation 305 'zext' 'zext_ln285' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln285_1 = sext i4 %m68" [HLS/case_3/case_3.cc:285]   --->   Operation 306 'sext' 'sext_ln285_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 307 [1/1] (7.49ns)   --->   "%mul_ln285 = mul i15 %zext_ln285, i15 %sext_ln285_1" [HLS/case_3/case_3.cc:285]   --->   Operation 307 'mul' 'mul_ln285' <Predicate = true> <Delay = 7.49> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 308 [1/1] (0.00ns)   --->   "%m72 = trunc i15 %mul_ln285" [HLS/case_3/case_3.cc:285]   --->   Operation 308 'trunc' 'm72' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 309 [1/1] (0.00ns)   --->   "%specfucore_ln67 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln285, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:67]   --->   Operation 309 'specfucore' 'specfucore_ln67' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 310 [1/1] (0.00ns)   --->   "%specfucore_ln68 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln285, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:68]   --->   Operation 310 'specfucore' 'specfucore_ln68' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 311 [1/1] (0.00ns)   --->   "%m73 = trunc i15 %mul_ln285" [HLS/case_3/case_3.cc:286]   --->   Operation 311 'trunc' 'm73' <Predicate = true> <Delay = 0.00>

State 28 <SV = 27> <Delay = 7.49>
ST_28 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln285 = sext i11 %m71" [HLS/case_3/case_3.cc:285]   --->   Operation 312 'sext' 'sext_ln285' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln287 = sext i10 %m72" [HLS/case_3/case_3.cc:287]   --->   Operation 313 'sext' 'sext_ln287' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 314 [1/1] (7.49ns)   --->   "%mul_ln287 = mul i21 %sext_ln285, i21 %sext_ln287" [HLS/case_3/case_3.cc:287]   --->   Operation 314 'mul' 'mul_ln287' <Predicate = true> <Delay = 7.49> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 315 [1/1] (0.00ns)   --->   "%specfucore_ln69 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln287, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:69]   --->   Operation 315 'specfucore' 'specfucore_ln69' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln288 = sext i4 %m73" [HLS/case_3/case_3.cc:288]   --->   Operation 316 'sext' 'sext_ln288' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln288_1 = sext i4 %m70" [HLS/case_3/case_3.cc:288]   --->   Operation 317 'sext' 'sext_ln288_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 318 [1/1] (4.34ns)   --->   "%mul_ln288 = mul i8 %sext_ln288, i8 %sext_ln288_1" [HLS/case_3/case_3.cc:288]   --->   Operation 318 'mul' 'mul_ln288' <Predicate = true> <Delay = 4.34> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 319 [1/1] (0.00ns)   --->   "%specfucore_ln70 = specfucore void @_ssdm_op_SpecFUCore, i8 %mul_ln288, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:70]   --->   Operation 319 'specfucore' 'specfucore_ln70' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 320 [1/1] (0.00ns)   --->   "%m75 = trunc i8 %mul_ln288" [HLS/case_3/case_3.cc:288]   --->   Operation 320 'trunc' 'm75' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln289 = trunc i21 %mul_ln287" [HLS/case_3/case_3.cc:289]   --->   Operation 321 'trunc' 'trunc_ln289' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln290 = sext i4 %m73" [HLS/case_3/case_3.cc:290]   --->   Operation 322 'sext' 'sext_ln290' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 323 [1/1] (2.34ns)   --->   "%m77 = mul i6 %sext_ln290, i6 %sext_ln290" [HLS/case_3/case_3.cc:290]   --->   Operation 323 'mul' 'm77' <Predicate = true> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.90>
ST_29 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln289 = sext i11 %m71" [HLS/case_3/case_3.cc:289]   --->   Operation 324 'sext' 'sext_ln289' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 325 [1/1] (5.62ns)   --->   "%m76 = mul i12 %trunc_ln289, i12 %sext_ln289" [HLS/case_3/case_3.cc:289]   --->   Operation 325 'mul' 'm76' <Predicate = true> <Delay = 5.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln291 = sext i6 %m77" [HLS/case_3/case_3.cc:291]   --->   Operation 326 'sext' 'sext_ln291' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln291_1 = sext i7 %m75" [HLS/case_3/case_3.cc:291]   --->   Operation 327 'sext' 'sext_ln291_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 328 [1/1] (5.90ns)   --->   "%mul_ln291 = mul i13 %sext_ln291_1, i13 %sext_ln291" [HLS/case_3/case_3.cc:291]   --->   Operation 328 'mul' 'mul_ln291' <Predicate = true> <Delay = 5.90> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 329 [1/1] (0.00ns)   --->   "%specfucore_ln73 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln291, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:73]   --->   Operation 329 'specfucore' 'specfucore_ln73' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 330 [1/1] (0.00ns)   --->   "%m78 = trunc i13 %mul_ln291" [HLS/case_3/case_3.cc:291]   --->   Operation 330 'trunc' 'm78' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln292 = sext i6 %m77" [HLS/case_3/case_3.cc:292]   --->   Operation 331 'sext' 'sext_ln292' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln292_1 = sext i7 %m75" [HLS/case_3/case_3.cc:292]   --->   Operation 332 'sext' 'sext_ln292_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 333 [1/1] (1.87ns)   --->   "%add_ln292 = add i8 %sext_ln292_1, i8 %sext_ln292" [HLS/case_3/case_3.cc:292]   --->   Operation 333 'add' 'add_ln292' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln416 = sext i12 %m76" [HLS/case_3/case_3.cc:416]   --->   Operation 334 'sext' 'sext_ln416' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 335 [1/1] (0.00ns)   --->   "%write_ln416 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_6, i16 %sext_ln416" [HLS/case_3/case_3.cc:416]   --->   Operation 335 'write' 'write_ln416' <Predicate = true> <Delay = 0.00>

State 30 <SV = 29> <Delay = 5.62>
ST_30 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln294 = sext i8 %add_ln292" [HLS/case_3/case_3.cc:294]   --->   Operation 336 'sext' 'sext_ln294' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 337 [1/1] (5.62ns)   --->   "%m81 = mul i12 %m78, i12 %sext_ln294" [HLS/case_3/case_3.cc:296]   --->   Operation 337 'mul' 'm81' <Predicate = true> <Delay = 5.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.62>
ST_31 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln293 = sext i7 %m75" [HLS/case_3/case_3.cc:293]   --->   Operation 338 'sext' 'sext_ln293' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln293_1 = sext i8 %add_ln292" [HLS/case_3/case_3.cc:293]   --->   Operation 339 'sext' 'sext_ln293_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 340 [1/1] (4.17ns)   --->   "%m80 = mul i15 %sext_ln293_1, i15 %sext_ln293" [HLS/case_3/case_3.cc:293]   --->   Operation 340 'mul' 'm80' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln296 = sext i6 %m77" [HLS/case_3/case_3.cc:296]   --->   Operation 341 'sext' 'sext_ln296' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln296 = trunc i15 %m80" [HLS/case_3/case_3.cc:296]   --->   Operation 342 'trunc' 'trunc_ln296' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 343 [1/1] (5.62ns)   --->   "%mul_ln296 = mul i12 %m81, i12 %sext_ln296" [HLS/case_3/case_3.cc:296]   --->   Operation 343 'mul' 'mul_ln296' <Predicate = true> <Delay = 5.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln297 = trunc i15 %m80" [HLS/case_3/case_3.cc:297]   --->   Operation 344 'trunc' 'trunc_ln297' <Predicate = true> <Delay = 0.00>

State 32 <SV = 31> <Delay = 5.62>
ST_32 : Operation 345 [1/1] (5.62ns)   --->   "%m83 = mul i12 %mul_ln296, i12 %trunc_ln296" [HLS/case_3/case_3.cc:296]   --->   Operation 345 'mul' 'm83' <Predicate = true> <Delay = 5.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 346 [1/1] (4.52ns)   --->   "%m84 = mul i10 %trunc_ln297, i10 %trunc_ln297" [HLS/case_3/case_3.cc:297]   --->   Operation 346 'mul' 'm84' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 347 [1/1] (0.00ns)   --->   "%trunc_ln301 = trunc i10 %m84" [HLS/case_3/case_3.cc:301]   --->   Operation 347 'trunc' 'trunc_ln301' <Predicate = true> <Delay = 0.00>

State 33 <SV = 32> <Delay = 7.85>
ST_33 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln299 = zext i12 %m81" [HLS/case_3/case_3.cc:299]   --->   Operation 348 'zext' 'zext_ln299' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln299_2 = zext i12 %m83" [HLS/case_3/case_3.cc:299]   --->   Operation 349 'zext' 'zext_ln299_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln299_3 = zext i12 %m83" [HLS/case_3/case_3.cc:299]   --->   Operation 350 'zext' 'zext_ln299_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 351 [1/1] (7.85ns)   --->   "%mul_ln299 = mul i19 %zext_ln299, i19 %zext_ln299_3" [HLS/case_3/case_3.cc:299]   --->   Operation 351 'mul' 'mul_ln299' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 352 [1/1] (0.00ns)   --->   "%m86 = trunc i19 %mul_ln299" [HLS/case_3/case_3.cc:299]   --->   Operation 352 'trunc' 'm86' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 353 [1/1] (0.00ns)   --->   "%specfucore_ln81 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln299, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:81]   --->   Operation 353 'specfucore' 'specfucore_ln81' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln300 = zext i10 %m84" [HLS/case_3/case_3.cc:300]   --->   Operation 354 'zext' 'zext_ln300' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 355 [1/1] (7.85ns)   --->   "%mul_ln300 = mul i21 %zext_ln300, i21 %zext_ln299_2" [HLS/case_3/case_3.cc:300]   --->   Operation 355 'mul' 'mul_ln300' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 356 [1/1] (0.00ns)   --->   "%m87 = trunc i21 %mul_ln300" [HLS/case_3/case_3.cc:300]   --->   Operation 356 'trunc' 'm87' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 357 [1/1] (0.00ns)   --->   "%specfucore_ln82 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln300, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:82]   --->   Operation 357 'specfucore' 'specfucore_ln82' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln301_1 = trunc i21 %mul_ln300" [HLS/case_3/case_3.cc:301]   --->   Operation 358 'trunc' 'trunc_ln301_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln417 = sext i9 %m86" [HLS/case_3/case_3.cc:417]   --->   Operation 359 'sext' 'sext_ln417' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 360 [1/1] (0.00ns)   --->   "%write_ln417 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_7, i16 %sext_ln417" [HLS/case_3/case_3.cc:417]   --->   Operation 360 'write' 'write_ln417' <Predicate = true> <Delay = 0.00>

State 34 <SV = 33> <Delay = 7.85>
ST_34 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln299_1 = zext i12 %m83" [HLS/case_3/case_3.cc:299]   --->   Operation 361 'zext' 'zext_ln299_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 362 [1/1] (3.78ns)   --->   "%m88 = mul i6 %trunc_ln301_1, i6 %trunc_ln301" [HLS/case_3/case_3.cc:301]   --->   Operation 362 'mul' 'm88' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 363 [1/1] (0.00ns)   --->   "%sext_ln302 = sext i12 %m83" [HLS/case_3/case_3.cc:302]   --->   Operation 363 'sext' 'sext_ln302' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln302_1 = sext i10 %m87" [HLS/case_3/case_3.cc:302]   --->   Operation 364 'sext' 'sext_ln302_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 365 [1/1] (5.62ns)   --->   "%m89 = mul i14 %sext_ln302, i14 %sext_ln302_1" [HLS/case_3/case_3.cc:302]   --->   Operation 365 'mul' 'm89' <Predicate = true> <Delay = 5.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 366 [1/1] (7.85ns)   --->   "%mul_ln303 = mul i15 %zext_ln299_1, i15 %zext_ln299_1" [HLS/case_3/case_3.cc:303]   --->   Operation 366 'mul' 'mul_ln303' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 367 [1/1] (0.00ns)   --->   "%m90 = trunc i15 %mul_ln303" [HLS/case_3/case_3.cc:303]   --->   Operation 367 'trunc' 'm90' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 368 [1/1] (0.00ns)   --->   "%specfucore_ln85 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln303, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:85]   --->   Operation 368 'specfucore' 'specfucore_ln85' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln304 = sext i6 %m88" [HLS/case_3/case_3.cc:304]   --->   Operation 369 'sext' 'sext_ln304' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln304_1 = sext i10 %m87" [HLS/case_3/case_3.cc:304]   --->   Operation 370 'sext' 'sext_ln304_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 371 [1/1] (1.73ns)   --->   "%add_ln304 = add i11 %sext_ln304_1, i11 %sext_ln304" [HLS/case_3/case_3.cc:304]   --->   Operation 371 'add' 'add_ln304' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 372 [1/1] (0.00ns)   --->   "%trunc_ln305 = trunc i14 %m89" [HLS/case_3/case_3.cc:305]   --->   Operation 372 'trunc' 'trunc_ln305' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln418 = sext i11 %add_ln304" [HLS/case_3/case_3.cc:418]   --->   Operation 373 'sext' 'sext_ln418' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 374 [1/1] (0.00ns)   --->   "%write_ln418 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_8, i16 %sext_ln418" [HLS/case_3/case_3.cc:418]   --->   Operation 374 'write' 'write_ln418' <Predicate = true> <Delay = 0.00>

State 35 <SV = 34> <Delay = 8.56>
ST_35 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln305 = sext i10 %m87" [HLS/case_3/case_3.cc:305]   --->   Operation 375 'sext' 'sext_ln305' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 376 [1/1] (5.62ns)   --->   "%m92 = mul i12 %trunc_ln305, i12 %sext_ln305" [HLS/case_3/case_3.cc:305]   --->   Operation 376 'mul' 'm92' <Predicate = true> <Delay = 5.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln306 = zext i14 %m89" [HLS/case_3/case_3.cc:306]   --->   Operation 377 'zext' 'zext_ln306' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln306_1 = zext i7 %m90" [HLS/case_3/case_3.cc:306]   --->   Operation 378 'zext' 'zext_ln306_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 379 [1/1] (8.56ns)   --->   "%mul_ln306 = mul i15 %zext_ln306, i15 %zext_ln306_1" [HLS/case_3/case_3.cc:306]   --->   Operation 379 'mul' 'mul_ln306' <Predicate = true> <Delay = 8.56> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 380 [1/1] (0.00ns)   --->   "%m93 = trunc i15 %mul_ln306" [HLS/case_3/case_3.cc:306]   --->   Operation 380 'trunc' 'm93' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 381 [1/1] (0.00ns)   --->   "%specfucore_ln88 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln306, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:88]   --->   Operation 381 'specfucore' 'specfucore_ln88' <Predicate = true> <Delay = 0.00>

State 36 <SV = 35> <Delay = 5.90>
ST_36 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln308 = zext i7 %m93" [HLS/case_3/case_3.cc:308]   --->   Operation 382 'zext' 'zext_ln308' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 383 [1/1] (5.90ns)   --->   "%mul_ln308 = mul i11 %zext_ln308, i11 %zext_ln308" [HLS/case_3/case_3.cc:308]   --->   Operation 383 'mul' 'mul_ln308' <Predicate = true> <Delay = 5.90> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 384 [1/1] (0.00ns)   --->   "%m95 = trunc i11 %mul_ln308" [HLS/case_3/case_3.cc:308]   --->   Operation 384 'trunc' 'm95' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 385 [1/1] (0.00ns)   --->   "%specfucore_ln90 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln308, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:90]   --->   Operation 385 'specfucore' 'specfucore_ln90' <Predicate = true> <Delay = 0.00>

State 37 <SV = 36> <Delay = 7.85>
ST_37 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln307 = sext i12 %m92" [HLS/case_3/case_3.cc:307]   --->   Operation 386 'sext' 'sext_ln307' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 387 [1/1] (7.85ns)   --->   "%mul_ln307 = mul i24 %sext_ln307, i24 %sext_ln307" [HLS/case_3/case_3.cc:307]   --->   Operation 387 'mul' 'mul_ln307' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 388 [1/1] (0.00ns)   --->   "%specfucore_ln89 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln307, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:89]   --->   Operation 388 'specfucore' 'specfucore_ln89' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 389 [1/1] (0.00ns)   --->   "%m94 = trunc i24 %mul_ln307" [HLS/case_3/case_3.cc:307]   --->   Operation 389 'trunc' 'm94' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln310 = zext i5 %m95" [HLS/case_3/case_3.cc:310]   --->   Operation 390 'zext' 'zext_ln310' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 391 [1/1] (5.90ns)   --->   "%mul_ln310 = mul i11 %zext_ln310, i11 %zext_ln308" [HLS/case_3/case_3.cc:310]   --->   Operation 391 'mul' 'mul_ln310' <Predicate = true> <Delay = 5.90> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 392 [1/1] (0.00ns)   --->   "%m97 = trunc i11 %mul_ln310" [HLS/case_3/case_3.cc:310]   --->   Operation 392 'trunc' 'm97' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 393 [1/1] (0.00ns)   --->   "%specfucore_ln92 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln310, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:92]   --->   Operation 393 'specfucore' 'specfucore_ln92' <Predicate = true> <Delay = 0.00>

State 38 <SV = 37> <Delay = 5.62>
ST_38 : Operation 394 [1/1] (0.00ns)   --->   "%m96 = shl i12 %m92, i12 1" [HLS/case_3/case_3.cc:309]   --->   Operation 394 'shl' 'm96' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln312_1 = sext i7 %m93" [HLS/case_3/case_3.cc:312]   --->   Operation 395 'sext' 'sext_ln312_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln312 = sext i5 %m97" [HLS/case_3/case_3.cc:312]   --->   Operation 396 'sext' 'sext_ln312' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 397 [1/1] (5.62ns)   --->   "%m99 = mul i12 %m94, i12 %sext_ln312" [HLS/case_3/case_3.cc:312]   --->   Operation 397 'mul' 'm99' <Predicate = true> <Delay = 5.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 398 [1/1] (0.00ns)   --->   "%trunc_ln313 = trunc i12 %m99" [HLS/case_3/case_3.cc:313]   --->   Operation 398 'trunc' 'trunc_ln313' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 399 [1/1] (0.00ns)   --->   "%sext_ln314 = sext i5 %m97" [HLS/case_3/case_3.cc:314]   --->   Operation 399 'sext' 'sext_ln314' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 400 [1/1] (1.87ns)   --->   "%add_ln314 = add i8 %sext_ln312_1, i8 %sext_ln314" [HLS/case_3/case_3.cc:314]   --->   Operation 400 'add' 'add_ln314' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln314_1 = sext i8 %add_ln314" [HLS/case_3/case_3.cc:314]   --->   Operation 401 'sext' 'sext_ln314_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 402 [1/1] (1.54ns)   --->   "%m101 = add i12 %sext_ln314_1, i12 %m96" [HLS/case_3/case_3.cc:314]   --->   Operation 402 'add' 'm101' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 403 [1/1] (0.00ns)   --->   "%trunc_ln315 = trunc i12 %m101" [HLS/case_3/case_3.cc:315]   --->   Operation 403 'trunc' 'trunc_ln315' <Predicate = true> <Delay = 0.00>

State 39 <SV = 38> <Delay = 7.85>
ST_39 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln313 = zext i5 %trunc_ln313" [HLS/case_3/case_3.cc:313]   --->   Operation 404 'zext' 'zext_ln313' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln313_1 = zext i12 %m99" [HLS/case_3/case_3.cc:313]   --->   Operation 405 'zext' 'zext_ln313_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln313_2 = zext i12 %m99" [HLS/case_3/case_3.cc:313]   --->   Operation 406 'zext' 'zext_ln313_2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln313_3 = zext i12 %m96" [HLS/case_3/case_3.cc:313]   --->   Operation 407 'zext' 'zext_ln313_3' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 408 [1/1] (7.85ns)   --->   "%mul_ln313 = mul i19 %zext_ln313_2, i19 %zext_ln313_3" [HLS/case_3/case_3.cc:313]   --->   Operation 408 'mul' 'mul_ln313' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 409 [1/1] (0.00ns)   --->   "%m100 = trunc i19 %mul_ln313" [HLS/case_3/case_3.cc:313]   --->   Operation 409 'trunc' 'm100' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 410 [1/1] (0.00ns)   --->   "%specfucore_ln95 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln313, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:95]   --->   Operation 410 'specfucore' 'specfucore_ln95' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln315_1 = zext i12 %m101" [HLS/case_3/case_3.cc:315]   --->   Operation 411 'zext' 'zext_ln315_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 412 [1/1] (7.85ns)   --->   "%mul_ln315 = mul i24 %zext_ln313_1, i24 %zext_ln315_1" [HLS/case_3/case_3.cc:315]   --->   Operation 412 'mul' 'mul_ln315' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 413 [1/1] (0.00ns)   --->   "%m102 = trunc i24 %mul_ln315" [HLS/case_3/case_3.cc:315]   --->   Operation 413 'trunc' 'm102' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 414 [1/1] (0.00ns)   --->   "%specfucore_ln97 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln315, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:97]   --->   Operation 414 'specfucore' 'specfucore_ln97' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 415 [1/1] (4.86ns)   --->   "%mul_ln317 = mul i10 %zext_ln313, i10 %zext_ln313" [HLS/case_3/case_3.cc:317]   --->   Operation 415 'mul' 'mul_ln317' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 416 [1/1] (0.00ns)   --->   "%m104 = trunc i10 %mul_ln317" [HLS/case_3/case_3.cc:320]   --->   Operation 416 'trunc' 'm104' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 417 [1/1] (0.00ns)   --->   "%specfucore_ln99 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln317, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:99]   --->   Operation 417 'specfucore' 'specfucore_ln99' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 418 [1/1] (0.00ns)   --->   "%sext_ln419 = sext i12 %m102" [HLS/case_3/case_3.cc:419]   --->   Operation 418 'sext' 'sext_ln419' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 419 [1/1] (0.00ns)   --->   "%write_ln419 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_9, i16 %sext_ln419" [HLS/case_3/case_3.cc:419]   --->   Operation 419 'write' 'write_ln419' <Predicate = true> <Delay = 0.00>

State 40 <SV = 39> <Delay = 6.98>
ST_40 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln315 = zext i5 %trunc_ln315" [HLS/case_3/case_3.cc:315]   --->   Operation 420 'zext' 'zext_ln315' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln316 = sext i9 %m100" [HLS/case_3/case_3.cc:316]   --->   Operation 421 'sext' 'sext_ln316' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 422 [1/1] (6.78ns)   --->   "%mul_ln316 = mul i18 %sext_ln316, i18 %sext_ln316" [HLS/case_3/case_3.cc:316]   --->   Operation 422 'mul' 'mul_ln316' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 423 [1/1] (0.00ns)   --->   "%specfucore_ln98 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln316, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:98]   --->   Operation 423 'specfucore' 'specfucore_ln98' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 424 [1/1] (0.00ns)   --->   "%m103 = trunc i18 %mul_ln316" [HLS/case_3/case_3.cc:316]   --->   Operation 424 'trunc' 'm103' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 425 [1/1] (4.86ns)   --->   "%mul_ln318 = mul i10 %zext_ln315, i10 %zext_ln315" [HLS/case_3/case_3.cc:318]   --->   Operation 425 'mul' 'mul_ln318' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 426 [1/1] (0.00ns)   --->   "%trunc_ln321 = trunc i10 %mul_ln318" [HLS/case_3/case_3.cc:321]   --->   Operation 426 'trunc' 'trunc_ln321' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 427 [1/1] (0.00ns)   --->   "%specfucore_ln100 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln318, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:100]   --->   Operation 427 'specfucore' 'specfucore_ln100' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 428 [1/1] (3.49ns)   --->   "%m106 = mul i5 %trunc_ln315, i5 %m104" [HLS/case_3/case_3.cc:320]   --->   Operation 428 'mul' 'm106' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 429 [1/1] (3.49ns)   --->   "%m107 = mul i5 %m106, i5 %m104" [HLS/case_3/case_3.cc:325]   --->   Operation 429 'mul' 'm107' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln420 = sext i13 %m103" [HLS/case_3/case_3.cc:420]   --->   Operation 430 'sext' 'sext_ln420' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 431 [1/1] (0.00ns)   --->   "%write_ln420 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_10, i16 %sext_ln420" [HLS/case_3/case_3.cc:420]   --->   Operation 431 'write' 'write_ln420' <Predicate = true> <Delay = 0.00>

State 41 <SV = 40> <Delay = 6.64>
ST_41 : Operation 432 [1/1] (1.78ns)   --->   "%m108 = add i5 %trunc_ln321, i5 %m107" [HLS/case_3/case_3.cc:321]   --->   Operation 432 'add' 'm108' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln322 = zext i5 %m108" [HLS/case_3/case_3.cc:322]   --->   Operation 433 'zext' 'zext_ln322' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln322_1 = zext i5 %m106" [HLS/case_3/case_3.cc:322]   --->   Operation 434 'zext' 'zext_ln322_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 435 [1/1] (4.86ns)   --->   "%mul_ln322 = mul i10 %zext_ln322_1, i10 %zext_ln322" [HLS/case_3/case_3.cc:322]   --->   Operation 435 'mul' 'mul_ln322' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 436 [1/1] (0.00ns)   --->   "%m109 = trunc i10 %mul_ln322" [HLS/case_3/case_3.cc:325]   --->   Operation 436 'trunc' 'm109' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 437 [1/1] (0.00ns)   --->   "%specfucore_ln104 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln322, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:104]   --->   Operation 437 'specfucore' 'specfucore_ln104' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 438 [1/1] (0.00ns)   --->   "%trunc_ln326 = trunc i10 %mul_ln322" [HLS/case_3/case_3.cc:326]   --->   Operation 438 'trunc' 'trunc_ln326' <Predicate = true> <Delay = 0.00>

State 42 <SV = 41> <Delay = 3.49>
ST_42 : Operation 439 [1/1] (3.49ns)   --->   "%m112 = mul i5 %m109, i5 %m107" [HLS/case_3/case_3.cc:325]   --->   Operation 439 'mul' 'm112' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.08>
ST_43 : Operation 440 [1/1] (3.49ns)   --->   "%m116 = mul i5 %m109, i5 %m112" [HLS/case_3/case_3.cc:333]   --->   Operation 440 'mul' 'm116' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 441 [1/1] (1.78ns)   --->   "%add_ln330 = add i5 %m112, i5 %m109" [HLS/case_3/case_3.cc:330]   --->   Operation 441 'add' 'add_ln330' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 442 [1/1] (2.25ns) (grouped into DSP with root node mul_ln333)   --->   "%add_ln333 = add i5 %m109, i5 %add_ln330" [HLS/case_3/case_3.cc:333]   --->   Operation 442 'add' 'add_ln333' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 443 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln333 = mul i5 %m109, i5 %add_ln333" [HLS/case_3/case_3.cc:333]   --->   Operation 443 'mul' 'mul_ln333' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 44 <SV = 43> <Delay = 1.05>
ST_44 : Operation 444 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln333 = mul i5 %m109, i5 %add_ln333" [HLS/case_3/case_3.cc:333]   --->   Operation 444 'mul' 'mul_ln333' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 45 <SV = 44> <Delay = 1.05>
ST_45 : Operation 445 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln333 = mul i5 %m109, i5 %add_ln333" [HLS/case_3/case_3.cc:333]   --->   Operation 445 'mul' 'mul_ln333' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 46 <SV = 45> <Delay = 3.49>
ST_46 : Operation 446 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln333 = mul i5 %m109, i5 %add_ln333" [HLS/case_3/case_3.cc:333]   --->   Operation 446 'mul' 'mul_ln333' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 447 [1/1] (3.49ns)   --->   "%m120 = mul i5 %mul_ln333, i5 %m116" [HLS/case_3/case_3.cc:333]   --->   Operation 447 'mul' 'm120' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.48>
ST_47 : Operation 448 [1/1] (1.62ns)   --->   "%mul_ln327 = mul i3 %trunc_ln326, i3 %trunc_ln326" [HLS/case_3/case_3.cc:327]   --->   Operation 448 'mul' 'mul_ln327' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 449 [1/1] (0.00ns)   --->   "%m114 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %mul_ln327, i2 0" [HLS/case_3/case_3.cc:327]   --->   Operation 449 'bitconcatenate' 'm114' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln332 = zext i5 %m116" [HLS/case_3/case_3.cc:332]   --->   Operation 450 'zext' 'zext_ln332' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln332_1 = zext i5 %m114" [HLS/case_3/case_3.cc:332]   --->   Operation 451 'zext' 'zext_ln332_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 452 [1/1] (4.86ns)   --->   "%mul_ln332 = mul i10 %zext_ln332, i10 %zext_ln332_1" [HLS/case_3/case_3.cc:332]   --->   Operation 452 'mul' 'mul_ln332' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 453 [1/1] (0.00ns)   --->   "%m119 = trunc i10 %mul_ln332" [HLS/case_3/case_3.cc:332]   --->   Operation 453 'trunc' 'm119' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 454 [1/1] (0.00ns)   --->   "%specfucore_ln114 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln332, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:114]   --->   Operation 454 'specfucore' 'specfucore_ln114' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln334 = zext i5 %m120" [HLS/case_3/case_3.cc:334]   --->   Operation 455 'zext' 'zext_ln334' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 456 [1/1] (4.86ns)   --->   "%mul_ln334 = mul i10 %zext_ln332, i10 %zext_ln334" [HLS/case_3/case_3.cc:334]   --->   Operation 456 'mul' 'mul_ln334' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 457 [1/1] (0.00ns)   --->   "%trunc_ln337 = trunc i10 %mul_ln334" [HLS/case_3/case_3.cc:337]   --->   Operation 457 'trunc' 'trunc_ln337' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 458 [1/1] (0.00ns)   --->   "%specfucore_ln116 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln334, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:116]   --->   Operation 458 'specfucore' 'specfucore_ln116' <Predicate = true> <Delay = 0.00>

State 48 <SV = 47> <Delay = 3.49>
ST_48 : Operation 459 [1/1] (3.49ns)   --->   "%m122 = mul i5 %trunc_ln337, i5 %m119" [HLS/case_3/case_3.cc:335]   --->   Operation 459 'mul' 'm122' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 460 [1/1] (1.78ns)   --->   "%m124 = add i5 %trunc_ln337, i5 %m119" [HLS/case_3/case_3.cc:337]   --->   Operation 460 'add' 'm124' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.86>
ST_49 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln336 = zext i5 %m122" [HLS/case_3/case_3.cc:336]   --->   Operation 461 'zext' 'zext_ln336' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 462 [1/1] (4.86ns)   --->   "%mul_ln336 = mul i10 %zext_ln336, i10 %zext_ln336" [HLS/case_3/case_3.cc:336]   --->   Operation 462 'mul' 'mul_ln336' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 463 [1/1] (0.00ns)   --->   "%m123 = trunc i10 %mul_ln336" [HLS/case_3/case_3.cc:339]   --->   Operation 463 'trunc' 'm123' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 464 [1/1] (0.00ns)   --->   "%specfucore_ln118 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln336, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:118]   --->   Operation 464 'specfucore' 'specfucore_ln118' <Predicate = true> <Delay = 0.00>

State 50 <SV = 49> <Delay = 3.49>
ST_50 : Operation 465 [1/1] (3.49ns)   --->   "%m125 = mul i5 %m120, i5 %m123" [HLS/case_3/case_3.cc:341]   --->   Operation 465 'mul' 'm125' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 4.86>
ST_51 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln340 = zext i5 %m125" [HLS/case_3/case_3.cc:340]   --->   Operation 466 'zext' 'zext_ln340' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln340_1 = zext i5 %m124" [HLS/case_3/case_3.cc:340]   --->   Operation 467 'zext' 'zext_ln340_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 468 [1/1] (4.86ns)   --->   "%mul_ln340 = mul i10 %zext_ln340_1, i10 %zext_ln340" [HLS/case_3/case_3.cc:340]   --->   Operation 468 'mul' 'mul_ln340' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 469 [1/1] (0.00ns)   --->   "%m127 = trunc i10 %mul_ln340" [HLS/case_3/case_3.cc:340]   --->   Operation 469 'trunc' 'm127' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 470 [1/1] (0.00ns)   --->   "%specfucore_ln122 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln340, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:122]   --->   Operation 470 'specfucore' 'specfucore_ln122' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 471 [1/1] (3.49ns)   --->   "%m128 = mul i5 %m125, i5 %m123" [HLS/case_3/case_3.cc:341]   --->   Operation 471 'mul' 'm128' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 4.86>
ST_52 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln343 = zext i5 %m123" [HLS/case_3/case_3.cc:343]   --->   Operation 472 'zext' 'zext_ln343' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln343_1 = zext i5 %m127" [HLS/case_3/case_3.cc:343]   --->   Operation 473 'zext' 'zext_ln343_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 474 [1/1] (4.86ns)   --->   "%mul_ln343 = mul i10 %zext_ln343, i10 %zext_ln343_1" [HLS/case_3/case_3.cc:343]   --->   Operation 474 'mul' 'mul_ln343' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 475 [1/1] (0.00ns)   --->   "%m130 = trunc i10 %mul_ln343" [HLS/case_3/case_3.cc:343]   --->   Operation 475 'trunc' 'm130' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 476 [1/1] (0.00ns)   --->   "%specfucore_ln125 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln343, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:125]   --->   Operation 476 'specfucore' 'specfucore_ln125' <Predicate = true> <Delay = 0.00>

State 53 <SV = 52> <Delay = 4.86>
ST_53 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln344 = zext i5 %m128" [HLS/case_3/case_3.cc:344]   --->   Operation 477 'zext' 'zext_ln344' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln344_1 = zext i5 %m130" [HLS/case_3/case_3.cc:344]   --->   Operation 478 'zext' 'zext_ln344_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 479 [1/1] (4.86ns)   --->   "%mul_ln344 = mul i10 %zext_ln344, i10 %zext_ln344_1" [HLS/case_3/case_3.cc:344]   --->   Operation 479 'mul' 'mul_ln344' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 480 [1/1] (0.00ns)   --->   "%m131 = trunc i10 %mul_ln344" [HLS/case_3/case_3.cc:345]   --->   Operation 480 'trunc' 'm131' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 481 [1/1] (0.00ns)   --->   "%specfucore_ln126 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln344, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:126]   --->   Operation 481 'specfucore' 'specfucore_ln126' <Predicate = true> <Delay = 0.00>

State 54 <SV = 53> <Delay = 6.64>
ST_54 : Operation 482 [1/1] (1.78ns)   --->   "%m132 = add i5 %m131, i5 %m128" [HLS/case_3/case_3.cc:345]   --->   Operation 482 'add' 'm132' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 483 [1/1] (3.49ns)   --->   "%m133 = mul i5 %m132, i5 %m130" [HLS/case_3/case_3.cc:346]   --->   Operation 483 'mul' 'm133' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln349 = zext i5 %m131" [HLS/case_3/case_3.cc:349]   --->   Operation 484 'zext' 'zext_ln349' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln349_1 = zext i5 %m132" [HLS/case_3/case_3.cc:349]   --->   Operation 485 'zext' 'zext_ln349_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 486 [1/1] (4.86ns)   --->   "%mul_ln349 = mul i10 %zext_ln349, i10 %zext_ln349_1" [HLS/case_3/case_3.cc:349]   --->   Operation 486 'mul' 'mul_ln349' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 487 [1/1] (0.00ns)   --->   "%m136 = trunc i10 %mul_ln349" [HLS/case_3/case_3.cc:349]   --->   Operation 487 'trunc' 'm136' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 488 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln349, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:131]   --->   Operation 488 'specfucore' 'specfucore_ln131' <Predicate = true> <Delay = 0.00>

State 55 <SV = 54> <Delay = 6.64>
ST_55 : Operation 489 [1/1] (2.25ns) (grouped into DSP with root node mul_ln352)   --->   "%add_ln342 = add i5 %m128, i5 %m127" [HLS/case_3/case_3.cc:342]   --->   Operation 489 'add' 'add_ln342' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 490 [1/1] (1.78ns)   --->   "%m135 = add i5 %m133, i5 %m130" [HLS/case_3/case_3.cc:348]   --->   Operation 490 'add' 'm135' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node add_ln351)   --->   "%m137 = shl i5 %m133, i5 1" [HLS/case_3/case_3.cc:350]   --->   Operation 491 'shl' 'm137' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 492 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln351 = add i5 %m137, i5 %m136" [HLS/case_3/case_3.cc:351]   --->   Operation 492 'add' 'add_ln351' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 493 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln352 = mul i5 %add_ln342, i5 %add_ln351" [HLS/case_3/case_3.cc:352]   --->   Operation 493 'mul' 'mul_ln352' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln353 = zext i5 %m136" [HLS/case_3/case_3.cc:353]   --->   Operation 494 'zext' 'zext_ln353' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln353_1 = zext i5 %m135" [HLS/case_3/case_3.cc:353]   --->   Operation 495 'zext' 'zext_ln353_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 496 [1/1] (4.86ns)   --->   "%mul_ln353 = mul i10 %zext_ln353_1, i10 %zext_ln353" [HLS/case_3/case_3.cc:353]   --->   Operation 496 'mul' 'mul_ln353' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 497 [1/1] (0.00ns)   --->   "%m140 = trunc i10 %mul_ln353" [HLS/case_3/case_3.cc:354]   --->   Operation 497 'trunc' 'm140' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 498 [1/1] (0.00ns)   --->   "%specfucore_ln135 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln353, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:135]   --->   Operation 498 'specfucore' 'specfucore_ln135' <Predicate = true> <Delay = 0.00>

State 56 <SV = 55> <Delay = 1.05>
ST_56 : Operation 499 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln352 = mul i5 %add_ln342, i5 %add_ln351" [HLS/case_3/case_3.cc:352]   --->   Operation 499 'mul' 'mul_ln352' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 57 <SV = 56> <Delay = 1.05>
ST_57 : Operation 500 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln352 = mul i5 %add_ln342, i5 %add_ln351" [HLS/case_3/case_3.cc:352]   --->   Operation 500 'mul' 'mul_ln352' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 58 <SV = 57> <Delay = 3.49>
ST_58 : Operation 501 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln352 = mul i5 %add_ln342, i5 %add_ln351" [HLS/case_3/case_3.cc:352]   --->   Operation 501 'mul' 'mul_ln352' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 502 [1/1] (3.49ns)   --->   "%m139 = mul i5 %mul_ln352, i5 %m131" [HLS/case_3/case_3.cc:352]   --->   Operation 502 'mul' 'm139' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 503 [1/1] (0.00ns)   --->   "%trunc_ln356 = trunc i5 %m139" [HLS/case_3/case_3.cc:356]   --->   Operation 503 'trunc' 'trunc_ln356' <Predicate = true> <Delay = 0.00>

State 59 <SV = 58> <Delay = 5.14>
ST_59 : Operation 504 [1/1] (3.49ns)   --->   "%m141 = mul i5 %m140, i5 %m140" [HLS/case_3/case_3.cc:354]   --->   Operation 504 'mul' 'm141' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln355 = zext i5 %m140" [HLS/case_3/case_3.cc:355]   --->   Operation 505 'zext' 'zext_ln355' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln355_1 = zext i5 %m139" [HLS/case_3/case_3.cc:355]   --->   Operation 506 'zext' 'zext_ln355_1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 507 [1/1] (4.86ns)   --->   "%mul_ln355 = mul i10 %zext_ln355_1, i10 %zext_ln355" [HLS/case_3/case_3.cc:355]   --->   Operation 507 'mul' 'mul_ln355' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 508 [1/1] (0.00ns)   --->   "%m142 = trunc i10 %mul_ln355" [HLS/case_3/case_3.cc:355]   --->   Operation 508 'trunc' 'm142' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 509 [1/1] (0.00ns)   --->   "%specfucore_ln137 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln355, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:137]   --->   Operation 509 'specfucore' 'specfucore_ln137' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 510 [1/1] (0.00ns)   --->   "%trunc_ln356_1 = trunc i5 %m141" [HLS/case_3/case_3.cc:356]   --->   Operation 510 'trunc' 'trunc_ln356_1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 511 [1/1] (1.65ns)   --->   "%m143 = add i3 %trunc_ln356, i3 %trunc_ln356_1" [HLS/case_3/case_3.cc:356]   --->   Operation 511 'add' 'm143' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 4.86>
ST_60 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln357 = zext i5 %m142" [HLS/case_3/case_3.cc:357]   --->   Operation 512 'zext' 'zext_ln357' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 513 [1/1] (4.86ns)   --->   "%mul_ln357 = mul i10 %zext_ln355, i10 %zext_ln357" [HLS/case_3/case_3.cc:357]   --->   Operation 513 'mul' 'mul_ln357' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 514 [1/1] (0.00ns)   --->   "%m144 = trunc i10 %mul_ln357" [HLS/case_3/case_3.cc:357]   --->   Operation 514 'trunc' 'm144' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 515 [1/1] (0.00ns)   --->   "%specfucore_ln139 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln357, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:139]   --->   Operation 515 'specfucore' 'specfucore_ln139' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 516 [1/1] (0.00ns)   --->   "%trunc_ln361_1 = trunc i10 %mul_ln357" [HLS/case_3/case_3.cc:361]   --->   Operation 516 'trunc' 'trunc_ln361_1' <Predicate = true> <Delay = 0.00>

State 61 <SV = 60> <Delay = 6.51>
ST_61 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln358_1 = zext i5 %m144" [HLS/case_3/case_3.cc:358]   --->   Operation 517 'zext' 'zext_ln358_1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 518 [1/1] (4.86ns)   --->   "%mul_ln359 = mul i7 %zext_ln358_1, i7 %zext_ln358_1" [HLS/case_3/case_3.cc:359]   --->   Operation 518 'mul' 'mul_ln359' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 519 [1/1] (0.00ns)   --->   "%trunc_ln361 = trunc i7 %mul_ln359" [HLS/case_3/case_3.cc:361]   --->   Operation 519 'trunc' 'trunc_ln361' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 520 [1/1] (0.00ns)   --->   "%specfucore_ln141 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln359, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:141]   --->   Operation 520 'specfucore' 'specfucore_ln141' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln360 = zext i3 %m143" [HLS/case_3/case_3.cc:360]   --->   Operation 521 'zext' 'zext_ln360' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 522 [1/1] (4.86ns)   --->   "%mul_ln360 = mul i7 %zext_ln358_1, i7 %zext_ln360" [HLS/case_3/case_3.cc:360]   --->   Operation 522 'mul' 'mul_ln360' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 523 [1/1] (0.00ns)   --->   "%m147 = trunc i7 %mul_ln360" [HLS/case_3/case_3.cc:360]   --->   Operation 523 'trunc' 'm147' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 524 [1/1] (0.00ns)   --->   "%specfucore_ln142 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln360, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:142]   --->   Operation 524 'specfucore' 'specfucore_ln142' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 525 [1/1] (1.65ns)   --->   "%m148 = add i3 %trunc_ln361, i3 %trunc_ln361_1" [HLS/case_3/case_3.cc:361]   --->   Operation 525 'add' 'm148' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 4.86>
ST_62 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln358 = zext i5 %m144" [HLS/case_3/case_3.cc:358]   --->   Operation 526 'zext' 'zext_ln358' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln358_2 = zext i5 %m144" [HLS/case_3/case_3.cc:358]   --->   Operation 527 'zext' 'zext_ln358_2' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln358_3 = zext i5 %m141" [HLS/case_3/case_3.cc:358]   --->   Operation 528 'zext' 'zext_ln358_3' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 529 [1/1] (4.86ns)   --->   "%mul_ln358 = mul i10 %zext_ln358_3, i10 %zext_ln358_2" [HLS/case_3/case_3.cc:358]   --->   Operation 529 'mul' 'mul_ln358' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 530 [1/1] (0.00ns)   --->   "%m145 = trunc i10 %mul_ln358" [HLS/case_3/case_3.cc:358]   --->   Operation 530 'trunc' 'm145' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 531 [1/1] (0.00ns)   --->   "%specfucore_ln140 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln358, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:140]   --->   Operation 531 'specfucore' 'specfucore_ln140' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln362 = sext i3 %m147" [HLS/case_3/case_3.cc:362]   --->   Operation 532 'sext' 'sext_ln362' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 533 [1/1] (4.86ns)   --->   "%mul_ln362 = mul i8 %zext_ln358, i8 %sext_ln362" [HLS/case_3/case_3.cc:362]   --->   Operation 533 'mul' 'mul_ln362' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 534 [1/1] (0.00ns)   --->   "%m149 = trunc i8 %mul_ln362" [HLS/case_3/case_3.cc:362]   --->   Operation 534 'trunc' 'm149' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 535 [1/1] (0.00ns)   --->   "%specfucore_ln144 = specfucore void @_ssdm_op_SpecFUCore, i8 %mul_ln362, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:144]   --->   Operation 535 'specfucore' 'specfucore_ln144' <Predicate = true> <Delay = 0.00>

State 63 <SV = 62> <Delay = 4.86>
ST_63 : Operation 536 [1/1] (0.00ns)   --->   "%sext_ln363 = sext i3 %m148" [HLS/case_3/case_3.cc:363]   --->   Operation 536 'sext' 'sext_ln363' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln363_1 = sext i5 %m145" [HLS/case_3/case_3.cc:363]   --->   Operation 537 'sext' 'sext_ln363_1' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 538 [1/1] (4.86ns)   --->   "%mul_ln363 = mul i8 %sext_ln363_1, i8 %sext_ln363" [HLS/case_3/case_3.cc:363]   --->   Operation 538 'mul' 'mul_ln363' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 539 [1/1] (0.00ns)   --->   "%specfucore_ln145 = specfucore void @_ssdm_op_SpecFUCore, i8 %mul_ln363, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:145]   --->   Operation 539 'specfucore' 'specfucore_ln145' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 540 [1/1] (0.00ns)   --->   "%m150 = trunc i8 %mul_ln363" [HLS/case_3/case_3.cc:363]   --->   Operation 540 'trunc' 'm150' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 541 [1/1] (0.00ns)   --->   "%sext_ln364 = sext i5 %m149" [HLS/case_3/case_3.cc:364]   --->   Operation 541 'sext' 'sext_ln364' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 542 [1/1] (4.86ns)   --->   "%mul_ln364 = mul i8 %sext_ln364, i8 %sext_ln362" [HLS/case_3/case_3.cc:364]   --->   Operation 542 'mul' 'mul_ln364' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 543 [1/1] (0.00ns)   --->   "%specfucore_ln146 = specfucore void @_ssdm_op_SpecFUCore, i8 %mul_ln364, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:146]   --->   Operation 543 'specfucore' 'specfucore_ln146' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 544 [1/1] (0.00ns)   --->   "%m151 = trunc i8 %mul_ln364" [HLS/case_3/case_3.cc:364]   --->   Operation 544 'trunc' 'm151' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 545 [1/1] (4.86ns)   --->   "%mul_ln365 = mul i8 %sext_ln364, i8 %sext_ln363" [HLS/case_3/case_3.cc:365]   --->   Operation 545 'mul' 'mul_ln365' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 546 [1/1] (0.00ns)   --->   "%specfucore_ln147 = specfucore void @_ssdm_op_SpecFUCore, i8 %mul_ln365, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:147]   --->   Operation 546 'specfucore' 'specfucore_ln147' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 547 [1/1] (0.00ns)   --->   "%m152 = trunc i8 %mul_ln365" [HLS/case_3/case_3.cc:365]   --->   Operation 547 'trunc' 'm152' <Predicate = true> <Delay = 0.00>

State 64 <SV = 63> <Delay = 5.90>
ST_64 : Operation 548 [1/1] (0.00ns)   --->   "%sext_ln366 = sext i7 %m150" [HLS/case_3/case_3.cc:366]   --->   Operation 548 'sext' 'sext_ln366' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 549 [1/1] (0.00ns)   --->   "%sext_ln366_1 = sext i5 %m151" [HLS/case_3/case_3.cc:366]   --->   Operation 549 'sext' 'sext_ln366_1' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 550 [1/1] (5.90ns)   --->   "%mul_ln366 = mul i12 %sext_ln366, i12 %sext_ln366_1" [HLS/case_3/case_3.cc:366]   --->   Operation 550 'mul' 'mul_ln366' <Predicate = true> <Delay = 5.90> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 551 [1/1] (0.00ns)   --->   "%specfucore_ln148 = specfucore void @_ssdm_op_SpecFUCore, i12 %mul_ln366, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:148]   --->   Operation 551 'specfucore' 'specfucore_ln148' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 552 [1/1] (0.00ns)   --->   "%m153 = trunc i12 %mul_ln366" [HLS/case_3/case_3.cc:366]   --->   Operation 552 'trunc' 'm153' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 553 [1/1] (5.90ns)   --->   "%mul_ln367 = mul i7 %m150, i7 %m150" [HLS/case_3/case_3.cc:367]   --->   Operation 553 'mul' 'mul_ln367' <Predicate = true> <Delay = 5.90> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 554 [1/1] (0.00ns)   --->   "%specfucore_ln149 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln367, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:149]   --->   Operation 554 'specfucore' 'specfucore_ln149' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 555 [1/1] (0.00ns)   --->   "%m154 = trunc i7 %mul_ln367" [HLS/case_3/case_3.cc:367]   --->   Operation 555 'trunc' 'm154' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 556 [1/1] (0.00ns)   --->   "%m155 = trunc i12 %mul_ln366" [HLS/case_3/case_3.cc:368]   --->   Operation 556 'trunc' 'm155' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 557 [1/1] (0.00ns)   --->   "%sext_ln421 = sext i7 %m153" [HLS/case_3/case_3.cc:421]   --->   Operation 557 'sext' 'sext_ln421' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 558 [1/1] (0.00ns)   --->   "%write_ln421 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_11, i16 %sext_ln421" [HLS/case_3/case_3.cc:421]   --->   Operation 558 'write' 'write_ln421' <Predicate = true> <Delay = 0.00>

State 65 <SV = 64> <Delay = 5.60>
ST_65 : Operation 559 [1/1] (3.78ns)   --->   "%m156 = mul i6 %m152, i6 %m152" [HLS/case_3/case_3.cc:372]   --->   Operation 559 'mul' 'm156' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 560 [1/1] (0.00ns)   --->   "%trunc_ln370 = trunc i6 %m156" [HLS/case_3/case_3.cc:370]   --->   Operation 560 'trunc' 'trunc_ln370' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 561 [1/1] (1.65ns)   --->   "%m157 = add i3 %trunc_ln370, i3 %m154" [HLS/case_3/case_3.cc:370]   --->   Operation 561 'add' 'm157' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 562 [1/1] (0.00ns)   --->   "%sext_ln371 = sext i3 %m155" [HLS/case_3/case_3.cc:371]   --->   Operation 562 'sext' 'sext_ln371' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 563 [1/1] (0.00ns)   --->   "%sext_ln371_1 = sext i3 %m154" [HLS/case_3/case_3.cc:371]   --->   Operation 563 'sext' 'sext_ln371_1' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 564 [1/1] (3.22ns)   --->   "%mul_ln371 = mul i6 %sext_ln371, i6 %sext_ln371_1" [HLS/case_3/case_3.cc:371]   --->   Operation 564 'mul' 'mul_ln371' <Predicate = true> <Delay = 3.22> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 565 [1/1] (0.00ns)   --->   "%specfucore_ln153 = specfucore void @_ssdm_op_SpecFUCore, i6 %mul_ln371, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:153]   --->   Operation 565 'specfucore' 'specfucore_ln153' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 566 [1/1] (0.00ns)   --->   "%m158 = trunc i6 %mul_ln371" [HLS/case_3/case_3.cc:371]   --->   Operation 566 'trunc' 'm158' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 567 [1/1] (1.82ns)   --->   "%m159 = add i6 %m156, i6 %sext_ln371_1" [HLS/case_3/case_3.cc:372]   --->   Operation 567 'add' 'm159' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.00>
ST_66 : Operation 568 [1/1] (1.62ns)   --->   "%m161 = mul i3 %m158, i3 %m157" [HLS/case_3/case_3.cc:374]   --->   Operation 568 'mul' 'm161' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 569 [1/1] (0.00ns)   --->   "%sext_ln375 = sext i6 %m159" [HLS/case_3/case_3.cc:375]   --->   Operation 569 'sext' 'sext_ln375' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 570 [1/1] (0.00ns)   --->   "%sext_ln375_1 = sext i3 %m161" [HLS/case_3/case_3.cc:375]   --->   Operation 570 'sext' 'sext_ln375_1' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 571 [1/1] (5.38ns)   --->   "%mul_ln375 = mul i9 %sext_ln375, i9 %sext_ln375_1" [HLS/case_3/case_3.cc:375]   --->   Operation 571 'mul' 'mul_ln375' <Predicate = true> <Delay = 5.38> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 572 [1/1] (0.00ns)   --->   "%specfucore_ln157 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln375, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:157]   --->   Operation 572 'specfucore' 'specfucore_ln157' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 573 [1/1] (0.00ns)   --->   "%m162 = trunc i9 %mul_ln375" [HLS/case_3/case_3.cc:375]   --->   Operation 573 'trunc' 'm162' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 574 [1/1] (0.00ns)   --->   "%sext_ln376 = sext i3 %m158" [HLS/case_3/case_3.cc:376]   --->   Operation 574 'sext' 'sext_ln376' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 575 [1/1] (5.38ns)   --->   "%mul_ln376 = mul i9 %sext_ln375, i9 %sext_ln376" [HLS/case_3/case_3.cc:376]   --->   Operation 575 'mul' 'mul_ln376' <Predicate = true> <Delay = 5.38> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 576 [1/1] (0.00ns)   --->   "%specfucore_ln158 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln376, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:158]   --->   Operation 576 'specfucore' 'specfucore_ln158' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 577 [1/1] (0.00ns)   --->   "%m163 = trunc i9 %mul_ln376" [HLS/case_3/case_3.cc:376]   --->   Operation 577 'trunc' 'm163' <Predicate = true> <Delay = 0.00>

State 67 <SV = 66> <Delay = 7.00>
ST_67 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln373 = sext i3 %m157" [HLS/case_3/case_3.cc:373]   --->   Operation 578 'sext' 'sext_ln373' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 579 [1/1] (3.22ns)   --->   "%mul_ln373 = mul i6 %sext_ln373, i6 %sext_ln373" [HLS/case_3/case_3.cc:373]   --->   Operation 579 'mul' 'mul_ln373' <Predicate = true> <Delay = 3.22> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 580 [1/1] (0.00ns)   --->   "%specfucore_ln155 = specfucore void @_ssdm_op_SpecFUCore, i6 %mul_ln373, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:155]   --->   Operation 580 'specfucore' 'specfucore_ln155' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 581 [1/1] (0.00ns)   --->   "%m160 = trunc i6 %mul_ln373" [HLS/case_3/case_3.cc:373]   --->   Operation 581 'trunc' 'm160' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln381 = sext i5 %m160" [HLS/case_3/case_3.cc:381]   --->   Operation 582 'sext' 'sext_ln381' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 583 [1/1] (3.74ns)   --->   "%mul_ln381 = mul i7 %m162, i7 %sext_ln381" [HLS/case_3/case_3.cc:381]   --->   Operation 583 'mul' 'mul_ln381' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 584 [1/1] (0.00ns)   --->   "%m164 = trunc i7 %mul_ln381" [HLS/case_3/case_3.cc:377]   --->   Operation 584 'trunc' 'm164' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 585 [1/1] (0.00ns)   --->   "%sext_ln379 = sext i6 %m163" [HLS/case_3/case_3.cc:379]   --->   Operation 585 'sext' 'sext_ln379' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 586 [1/1] (3.78ns)   --->   "%mul_ln379 = mul i9 %sext_ln379, i9 %sext_ln375_1" [HLS/case_3/case_3.cc:379]   --->   Operation 586 'mul' 'mul_ln379' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 587 [1/1] (0.00ns)   --->   "%m166 = trunc i9 %mul_ln379" [HLS/case_3/case_3.cc:379]   --->   Operation 587 'trunc' 'm166' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 588 [1/1] (0.00ns)   --->   "%sext_ln381_1 = sext i6 %m163" [HLS/case_3/case_3.cc:381]   --->   Operation 588 'sext' 'sext_ln381_1' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 589 [1/1] (3.78ns)   --->   "%mul_ln381_1 = mul i7 %sext_ln381_1, i7 %sext_ln381" [HLS/case_3/case_3.cc:381]   --->   Operation 589 'mul' 'mul_ln381_1' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 590 [1/1] (0.00ns)   --->   "%trunc_ln382 = trunc i9 %mul_ln379" [HLS/case_3/case_3.cc:382]   --->   Operation 590 'trunc' 'trunc_ln382' <Predicate = true> <Delay = 0.00>

State 68 <SV = 67> <Delay = 4.86>
ST_68 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln380 = zext i5 %m164" [HLS/case_3/case_3.cc:380]   --->   Operation 591 'zext' 'zext_ln380' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 592 [1/1] (0.00ns)   --->   "%zext_ln380_1 = zext i5 %m166" [HLS/case_3/case_3.cc:380]   --->   Operation 592 'zext' 'zext_ln380_1' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 593 [1/1] (4.86ns)   --->   "%mul_ln380 = mul i10 %zext_ln380, i10 %zext_ln380_1" [HLS/case_3/case_3.cc:380]   --->   Operation 593 'mul' 'mul_ln380' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 594 [1/1] (0.00ns)   --->   "%m167 = trunc i10 %mul_ln380" [HLS/case_3/case_3.cc:380]   --->   Operation 594 'trunc' 'm167' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 595 [1/1] (0.00ns)   --->   "%specfucore_ln162 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln380, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:162]   --->   Operation 595 'specfucore' 'specfucore_ln162' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 596 [1/1] (3.74ns)   --->   "%m168 = mul i7 %mul_ln381_1, i7 %mul_ln381" [HLS/case_3/case_3.cc:381]   --->   Operation 596 'mul' 'm168' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 597 [1/1] (0.00ns)   --->   "%trunc_ln190 = trunc i7 %m168" [HLS/case_3/case_3.cc:190]   --->   Operation 597 'trunc' 'trunc_ln190' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 598 [1/1] (0.00ns)   --->   "%trunc_ln382_1 = trunc i7 %m168" [HLS/case_3/case_3.cc:382]   --->   Operation 598 'trunc' 'trunc_ln382_1' <Predicate = true> <Delay = 0.00>

State 69 <SV = 68> <Delay = 3.78>
ST_69 : Operation 599 [1/1] (3.78ns)   --->   "%m169 = mul i6 %trunc_ln382, i6 %trunc_ln382_1" [HLS/case_3/case_3.cc:383]   --->   Operation 599 'mul' 'm169' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 600 [1/1] (0.00ns)   --->   "%trunc_ln383 = trunc i6 %m169" [HLS/case_3/case_3.cc:383]   --->   Operation 600 'trunc' 'trunc_ln383' <Predicate = true> <Delay = 0.00>

State 70 <SV = 69> <Delay = 5.90>
ST_70 : Operation 601 [1/1] (0.00ns)   --->   "%sext_ln382 = sext i7 %m168" [HLS/case_3/case_3.cc:382]   --->   Operation 601 'sext' 'sext_ln382' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 602 [1/1] (0.00ns)   --->   "%m170 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %m169, i1 0" [HLS/case_3/case_3.cc:383]   --->   Operation 602 'bitconcatenate' 'm170' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln384 = zext i7 %m170" [HLS/case_3/case_3.cc:384]   --->   Operation 603 'zext' 'zext_ln384' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln384_1 = zext i7 %m170" [HLS/case_3/case_3.cc:384]   --->   Operation 604 'zext' 'zext_ln384_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 605 [1/1] (0.00ns)   --->   "%sext_ln384 = sext i5 %m167" [HLS/case_3/case_3.cc:384]   --->   Operation 605 'sext' 'sext_ln384' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 606 [1/1] (5.90ns)   --->   "%mul_ln384 = mul i12 %zext_ln384_1, i12 %sext_ln384" [HLS/case_3/case_3.cc:384]   --->   Operation 606 'mul' 'mul_ln384' <Predicate = true> <Delay = 5.90> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 607 [1/1] (0.00ns)   --->   "%m171 = trunc i12 %mul_ln384" [HLS/case_3/case_3.cc:384]   --->   Operation 607 'trunc' 'm171' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 608 [1/1] (0.00ns)   --->   "%specfucore_ln166 = specfucore void @_ssdm_op_SpecFUCore, i12 %mul_ln384, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:166]   --->   Operation 608 'specfucore' 'specfucore_ln166' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln385 = zext i6 %m169" [HLS/case_3/case_3.cc:385]   --->   Operation 609 'zext' 'zext_ln385' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 610 [1/1] (5.90ns)   --->   "%mul_ln385 = mul i9 %zext_ln385, i9 %zext_ln384" [HLS/case_3/case_3.cc:385]   --->   Operation 610 'mul' 'mul_ln385' <Predicate = true> <Delay = 5.90> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 611 [1/1] (0.00ns)   --->   "%m172 = trunc i9 %mul_ln385" [HLS/case_3/case_3.cc:385]   --->   Operation 611 'trunc' 'm172' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 612 [1/1] (0.00ns)   --->   "%specfucore_ln167 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln385, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:167]   --->   Operation 612 'specfucore' 'specfucore_ln167' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 613 [1/1] (0.00ns)   --->   "%sext_ln386 = sext i7 %m170" [HLS/case_3/case_3.cc:386]   --->   Operation 613 'sext' 'sext_ln386' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 614 [1/1] (1.87ns)   --->   "%add_ln386 = add i8 %sext_ln386, i8 %sext_ln382" [HLS/case_3/case_3.cc:386]   --->   Operation 614 'add' 'add_ln386' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.38>
ST_71 : Operation 615 [1/1] (0.00ns)   --->   "%zext_ln387 = zext i4 %m172" [HLS/case_3/case_3.cc:387]   --->   Operation 615 'zext' 'zext_ln387' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 616 [1/1] (5.38ns)   --->   "%mul_ln387 = mul i9 %zext_ln385, i9 %zext_ln387" [HLS/case_3/case_3.cc:387]   --->   Operation 616 'mul' 'mul_ln387' <Predicate = true> <Delay = 5.38> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 617 [1/1] (0.00ns)   --->   "%m174 = trunc i9 %mul_ln387" [HLS/case_3/case_3.cc:387]   --->   Operation 617 'trunc' 'm174' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 618 [1/1] (0.00ns)   --->   "%specfucore_ln169 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln387, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:169]   --->   Operation 618 'specfucore' 'specfucore_ln169' <Predicate = true> <Delay = 0.00>

State 72 <SV = 71> <Delay = 6.42>
ST_72 : Operation 619 [1/1] (0.00ns)   --->   "%m170_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln383, i1 0" [HLS/case_3/case_3.cc:192]   --->   Operation 619 'bitconcatenate' 'm170_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 620 [1/1] (2.25ns) (grouped into DSP with root node m177)   --->   "%add_ln390 = add i5 %m170_cast, i5 %trunc_ln190" [HLS/case_3/case_3.cc:390]   --->   Operation 620 'add' 'add_ln390' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 621 [1/1] (0.00ns)   --->   "%sext_ln388 = sext i4 %m174" [HLS/case_3/case_3.cc:388]   --->   Operation 621 'sext' 'sext_ln388' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 622 [1/1] (0.00ns)   --->   "%sext_ln388_1 = sext i6 %m171" [HLS/case_3/case_3.cc:388]   --->   Operation 622 'sext' 'sext_ln388_1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 623 [1/1] (3.78ns)   --->   "%m175 = mul i8 %sext_ln388_1, i8 %sext_ln388" [HLS/case_3/case_3.cc:388]   --->   Operation 623 'mul' 'm175' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 624 [1/1] (0.00ns)   --->   "%sext_ln389 = sext i8 %add_ln386" [HLS/case_3/case_3.cc:389]   --->   Operation 624 'sext' 'sext_ln389' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 625 [1/1] (0.00ns)   --->   "%sext_ln389_1 = sext i6 %m171" [HLS/case_3/case_3.cc:389]   --->   Operation 625 'sext' 'sext_ln389_1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 626 [1/1] (6.42ns)   --->   "%mul_ln389 = mul i14 %sext_ln389, i14 %sext_ln389_1" [HLS/case_3/case_3.cc:389]   --->   Operation 626 'mul' 'mul_ln389' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 627 [1/1] (0.00ns)   --->   "%specfucore_ln171 = specfucore void @_ssdm_op_SpecFUCore, i14 %mul_ln389, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:171]   --->   Operation 627 'specfucore' 'specfucore_ln171' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 628 [1/1] (0.00ns)   --->   "%m176 = trunc i14 %mul_ln389" [HLS/case_3/case_3.cc:389]   --->   Operation 628 'trunc' 'm176' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 629 [1/1] (0.00ns)   --->   "%trunc_ln390 = trunc i8 %m175" [HLS/case_3/case_3.cc:390]   --->   Operation 629 'trunc' 'trunc_ln390' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 630 [4/4] (1.05ns) (root node of the DSP)   --->   "%m177 = mul i5 %trunc_ln390, i5 %add_ln390" [HLS/case_3/case_3.cc:390]   --->   Operation 630 'mul' 'm177' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 73 <SV = 72> <Delay = 6.42>
ST_73 : Operation 631 [3/4] (1.05ns) (root node of the DSP)   --->   "%m177 = mul i5 %trunc_ln390, i5 %add_ln390" [HLS/case_3/case_3.cc:390]   --->   Operation 631 'mul' 'm177' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 632 [1/1] (0.00ns)   --->   "%sext_ln391 = sext i10 %m176" [HLS/case_3/case_3.cc:391]   --->   Operation 632 'sext' 'sext_ln391' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 633 [1/1] (4.52ns)   --->   "%m178 = mul i15 %sext_ln391, i15 %sext_ln391" [HLS/case_3/case_3.cc:391]   --->   Operation 633 'mul' 'm178' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 634 [1/1] (0.00ns)   --->   "%sext_ln392 = sext i8 %m175" [HLS/case_3/case_3.cc:392]   --->   Operation 634 'sext' 'sext_ln392' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln392_1 = sext i4 %m174" [HLS/case_3/case_3.cc:392]   --->   Operation 635 'sext' 'sext_ln392_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 636 [1/1] (6.42ns)   --->   "%mul_ln392 = mul i12 %sext_ln392, i12 %sext_ln392_1" [HLS/case_3/case_3.cc:392]   --->   Operation 636 'mul' 'mul_ln392' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 637 [1/1] (0.00ns)   --->   "%specfucore_ln174 = specfucore void @_ssdm_op_SpecFUCore, i12 %mul_ln392, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:174]   --->   Operation 637 'specfucore' 'specfucore_ln174' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 638 [1/1] (0.00ns)   --->   "%m179 = trunc i12 %mul_ln392" [HLS/case_3/case_3.cc:392]   --->   Operation 638 'trunc' 'm179' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 639 [1/1] (0.00ns)   --->   "%sext_ln393 = sext i8 %m175" [HLS/case_3/case_3.cc:393]   --->   Operation 639 'sext' 'sext_ln393' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 640 [1/1] (0.00ns)   --->   "%trunc_ln393 = trunc i15 %m178" [HLS/case_3/case_3.cc:393]   --->   Operation 640 'trunc' 'trunc_ln393' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 641 [1/1] (1.67ns)   --->   "%m180 = add i13 %trunc_ln393, i13 %sext_ln393" [HLS/case_3/case_3.cc:393]   --->   Operation 641 'add' 'm180' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 642 [1/1] (0.00ns)   --->   "%trunc_ln398 = trunc i13 %m180" [HLS/case_3/case_3.cc:398]   --->   Operation 642 'trunc' 'trunc_ln398' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 643 [1/1] (0.00ns)   --->   "%trunc_ln396 = trunc i15 %m178" [HLS/case_3/case_3.cc:396]   --->   Operation 643 'trunc' 'trunc_ln396' <Predicate = true> <Delay = 0.00>

State 74 <SV = 73> <Delay = 8.20>
ST_74 : Operation 644 [2/4] (1.05ns) (root node of the DSP)   --->   "%m177 = mul i5 %trunc_ln390, i5 %add_ln390" [HLS/case_3/case_3.cc:390]   --->   Operation 644 'mul' 'm177' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 645 [1/1] (0.00ns)   --->   "%sext_ln394 = sext i13 %m180" [HLS/case_3/case_3.cc:394]   --->   Operation 645 'sext' 'sext_ln394' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 646 [1/1] (0.00ns)   --->   "%sext_ln394_1 = sext i10 %m179" [HLS/case_3/case_3.cc:394]   --->   Operation 646 'sext' 'sext_ln394_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 647 [1/1] (8.20ns)   --->   "%mul_ln394 = mul i23 %sext_ln394, i23 %sext_ln394_1" [HLS/case_3/case_3.cc:394]   --->   Operation 647 'mul' 'mul_ln394' <Predicate = true> <Delay = 8.20> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 648 [1/1] (0.00ns)   --->   "%specfucore_ln176 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln394, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:176]   --->   Operation 648 'specfucore' 'specfucore_ln176' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 649 [1/1] (0.00ns)   --->   "%trunc_ln394 = trunc i23 %mul_ln394" [HLS/case_3/case_3.cc:394]   --->   Operation 649 'trunc' 'trunc_ln394' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 650 [1/1] (0.00ns)   --->   "%sext_ln398 = sext i10 %m179" [HLS/case_3/case_3.cc:398]   --->   Operation 650 'sext' 'sext_ln398' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 651 [1/1] (2.25ns) (grouped into DSP with root node m185)   --->   "%add_ln398 = add i12 %trunc_ln398, i12 %sext_ln398" [HLS/case_3/case_3.cc:398]   --->   Operation 651 'add' 'add_ln398' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 652 [1/1] (4.52ns)   --->   "%m183 = mul i10 %m179, i10 %trunc_ln396" [HLS/case_3/case_3.cc:396]   --->   Operation 652 'mul' 'm183' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 653 [1/1] (0.00ns)   --->   "%sext_ln398_1 = sext i10 %m183" [HLS/case_3/case_3.cc:398]   --->   Operation 653 'sext' 'sext_ln398_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 654 [4/4] (1.05ns) (root node of the DSP)   --->   "%m185 = mul i12 %add_ln398, i12 %sext_ln398_1" [HLS/case_3/case_3.cc:398]   --->   Operation 654 'mul' 'm185' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 655 [1/1] (0.00ns)   --->   "%trunc_ln405 = trunc i10 %m183" [HLS/case_3/case_3.cc:405]   --->   Operation 655 'trunc' 'trunc_ln405' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 656 [1/1] (0.00ns)   --->   "%write_ln423 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_13, i16 %trunc_ln394" [HLS/case_3/case_3.cc:423]   --->   Operation 656 'write' 'write_ln423' <Predicate = true> <Delay = 0.00>

State 75 <SV = 74> <Delay = 8.20>
ST_75 : Operation 657 [1/4] (0.00ns) (root node of the DSP)   --->   "%m177 = mul i5 %trunc_ln390, i5 %add_ln390" [HLS/case_3/case_3.cc:390]   --->   Operation 657 'mul' 'm177' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 658 [1/1] (0.00ns)   --->   "%zext_ln394 = zext i13 %m180" [HLS/case_3/case_3.cc:394]   --->   Operation 658 'zext' 'zext_ln394' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 659 [1/1] (0.00ns)   --->   "%zext_ln397 = zext i10 %m183" [HLS/case_3/case_3.cc:397]   --->   Operation 659 'zext' 'zext_ln397' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 660 [1/1] (8.20ns)   --->   "%mul_ln397 = mul i17 %zext_ln394, i17 %zext_ln397" [HLS/case_3/case_3.cc:397]   --->   Operation 660 'mul' 'mul_ln397' <Predicate = true> <Delay = 8.20> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 661 [1/1] (0.00ns)   --->   "%m184 = trunc i17 %mul_ln397" [HLS/case_3/case_3.cc:397]   --->   Operation 661 'trunc' 'm184' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 662 [1/1] (0.00ns)   --->   "%specfucore_ln179 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln397, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:179]   --->   Operation 662 'specfucore' 'specfucore_ln179' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 663 [3/4] (1.05ns) (root node of the DSP)   --->   "%m185 = mul i12 %add_ln398, i12 %sext_ln398_1" [HLS/case_3/case_3.cc:398]   --->   Operation 663 'mul' 'm185' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 664 [1/1] (0.00ns)   --->   "%sext_ln422 = sext i5 %m177" [HLS/case_3/case_3.cc:422]   --->   Operation 664 'sext' 'sext_ln422' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 665 [1/1] (0.00ns)   --->   "%write_ln422 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_12, i16 %sext_ln422" [HLS/case_3/case_3.cc:422]   --->   Operation 665 'write' 'write_ln422' <Predicate = true> <Delay = 0.00>

State 76 <SV = 75> <Delay = 7.13>
ST_76 : Operation 666 [2/4] (1.05ns) (root node of the DSP)   --->   "%m185 = mul i12 %add_ln398, i12 %sext_ln398_1" [HLS/case_3/case_3.cc:398]   --->   Operation 666 'mul' 'm185' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 667 [1/1] (0.00ns)   --->   "%zext_ln399 = zext i8 %m184" [HLS/case_3/case_3.cc:399]   --->   Operation 667 'zext' 'zext_ln399' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 668 [1/1] (7.13ns)   --->   "%mul_ln399 = mul i17 %zext_ln399, i17 %zext_ln397" [HLS/case_3/case_3.cc:399]   --->   Operation 668 'mul' 'mul_ln399' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 669 [1/1] (0.00ns)   --->   "%m186 = trunc i17 %mul_ln399" [HLS/case_3/case_3.cc:399]   --->   Operation 669 'trunc' 'm186' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 670 [1/1] (0.00ns)   --->   "%specfucore_ln181 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln399, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:181]   --->   Operation 670 'specfucore' 'specfucore_ln181' <Predicate = true> <Delay = 0.00>

State 77 <SV = 76> <Delay = 6.42>
ST_77 : Operation 671 [1/4] (0.00ns) (root node of the DSP)   --->   "%m185 = mul i12 %add_ln398, i12 %sext_ln398_1" [HLS/case_3/case_3.cc:398]   --->   Operation 671 'mul' 'm185' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 672 [1/1] (4.17ns)   --->   "%m187 = mul i8 %m186, i8 %m184" [HLS/case_3/case_3.cc:405]   --->   Operation 672 'mul' 'm187' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 673 [1/1] (4.17ns)   --->   "%m188 = mul i8 %m186, i8 %trunc_ln405" [HLS/case_3/case_3.cc:405]   --->   Operation 673 'mul' 'm188' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 674 [1/1] (0.00ns)   --->   "%zext_ln402_2 = zext i8 %m186" [HLS/case_3/case_3.cc:402]   --->   Operation 674 'zext' 'zext_ln402_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 675 [1/1] (6.42ns)   --->   "%mul_ln403 = mul i15 %zext_ln402_2, i15 %zext_ln402_2" [HLS/case_3/case_3.cc:403]   --->   Operation 675 'mul' 'mul_ln403' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 676 [1/1] (0.00ns)   --->   "%m190 = trunc i15 %mul_ln403" [HLS/case_3/case_3.cc:403]   --->   Operation 676 'trunc' 'm190' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 677 [1/1] (0.00ns)   --->   "%specfucore_ln185 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln403, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:185]   --->   Operation 677 'specfucore' 'specfucore_ln185' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 678 [1/1] (0.00ns)   --->   "%sext_ln424 = sext i12 %m185" [HLS/case_3/case_3.cc:424]   --->   Operation 678 'sext' 'sext_ln424' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 679 [1/1] (0.00ns)   --->   "%write_ln424 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_14, i16 %sext_ln424" [HLS/case_3/case_3.cc:424]   --->   Operation 679 'write' 'write_ln424' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 680 [1/1] (0.00ns)   --->   "%sext_ln425 = sext i7 %m190" [HLS/case_3/case_3.cc:425]   --->   Operation 680 'sext' 'sext_ln425' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 681 [1/1] (0.00ns)   --->   "%write_ln425 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_15, i16 %sext_ln425" [HLS/case_3/case_3.cc:425]   --->   Operation 681 'write' 'write_ln425' <Predicate = true> <Delay = 0.00>

State 78 <SV = 77> <Delay = 6.42>
ST_78 : Operation 682 [1/1] (0.00ns)   --->   "%zext_ln402 = zext i8 %m188" [HLS/case_3/case_3.cc:402]   --->   Operation 682 'zext' 'zext_ln402' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 683 [1/1] (0.00ns)   --->   "%zext_ln402_1 = zext i8 %m186" [HLS/case_3/case_3.cc:402]   --->   Operation 683 'zext' 'zext_ln402_1' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln402_3 = zext i8 %m186" [HLS/case_3/case_3.cc:402]   --->   Operation 684 'zext' 'zext_ln402_3' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 685 [1/1] (6.42ns)   --->   "%mul_ln402 = mul i16 %zext_ln402, i16 %zext_ln402_3" [HLS/case_3/case_3.cc:402]   --->   Operation 685 'mul' 'mul_ln402' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 686 [1/1] (0.00ns)   --->   "%m189 = trunc i16 %mul_ln402" [HLS/case_3/case_3.cc:402]   --->   Operation 686 'trunc' 'm189' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 687 [1/1] (0.00ns)   --->   "%specfucore_ln184 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln402, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:184]   --->   Operation 687 'specfucore' 'specfucore_ln184' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 688 [1/1] (0.00ns)   --->   "%zext_ln404 = zext i8 %m187" [HLS/case_3/case_3.cc:404]   --->   Operation 688 'zext' 'zext_ln404' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 689 [1/1] (6.42ns)   --->   "%mul_ln404 = mul i13 %zext_ln404, i13 %zext_ln402_1" [HLS/case_3/case_3.cc:404]   --->   Operation 689 'mul' 'mul_ln404' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 690 [1/1] (0.00ns)   --->   "%m191 = trunc i13 %mul_ln404" [HLS/case_3/case_3.cc:404]   --->   Operation 690 'trunc' 'm191' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 691 [1/1] (0.00ns)   --->   "%specfucore_ln186 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln404, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:186]   --->   Operation 691 'specfucore' 'specfucore_ln186' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 692 [1/1] (4.17ns)   --->   "%m192 = mul i8 %m188, i8 %m187" [HLS/case_3/case_3.cc:407]   --->   Operation 692 'mul' 'm192' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 6.42>
ST_79 : Operation 693 [1/1] (0.00ns)   --->   "%zext_ln406 = zext i6 %m191" [HLS/case_3/case_3.cc:406]   --->   Operation 693 'zext' 'zext_ln406' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 694 [1/1] (0.00ns)   --->   "%zext_ln406_1 = zext i8 %m192" [HLS/case_3/case_3.cc:406]   --->   Operation 694 'zext' 'zext_ln406_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 695 [1/1] (6.42ns)   --->   "%mul_ln406 = mul i13 %zext_ln406_1, i13 %zext_ln406" [HLS/case_3/case_3.cc:406]   --->   Operation 695 'mul' 'mul_ln406' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 696 [1/1] (0.00ns)   --->   "%m193 = trunc i13 %mul_ln406" [HLS/case_3/case_3.cc:406]   --->   Operation 696 'trunc' 'm193' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 697 [1/1] (0.00ns)   --->   "%specfucore_ln188 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln406, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:188]   --->   Operation 697 'specfucore' 'specfucore_ln188' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 698 [1/1] (1.91ns)   --->   "%m194 = add i8 %m192, i8 %m189" [HLS/case_3/case_3.cc:407]   --->   Operation 698 'add' 'm194' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 699 [1/1] (0.00ns)   --->   "%sext_ln426 = sext i6 %m193" [HLS/case_3/case_3.cc:426]   --->   Operation 699 'sext' 'sext_ln426' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 700 [1/1] (0.00ns)   --->   "%write_ln426 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_16, i16 %sext_ln426" [HLS/case_3/case_3.cc:426]   --->   Operation 700 'write' 'write_ln426' <Predicate = true> <Delay = 0.00>

State 80 <SV = 79> <Delay = 6.42>
ST_80 : Operation 701 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_85" [HLS/case_3/case_3.cc:6]   --->   Operation 701 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 702 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_0"   --->   Operation 702 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 703 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_0, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 703 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 704 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_1"   --->   Operation 704 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 705 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_1, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 705 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 706 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_2"   --->   Operation 706 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 707 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_2, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 707 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 708 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_3"   --->   Operation 708 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 709 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_3, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 709 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 710 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_4"   --->   Operation 710 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 711 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_4, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 711 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 712 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_0"   --->   Operation 712 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 713 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_0, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 713 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 714 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_1"   --->   Operation 714 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 715 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_1, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 715 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 716 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_2"   --->   Operation 716 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 717 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_2, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 717 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 718 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_3"   --->   Operation 718 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 719 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_3, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 719 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 720 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_4"   --->   Operation 720 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 721 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_4, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 721 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 722 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_5"   --->   Operation 722 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 723 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_5, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 723 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 724 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_6"   --->   Operation 724 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 725 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_6, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 725 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 726 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_7"   --->   Operation 726 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 727 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_7, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 727 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 728 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_8"   --->   Operation 728 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 729 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_8, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 729 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 730 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_9"   --->   Operation 730 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 731 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_9, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 731 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 732 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_10"   --->   Operation 732 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 733 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_10, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 733 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 734 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_11"   --->   Operation 734 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 735 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_11, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 735 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 736 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_12"   --->   Operation 736 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 737 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_12, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 737 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 738 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_13"   --->   Operation 738 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 739 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_13, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 739 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 740 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_14"   --->   Operation 740 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 741 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_14, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 741 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 742 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_15"   --->   Operation 742 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 743 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_15, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 743 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 744 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_16"   --->   Operation 744 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 745 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_16, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 745 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 746 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_17"   --->   Operation 746 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 747 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_17, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 747 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 748 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_82" [HLS/case_3/case_3.cc:217]   --->   Operation 748 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 749 [1/1] (0.00ns)   --->   "%rend19 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_82, i32 %rbegin1" [HLS/case_3/case_3.cc:219]   --->   Operation 749 'specregionend' 'rend19' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 750 [1/1] (0.00ns)   --->   "%rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_81" [HLS/case_3/case_3.cc:221]   --->   Operation 750 'specregionbegin' 'rbegin2' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 751 [1/1] (0.00ns)   --->   "%rend17 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_81, i32 %rbegin2" [HLS/case_3/case_3.cc:222]   --->   Operation 751 'specregionend' 'rend17' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 752 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_69" [HLS/case_3/case_3.cc:222]   --->   Operation 752 'specregionbegin' 'rbegin3' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 753 [1/1] (0.00ns)   --->   "%rend15 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_69, i32 %rbegin3" [HLS/case_3/case_3.cc:223]   --->   Operation 753 'specregionend' 'rend15' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 754 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_79" [HLS/case_3/case_3.cc:225]   --->   Operation 754 'specregionbegin' 'rbegin5' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 755 [1/1] (0.00ns)   --->   "%rend11 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_79, i32 %rbegin5" [HLS/case_3/case_3.cc:226]   --->   Operation 755 'specregionend' 'rend11' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 756 [1/1] (0.00ns)   --->   "%rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_78" [HLS/case_3/case_3.cc:226]   --->   Operation 756 'specregionbegin' 'rbegin7' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 757 [1/1] (0.00ns)   --->   "%rend213 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_78, i32 %rbegin7" [HLS/case_3/case_3.cc:227]   --->   Operation 757 'specregionend' 'rend213' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 758 [1/1] (0.00ns)   --->   "%rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_77" [HLS/case_3/case_3.cc:230]   --->   Operation 758 'specregionbegin' 'rbegin9' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 759 [1/1] (0.00ns)   --->   "%rend211 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_77, i32 %rbegin9" [HLS/case_3/case_3.cc:231]   --->   Operation 759 'specregionend' 'rend211' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 760 [1/1] (0.00ns)   --->   "%rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_76" [HLS/case_3/case_3.cc:231]   --->   Operation 760 'specregionbegin' 'rbegin4' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 761 [1/1] (0.00ns)   --->   "%rend209 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_76, i32 %rbegin4" [HLS/case_3/case_3.cc:232]   --->   Operation 761 'specregionend' 'rend209' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 762 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_86" [HLS/case_3/case_3.cc:233]   --->   Operation 762 'specregionbegin' 'rbegin6' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 763 [1/1] (0.00ns)   --->   "%rend207 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_86, i32 %rbegin6" [HLS/case_3/case_3.cc:234]   --->   Operation 763 'specregionend' 'rend207' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 764 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50" [HLS/case_3/case_3.cc:236]   --->   Operation 764 'specregionbegin' 'rbegin8' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 765 [1/1] (0.00ns)   --->   "%rend201 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin8" [HLS/case_3/case_3.cc:237]   --->   Operation 765 'specregionend' 'rend201' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 766 [1/1] (0.00ns)   --->   "%rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49" [HLS/case_3/case_3.cc:237]   --->   Operation 766 'specregionbegin' 'rbegin10' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 767 [1/1] (0.00ns)   --->   "%rend199 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin10" [HLS/case_3/case_3.cc:238]   --->   Operation 767 'specregionend' 'rend199' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 768 [1/1] (0.00ns)   --->   "%rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48" [HLS/case_3/case_3.cc:243]   --->   Operation 768 'specregionbegin' 'rbegin11' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 769 [1/1] (0.00ns)   --->   "%rend197 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin11" [HLS/case_3/case_3.cc:244]   --->   Operation 769 'specregionend' 'rend197' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 770 [1/1] (0.00ns)   --->   "%rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58" [HLS/case_3/case_3.cc:245]   --->   Operation 770 'specregionbegin' 'rbegin12' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 771 [1/1] (0.00ns)   --->   "%rend195 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin12" [HLS/case_3/case_3.cc:246]   --->   Operation 771 'specregionend' 'rend195' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 772 [1/1] (0.00ns)   --->   "%rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45" [HLS/case_3/case_3.cc:247]   --->   Operation 772 'specregionbegin' 'rbegin13' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 773 [1/1] (0.00ns)   --->   "%rend191 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin13" [HLS/case_3/case_3.cc:248]   --->   Operation 773 'specregionend' 'rend191' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 774 [1/1] (0.00ns)   --->   "%rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44" [HLS/case_3/case_3.cc:249]   --->   Operation 774 'specregionbegin' 'rbegin14' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 775 [1/1] (0.00ns)   --->   "%rend187 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin14" [HLS/case_3/case_3.cc:250]   --->   Operation 775 'specregionend' 'rend187' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 776 [1/1] (0.00ns)   --->   "%rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43" [HLS/case_3/case_3.cc:251]   --->   Operation 776 'specregionbegin' 'rbegin15' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 777 [1/1] (0.00ns)   --->   "%rend183 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin15" [HLS/case_3/case_3.cc:252]   --->   Operation 777 'specregionend' 'rend183' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 778 [1/1] (0.00ns)   --->   "%rbegin16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_74" [HLS/case_3/case_3.cc:252]   --->   Operation 778 'specregionbegin' 'rbegin16' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 779 [1/1] (0.00ns)   --->   "%rend181 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_74, i32 %rbegin16" [HLS/case_3/case_3.cc:253]   --->   Operation 779 'specregionend' 'rend181' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 780 [1/1] (0.00ns)   --->   "%rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_73" [HLS/case_3/case_3.cc:255]   --->   Operation 780 'specregionbegin' 'rbegin17' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 781 [1/1] (0.00ns)   --->   "%rend179 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_73, i32 %rbegin17" [HLS/case_3/case_3.cc:256]   --->   Operation 781 'specregionend' 'rend179' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 782 [1/1] (0.00ns)   --->   "%rbegin18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_72" [HLS/case_3/case_3.cc:259]   --->   Operation 782 'specregionbegin' 'rbegin18' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 783 [1/1] (0.00ns)   --->   "%rend177 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_72, i32 %rbegin18" [HLS/case_3/case_3.cc:260]   --->   Operation 783 'specregionend' 'rend177' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 784 [1/1] (0.00ns)   --->   "%rbegin19 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_71" [HLS/case_3/case_3.cc:260]   --->   Operation 784 'specregionbegin' 'rbegin19' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 785 [1/1] (0.00ns)   --->   "%rend175 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_71, i32 %rbegin19" [HLS/case_3/case_3.cc:261]   --->   Operation 785 'specregionend' 'rend175' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 786 [1/1] (0.00ns)   --->   "%rbegin21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_60" [HLS/case_3/case_3.cc:261]   --->   Operation 786 'specregionbegin' 'rbegin21' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 787 [1/1] (0.00ns)   --->   "%rend173 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_60, i32 %rbegin21" [HLS/case_3/case_3.cc:262]   --->   Operation 787 'specregionend' 'rend173' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 788 [1/1] (0.00ns)   --->   "%rbegin23 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_59" [HLS/case_3/case_3.cc:263]   --->   Operation 788 'specregionbegin' 'rbegin23' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 789 [1/1] (0.00ns)   --->   "%rend167 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_59, i32 %rbegin23" [HLS/case_3/case_3.cc:264]   --->   Operation 789 'specregionend' 'rend167' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 790 [1/1] (0.00ns)   --->   "%rbegin25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47" [HLS/case_3/case_3.cc:265]   --->   Operation 790 'specregionbegin' 'rbegin25' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 791 [1/1] (0.00ns)   --->   "%rend165 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin25" [HLS/case_3/case_3.cc:266]   --->   Operation 791 'specregionend' 'rend165' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 792 [1/1] (0.00ns)   --->   "%rbegin27 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57" [HLS/case_3/case_3.cc:271]   --->   Operation 792 'specregionbegin' 'rbegin27' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 793 [1/1] (0.00ns)   --->   "%rend161 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin27" [HLS/case_3/case_3.cc:272]   --->   Operation 793 'specregionend' 'rend161' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 794 [1/1] (0.00ns)   --->   "%rbegin29 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56" [HLS/case_3/case_3.cc:274]   --->   Operation 794 'specregionbegin' 'rbegin29' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 795 [1/1] (0.00ns)   --->   "%rend159 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin29" [HLS/case_3/case_3.cc:275]   --->   Operation 795 'specregionend' 'rend159' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 796 [1/1] (0.00ns)   --->   "%rbegin30 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55" [HLS/case_3/case_3.cc:275]   --->   Operation 796 'specregionbegin' 'rbegin30' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 797 [1/1] (0.00ns)   --->   "%rend157 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin30" [HLS/case_3/case_3.cc:276]   --->   Operation 797 'specregionend' 'rend157' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 798 [1/1] (0.00ns)   --->   "%rbegin31 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54" [HLS/case_3/case_3.cc:276]   --->   Operation 798 'specregionbegin' 'rbegin31' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 799 [1/1] (0.00ns)   --->   "%rend155 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin31" [HLS/case_3/case_3.cc:277]   --->   Operation 799 'specregionend' 'rend155' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 800 [1/1] (0.00ns)   --->   "%rbegin33 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_75" [HLS/case_3/case_3.cc:277]   --->   Operation 800 'specregionbegin' 'rbegin33' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 801 [1/1] (0.00ns)   --->   "%rend153 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_75, i32 %rbegin33" [HLS/case_3/case_3.cc:278]   --->   Operation 801 'specregionend' 'rend153' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 802 [1/1] (0.00ns)   --->   "%rbegin35 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_64" [HLS/case_3/case_3.cc:278]   --->   Operation 802 'specregionbegin' 'rbegin35' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 803 [1/1] (0.00ns)   --->   "%rend151 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_64, i32 %rbegin35" [HLS/case_3/case_3.cc:279]   --->   Operation 803 'specregionend' 'rend151' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 804 [1/1] (0.00ns)   --->   "%rbegin37 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_63" [HLS/case_3/case_3.cc:279]   --->   Operation 804 'specregionbegin' 'rbegin37' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 805 [1/1] (0.00ns)   --->   "%rend147 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_63, i32 %rbegin37" [HLS/case_3/case_3.cc:280]   --->   Operation 805 'specregionend' 'rend147' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 806 [1/1] (0.00ns)   --->   "%rbegin39 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_62" [HLS/case_3/case_3.cc:283]   --->   Operation 806 'specregionbegin' 'rbegin39' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 807 [1/1] (0.00ns)   --->   "%rend145 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_62, i32 %rbegin39" [HLS/case_3/case_3.cc:284]   --->   Operation 807 'specregionend' 'rend145' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 808 [1/1] (0.00ns)   --->   "%rbegin41 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_61" [HLS/case_3/case_3.cc:284]   --->   Operation 808 'specregionbegin' 'rbegin41' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 809 [1/1] (0.00ns)   --->   "%rend143 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_61, i32 %rbegin41" [HLS/case_3/case_3.cc:285]   --->   Operation 809 'specregionend' 'rend143' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 810 [1/1] (0.00ns)   --->   "%rbegin42 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_70" [HLS/case_3/case_3.cc:285]   --->   Operation 810 'specregionbegin' 'rbegin42' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 811 [1/1] (0.00ns)   --->   "%rend141 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_70, i32 %rbegin42" [HLS/case_3/case_3.cc:286]   --->   Operation 811 'specregionend' 'rend141' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 812 [1/1] (0.00ns)   --->   "%rbegin43 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36" [HLS/case_3/case_3.cc:286]   --->   Operation 812 'specregionbegin' 'rbegin43' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 813 [1/1] (0.00ns)   --->   "%rend139 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin43" [HLS/case_3/case_3.cc:287]   --->   Operation 813 'specregionend' 'rend139' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 814 [1/1] (0.00ns)   --->   "%rbegin45 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_68" [HLS/case_3/case_3.cc:287]   --->   Operation 814 'specregionbegin' 'rbegin45' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 815 [1/1] (0.00ns)   --->   "%rend137 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_68, i32 %rbegin45" [HLS/case_3/case_3.cc:288]   --->   Operation 815 'specregionend' 'rend137' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 816 [1/1] (0.00ns)   --->   "%rbegin46 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_34" [HLS/case_3/case_3.cc:290]   --->   Operation 816 'specregionbegin' 'rbegin46' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 817 [1/1] (0.00ns)   --->   "%rend135 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_34, i32 %rbegin46" [HLS/case_3/case_3.cc:291]   --->   Operation 817 'specregionend' 'rend135' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 818 [1/1] (0.00ns)   --->   "%rbegin47 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_67" [HLS/case_3/case_3.cc:298]   --->   Operation 818 'specregionbegin' 'rbegin47' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 819 [1/1] (0.00ns)   --->   "%rend131 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_67, i32 %rbegin47" [HLS/case_3/case_3.cc:299]   --->   Operation 819 'specregionend' 'rend131' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 820 [1/1] (0.00ns)   --->   "%rbegin49 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_66" [HLS/case_3/case_3.cc:299]   --->   Operation 820 'specregionbegin' 'rbegin49' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 821 [1/1] (0.00ns)   --->   "%rend129 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_66, i32 %rbegin49" [HLS/case_3/case_3.cc:300]   --->   Operation 821 'specregionend' 'rend129' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 822 [1/1] (0.00ns)   --->   "%rbegin51 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32" [HLS/case_3/case_3.cc:302]   --->   Operation 822 'specregionbegin' 'rbegin51' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 823 [1/1] (0.00ns)   --->   "%rend125 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin51" [HLS/case_3/case_3.cc:303]   --->   Operation 823 'specregionend' 'rend125' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 824 [1/1] (0.00ns)   --->   "%rbegin53 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42" [HLS/case_3/case_3.cc:305]   --->   Operation 824 'specregionbegin' 'rbegin53' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 825 [1/1] (0.00ns)   --->   "%rend123 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin53" [HLS/case_3/case_3.cc:306]   --->   Operation 825 'specregionend' 'rend123' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 826 [1/1] (0.00ns)   --->   "%rbegin55 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_65" [HLS/case_3/case_3.cc:306]   --->   Operation 826 'specregionbegin' 'rbegin55' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 827 [1/1] (0.00ns)   --->   "%rend121 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_65, i32 %rbegin55" [HLS/case_3/case_3.cc:307]   --->   Operation 827 'specregionend' 'rend121' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 828 [1/1] (0.00ns)   --->   "%rbegin57 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53" [HLS/case_3/case_3.cc:307]   --->   Operation 828 'specregionbegin' 'rbegin57' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 829 [1/1] (0.00ns)   --->   "%rend119 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin57" [HLS/case_3/case_3.cc:308]   --->   Operation 829 'specregionend' 'rend119' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 830 [1/1] (0.00ns)   --->   "%rbegin59 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52" [HLS/case_3/case_3.cc:309]   --->   Operation 830 'specregionbegin' 'rbegin59' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 831 [1/1] (0.00ns)   --->   "%rend117 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin59" [HLS/case_3/case_3.cc:310]   --->   Operation 831 'specregionend' 'rend117' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 832 [1/1] (0.00ns)   --->   "%rbegin61 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51" [HLS/case_3/case_3.cc:312]   --->   Operation 832 'specregionbegin' 'rbegin61' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 833 [1/1] (0.00ns)   --->   "%rend115 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin61" [HLS/case_3/case_3.cc:313]   --->   Operation 833 'specregionend' 'rend115' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 834 [1/1] (0.00ns)   --->   "%rbegin62 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39" [HLS/case_3/case_3.cc:314]   --->   Operation 834 'specregionbegin' 'rbegin62' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 835 [1/1] (0.00ns)   --->   "%rend111 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin62" [HLS/case_3/case_3.cc:315]   --->   Operation 835 'specregionend' 'rend111' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 836 [1/1] (0.00ns)   --->   "%rbegin63 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38" [HLS/case_3/case_3.cc:315]   --->   Operation 836 'specregionbegin' 'rbegin63' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 837 [1/1] (0.00ns)   --->   "%rend109 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin63" [HLS/case_3/case_3.cc:316]   --->   Operation 837 'specregionend' 'rend109' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 838 [1/1] (0.00ns)   --->   "%rbegin65 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_37" [HLS/case_3/case_3.cc:316]   --->   Operation 838 'specregionbegin' 'rbegin65' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 839 [1/1] (0.00ns)   --->   "%rend107 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_37, i32 %rbegin65" [HLS/case_3/case_3.cc:317]   --->   Operation 839 'specregionend' 'rend107' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 840 [1/1] (0.00ns)   --->   "%rbegin67 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25" [HLS/case_3/case_3.cc:317]   --->   Operation 840 'specregionbegin' 'rbegin67' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 841 [1/1] (0.00ns)   --->   "%rend103 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin67" [HLS/case_3/case_3.cc:318]   --->   Operation 841 'specregionend' 'rend103' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 842 [1/1] (0.00ns)   --->   "%rbegin69 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35" [HLS/case_3/case_3.cc:321]   --->   Operation 842 'specregionbegin' 'rbegin69' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 843 [1/1] (0.00ns)   --->   "%rend101 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin69" [HLS/case_3/case_3.cc:322]   --->   Operation 843 'specregionend' 'rend101' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 844 [1/1] (0.00ns)   --->   "%rbegin71 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3" [HLS/case_3/case_3.cc:331]   --->   Operation 844 'specregionbegin' 'rbegin71' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 845 [1/1] (0.00ns)   --->   "%rend97 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin71" [HLS/case_3/case_3.cc:332]   --->   Operation 845 'specregionend' 'rend97' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 846 [1/1] (0.00ns)   --->   "%rbegin72 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33" [HLS/case_3/case_3.cc:333]   --->   Operation 846 'specregionbegin' 'rbegin72' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 847 [1/1] (0.00ns)   --->   "%rend95 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin72" [HLS/case_3/case_3.cc:334]   --->   Operation 847 'specregionend' 'rend95' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 848 [1/1] (0.00ns)   --->   "%rbegin73 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21" [HLS/case_3/case_3.cc:335]   --->   Operation 848 'specregionbegin' 'rbegin73' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 849 [1/1] (0.00ns)   --->   "%rend93 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin73" [HLS/case_3/case_3.cc:336]   --->   Operation 849 'specregionend' 'rend93' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 850 [1/1] (0.00ns)   --->   "%rbegin75 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41" [HLS/case_3/case_3.cc:339]   --->   Operation 850 'specregionbegin' 'rbegin75' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 851 [1/1] (0.00ns)   --->   "%rend89 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin75" [HLS/case_3/case_3.cc:340]   --->   Operation 851 'specregionend' 'rend89' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 852 [1/1] (0.00ns)   --->   "%rbegin77 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40" [HLS/case_3/case_3.cc:342]   --->   Operation 852 'specregionbegin' 'rbegin77' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 853 [1/1] (0.00ns)   --->   "%rend85 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin77" [HLS/case_3/case_3.cc:343]   --->   Operation 853 'specregionend' 'rend85' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 854 [1/1] (0.00ns)   --->   "%rbegin79 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6" [HLS/case_3/case_3.cc:343]   --->   Operation 854 'specregionbegin' 'rbegin79' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 855 [1/1] (0.00ns)   --->   "%rend81 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin79" [HLS/case_3/case_3.cc:344]   --->   Operation 855 'specregionend' 'rend81' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 856 [1/1] (0.00ns)   --->   "%rbegin78 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5" [HLS/case_3/case_3.cc:348]   --->   Operation 856 'specregionbegin' 'rbegin78' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 857 [1/1] (0.00ns)   --->   "%rend79 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin78" [HLS/case_3/case_3.cc:349]   --->   Operation 857 'specregionend' 'rend79' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 858 [1/1] (0.00ns)   --->   "%rbegin76 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4" [HLS/case_3/case_3.cc:352]   --->   Operation 858 'specregionbegin' 'rbegin76' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 859 [1/1] (0.00ns)   --->   "%rend77 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin76" [HLS/case_3/case_3.cc:353]   --->   Operation 859 'specregionend' 'rend77' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 860 [1/1] (0.00ns)   --->   "%rbegin74 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26" [HLS/case_3/case_3.cc:354]   --->   Operation 860 'specregionbegin' 'rbegin74' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 861 [1/1] (0.00ns)   --->   "%rend75 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin74" [HLS/case_3/case_3.cc:355]   --->   Operation 861 'specregionend' 'rend75' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 862 [1/1] (0.00ns)   --->   "%rbegin70 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14" [HLS/case_3/case_3.cc:356]   --->   Operation 862 'specregionbegin' 'rbegin70' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 863 [1/1] (0.00ns)   --->   "%rend71 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin70" [HLS/case_3/case_3.cc:357]   --->   Operation 863 'specregionend' 'rend71' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 864 [1/1] (0.00ns)   --->   "%rbegin68 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2" [HLS/case_3/case_3.cc:357]   --->   Operation 864 'specregionbegin' 'rbegin68' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 865 [1/1] (0.00ns)   --->   "%rend69 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin68" [HLS/case_3/case_3.cc:358]   --->   Operation 865 'specregionend' 'rend69' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 866 [1/1] (0.00ns)   --->   "%rbegin66 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1" [HLS/case_3/case_3.cc:358]   --->   Operation 866 'specregionbegin' 'rbegin66' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 867 [1/1] (0.00ns)   --->   "%rend67 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin66" [HLS/case_3/case_3.cc:359]   --->   Operation 867 'specregionend' 'rend67' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 868 [1/1] (0.00ns)   --->   "%rbegin64 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11" [HLS/case_3/case_3.cc:359]   --->   Operation 868 'specregionbegin' 'rbegin64' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 869 [1/1] (0.00ns)   --->   "%rend65 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin64" [HLS/case_3/case_3.cc:360]   --->   Operation 869 'specregionend' 'rend65' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 870 [1/1] (0.00ns)   --->   "%rbegin58 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [HLS/case_3/case_3.cc:361]   --->   Operation 870 'specregionbegin' 'rbegin58' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 871 [1/1] (0.00ns)   --->   "%rend59 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin58" [HLS/case_3/case_3.cc:362]   --->   Operation 871 'specregionend' 'rend59' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 872 [1/1] (0.00ns)   --->   "%rbegin56 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31" [HLS/case_3/case_3.cc:362]   --->   Operation 872 'specregionbegin' 'rbegin56' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 873 [1/1] (0.00ns)   --->   "%rend57 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin56" [HLS/case_3/case_3.cc:363]   --->   Operation 873 'specregionend' 'rend57' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 874 [1/1] (0.00ns)   --->   "%rbegin54 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_30" [HLS/case_3/case_3.cc:363]   --->   Operation 874 'specregionbegin' 'rbegin54' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 875 [1/1] (0.00ns)   --->   "%rend55 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_30, i32 %rbegin54" [HLS/case_3/case_3.cc:364]   --->   Operation 875 'specregionend' 'rend55' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 876 [1/1] (0.00ns)   --->   "%rbegin52 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18" [HLS/case_3/case_3.cc:364]   --->   Operation 876 'specregionbegin' 'rbegin52' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 877 [1/1] (0.00ns)   --->   "%rend53 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin52" [HLS/case_3/case_3.cc:365]   --->   Operation 877 'specregionend' 'rend53' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 878 [1/1] (0.00ns)   --->   "%rbegin50 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [HLS/case_3/case_3.cc:365]   --->   Operation 878 'specregionbegin' 'rbegin50' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 879 [1/1] (0.00ns)   --->   "%rend51 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin50" [HLS/case_3/case_3.cc:366]   --->   Operation 879 'specregionend' 'rend51' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 880 [1/1] (0.00ns)   --->   "%rbegin48 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16" [HLS/case_3/case_3.cc:366]   --->   Operation 880 'specregionbegin' 'rbegin48' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 881 [1/1] (0.00ns)   --->   "%rend49 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin48" [HLS/case_3/case_3.cc:367]   --->   Operation 881 'specregionend' 'rend49' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 882 [1/1] (0.00ns)   --->   "%rbegin44 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15" [HLS/case_3/case_3.cc:370]   --->   Operation 882 'specregionbegin' 'rbegin44' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 883 [1/1] (0.00ns)   --->   "%rend45 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin44" [HLS/case_3/case_3.cc:371]   --->   Operation 883 'specregionend' 'rend45' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 884 [1/1] (0.00ns)   --->   "%rbegin40 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46" [HLS/case_3/case_3.cc:372]   --->   Operation 884 'specregionbegin' 'rbegin40' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 885 [1/1] (0.00ns)   --->   "%rend41 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin40" [HLS/case_3/case_3.cc:373]   --->   Operation 885 'specregionend' 'rend41' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 886 [1/1] (0.00ns)   --->   "%rbegin36 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24" [HLS/case_3/case_3.cc:374]   --->   Operation 886 'specregionbegin' 'rbegin36' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 887 [1/1] (0.00ns)   --->   "%rend37 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin36" [HLS/case_3/case_3.cc:375]   --->   Operation 887 'specregionend' 'rend37' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 888 [1/1] (0.00ns)   --->   "%rbegin34 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12" [HLS/case_3/case_3.cc:375]   --->   Operation 888 'specregionbegin' 'rbegin34' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 889 [1/1] (0.00ns)   --->   "%rend35 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin34" [HLS/case_3/case_3.cc:376]   --->   Operation 889 'specregionend' 'rend35' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 890 [1/1] (0.00ns)   --->   "%rbegin32 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [HLS/case_3/case_3.cc:379]   --->   Operation 890 'specregionbegin' 'rbegin32' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 891 [1/1] (0.00ns)   --->   "%rend33 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin32" [HLS/case_3/case_3.cc:380]   --->   Operation 891 'specregionend' 'rend33' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 892 [1/1] (0.00ns)   --->   "%rbegin28 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10" [HLS/case_3/case_3.cc:383]   --->   Operation 892 'specregionbegin' 'rbegin28' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 893 [1/1] (0.00ns)   --->   "%rend29 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin28" [HLS/case_3/case_3.cc:384]   --->   Operation 893 'specregionend' 'rend29' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 894 [1/1] (0.00ns)   --->   "%rbegin26 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20" [HLS/case_3/case_3.cc:384]   --->   Operation 894 'specregionbegin' 'rbegin26' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 895 [1/1] (0.00ns)   --->   "%rend27 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin26" [HLS/case_3/case_3.cc:385]   --->   Operation 895 'specregionend' 'rend27' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 896 [1/1] (0.00ns)   --->   "%rbegin24 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19" [HLS/case_3/case_3.cc:386]   --->   Operation 896 'specregionbegin' 'rbegin24' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 897 [1/1] (0.00ns)   --->   "%rend25 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin24" [HLS/case_3/case_3.cc:387]   --->   Operation 897 'specregionend' 'rend25' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 898 [1/1] (0.00ns)   --->   "%rbegin22 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29" [HLS/case_3/case_3.cc:388]   --->   Operation 898 'specregionbegin' 'rbegin22' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 899 [1/1] (0.00ns)   --->   "%rend23 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin22" [HLS/case_3/case_3.cc:389]   --->   Operation 899 'specregionend' 'rend23' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 900 [1/1] (0.00ns)   --->   "%rbegin20 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28" [HLS/case_3/case_3.cc:391]   --->   Operation 900 'specregionbegin' 'rbegin20' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 901 [1/1] (0.00ns)   --->   "%rend21 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin20" [HLS/case_3/case_3.cc:392]   --->   Operation 901 'specregionend' 'rend21' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 902 [1/1] (0.00ns)   --->   "%rbegin80 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27" [HLS/case_3/case_3.cc:393]   --->   Operation 902 'specregionbegin' 'rbegin80' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 903 [1/1] (0.00ns)   --->   "%rend193 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin80" [HLS/case_3/case_3.cc:394]   --->   Operation 903 'specregionend' 'rend193' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 904 [1/1] (0.00ns)   --->   "%rbegin81 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_80" [HLS/case_3/case_3.cc:396]   --->   Operation 904 'specregionbegin' 'rbegin81' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 905 [1/1] (0.00ns)   --->   "%rend149 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_80, i32 %rbegin81" [HLS/case_3/case_3.cc:397]   --->   Operation 905 'specregionend' 'rend149' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 906 [1/1] (0.00ns)   --->   "%rbegin83 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13" [HLS/case_3/case_3.cc:398]   --->   Operation 906 'specregionbegin' 'rbegin83' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 907 [1/1] (0.00ns)   --->   "%rend127 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin83" [HLS/case_3/case_3.cc:399]   --->   Operation 907 'specregionend' 'rend127' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 908 [1/1] (0.00ns)   --->   "%rbegin84 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23" [HLS/case_3/case_3.cc:401]   --->   Operation 908 'specregionbegin' 'rbegin84' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 909 [1/1] (0.00ns)   --->   "%rend105 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin84" [HLS/case_3/case_3.cc:402]   --->   Operation 909 'specregionend' 'rend105' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 910 [1/1] (0.00ns)   --->   "%rbegin82 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22" [HLS/case_3/case_3.cc:402]   --->   Operation 910 'specregionbegin' 'rbegin82' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 911 [1/1] (0.00ns)   --->   "%rend83 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin82" [HLS/case_3/case_3.cc:403]   --->   Operation 911 'specregionend' 'rend83' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 912 [1/1] (0.00ns)   --->   "%rbegin60 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [HLS/case_3/case_3.cc:403]   --->   Operation 912 'specregionbegin' 'rbegin60' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 913 [1/1] (0.00ns)   --->   "%rend61 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin60" [HLS/case_3/case_3.cc:404]   --->   Operation 913 'specregionend' 'rend61' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 914 [1/1] (0.00ns)   --->   "%rbegin38 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8" [HLS/case_3/case_3.cc:405]   --->   Operation 914 'specregionbegin' 'rbegin38' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 915 [1/1] (0.00ns)   --->   "%rend39 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin38" [HLS/case_3/case_3.cc:406]   --->   Operation 915 'specregionend' 'rend39' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 916 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7" [HLS/case_3/case_3.cc:407]   --->   Operation 916 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 917 [1/1] (0.00ns)   --->   "%zext_ln408 = zext i8 %m194" [HLS/case_3/case_3.cc:408]   --->   Operation 917 'zext' 'zext_ln408' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 918 [1/1] (6.42ns)   --->   "%mul_ln408 = mul i16 %zext_ln408, i16 %zext_ln408" [HLS/case_3/case_3.cc:408]   --->   Operation 918 'mul' 'mul_ln408' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 919 [1/1] (0.00ns)   --->   "%m195 = trunc i16 %mul_ln408" [HLS/case_3/case_3.cc:408]   --->   Operation 919 'trunc' 'm195' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 920 [1/1] (0.00ns)   --->   "%specfucore_ln190 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln408, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:190]   --->   Operation 920 'specfucore' 'specfucore_ln190' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 921 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin" [HLS/case_3/case_3.cc:408]   --->   Operation 921 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 922 [1/1] (0.00ns)   --->   "%sext_ln427 = sext i8 %m195" [HLS/case_3/case_3.cc:427]   --->   Operation 922 'sext' 'sext_ln427' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 923 [1/1] (0.00ns)   --->   "%write_ln427 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_17, i16 %sext_ln427" [HLS/case_3/case_3.cc:427]   --->   Operation 923 'write' 'write_ln427' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 924 [1/1] (0.00ns)   --->   "%ret_ln430 = ret" [HLS/case_3/case_3.cc:430]   --->   Operation 924 'ret' 'ret_ln430' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 9.275ns
The critical path consists of the following:
	wire read operation ('in3', HLS/case_3/case_3.cc:22) on port 'in_data_2' (HLS/case_3/case_3.cc:22) [71]  (0.000 ns)
	'mul' operation 19 bit ('mul_ln219', HLS/case_3/case_3.cc:219) [76]  (9.275 ns)

 <State 2>: 4.520ns
The critical path consists of the following:
	'mul' operation 10 bit ('m8', HLS/case_3/case_3.cc:221) [85]  (4.520 ns)

 <State 3>: 7.138ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln222', HLS/case_3/case_3.cc:222) [89]  (7.138 ns)

 <State 4>: 2.100ns
The critical path consists of the following:
	'mul' operation 7 bit of DSP[98] ('mul_ln224', HLS/case_3/case_3.cc:224) [82]  (0.000 ns)
	'add' operation 7 bit of DSP[98] ('m11', HLS/case_3/case_3.cc:224) [98]  (2.100 ns)

 <State 5>: 6.450ns
The critical path consists of the following:
	'add' operation 7 bit of DSP[98] ('m11', HLS/case_3/case_3.cc:224) [98]  (2.100 ns)
	'mul' operation 9 bit ('m12', HLS/case_3/case_3.cc:225) [101]  (4.350 ns)

 <State 6>: 7.138ns
The critical path consists of the following:
	'mul' operation 20 bit ('mul_ln227', HLS/case_3/case_3.cc:227) [110]  (7.138 ns)

 <State 7>: 3.780ns
The critical path consists of the following:
	'mul' operation 6 bit ('m15', HLS/case_3/case_3.cc:228) [117]  (3.780 ns)

 <State 8>: 7.138ns
The critical path consists of the following:
	'mul' operation 13 bit ('mul_ln229', HLS/case_3/case_3.cc:229) [119]  (7.138 ns)

 <State 9>: 7.138ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln232', HLS/case_3/case_3.cc:232) [129]  (7.138 ns)

 <State 10>: 5.905ns
The critical path consists of the following:
	'mul' operation 14 bit ('mul_ln238', HLS/case_3/case_3.cc:238) [153]  (5.905 ns)

 <State 11>: 3.740ns
The critical path consists of the following:
	'mul' operation 7 bit ('m28', HLS/case_3/case_3.cc:241) [165]  (3.740 ns)

 <State 12>: 5.905ns
The critical path consists of the following:
	'mul' operation 11 bit ('mul_ln242', HLS/case_3/case_3.cc:242) [168]  (5.905 ns)

 <State 13>: 5.603ns
The critical path consists of the following:
	'mul' operation 6 bit ('m32', HLS/case_3/case_3.cc:245) [177]  (3.780 ns)
	'add' operation 10 bit ('add_ln249', HLS/case_3/case_3.cc:249) [194]  (1.823 ns)

 <State 14>: 7.138ns
The critical path consists of the following:
	'mul' operation 12 bit ('mul_ln252', HLS/case_3/case_3.cc:252) [207]  (7.138 ns)

 <State 15>: 7.494ns
The critical path consists of the following:
	'mul' operation 13 bit ('mul_ln256', HLS/case_3/case_3.cc:256) [225]  (7.494 ns)

 <State 16>: 6.251ns
The critical path consists of the following:
	'add' operation 10 bit ('m41', HLS/case_3/case_3.cc:254) [219]  (1.731 ns)
	'mul' operation 10 bit ('mul_ln259', HLS/case_3/case_3.cc:259) [233]  (4.520 ns)

 <State 17>: 6.251ns
The critical path consists of the following:
	'mul' operation 10 bit ('m46', HLS/case_3/case_3.cc:259) [234]  (4.520 ns)
	'add' operation 11 bit ('add_ln263', HLS/case_3/case_3.cc:263) [257]  (1.731 ns)

 <State 18>: 7.494ns
The critical path consists of the following:
	'mul' operation 21 bit ('mul_ln264', HLS/case_3/case_3.cc:264) [260]  (7.494 ns)

 <State 19>: 6.426ns
The critical path consists of the following:
	'mul' operation 15 bit ('mul_ln262', HLS/case_3/case_3.cc:262) [251]  (6.426 ns)

 <State 20>: 5.905ns
The critical path consists of the following:
	'mul' operation 14 bit ('mul_ln266', HLS/case_3/case_3.cc:266) [266]  (5.905 ns)

 <State 21>: 7.040ns
The critical path consists of the following:
	'mul' operation 7 bit ('m55', HLS/case_3/case_3.cc:269) [273]  (3.740 ns)
	'add' operation 7 bit of DSP[285] ('add_ln273', HLS/case_3/case_3.cc:273) [284]  (2.250 ns)
	'mul' operation 7 bit of DSP[285] ('m60', HLS/case_3/case_3.cc:273) [285]  (1.050 ns)

 <State 22>: 6.684ns
The critical path consists of the following:
	'mul' operation 4 bit ('m58', HLS/case_3/case_3.cc:271) [276]  (2.340 ns)
	'mul' operation 8 bit ('mul_ln272', HLS/case_3/case_3.cc:272) [280]  (4.344 ns)

 <State 23>: 4.344ns
The critical path consists of the following:
	'mul' operation 8 bit ('mul_ln275', HLS/case_3/case_3.cc:275) [291]  (4.344 ns)

 <State 24>: 5.905ns
The critical path consists of the following:
	'mul' operation 7 bit of DSP[285] ('m60', HLS/case_3/case_3.cc:273) [285]  (0.000 ns)
	'mul' operation 10 bit ('m64', HLS/case_3/case_3.cc:277) [304]  (5.905 ns)

 <State 25>: 7.138ns
The critical path consists of the following:
	'mul' operation 13 bit ('mul_ln279', HLS/case_3/case_3.cc:279) [314]  (7.138 ns)

 <State 26>: 7.494ns
The critical path consists of the following:
	'mul' operation 20 bit ('mul_ln284', HLS/case_3/case_3.cc:284) [334]  (7.494 ns)

 <State 27>: 7.494ns
The critical path consists of the following:
	'mul' operation 15 bit ('mul_ln285', HLS/case_3/case_3.cc:285) [342]  (7.494 ns)

 <State 28>: 7.494ns
The critical path consists of the following:
	'mul' operation 21 bit ('mul_ln287', HLS/case_3/case_3.cc:287) [352]  (7.494 ns)

 <State 29>: 5.905ns
The critical path consists of the following:
	'mul' operation 13 bit ('mul_ln291', HLS/case_3/case_3.cc:291) [370]  (5.905 ns)

 <State 30>: 5.620ns
The critical path consists of the following:
	'mul' operation 12 bit ('m81', HLS/case_3/case_3.cc:296) [381]  (5.620 ns)

 <State 31>: 5.620ns
The critical path consists of the following:
	'mul' operation 12 bit ('mul_ln296', HLS/case_3/case_3.cc:296) [384]  (5.620 ns)

 <State 32>: 5.620ns
The critical path consists of the following:
	'mul' operation 12 bit ('m83', HLS/case_3/case_3.cc:296) [385]  (5.620 ns)

 <State 33>: 7.851ns
The critical path consists of the following:
	'mul' operation 19 bit ('mul_ln299', HLS/case_3/case_3.cc:299) [393]  (7.851 ns)

 <State 34>: 7.851ns
The critical path consists of the following:
	'mul' operation 15 bit ('mul_ln303', HLS/case_3/case_3.cc:303) [410]  (7.851 ns)

 <State 35>: 8.563ns
The critical path consists of the following:
	'mul' operation 15 bit ('mul_ln306', HLS/case_3/case_3.cc:306) [423]  (8.563 ns)

 <State 36>: 5.905ns
The critical path consists of the following:
	'mul' operation 11 bit ('mul_ln308', HLS/case_3/case_3.cc:308) [435]  (5.905 ns)

 <State 37>: 7.851ns
The critical path consists of the following:
	'mul' operation 24 bit ('mul_ln307', HLS/case_3/case_3.cc:307) [429]  (7.851 ns)

 <State 38>: 5.620ns
The critical path consists of the following:
	'mul' operation 12 bit ('m99', HLS/case_3/case_3.cc:312) [448]  (5.620 ns)

 <State 39>: 7.851ns
The critical path consists of the following:
	'mul' operation 19 bit ('mul_ln313', HLS/case_3/case_3.cc:313) [455]  (7.851 ns)

 <State 40>: 6.980ns
The critical path consists of the following:
	'mul' operation 5 bit ('m106', HLS/case_3/case_3.cc:320) [487]  (3.490 ns)
	'mul' operation 5 bit ('m107', HLS/case_3/case_3.cc:325) [488]  (3.490 ns)

 <State 41>: 6.645ns
The critical path consists of the following:
	'add' operation 5 bit ('m108', HLS/case_3/case_3.cc:321) [489]  (1.780 ns)
	'mul' operation 10 bit ('mul_ln322', HLS/case_3/case_3.cc:322) [493]  (4.865 ns)

 <State 42>: 3.490ns
The critical path consists of the following:
	'mul' operation 5 bit ('m112', HLS/case_3/case_3.cc:325) [498]  (3.490 ns)

 <State 43>: 5.080ns
The critical path consists of the following:
	'add' operation 5 bit ('add_ln330', HLS/case_3/case_3.cc:330) [502]  (1.780 ns)
	'add' operation 5 bit of DSP[504] ('add_ln333', HLS/case_3/case_3.cc:333) [503]  (2.250 ns)
	'mul' operation 5 bit of DSP[504] ('mul_ln333', HLS/case_3/case_3.cc:333) [504]  (1.050 ns)

 <State 44>: 1.050ns
The critical path consists of the following:
	'mul' operation 5 bit of DSP[504] ('mul_ln333', HLS/case_3/case_3.cc:333) [504]  (1.050 ns)

 <State 45>: 1.050ns
The critical path consists of the following:
	'mul' operation 5 bit of DSP[504] ('mul_ln333', HLS/case_3/case_3.cc:333) [504]  (1.050 ns)

 <State 46>: 3.490ns
The critical path consists of the following:
	'mul' operation 5 bit of DSP[504] ('mul_ln333', HLS/case_3/case_3.cc:333) [504]  (0.000 ns)
	'mul' operation 5 bit ('m120', HLS/case_3/case_3.cc:333) [512]  (3.490 ns)

 <State 47>: 6.485ns
The critical path consists of the following:
	'mul' operation 3 bit ('mul_ln327', HLS/case_3/case_3.cc:327) [499]  (1.620 ns)
	'mul' operation 10 bit ('mul_ln332', HLS/case_3/case_3.cc:332) [508]  (4.865 ns)

 <State 48>: 3.490ns
The critical path consists of the following:
	'mul' operation 5 bit ('m122', HLS/case_3/case_3.cc:335) [519]  (3.490 ns)

 <State 49>: 4.865ns
The critical path consists of the following:
	'mul' operation 10 bit ('mul_ln336', HLS/case_3/case_3.cc:336) [522]  (4.865 ns)

 <State 50>: 3.490ns
The critical path consists of the following:
	'mul' operation 5 bit ('m125', HLS/case_3/case_3.cc:341) [527]  (3.490 ns)

 <State 51>: 4.865ns
The critical path consists of the following:
	'mul' operation 10 bit ('mul_ln340', HLS/case_3/case_3.cc:340) [531]  (4.865 ns)

 <State 52>: 4.865ns
The critical path consists of the following:
	'mul' operation 10 bit ('mul_ln343', HLS/case_3/case_3.cc:343) [540]  (4.865 ns)

 <State 53>: 4.865ns
The critical path consists of the following:
	'mul' operation 10 bit ('mul_ln344', HLS/case_3/case_3.cc:344) [547]  (4.865 ns)

 <State 54>: 6.645ns
The critical path consists of the following:
	'add' operation 5 bit ('m132', HLS/case_3/case_3.cc:345) [551]  (1.780 ns)
	'mul' operation 10 bit ('mul_ln349', HLS/case_3/case_3.cc:349) [557]  (4.865 ns)

 <State 55>: 6.645ns
The critical path consists of the following:
	'add' operation 5 bit ('m135', HLS/case_3/case_3.cc:348) [553]  (1.780 ns)
	'mul' operation 10 bit ('mul_ln353', HLS/case_3/case_3.cc:353) [568]  (4.865 ns)

 <State 56>: 1.050ns
The critical path consists of the following:
	'mul' operation 5 bit of DSP[563] ('mul_ln352', HLS/case_3/case_3.cc:352) [563]  (1.050 ns)

 <State 57>: 1.050ns
The critical path consists of the following:
	'mul' operation 5 bit of DSP[563] ('mul_ln352', HLS/case_3/case_3.cc:352) [563]  (1.050 ns)

 <State 58>: 3.490ns
The critical path consists of the following:
	'mul' operation 5 bit of DSP[563] ('mul_ln352', HLS/case_3/case_3.cc:352) [563]  (0.000 ns)
	'mul' operation 5 bit ('m139', HLS/case_3/case_3.cc:352) [564]  (3.490 ns)

 <State 59>: 5.140ns
The critical path consists of the following:
	'mul' operation 5 bit ('m141', HLS/case_3/case_3.cc:354) [572]  (3.490 ns)
	'add' operation 3 bit ('m143', HLS/case_3/case_3.cc:356) [582]  (1.650 ns)

 <State 60>: 4.865ns
The critical path consists of the following:
	'mul' operation 10 bit ('mul_ln357', HLS/case_3/case_3.cc:357) [585]  (4.865 ns)

 <State 61>: 6.514ns
The critical path consists of the following:
	'mul' operation 7 bit ('mul_ln359', HLS/case_3/case_3.cc:359) [599]  (4.865 ns)
	'add' operation 3 bit ('m148', HLS/case_3/case_3.cc:361) [610]  (1.650 ns)

 <State 62>: 4.865ns
The critical path consists of the following:
	'mul' operation 10 bit ('mul_ln358', HLS/case_3/case_3.cc:358) [594]  (4.865 ns)

 <State 63>: 4.865ns
The critical path consists of the following:
	'mul' operation 8 bit ('mul_ln363', HLS/case_3/case_3.cc:363) [620]  (4.865 ns)

 <State 64>: 5.905ns
The critical path consists of the following:
	'mul' operation 12 bit ('mul_ln366', HLS/case_3/case_3.cc:366) [638]  (5.905 ns)

 <State 65>: 5.605ns
The critical path consists of the following:
	'mul' operation 6 bit ('m156', HLS/case_3/case_3.cc:372) [648]  (3.780 ns)
	'add' operation 6 bit ('m159', HLS/case_3/case_3.cc:372) [658]  (1.825 ns)

 <State 66>: 7.005ns
The critical path consists of the following:
	'mul' operation 3 bit ('m161', HLS/case_3/case_3.cc:374) [665]  (1.620 ns)
	'mul' operation 9 bit ('mul_ln375', HLS/case_3/case_3.cc:375) [669]  (5.385 ns)

 <State 67>: 7.000ns
The critical path consists of the following:
	'mul' operation 6 bit ('mul_ln373', HLS/case_3/case_3.cc:373) [661]  (3.220 ns)
	'mul' operation 7 bit ('mul_ln381_1', HLS/case_3/case_3.cc:381) [693]  (3.780 ns)

 <State 68>: 4.865ns
The critical path consists of the following:
	'mul' operation 10 bit ('mul_ln380', HLS/case_3/case_3.cc:380) [688]  (4.865 ns)

 <State 69>: 3.780ns
The critical path consists of the following:
	'mul' operation 6 bit ('m169', HLS/case_3/case_3.cc:383) [699]  (3.780 ns)

 <State 70>: 5.905ns
The critical path consists of the following:
	'mul' operation 12 bit ('mul_ln384', HLS/case_3/case_3.cc:384) [707]  (5.905 ns)

 <State 71>: 5.385ns
The critical path consists of the following:
	'mul' operation 9 bit ('mul_ln387', HLS/case_3/case_3.cc:387) [722]  (5.385 ns)

 <State 72>: 6.426ns
The critical path consists of the following:
	'mul' operation 14 bit ('mul_ln389', HLS/case_3/case_3.cc:389) [732]  (6.426 ns)

 <State 73>: 6.426ns
The critical path consists of the following:
	'mul' operation 12 bit ('mul_ln392', HLS/case_3/case_3.cc:392) [743]  (6.426 ns)

 <State 74>: 8.207ns
The critical path consists of the following:
	'mul' operation 23 bit ('mul_ln394', HLS/case_3/case_3.cc:394) [754]  (8.207 ns)

 <State 75>: 8.207ns
The critical path consists of the following:
	'mul' operation 17 bit ('mul_ln397', HLS/case_3/case_3.cc:397) [765]  (8.207 ns)

 <State 76>: 7.138ns
The critical path consists of the following:
	'mul' operation 17 bit ('mul_ln399', HLS/case_3/case_3.cc:399) [773]  (7.138 ns)

 <State 77>: 6.426ns
The critical path consists of the following:
	'mul' operation 15 bit ('mul_ln403', HLS/case_3/case_3.cc:403) [790]  (6.426 ns)

 <State 78>: 6.426ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln402', HLS/case_3/case_3.cc:402) [785]  (6.426 ns)

 <State 79>: 6.426ns
The critical path consists of the following:
	'mul' operation 13 bit ('mul_ln406', HLS/case_3/case_3.cc:406) [804]  (6.426 ns)

 <State 80>: 6.426ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln408', HLS/case_3/case_3.cc:408) [811]  (6.426 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
