#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Jul 10 21:32:58 2021
# Process ID: 1060
# Current directory: V:/cpu/Minisys-1_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12192 V:\cpu\Minisys-1_2\Minisys-1_2.xpr
# Log file: V:/cpu/Minisys-1_2/vivado.log
# Journal file: V:/cpu/Minisys-1_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project V:/cpu/Minisys-1_2/Minisys-1_2.xpr
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {V:/cpu/Minisys-1_2/Minisys-1_2.runs/impl_1/minisys.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
update_compile_order -fileset sources_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {V:/cpu/Minisys-1_2/Minisys-1_2.runs/impl_1/minisys.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {V:/cpu/Minisys-1_2/Minisys-1_2.runs/impl_1/minisys.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
open_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {V:/cpu/Minisys-1_2/Minisys-1_2.runs/impl_1/minisys.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property -dict [list CONFIG.Coe_File {V:/cpu/software/FIB/prgmip32.coe}] [get_ips prgrom]
generate_target all [get_files  V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/ip/prgrom/prgrom.xci]
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs prgrom_synth_1 -jobs 4
wait_on_run prgrom_synth_1
export_simulation -of_objects [get_files V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/ip/prgrom/prgrom.xci] -directory V:/cpu/Minisys-1_2/Minisys-1_2.ip_user_files/sim_scripts -ip_user_files_dir V:/cpu/Minisys-1_2/Minisys-1_2.ip_user_files -ipstatic_source_dir V:/cpu/Minisys-1_2/Minisys-1_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=V:/cpu/Minisys-1_2/Minisys-1_2.cache/compile_simlib/modelsim} {questa=V:/cpu/Minisys-1_2/Minisys-1_2.cache/compile_simlib/questa} {riviera=V:/cpu/Minisys-1_2/Minisys-1_2.cache/compile_simlib/riviera} {activehdl=V:/cpu/Minisys-1_2/Minisys-1_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {V:/cpu/software/FIB/dmem32.coe}] [get_ips ram]
generate_target all [get_files  V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/ip/ram/ram.xci]
catch { config_ip_cache -export [get_ips -all ram] }
export_ip_user_files -of_objects [get_files V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/ip/ram/ram.xci] -no_script -sync -force -quiet
reset_run ram_synth_1
launch_runs ram_synth_1 -jobs 4
wait_on_run ram_synth_1
export_simulation -of_objects [get_files V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/ip/ram/ram.xci] -directory V:/cpu/Minisys-1_2/Minisys-1_2.ip_user_files/sim_scripts -ip_user_files_dir V:/cpu/Minisys-1_2/Minisys-1_2.ip_user_files -ipstatic_source_dir V:/cpu/Minisys-1_2/Minisys-1_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=V:/cpu/Minisys-1_2/Minisys-1_2.cache/compile_simlib/modelsim} {questa=V:/cpu/Minisys-1_2/Minisys-1_2.cache/compile_simlib/questa} {riviera=V:/cpu/Minisys-1_2/Minisys-1_2.cache/compile_simlib/riviera} {activehdl=V:/cpu/Minisys-1_2/Minisys-1_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {V:/cpu/Minisys-1_2/Minisys-1_2.runs/impl_1/minisys.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property -dict [list CONFIG.Coe_File {V:/cpu/software/ADD/prgmip32.coe}] [get_ips prgrom]
generate_target all [get_files  V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/ip/prgrom/prgrom.xci]
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs prgrom_synth_1 -jobs 4
wait_on_run prgrom_synth_1
export_simulation -of_objects [get_files V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/ip/prgrom/prgrom.xci] -directory V:/cpu/Minisys-1_2/Minisys-1_2.ip_user_files/sim_scripts -ip_user_files_dir V:/cpu/Minisys-1_2/Minisys-1_2.ip_user_files -ipstatic_source_dir V:/cpu/Minisys-1_2/Minisys-1_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=V:/cpu/Minisys-1_2/Minisys-1_2.cache/compile_simlib/modelsim} {questa=V:/cpu/Minisys-1_2/Minisys-1_2.cache/compile_simlib/questa} {riviera=V:/cpu/Minisys-1_2/Minisys-1_2.cache/compile_simlib/riviera} {activehdl=V:/cpu/Minisys-1_2/Minisys-1_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {V:/cpu/software/ADD/dmem32.coe}] [get_ips ram]
generate_target all [get_files  V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/ip/ram/ram.xci]
catch { config_ip_cache -export [get_ips -all ram] }
export_ip_user_files -of_objects [get_files V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/ip/ram/ram.xci] -no_script -sync -force -quiet
reset_run ram_synth_1
launch_runs ram_synth_1 -jobs 4
wait_on_run ram_synth_1
export_simulation -of_objects [get_files V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/ip/ram/ram.xci] -directory V:/cpu/Minisys-1_2/Minisys-1_2.ip_user_files/sim_scripts -ip_user_files_dir V:/cpu/Minisys-1_2/Minisys-1_2.ip_user_files -ipstatic_source_dir V:/cpu/Minisys-1_2/Minisys-1_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=V:/cpu/Minisys-1_2/Minisys-1_2.cache/compile_simlib/modelsim} {questa=V:/cpu/Minisys-1_2/Minisys-1_2.cache/compile_simlib/questa} {riviera=V:/cpu/Minisys-1_2/Minisys-1_2.cache/compile_simlib/riviera} {activehdl=V:/cpu/Minisys-1_2/Minisys-1_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {V:/cpu/Minisys-1_2/Minisys-1_2.runs/impl_1/minisys.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
