// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1884\sampleModel1884_2_sub\Mysubsystem_25.v
// Created: 2024-06-10 16:21:28
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_25
// Source Path: sampleModel1884_2_sub/Subsystem/Mysubsystem_25
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_25
          (In1,
           In2,
           Out1);


  input   [15:0] In1;  // uint16
  input   [7:0] In2;  // uint8
  output  [7:0] Out1;  // uint8


  wire [7:0] cfblk180_out1;  // uint8
  wire [15:0] cfblk25_out1;  // uint16
  wire [7:0] cfblk179_out1;  // uint8


  assign cfblk180_out1 = In1[7:0];



  DotProduct_block1 u_cfblk25_inst (.in1(cfblk180_out1),  // uint8
                                    .in2(In2),  // uint8
                                    .out1(cfblk25_out1)  // uint16
                                    );

  assign cfblk179_out1 = cfblk25_out1[7:0];



  assign Out1 = cfblk179_out1;

endmodule  // Mysubsystem_25

