set tool_name "ModelSim (VHDL)"
set corner_file_list {
	{{"Slow Model"} {clock.vho clock_vhd.sdo}}
}
