ARM GAS  /tmp/ccr6NQ1y.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB65:
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** 
  24:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f1xx_hal_msp.c **** 
  26:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f1xx_hal_msp.c **** 
  28:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f1xx_hal_msp.c **** 
  31:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccr6NQ1y.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f1xx_hal_msp.c **** 
  36:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f1xx_hal_msp.c **** 
  38:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f1xx_hal_msp.c **** 
  41:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f1xx_hal_msp.c **** 
  43:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f1xx_hal_msp.c **** 
  46:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f1xx_hal_msp.c **** 
  48:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f1xx_hal_msp.c **** 
  51:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f1xx_hal_msp.c **** 
  53:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f1xx_hal_msp.c **** 
  56:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f1xx_hal_msp.c **** 
  58:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f1xx_hal_msp.c **** 
  60:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f1xx_hal_msp.c **** /**
  62:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f1xx_hal_msp.c ****   */
  64:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 65 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f1xx_hal_msp.c **** 
  68:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f1xx_hal_msp.c **** 
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  34              		.loc 1 70 3 view .LVU1
  35              	.LBB2:
  36              		.loc 1 70 3 view .LVU2
  37              		.loc 1 70 3 view .LVU3
  38 0002 0E4B     		ldr	r3, .L3
  39 0004 9A69     		ldr	r2, [r3, #24]
  40 0006 42F00102 		orr	r2, r2, #1
  41 000a 9A61     		str	r2, [r3, #24]
  42              		.loc 1 70 3 view .LVU4
  43 000c 9A69     		ldr	r2, [r3, #24]
  44 000e 02F00102 		and	r2, r2, #1
  45 0012 0092     		str	r2, [sp]
ARM GAS  /tmp/ccr6NQ1y.s 			page 3


  46              		.loc 1 70 3 view .LVU5
  47 0014 009A     		ldr	r2, [sp]
  48              	.LBE2:
  49              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  50              		.loc 1 71 3 view .LVU7
  51              	.LBB3:
  52              		.loc 1 71 3 view .LVU8
  53              		.loc 1 71 3 view .LVU9
  54 0016 DA69     		ldr	r2, [r3, #28]
  55 0018 42F08052 		orr	r2, r2, #268435456
  56 001c DA61     		str	r2, [r3, #28]
  57              		.loc 1 71 3 view .LVU10
  58 001e DB69     		ldr	r3, [r3, #28]
  59 0020 03F08053 		and	r3, r3, #268435456
  60 0024 0193     		str	r3, [sp, #4]
  61              		.loc 1 71 3 view .LVU11
  62 0026 019B     		ldr	r3, [sp, #4]
  63              	.LBE3:
  64              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f1xx_hal_msp.c **** 
  73:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f1xx_hal_msp.c **** 
  75:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  76:Core/Src/stm32f1xx_hal_msp.c ****   */
  77:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  65              		.loc 1 77 3 view .LVU13
  66              	.LBB4:
  67              		.loc 1 77 3 view .LVU14
  68 0028 054A     		ldr	r2, .L3+4
  69 002a 5368     		ldr	r3, [r2, #4]
  70              	.LVL0:
  71              		.loc 1 77 3 view .LVU15
  72 002c 23F0E063 		bic	r3, r3, #117440512
  73              	.LVL1:
  74              		.loc 1 77 3 view .LVU16
  75 0030 43F00073 		orr	r3, r3, #33554432
  76              	.LVL2:
  77              		.loc 1 77 3 view .LVU17
  78 0034 5360     		str	r3, [r2, #4]
  79              	.LBE4:
  80              		.loc 1 77 3 view .LVU18
  78:Core/Src/stm32f1xx_hal_msp.c **** 
  79:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Core/Src/stm32f1xx_hal_msp.c **** 
  81:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Core/Src/stm32f1xx_hal_msp.c **** }
  81              		.loc 1 82 1 is_stmt 0 view .LVU19
  82 0036 02B0     		add	sp, sp, #8
  83              		.cfi_def_cfa_offset 0
  84              		@ sp needed
  85 0038 7047     		bx	lr
  86              	.L4:
  87 003a 00BF     		.align	2
  88              	.L3:
  89 003c 00100240 		.word	1073876992
  90 0040 00000140 		.word	1073807360
ARM GAS  /tmp/ccr6NQ1y.s 			page 4


  91              		.cfi_endproc
  92              	.LFE65:
  94              		.section	.text.HAL_CAN_MspInit,"ax",%progbits
  95              		.align	1
  96              		.global	HAL_CAN_MspInit
  97              		.syntax unified
  98              		.thumb
  99              		.thumb_func
 101              	HAL_CAN_MspInit:
 102              	.LVL3:
 103              	.LFB66:
  83:Core/Src/stm32f1xx_hal_msp.c **** 
  84:Core/Src/stm32f1xx_hal_msp.c **** /**
  85:Core/Src/stm32f1xx_hal_msp.c **** * @brief CAN MSP Initialization
  86:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  87:Core/Src/stm32f1xx_hal_msp.c **** * @param hcan: CAN handle pointer
  88:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  89:Core/Src/stm32f1xx_hal_msp.c **** */
  90:Core/Src/stm32f1xx_hal_msp.c **** void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
  91:Core/Src/stm32f1xx_hal_msp.c **** {
 104              		.loc 1 91 1 is_stmt 1 view -0
 105              		.cfi_startproc
 106              		@ args = 0, pretend = 0, frame = 24
 107              		@ frame_needed = 0, uses_anonymous_args = 0
 108              		.loc 1 91 1 is_stmt 0 view .LVU21
 109 0000 10B5     		push	{r4, lr}
 110              		.cfi_def_cfa_offset 8
 111              		.cfi_offset 4, -8
 112              		.cfi_offset 14, -4
 113 0002 86B0     		sub	sp, sp, #24
 114              		.cfi_def_cfa_offset 32
  92:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 115              		.loc 1 92 3 is_stmt 1 view .LVU22
 116              		.loc 1 92 20 is_stmt 0 view .LVU23
 117 0004 0023     		movs	r3, #0
 118 0006 0293     		str	r3, [sp, #8]
 119 0008 0393     		str	r3, [sp, #12]
 120 000a 0493     		str	r3, [sp, #16]
 121 000c 0593     		str	r3, [sp, #20]
  93:Core/Src/stm32f1xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 122              		.loc 1 93 3 is_stmt 1 view .LVU24
 123              		.loc 1 93 10 is_stmt 0 view .LVU25
 124 000e 0268     		ldr	r2, [r0]
 125              		.loc 1 93 5 view .LVU26
 126 0010 1A4B     		ldr	r3, .L9
 127 0012 9A42     		cmp	r2, r3
 128 0014 01D0     		beq	.L8
 129              	.LVL4:
 130              	.L5:
  94:Core/Src/stm32f1xx_hal_msp.c ****   {
  95:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 0 */
  96:Core/Src/stm32f1xx_hal_msp.c **** 
  97:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 0 */
  98:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
  99:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_ENABLE();
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 101:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
ARM GAS  /tmp/ccr6NQ1y.s 			page 5


 102:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 103:Core/Src/stm32f1xx_hal_msp.c ****     PA11     ------> CAN_RX
 104:Core/Src/stm32f1xx_hal_msp.c ****     PA12     ------> CAN_TX
 105:Core/Src/stm32f1xx_hal_msp.c ****     */
 106:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11;
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 109:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 111:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12;
 112:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 113:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 114:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 115:Core/Src/stm32f1xx_hal_msp.c **** 
 116:Core/Src/stm32f1xx_hal_msp.c ****     /* CAN1 interrupt Init */
 117:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 118:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 119:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 1 */
 120:Core/Src/stm32f1xx_hal_msp.c **** 
 121:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 1 */
 122:Core/Src/stm32f1xx_hal_msp.c ****   }
 123:Core/Src/stm32f1xx_hal_msp.c **** 
 124:Core/Src/stm32f1xx_hal_msp.c **** }
 131              		.loc 1 124 1 view .LVU27
 132 0016 06B0     		add	sp, sp, #24
 133              		.cfi_remember_state
 134              		.cfi_def_cfa_offset 8
 135              		@ sp needed
 136 0018 10BD     		pop	{r4, pc}
 137              	.LVL5:
 138              	.L8:
 139              		.cfi_restore_state
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 140              		.loc 1 99 5 is_stmt 1 view .LVU28
 141              	.LBB5:
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 142              		.loc 1 99 5 view .LVU29
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 143              		.loc 1 99 5 view .LVU30
 144 001a 03F5D633 		add	r3, r3, #109568
 145 001e DA69     		ldr	r2, [r3, #28]
 146 0020 42F00072 		orr	r2, r2, #33554432
 147 0024 DA61     		str	r2, [r3, #28]
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 148              		.loc 1 99 5 view .LVU31
 149 0026 DA69     		ldr	r2, [r3, #28]
 150 0028 02F00072 		and	r2, r2, #33554432
 151 002c 0092     		str	r2, [sp]
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 152              		.loc 1 99 5 view .LVU32
 153 002e 009A     		ldr	r2, [sp]
 154              	.LBE5:
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 155              		.loc 1 99 5 view .LVU33
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 156              		.loc 1 101 5 view .LVU34
 157              	.LBB6:
ARM GAS  /tmp/ccr6NQ1y.s 			page 6


 101:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 158              		.loc 1 101 5 view .LVU35
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 159              		.loc 1 101 5 view .LVU36
 160 0030 9A69     		ldr	r2, [r3, #24]
 161 0032 42F00402 		orr	r2, r2, #4
 162 0036 9A61     		str	r2, [r3, #24]
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 163              		.loc 1 101 5 view .LVU37
 164 0038 9B69     		ldr	r3, [r3, #24]
 165 003a 03F00403 		and	r3, r3, #4
 166 003e 0193     		str	r3, [sp, #4]
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 167              		.loc 1 101 5 view .LVU38
 168 0040 019B     		ldr	r3, [sp, #4]
 169              	.LBE6:
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 170              		.loc 1 101 5 view .LVU39
 106:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 171              		.loc 1 106 5 view .LVU40
 106:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 172              		.loc 1 106 25 is_stmt 0 view .LVU41
 173 0042 4FF40063 		mov	r3, #2048
 174 0046 0293     		str	r3, [sp, #8]
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 175              		.loc 1 107 5 is_stmt 1 view .LVU42
 108:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 176              		.loc 1 108 5 view .LVU43
 109:Core/Src/stm32f1xx_hal_msp.c **** 
 177              		.loc 1 109 5 view .LVU44
 178 0048 0D4C     		ldr	r4, .L9+4
 179 004a 02A9     		add	r1, sp, #8
 180 004c 2046     		mov	r0, r4
 181              	.LVL6:
 109:Core/Src/stm32f1xx_hal_msp.c **** 
 182              		.loc 1 109 5 is_stmt 0 view .LVU45
 183 004e FFF7FEFF 		bl	HAL_GPIO_Init
 184              	.LVL7:
 111:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 185              		.loc 1 111 5 is_stmt 1 view .LVU46
 111:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 186              		.loc 1 111 25 is_stmt 0 view .LVU47
 187 0052 4FF48053 		mov	r3, #4096
 188 0056 0293     		str	r3, [sp, #8]
 112:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 189              		.loc 1 112 5 is_stmt 1 view .LVU48
 112:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 190              		.loc 1 112 26 is_stmt 0 view .LVU49
 191 0058 0223     		movs	r3, #2
 192 005a 0393     		str	r3, [sp, #12]
 113:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 193              		.loc 1 113 5 is_stmt 1 view .LVU50
 113:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 194              		.loc 1 113 27 is_stmt 0 view .LVU51
 195 005c 0323     		movs	r3, #3
 196 005e 0593     		str	r3, [sp, #20]
 114:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccr6NQ1y.s 			page 7


 197              		.loc 1 114 5 is_stmt 1 view .LVU52
 198 0060 02A9     		add	r1, sp, #8
 199 0062 2046     		mov	r0, r4
 200 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 201              	.LVL8:
 117:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 202              		.loc 1 117 5 view .LVU53
 203 0068 0022     		movs	r2, #0
 204 006a 1146     		mov	r1, r2
 205 006c 1420     		movs	r0, #20
 206 006e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 207              	.LVL9:
 118:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 1 */
 208              		.loc 1 118 5 view .LVU54
 209 0072 1420     		movs	r0, #20
 210 0074 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 211              	.LVL10:
 212              		.loc 1 124 1 is_stmt 0 view .LVU55
 213 0078 CDE7     		b	.L5
 214              	.L10:
 215 007a 00BF     		.align	2
 216              	.L9:
 217 007c 00640040 		.word	1073767424
 218 0080 00080140 		.word	1073809408
 219              		.cfi_endproc
 220              	.LFE66:
 222              		.section	.text.HAL_CAN_MspDeInit,"ax",%progbits
 223              		.align	1
 224              		.global	HAL_CAN_MspDeInit
 225              		.syntax unified
 226              		.thumb
 227              		.thumb_func
 229              	HAL_CAN_MspDeInit:
 230              	.LVL11:
 231              	.LFB67:
 125:Core/Src/stm32f1xx_hal_msp.c **** 
 126:Core/Src/stm32f1xx_hal_msp.c **** /**
 127:Core/Src/stm32f1xx_hal_msp.c **** * @brief CAN MSP De-Initialization
 128:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 129:Core/Src/stm32f1xx_hal_msp.c **** * @param hcan: CAN handle pointer
 130:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 131:Core/Src/stm32f1xx_hal_msp.c **** */
 132:Core/Src/stm32f1xx_hal_msp.c **** void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
 133:Core/Src/stm32f1xx_hal_msp.c **** {
 232              		.loc 1 133 1 is_stmt 1 view -0
 233              		.cfi_startproc
 234              		@ args = 0, pretend = 0, frame = 0
 235              		@ frame_needed = 0, uses_anonymous_args = 0
 236              		.loc 1 133 1 is_stmt 0 view .LVU57
 237 0000 08B5     		push	{r3, lr}
 238              		.cfi_def_cfa_offset 8
 239              		.cfi_offset 3, -8
 240              		.cfi_offset 14, -4
 134:Core/Src/stm32f1xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 241              		.loc 1 134 3 is_stmt 1 view .LVU58
 242              		.loc 1 134 10 is_stmt 0 view .LVU59
 243 0002 0268     		ldr	r2, [r0]
ARM GAS  /tmp/ccr6NQ1y.s 			page 8


 244              		.loc 1 134 5 view .LVU60
 245 0004 084B     		ldr	r3, .L15
 246 0006 9A42     		cmp	r2, r3
 247 0008 00D0     		beq	.L14
 248              	.LVL12:
 249              	.L11:
 135:Core/Src/stm32f1xx_hal_msp.c ****   {
 136:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 0 */
 137:Core/Src/stm32f1xx_hal_msp.c **** 
 138:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 0 */
 139:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 140:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_DISABLE();
 141:Core/Src/stm32f1xx_hal_msp.c **** 
 142:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 143:Core/Src/stm32f1xx_hal_msp.c ****     PA11     ------> CAN_RX
 144:Core/Src/stm32f1xx_hal_msp.c ****     PA12     ------> CAN_TX
 145:Core/Src/stm32f1xx_hal_msp.c ****     */
 146:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 147:Core/Src/stm32f1xx_hal_msp.c **** 
 148:Core/Src/stm32f1xx_hal_msp.c ****     /* CAN1 interrupt DeInit */
 149:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USB_LP_CAN1_RX0_IRQn);
 150:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 1 */
 151:Core/Src/stm32f1xx_hal_msp.c **** 
 152:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 1 */
 153:Core/Src/stm32f1xx_hal_msp.c ****   }
 154:Core/Src/stm32f1xx_hal_msp.c **** 
 155:Core/Src/stm32f1xx_hal_msp.c **** }
 250              		.loc 1 155 1 view .LVU61
 251 000a 08BD     		pop	{r3, pc}
 252              	.LVL13:
 253              	.L14:
 140:Core/Src/stm32f1xx_hal_msp.c **** 
 254              		.loc 1 140 5 is_stmt 1 view .LVU62
 255 000c 074A     		ldr	r2, .L15+4
 256 000e D369     		ldr	r3, [r2, #28]
 257 0010 23F00073 		bic	r3, r3, #33554432
 258 0014 D361     		str	r3, [r2, #28]
 146:Core/Src/stm32f1xx_hal_msp.c **** 
 259              		.loc 1 146 5 view .LVU63
 260 0016 4FF4C051 		mov	r1, #6144
 261 001a 0548     		ldr	r0, .L15+8
 262              	.LVL14:
 146:Core/Src/stm32f1xx_hal_msp.c **** 
 263              		.loc 1 146 5 is_stmt 0 view .LVU64
 264 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 265              	.LVL15:
 149:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 1 */
 266              		.loc 1 149 5 is_stmt 1 view .LVU65
 267 0020 1420     		movs	r0, #20
 268 0022 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 269              	.LVL16:
 270              		.loc 1 155 1 is_stmt 0 view .LVU66
 271 0026 F0E7     		b	.L11
 272              	.L16:
 273              		.align	2
 274              	.L15:
 275 0028 00640040 		.word	1073767424
ARM GAS  /tmp/ccr6NQ1y.s 			page 9


 276 002c 00100240 		.word	1073876992
 277 0030 00080140 		.word	1073809408
 278              		.cfi_endproc
 279              	.LFE67:
 281              		.text
 282              	.Letext0:
 283              		.file 2 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 284              		.file 3 "/home/bugraaa/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-n
 285              		.file 4 "/home/bugraaa/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-n
 286              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 287              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 288              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_can.h"
 289              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  /tmp/ccr6NQ1y.s 			page 10


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
     /tmp/ccr6NQ1y.s:19     .text.HAL_MspInit:00000000 $t
     /tmp/ccr6NQ1y.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/ccr6NQ1y.s:89     .text.HAL_MspInit:0000003c $d
     /tmp/ccr6NQ1y.s:95     .text.HAL_CAN_MspInit:00000000 $t
     /tmp/ccr6NQ1y.s:101    .text.HAL_CAN_MspInit:00000000 HAL_CAN_MspInit
     /tmp/ccr6NQ1y.s:217    .text.HAL_CAN_MspInit:0000007c $d
     /tmp/ccr6NQ1y.s:223    .text.HAL_CAN_MspDeInit:00000000 $t
     /tmp/ccr6NQ1y.s:229    .text.HAL_CAN_MspDeInit:00000000 HAL_CAN_MspDeInit
     /tmp/ccr6NQ1y.s:275    .text.HAL_CAN_MspDeInit:00000028 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
