$date
	Tue Dec 20 16:16:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fir_tb $end
$var reg 1 ! clk $end
$var reg 8 " data_in [7:0] $end
$var reg 1 # valid_in $end
$scope module fir $end
$var wire 1 ! clk $end
$var wire 8 $ data_in [7:0] $end
$var wire 1 % flag $end
$var wire 1 # valid_in $end
$var wire 15 & m [14:0] $end
$var reg 2 ' cnt [1:0] $end
$var reg 1 ( cnt_en $end
$var reg 15 ) data_out [14:0] $end
$var reg 1 * en_d $end
$var reg 8 + m0 [7:0] $end
$var reg 8 , m1 [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 ,
bx +
x*
bx )
x(
bx '
bx &
x%
bx $
x#
bx "
0!
$end
#5
1!
#10
0!
#15
1!
#20
0!
#25
1!
#30
0!
#35
1!
#40
0!
#45
1!
#50
0!
#55
1!
#60
0!
#65
1!
#70
0!
#75
1!
#80
0!
#85
1!
#90
0!
#95
1!
#100
0!
1#
b1 "
b1 $
#105
0%
b101 ,
b101 &
b1 +
1(
b0 '
1!
#110
0!
0#
#115
b11111011 ,
bx &
bx +
1*
b1 '
1!
#120
0!
#125
b1111 ,
bx &
bx +
b10 '
1!
#130
0!
#135
b101 ,
b101 &
b1 +
1%
b0 '
0(
1!
#140
0!
#145
0%
b0 )
0*
1!
#150
0!
#155
1!
#160
0!
#165
1!
#170
0!
#175
1!
#180
0!
#185
1!
#190
0!
#195
1!
#200
0!
#205
1!
#210
0!
1#
b111 "
b111 $
#215
b100011 &
b111 +
1(
1!
#220
0!
0#
#225
b11111011 ,
b111111111111011 &
b1 +
b1 '
b100011 )
1*
1!
#230
0!
#235
b1111 ,
bx &
bx +
b11110 )
b10 '
1!
#240
0!
#245
1%
b101 ,
b100011 &
b111 +
0(
b0 '
bx )
1!
#250
0!
#255
0%
0*
b0 )
1!
#260
0!
#265
1!
#270
0!
#275
1!
#280
0!
#285
1!
#290
0!
#295
1!
#300
0!
#305
1!
#310
0!
#315
1!
#320
0!
1#
b1100 "
b1100 $
#325
b111100 &
b1100 +
1(
1!
#330
0!
0#
#335
b11111011 ,
b111111111011101 &
b111 +
1*
b111100 )
b1 '
1!
#340
0!
#345
b1111 ,
b1111 &
b1 +
b10 '
b11001 )
1!
#350
0!
#355
b101 ,
b111100 &
b1100 +
1%
b101000 )
b0 '
0(
1!
#360
0!
#365
0%
b0 )
0*
1!
#370
0!
#375
1!
#380
0!
#385
1!
#390
0!
#395
1!
#400
0!
#405
1!
#410
0!
#415
1!
#420
0!
#425
1!
#430
0!
