--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml cpu_instructor_copy.twx cpu_instructor_copy.ncd -o
cpu_instructor_copy.twr cpu_instructor_copy.pcf -ucf nexys3.ucf

Design file:              cpu_instructor_copy.ncd
Physical constraint file: cpu_instructor_copy.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 153 paths analyzed, 54 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.957ns.
--------------------------------------------------------------------------------

Paths for end point cpu_clock (SLICE_X19Y37.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_4 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.913ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.147 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_4 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y37.AQ      Tcko                  0.447   clock_divider.counter<7>
                                                       clock_divider.counter_4
    SLICE_X19Y37.D2      net (fanout=2)        1.032   clock_divider.counter<4>
    SLICE_X19Y37.D       Tilo                  0.259   cpu_clock
                                                       GND_6_o_clock_divider.counter[15]_equal_185_o<15>1
    SLICE_X19Y37.A3      net (fanout=1)        0.291   GND_6_o_clock_divider.counter[15]_equal_185_o<15>
    SLICE_X19Y37.A       Tilo                  0.259   cpu_clock
                                                       GND_6_o_clock_divider.counter[15]_equal_185_o<15>3
    SLICE_X19Y37.CE      net (fanout=1)        0.285   GND_6_o_clock_divider.counter[15]_equal_185_o
    SLICE_X19Y37.CLK     Tceck                 0.340   cpu_clock
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      2.913ns (1.305ns logic, 1.608ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_9 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.524ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.147 - 0.153)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_9 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y38.BQ      Tcko                  0.447   clock_divider.counter<11>
                                                       clock_divider.counter_9
    SLICE_X19Y37.B1      net (fanout=2)        0.747   clock_divider.counter<9>
    SLICE_X19Y37.B       Tilo                  0.259   cpu_clock
                                                       GND_6_o_clock_divider.counter[15]_equal_185_o<15>2
    SLICE_X19Y37.A5      net (fanout=1)        0.187   GND_6_o_clock_divider.counter[15]_equal_185_o<15>1
    SLICE_X19Y37.A       Tilo                  0.259   cpu_clock
                                                       GND_6_o_clock_divider.counter[15]_equal_185_o<15>3
    SLICE_X19Y37.CE      net (fanout=1)        0.285   GND_6_o_clock_divider.counter[15]_equal_185_o
    SLICE_X19Y37.CLK     Tceck                 0.340   cpu_clock
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      2.524ns (1.305ns logic, 1.219ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_5 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.517ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.147 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_5 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y37.BQ      Tcko                  0.447   clock_divider.counter<7>
                                                       clock_divider.counter_5
    SLICE_X19Y37.D1      net (fanout=2)        0.636   clock_divider.counter<5>
    SLICE_X19Y37.D       Tilo                  0.259   cpu_clock
                                                       GND_6_o_clock_divider.counter[15]_equal_185_o<15>1
    SLICE_X19Y37.A3      net (fanout=1)        0.291   GND_6_o_clock_divider.counter[15]_equal_185_o<15>
    SLICE_X19Y37.A       Tilo                  0.259   cpu_clock
                                                       GND_6_o_clock_divider.counter[15]_equal_185_o<15>3
    SLICE_X19Y37.CE      net (fanout=1)        0.285   GND_6_o_clock_divider.counter[15]_equal_185_o
    SLICE_X19Y37.CLK     Tceck                 0.340   cpu_clock
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      2.517ns (1.305ns logic, 1.212ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_15 (SLICE_X18Y39.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_4 (FF)
  Destination:          clock_divider.counter_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.257ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.142 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_4 to clock_divider.counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y37.AQ      Tcko                  0.447   clock_divider.counter<7>
                                                       clock_divider.counter_4
    SLICE_X18Y37.A2      net (fanout=2)        1.035   clock_divider.counter<4>
    SLICE_X18Y37.COUT    Topcya                0.379   clock_divider.counter<7>
                                                       clock_divider.counter<4>_rt
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X18Y38.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X18Y38.COUT    Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X18Y39.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X18Y39.CLK     Tcinck                0.314   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_xor<15>
                                                       clock_divider.counter_15
    -------------------------------------------------  ---------------------------
    Total                                      2.257ns (1.216ns logic, 1.041ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_0 (FF)
  Destination:          clock_divider.counter_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.696ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.142 - 0.158)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_0 to clock_divider.counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y36.AQ      Tcko                  0.447   clock_divider.counter<3>
                                                       clock_divider.counter_0
    SLICE_X18Y36.A5      net (fanout=2)        0.395   clock_divider.counter<0>
    SLICE_X18Y36.COUT    Topcya                0.379   clock_divider.counter<3>
                                                       Mcount_clock_divider.counter_lut<0>_INV_0
                                                       Mcount_clock_divider.counter_cy<3>
    SLICE_X18Y37.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<3>
    SLICE_X18Y37.COUT    Tbyp                  0.076   clock_divider.counter<7>
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X18Y38.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X18Y38.COUT    Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X18Y39.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X18Y39.CLK     Tcinck                0.314   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_xor<15>
                                                       clock_divider.counter_15
    -------------------------------------------------  ---------------------------
    Total                                      1.696ns (1.292ns logic, 0.404ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_3 (FF)
  Destination:          clock_divider.counter_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.551ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.142 - 0.158)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_3 to clock_divider.counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y36.DQ      Tcko                  0.447   clock_divider.counter<3>
                                                       clock_divider.counter_3
    SLICE_X18Y36.D5      net (fanout=2)        0.368   clock_divider.counter<3>
    SLICE_X18Y36.COUT    Topcyd                0.261   clock_divider.counter<3>
                                                       clock_divider.counter<3>_rt
                                                       Mcount_clock_divider.counter_cy<3>
    SLICE_X18Y37.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<3>
    SLICE_X18Y37.COUT    Tbyp                  0.076   clock_divider.counter<7>
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X18Y38.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X18Y38.COUT    Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X18Y39.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X18Y39.CLK     Tcinck                0.314   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_xor<15>
                                                       clock_divider.counter_15
    -------------------------------------------------  ---------------------------
    Total                                      1.551ns (1.174ns logic, 0.377ns route)
                                                       (75.7% logic, 24.3% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_13 (SLICE_X18Y39.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_4 (FF)
  Destination:          clock_divider.counter_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.247ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.142 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_4 to clock_divider.counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y37.AQ      Tcko                  0.447   clock_divider.counter<7>
                                                       clock_divider.counter_4
    SLICE_X18Y37.A2      net (fanout=2)        1.035   clock_divider.counter<4>
    SLICE_X18Y37.COUT    Topcya                0.379   clock_divider.counter<7>
                                                       clock_divider.counter<4>_rt
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X18Y38.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X18Y38.COUT    Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X18Y39.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X18Y39.CLK     Tcinck                0.304   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_xor<15>
                                                       clock_divider.counter_13
    -------------------------------------------------  ---------------------------
    Total                                      2.247ns (1.206ns logic, 1.041ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_0 (FF)
  Destination:          clock_divider.counter_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.686ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.142 - 0.158)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_0 to clock_divider.counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y36.AQ      Tcko                  0.447   clock_divider.counter<3>
                                                       clock_divider.counter_0
    SLICE_X18Y36.A5      net (fanout=2)        0.395   clock_divider.counter<0>
    SLICE_X18Y36.COUT    Topcya                0.379   clock_divider.counter<3>
                                                       Mcount_clock_divider.counter_lut<0>_INV_0
                                                       Mcount_clock_divider.counter_cy<3>
    SLICE_X18Y37.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<3>
    SLICE_X18Y37.COUT    Tbyp                  0.076   clock_divider.counter<7>
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X18Y38.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X18Y38.COUT    Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X18Y39.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X18Y39.CLK     Tcinck                0.304   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_xor<15>
                                                       clock_divider.counter_13
    -------------------------------------------------  ---------------------------
    Total                                      1.686ns (1.282ns logic, 0.404ns route)
                                                       (76.0% logic, 24.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_3 (FF)
  Destination:          clock_divider.counter_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.541ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.142 - 0.158)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_3 to clock_divider.counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y36.DQ      Tcko                  0.447   clock_divider.counter<3>
                                                       clock_divider.counter_3
    SLICE_X18Y36.D5      net (fanout=2)        0.368   clock_divider.counter<3>
    SLICE_X18Y36.COUT    Topcyd                0.261   clock_divider.counter<3>
                                                       clock_divider.counter<3>_rt
                                                       Mcount_clock_divider.counter_cy<3>
    SLICE_X18Y37.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<3>
    SLICE_X18Y37.COUT    Tbyp                  0.076   clock_divider.counter<7>
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X18Y38.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X18Y38.COUT    Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X18Y39.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X18Y39.CLK     Tcinck                0.304   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_xor<15>
                                                       clock_divider.counter_13
    -------------------------------------------------  ---------------------------
    Total                                      1.541ns (1.164ns logic, 0.377ns route)
                                                       (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cpu_clock (SLICE_X19Y37.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.473ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu_clock (FF)
  Destination:          cpu_clock (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.473ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cpu_clock to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y37.CQ      Tcko                  0.198   cpu_clock
                                                       cpu_clock
    SLICE_X19Y37.C5      net (fanout=2)        0.060   cpu_clock
    SLICE_X19Y37.CLK     Tah         (-Th)    -0.215   cpu_clock
                                                       cpu_clock_INV_38_o1_INV_0
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      0.473ns (0.413ns logic, 0.060ns route)
                                                       (87.3% logic, 12.7% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_15 (SLICE_X18Y39.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider.counter_15 (FF)
  Destination:          clock_divider.counter_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.524ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider.counter_15 to clock_divider.counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y39.DQ      Tcko                  0.234   clock_divider.counter<15>
                                                       clock_divider.counter_15
    SLICE_X18Y39.D6      net (fanout=2)        0.026   clock_divider.counter<15>
    SLICE_X18Y39.CLK     Tah         (-Th)    -0.264   clock_divider.counter<15>
                                                       clock_divider.counter<15>_rt
                                                       Mcount_clock_divider.counter_xor<15>
                                                       clock_divider.counter_15
    -------------------------------------------------  ---------------------------
    Total                                      0.524ns (0.498ns logic, 0.026ns route)
                                                       (95.0% logic, 5.0% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_1 (SLICE_X18Y36.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider.counter_1 (FF)
  Destination:          clock_divider.counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.534ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider.counter_1 to clock_divider.counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y36.BQ      Tcko                  0.234   clock_divider.counter<3>
                                                       clock_divider.counter_1
    SLICE_X18Y36.B5      net (fanout=2)        0.063   clock_divider.counter<1>
    SLICE_X18Y36.CLK     Tah         (-Th)    -0.237   clock_divider.counter<3>
                                                       clock_divider.counter<1>_rt
                                                       Mcount_clock_divider.counter_cy<3>
                                                       clock_divider.counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.534ns (0.471ns logic, 0.063ns route)
                                                       (88.2% logic, 11.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: clock_divider.counter<3>/SR
  Logical resource: clock_divider.counter_0/SR
  Location pin: SLICE_X18Y36.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: clock_divider.counter<3>/SR
  Logical resource: clock_divider.counter_1/SR
  Location pin: SLICE_X18Y36.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.957|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 153 paths, 0 nets, and 45 connections

Design statistics:
   Minimum period:   2.957ns{1}   (Maximum frequency: 338.181MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 04 22:59:56 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



