Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Wed Aug 30 17:28:27 2023
| Host             : DESKTOP-IDDFDEU running 64-bit major release  (build 9200)
| Command          : report_power -file hdmi_loop_power_routed.rpt -pb hdmi_loop_power_summary_routed.pb -rpx hdmi_loop_power_routed.rpx
| Design           : hdmi_loop
| Device           : xc7k325tffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.623        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.440        |
| Device Static (W)        | 0.183        |
| Effective TJA (C/W)      | 1.8          |
| Max Ambient (C)          | 83.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.073 |       10 |       --- |             --- |
| Slice Logic              |     0.023 |    16241 |       --- |             --- |
|   LUT as Logic           |     0.020 |     7321 |    203800 |            3.59 |
|   CARRY4                 |     0.002 |      665 |     50950 |            1.31 |
|   Register               |    <0.001 |     5367 |    407600 |            1.32 |
|   LUT as Shift Register  |    <0.001 |      266 |     64000 |            0.42 |
|   LUT as Distributed RAM |    <0.001 |       24 |     64000 |            0.04 |
|   F7/F8 Muxes            |    <0.001 |      457 |    203800 |            0.22 |
|   Others                 |     0.000 |     1147 |       --- |             --- |
| Signals                  |     0.027 |    13734 |       --- |             --- |
| Block RAM                |     0.112 |      354 |       445 |           79.55 |
| MMCM                     |     0.108 |        1 |        10 |           10.00 |
| DSPs                     |     0.006 |        6 |       840 |            0.71 |
| I/O                      |     0.091 |      118 |       500 |           23.60 |
| Static Power             |     0.183 |          |           |                 |
| Total                    |     0.623 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.314 |       0.235 |      0.080 |
| Vccaux    |       1.800 |     0.093 |       0.065 |      0.028 |
| Vcco33    |       3.300 |     0.025 |       0.024 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.023 |       0.010 |      0.013 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_out1_sys_pll                                                                           | sys_pll_m0/inst/clk_out1_sys_pll                                     |            10.0 |
| clk_out2_sys_pll                                                                           | sys_pll_m0/inst/clk_out2_sys_pll                                     |             5.0 |
| clkfbout_sys_pll                                                                           | sys_pll_m0/inst/clkfbout_sys_pll                                     |             5.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
| sys_clk_p                                                                                  | sys_clk_p                                                            |             5.0 |
| vin1_clk                                                                                   | vin1_clk                                                             |             6.7 |
| vin2_clk                                                                                   | vin2_clk                                                             |             6.7 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------+-----------+
| Name                                                                               | Power (W) |
+------------------------------------------------------------------------------------+-----------+
| hdmi_loop                                                                          |     0.440 |
|   EEPROM_8b_m0                                                                     |    <0.001 |
|     I2C_SlaveController                                                            |    <0.001 |
|       GlitchF_SCL                                                                  |    <0.001 |
|       GlitchF_SDA                                                                  |    <0.001 |
|       SyncSCL                                                                      |    <0.001 |
|       SyncSDA                                                                      |    <0.001 |
|   EEPROM_8b_m1                                                                     |    <0.001 |
|     I2C_SlaveController                                                            |    <0.001 |
|       GlitchF_SCL                                                                  |    <0.001 |
|       GlitchF_SDA                                                                  |    <0.001 |
|       SyncSCL                                                                      |    <0.001 |
|       SyncSDA                                                                      |    <0.001 |
|   YCbCr2RGB_m1                                                                     |     0.010 |
|   dbg_hub                                                                          |     0.005 |
|     inst                                                                           |     0.005 |
|       BSCANID.u_xsdbm_id                                                           |     0.005 |
|         CORE_XSDB.UUT_MASTER                                                       |     0.005 |
|           U_ICON_INTERFACE                                                         |     0.003 |
|             U_CMD1                                                                 |    <0.001 |
|             U_CMD2                                                                 |    <0.001 |
|             U_CMD3                                                                 |    <0.001 |
|             U_CMD4                                                                 |    <0.001 |
|             U_CMD5                                                                 |    <0.001 |
|             U_CMD6_RD                                                              |     0.001 |
|               U_RD_FIFO                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                              |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gr1.gr1_int.rfwft                                        |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm_gen.dm                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                       |    <0.001 |
|                             RAM_reg_0_15_12_15                                     |    <0.001 |
|                             RAM_reg_0_15_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             U_CMD6_WR                                                              |    <0.001 |
|               U_WR_FIFO                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                              |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm_gen.dm                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                       |    <0.001 |
|                             RAM_reg_0_15_12_15                                     |    <0.001 |
|                             RAM_reg_0_15_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             U_CMD7_CTL                                                             |    <0.001 |
|             U_CMD7_STAT                                                            |    <0.001 |
|             U_STATIC_STATUS                                                        |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                           |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                    |     0.001 |
|             U_RD_ABORT_FLAG                                                        |    <0.001 |
|             U_RD_REQ_FLAG                                                          |    <0.001 |
|             U_TIMER                                                                |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                            |    <0.001 |
|         CORE_XSDB.U_ICON                                                           |    <0.001 |
|           U_CMD                                                                    |    <0.001 |
|           U_STAT                                                                   |    <0.001 |
|           U_SYNC                                                                   |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                              |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                            |    <0.001 |
|   hdmi1_edid_sda_IOBUF_inst                                                        |     0.000 |
|   hdmi1_scl_IOBUF_inst                                                             |     0.000 |
|   hdmi1_sda_IOBUF_inst                                                             |     0.000 |
|   hdmi2_edid_sda_IOBUF_inst                                                        |     0.000 |
|   hdmi2_scl_IOBUF_inst                                                             |     0.000 |
|   hdmi2_sda_IOBUF_inst                                                             |     0.000 |
|   i2c_config_m0                                                                    |     0.002 |
|     i2c_master_top_m0                                                              |     0.002 |
|       byte_controller                                                              |     0.001 |
|         bit_controller                                                             |     0.001 |
|   i2c_config_m1                                                                    |     0.002 |
|     i2c_master_top_m0                                                              |     0.002 |
|       byte_controller                                                              |     0.001 |
|         bit_controller                                                             |    <0.001 |
|   overlay_m1                                                                       |     0.028 |
|     bram_display_a_inst                                                            |    <0.001 |
|       U0                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                     |    <0.001 |
|             valid.cstr                                                             |    <0.001 |
|               ramloop[0].ram.r                                                     |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|     bram_display_b_inst                                                            |     0.001 |
|       U0                                                                           |     0.001 |
|         inst_blk_mem_gen                                                           |     0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                     |     0.001 |
|             valid.cstr                                                             |     0.001 |
|               ramloop[0].ram.r                                                     |     0.001 |
|                 prim_noinit.ram                                                    |     0.001 |
|     char_dis                                                                       |    <0.001 |
|       U0                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                     |    <0.001 |
|             valid.cstr                                                             |    <0.001 |
|               ramloop[0].ram.r                                                     |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|   plot_m1                                                                          |     0.181 |
|     icon                                                                           |     0.003 |
|       U0                                                                           |     0.003 |
|         inst_blk_mem_gen                                                           |     0.003 |
|           gnbram.gnativebmg.native_blk_mem_gen                                     |     0.003 |
|             valid.cstr                                                             |     0.003 |
|               ramloop[0].ram.r                                                     |     0.003 |
|                 prim_init.ram                                                      |     0.003 |
|     plot                                                                           |     0.065 |
|       U0                                                                           |     0.065 |
|         inst_blk_mem_gen                                                           |     0.065 |
|           gnbram.gnativebmg.native_blk_mem_gen                                     |     0.065 |
|             valid.cstr                                                             |     0.065 |
|               has_mux_b.B                                                          |    <0.001 |
|               ramloop[0].ram.r                                                     |     0.009 |
|                 prim_noinit.ram                                                    |     0.009 |
|               ramloop[100].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[101].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[102].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[103].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[104].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[105].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[106].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[107].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[108].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[109].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                    |     0.005 |
|               ramloop[10].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[110].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[111].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[112].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[113].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[114].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[115].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[116].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[117].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[118].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[119].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[11].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[120].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[121].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[122].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[123].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[124].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[125].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[126].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[127].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[128].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[129].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[12].ram.r                                                    |     0.009 |
|                 prim_noinit.ram                                                    |     0.009 |
|               ramloop[130].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[131].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[132].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[133].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[134].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[135].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[136].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[137].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[138].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[139].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[13].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[140].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[141].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[142].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[143].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[144].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[145].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[146].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[147].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[148].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[149].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[14].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[150].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[151].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[152].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[153].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[154].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[155].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[156].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[157].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[158].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[159].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[15].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[160].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[161].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[162].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[163].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[164].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[165].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[166].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[167].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[168].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[169].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[16].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[170].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[171].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[172].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[173].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[174].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[175].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[176].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[177].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[178].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[179].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[17].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[180].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[181].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[182].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[183].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[18].ram.r                                                    |     0.009 |
|                 prim_noinit.ram                                                    |     0.009 |
|               ramloop[19].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[1].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[20].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[21].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[22].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[23].ram.r                                                    |     0.009 |
|                 prim_noinit.ram                                                    |     0.009 |
|               ramloop[24].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[25].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[26].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[27].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[28].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[29].ram.r                                                    |     0.009 |
|                 prim_noinit.ram                                                    |     0.009 |
|               ramloop[2].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[30].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[31].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[32].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[33].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[34].ram.r                                                    |     0.005 |
|                 prim_noinit.ram                                                    |     0.005 |
|               ramloop[35].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[36].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[37].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[38].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[39].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[3].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[40].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[41].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[42].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[43].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[44].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[45].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[46].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[47].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[48].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[49].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[4].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[50].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[51].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[52].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[53].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[54].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[55].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[56].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[57].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[58].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[59].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[5].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[60].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[61].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[62].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[63].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[64].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[65].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[66].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[67].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[68].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[69].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[6].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[70].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[71].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[72].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[73].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[74].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[75].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[76].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[77].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[78].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[79].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[7].ram.r                                                     |     0.009 |
|                 prim_noinit.ram                                                    |     0.009 |
|               ramloop[80].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[81].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[82].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[83].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[84].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[85].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[86].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[87].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[88].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[89].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[8].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[90].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[91].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[92].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[93].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[94].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[95].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[96].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[97].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[98].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[99].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[9].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|     rom_theta_data_inst                                                            |     0.043 |
|       U0                                                                           |     0.043 |
|         inst_blk_mem_gen                                                           |     0.043 |
|           gnbram.gnativebmg.native_blk_mem_gen                                     |     0.043 |
|             valid.cstr                                                             |     0.043 |
|               has_mux_a.A                                                          |    <0.001 |
|               ramloop[0].ram.r                                                     |     0.005 |
|                 prim_init.ram                                                      |     0.005 |
|               ramloop[100].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[101].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[102].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[103].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[104].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[105].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[106].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[107].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[108].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[109].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[10].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[110].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[111].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[112].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[113].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[114].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[11].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[12].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[13].ram.r                                                    |     0.005 |
|                 prim_init.ram                                                      |     0.005 |
|               ramloop[14].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[15].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[16].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[17].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[18].ram.r                                                    |     0.005 |
|                 prim_init.ram                                                      |     0.005 |
|               ramloop[19].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[1].ram.r                                                     |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[20].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[21].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[22].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[23].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[24].ram.r                                                    |     0.005 |
|                 prim_init.ram                                                      |     0.005 |
|               ramloop[25].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[26].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[27].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[28].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[29].ram.r                                                    |     0.005 |
|                 prim_init.ram                                                      |     0.005 |
|               ramloop[2].ram.r                                                     |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[30].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[31].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[32].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[33].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[34].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[35].ram.r                                                    |     0.005 |
|                 prim_init.ram                                                      |     0.005 |
|               ramloop[36].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[37].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[38].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[39].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[3].ram.r                                                     |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[40].ram.r                                                    |     0.003 |
|                 prim_init.ram                                                      |     0.003 |
|               ramloop[41].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[42].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[43].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[44].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[45].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[46].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[47].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[48].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[49].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[4].ram.r                                                     |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[50].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[51].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[52].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[53].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[54].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[55].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[56].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[57].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[58].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[59].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[5].ram.r                                                     |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[60].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[61].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[62].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[63].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[64].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[65].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[66].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[67].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[68].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[69].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[6].ram.r                                                     |     0.005 |
|                 prim_init.ram                                                      |     0.005 |
|               ramloop[70].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[71].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[72].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[73].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[74].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[75].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[76].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[77].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[78].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[79].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[7].ram.r                                                     |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[80].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[81].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[82].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[83].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[84].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[85].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[86].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[87].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[88].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[89].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[8].ram.r                                                     |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[90].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[91].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[92].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[93].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[94].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[95].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[96].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[97].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[98].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[99].ram.r                                                    |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|               ramloop[9].ram.r                                                     |    <0.001 |
|                 prim_init.ram                                                      |    <0.001 |
|     scale_p                                                                        |     0.055 |
|       scale_inst                                                                   |     0.034 |
|         inst                                                                       |     0.034 |
|           ila_core_inst                                                            |     0.034 |
|             ila_trace_memory_inst                                                  |     0.006 |
|               SUBCORE_RAM_BLK_MEM_1.trace_block_memory                             |     0.006 |
|                 inst_blk_mem_gen                                                   |     0.006 |
|                   gnbram.gnativebmg.native_blk_mem_gen                             |     0.006 |
|                     valid.cstr                                                     |     0.006 |
|                       ramloop[0].ram.r                                             |    <0.001 |
|                         prim_noinit.ram                                            |    <0.001 |
|                       ramloop[1].ram.r                                             |     0.001 |
|                         prim_noinit.ram                                            |     0.001 |
|                       ramloop[2].ram.r                                             |     0.001 |
|                         prim_noinit.ram                                            |     0.001 |
|                       ramloop[3].ram.r                                             |     0.001 |
|                         prim_noinit.ram                                            |     0.001 |
|                       ramloop[4].ram.r                                             |     0.001 |
|                         prim_noinit.ram                                            |     0.001 |
|             u_ila_cap_ctrl                                                         |     0.003 |
|               U_CDONE                                                              |    <0.001 |
|               U_NS0                                                                |    <0.001 |
|               U_NS1                                                                |    <0.001 |
|               u_cap_addrgen                                                        |     0.002 |
|                 U_CMPRESET                                                         |    <0.001 |
|                 u_cap_sample_counter                                               |    <0.001 |
|                   U_SCE                                                            |    <0.001 |
|                   U_SCMPCE                                                         |    <0.001 |
|                   U_SCRST                                                          |    <0.001 |
|                   u_scnt_cmp                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                 u_cap_window_counter                                               |    <0.001 |
|                   U_WCE                                                            |    <0.001 |
|                   U_WHCMPCE                                                        |    <0.001 |
|                   U_WLCMPCE                                                        |    <0.001 |
|                   u_wcnt_hcmp                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   u_wcnt_lcmp                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|             u_ila_regs                                                             |     0.012 |
|               MU_SRL[0].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[1].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[2].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[3].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[4].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[5].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[6].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[7].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[8].mu_srl_reg                                                 |    <0.001 |
|               TC_SRL[0].tc_srl_reg                                                 |    <0.001 |
|               U_XSDB_SLAVE                                                         |     0.003 |
|               reg_15                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_16                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_17                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_18                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_19                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_1a                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_6                                                                |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_7                                                                |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_8                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_80                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_81                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_82                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_83                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_84                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_85                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_887                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_88d                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_890                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_9                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_srl_fff                                                          |    <0.001 |
|               reg_stream_ffd                                                       |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_stream_ffe                                                       |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             u_ila_reset_ctrl                                                       |    <0.001 |
|               arm_detection_inst                                                   |    <0.001 |
|               asyncrounous_transfer.arm_in_transfer_inst                           |    <0.001 |
|               asyncrounous_transfer.arm_out_transfer_inst                          |    <0.001 |
|               asyncrounous_transfer.halt_in_transfer_inst                          |    <0.001 |
|               asyncrounous_transfer.halt_out_transfer_inst                         |    <0.001 |
|               halt_detection_inst                                                  |    <0.001 |
|             u_trig                                                                 |     0.005 |
|               N_DDR_TC.N_DDR_TC_INST[0].U_TC                                       |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               U_TM                                                                 |     0.005 |
|                 N_DDR_MODE.G_NMU[0].U_M                                            |     0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |     0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[1].U_M                                            |     0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |     0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[2].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[3].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[4].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[5].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[6].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[7].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[8].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|             xsdb_memory_read_inst                                                  |     0.003 |
|       simu_p                                                                       |    <0.001 |
|   reset_power_on_m0                                                                |    <0.001 |
|   reset_power_on_m1                                                                |    <0.001 |
|   sys_pll_m0                                                                       |     0.114 |
|     inst                                                                           |     0.114 |
|   timing_gen_xy_m1                                                                 |     0.002 |
|   uart_rs_inst                                                                     |     0.003 |
|     uart_rx_inst                                                                   |    <0.001 |
|     uart_tx_inst                                                                   |    <0.001 |
+------------------------------------------------------------------------------------+-----------+


