# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 378 \
    name query_0_val1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_0_val1 \
    op interface \
    ports { query_0_val1 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 379 \
    name query_1_val2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_1_val2 \
    op interface \
    ports { query_1_val2 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 380 \
    name query_2_val3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_2_val3 \
    op interface \
    ports { query_2_val3 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 381 \
    name query_3_val4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_3_val4 \
    op interface \
    ports { query_3_val4 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 382 \
    name query_4_val5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_4_val5 \
    op interface \
    ports { query_4_val5 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 383 \
    name query_5_val6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_5_val6 \
    op interface \
    ports { query_5_val6 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 384 \
    name query_6_val7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_6_val7 \
    op interface \
    ports { query_6_val7 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 385 \
    name query_7_val8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_7_val8 \
    op interface \
    ports { query_7_val8 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 386 \
    name query_8_val9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_8_val9 \
    op interface \
    ports { query_8_val9 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 387 \
    name query_9_val10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_9_val10 \
    op interface \
    ports { query_9_val10 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 388 \
    name query_10_val11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_10_val11 \
    op interface \
    ports { query_10_val11 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 389 \
    name query_11_val12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_11_val12 \
    op interface \
    ports { query_11_val12 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 390 \
    name query_12_val13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_12_val13 \
    op interface \
    ports { query_12_val13 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 391 \
    name query_13_val14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_13_val14 \
    op interface \
    ports { query_13_val14 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 392 \
    name query_14_val15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_14_val15 \
    op interface \
    ports { query_14_val15 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 393 \
    name query_15_val16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_15_val16 \
    op interface \
    ports { query_15_val16 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 394 \
    name query_16_val17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_16_val17 \
    op interface \
    ports { query_16_val17 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 395 \
    name query_17_val18 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_17_val18 \
    op interface \
    ports { query_17_val18 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 396 \
    name query_18_val19 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_18_val19 \
    op interface \
    ports { query_18_val19 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 397 \
    name query_19_val20 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_19_val20 \
    op interface \
    ports { query_19_val20 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 398 \
    name query_20_val21 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_20_val21 \
    op interface \
    ports { query_20_val21 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 399 \
    name query_21_val22 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_21_val22 \
    op interface \
    ports { query_21_val22 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 400 \
    name query_22_val23 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_22_val23 \
    op interface \
    ports { query_22_val23 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 401 \
    name query_23_val24 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_23_val24 \
    op interface \
    ports { query_23_val24 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 402 \
    name query_24_val25 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_24_val25 \
    op interface \
    ports { query_24_val25 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 403 \
    name query_25_val26 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_25_val26 \
    op interface \
    ports { query_25_val26 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 404 \
    name query_26_val27 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_26_val27 \
    op interface \
    ports { query_26_val27 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 405 \
    name query_27_val28 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_27_val28 \
    op interface \
    ports { query_27_val28 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 406 \
    name query_28_val29 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_28_val29 \
    op interface \
    ports { query_28_val29 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 407 \
    name query_29_val30 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_29_val30 \
    op interface \
    ports { query_29_val30 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 408 \
    name query_30_val31 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_30_val31 \
    op interface \
    ports { query_30_val31 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 409 \
    name query_31_val32 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_31_val32 \
    op interface \
    ports { query_31_val32 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 410 \
    name query_32_val33 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_32_val33 \
    op interface \
    ports { query_32_val33 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 411 \
    name query_33_val34 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_33_val34 \
    op interface \
    ports { query_33_val34 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 412 \
    name query_34_val35 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_34_val35 \
    op interface \
    ports { query_34_val35 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 413 \
    name query_35_val36 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_35_val36 \
    op interface \
    ports { query_35_val36 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 414 \
    name query_36_val37 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_36_val37 \
    op interface \
    ports { query_36_val37 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 415 \
    name query_37_val38 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_37_val38 \
    op interface \
    ports { query_37_val38 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 416 \
    name query_38_val39 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_38_val39 \
    op interface \
    ports { query_38_val39 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 417 \
    name query_39_val40 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_39_val40 \
    op interface \
    ports { query_39_val40 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 418 \
    name query_40_val41 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_40_val41 \
    op interface \
    ports { query_40_val41 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 419 \
    name query_41_val42 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_41_val42 \
    op interface \
    ports { query_41_val42 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 420 \
    name query_42_val43 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_42_val43 \
    op interface \
    ports { query_42_val43 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 421 \
    name query_43_val44 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_43_val44 \
    op interface \
    ports { query_43_val44 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 422 \
    name query_44_val45 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_44_val45 \
    op interface \
    ports { query_44_val45 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 423 \
    name query_45_val46 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_45_val46 \
    op interface \
    ports { query_45_val46 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 424 \
    name query_46_val47 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_46_val47 \
    op interface \
    ports { query_46_val47 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 425 \
    name query_47_val48 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_47_val48 \
    op interface \
    ports { query_47_val48 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 426 \
    name key_0_val49 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_0_val49 \
    op interface \
    ports { key_0_val49 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 427 \
    name key_1_val50 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_1_val50 \
    op interface \
    ports { key_1_val50 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 428 \
    name key_2_val51 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_2_val51 \
    op interface \
    ports { key_2_val51 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 429 \
    name key_3_val52 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_3_val52 \
    op interface \
    ports { key_3_val52 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 430 \
    name key_4_val53 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_4_val53 \
    op interface \
    ports { key_4_val53 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 431 \
    name key_5_val54 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_5_val54 \
    op interface \
    ports { key_5_val54 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 432 \
    name key_6_val55 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_6_val55 \
    op interface \
    ports { key_6_val55 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 433 \
    name key_7_val56 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_7_val56 \
    op interface \
    ports { key_7_val56 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 434 \
    name key_8_val57 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_8_val57 \
    op interface \
    ports { key_8_val57 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 435 \
    name key_9_val58 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_9_val58 \
    op interface \
    ports { key_9_val58 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 436 \
    name key_10_val59 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_10_val59 \
    op interface \
    ports { key_10_val59 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 437 \
    name key_11_val60 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_11_val60 \
    op interface \
    ports { key_11_val60 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 438 \
    name key_12_val61 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_12_val61 \
    op interface \
    ports { key_12_val61 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 439 \
    name key_13_val62 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_13_val62 \
    op interface \
    ports { key_13_val62 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 440 \
    name key_14_val63 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_14_val63 \
    op interface \
    ports { key_14_val63 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 441 \
    name key_15_val64 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_15_val64 \
    op interface \
    ports { key_15_val64 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 442 \
    name key_16_val65 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_16_val65 \
    op interface \
    ports { key_16_val65 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 443 \
    name key_17_val66 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_17_val66 \
    op interface \
    ports { key_17_val66 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 444 \
    name key_18_val67 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_18_val67 \
    op interface \
    ports { key_18_val67 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 445 \
    name key_19_val68 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_19_val68 \
    op interface \
    ports { key_19_val68 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 446 \
    name key_20_val69 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_20_val69 \
    op interface \
    ports { key_20_val69 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 447 \
    name key_21_val70 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_21_val70 \
    op interface \
    ports { key_21_val70 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 448 \
    name key_22_val71 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_22_val71 \
    op interface \
    ports { key_22_val71 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 449 \
    name key_23_val72 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_23_val72 \
    op interface \
    ports { key_23_val72 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 450 \
    name key_24_val73 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_24_val73 \
    op interface \
    ports { key_24_val73 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 451 \
    name key_25_val74 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_25_val74 \
    op interface \
    ports { key_25_val74 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 452 \
    name key_26_val75 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_26_val75 \
    op interface \
    ports { key_26_val75 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 453 \
    name key_27_val76 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_27_val76 \
    op interface \
    ports { key_27_val76 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 454 \
    name key_28_val77 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_28_val77 \
    op interface \
    ports { key_28_val77 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 455 \
    name key_29_val78 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_29_val78 \
    op interface \
    ports { key_29_val78 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 456 \
    name key_30_val79 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_30_val79 \
    op interface \
    ports { key_30_val79 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 457 \
    name key_31_val80 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_31_val80 \
    op interface \
    ports { key_31_val80 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 458 \
    name key_32_val81 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_32_val81 \
    op interface \
    ports { key_32_val81 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 459 \
    name key_33_val82 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_33_val82 \
    op interface \
    ports { key_33_val82 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 460 \
    name key_34_val83 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_34_val83 \
    op interface \
    ports { key_34_val83 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 461 \
    name key_35_val84 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_35_val84 \
    op interface \
    ports { key_35_val84 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 462 \
    name key_36_val85 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_36_val85 \
    op interface \
    ports { key_36_val85 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 463 \
    name key_37_val86 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_37_val86 \
    op interface \
    ports { key_37_val86 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 464 \
    name key_38_val87 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_38_val87 \
    op interface \
    ports { key_38_val87 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 465 \
    name key_39_val88 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_39_val88 \
    op interface \
    ports { key_39_val88 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 466 \
    name key_40_val89 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_40_val89 \
    op interface \
    ports { key_40_val89 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 467 \
    name key_41_val90 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_41_val90 \
    op interface \
    ports { key_41_val90 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 468 \
    name key_42_val91 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_42_val91 \
    op interface \
    ports { key_42_val91 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 469 \
    name key_43_val92 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_43_val92 \
    op interface \
    ports { key_43_val92 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 470 \
    name key_44_val93 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_44_val93 \
    op interface \
    ports { key_44_val93 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 471 \
    name key_45_val94 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_45_val94 \
    op interface \
    ports { key_45_val94 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 472 \
    name key_46_val95 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_46_val95 \
    op interface \
    ports { key_46_val95 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 473 \
    name key_47_val96 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_47_val96 \
    op interface \
    ports { key_47_val96 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 474 \
    name value_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_0_val \
    op interface \
    ports { value_0_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 475 \
    name value_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_1_val \
    op interface \
    ports { value_1_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 476 \
    name value_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_2_val \
    op interface \
    ports { value_2_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 477 \
    name value_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_3_val \
    op interface \
    ports { value_3_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 478 \
    name value_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_4_val \
    op interface \
    ports { value_4_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 479 \
    name value_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_5_val \
    op interface \
    ports { value_5_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 480 \
    name value_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_6_val \
    op interface \
    ports { value_6_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 481 \
    name value_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_7_val \
    op interface \
    ports { value_7_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 482 \
    name value_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_8_val \
    op interface \
    ports { value_8_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 483 \
    name value_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_9_val \
    op interface \
    ports { value_9_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 484 \
    name value_10_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_10_val \
    op interface \
    ports { value_10_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 485 \
    name value_11_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_11_val \
    op interface \
    ports { value_11_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 486 \
    name value_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_12_val \
    op interface \
    ports { value_12_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 487 \
    name value_13_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_13_val \
    op interface \
    ports { value_13_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 488 \
    name value_14_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_14_val \
    op interface \
    ports { value_14_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 489 \
    name value_15_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_15_val \
    op interface \
    ports { value_15_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 490 \
    name padding_mask_0_val97 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_padding_mask_0_val97 \
    op interface \
    ports { padding_mask_0_val97 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 491 \
    name padding_mask_1_val98 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_padding_mask_1_val98 \
    op interface \
    ports { padding_mask_1_val98 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 492 \
    name padding_mask_2_val99 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_padding_mask_2_val99 \
    op interface \
    ports { padding_mask_2_val99 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 493 \
    name padding_mask_3_val100 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_padding_mask_3_val100 \
    op interface \
    ports { padding_mask_3_val100 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_ce
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_ce] == "cg_default_interface_gen_ce"} {
eval "cg_default_interface_gen_ce { \
    id -5 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_ce \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


