read -sv sar_adc.v
hierarchy -top sar_adc
proc; opt; techmap; opt
write_verilog synth.v
stat