#OPTIONS:"|-layerid|0|-orig_srs|C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\synthesis\\synwork\\leon3mp_comp.srs|-top|work.leon3mp|-prodtype|synplify_pro|-nram|-fixsmult|-divnmod|-encrypt|-pro|-lite|-ui|-fid2|-ram|-sharing|on|-ll|2000|-autosm|-ignore_undefined_lib|-lib|grlib|-lib|grlib|-lib|grlib|-lib|grlib|-lib|grlib|-lib|grlib|-lib|grlib|-lib|grlib|-lib|techmap|-lib|techmap|-lib|techmap|-lib|techmap|-lib|techmap|-lib|techmap|-lib|techmap|-lib|gaisler|-lib|work|-lib|gaisler|-lib|gaisler|-lib|gaisler|-lib|gaisler|-lib|gaisler|-lib|grlib|-lib|gaisler|-lib|grlib|-lib|grlib|-lib|gaisler|-lib|techmap|-lib|gaisler|-lib|gaisler|-lib|techmap|-lib|gaisler|-lib|gaisler|-lib|gaisler|-lib|gaisler|-lib|techmap|-lib|techmap|-lib|techmap|-lib|gaisler|-lib|gaisler|-lib|techmap|-lib|techmap|-lib|techmap|-lib|gaisler|-lib|gaisler|-lib|gaisler|-lib|gaisler|-lib|gaisler|-lib|gaisler|-lib|gaisler|-lib|gaisler|-lib|work|-lib|work|-lib|work|-lib|techmap|-lib|gaisler|-lib|techmap|-lib|gaisler|-lib|techmap|-lib|gaisler|-lib|techmap|-lib|gaisler|-lib|grlib|-lib|grlib|-lib|grlib|-lib|grlib|-lib|gaisler|-lib|gaisler|-lib|gaisler|-lib|gaisler|-lib|gaisler|-lib|gaisler|-lib|gaisler|-lib|gaisler|-lib|gaisler|-lib|gaisler|-lib|gaisler|-lib|gaisler|-lib|techmap|-lib|grlib|-lib|grlib|-lib|techmap|-lib|techmap|-lib|gaisler|-lib|gaisler|-lib|work|-lib|work|-lib|gaisler|-lib|work|-lib|gaisler|-lib|gaisler|-lib|techmap|-lib|gaisler|-lib|esa|-lib|gaisler|-lib|gaisler|-lib|gaisler|-lib|work|-lib|work"
#CUR:"C:\\Microsemi\\Libero_SoC_v11.8\\SynplifyPro\\bin64\\c_vhdl.exe":1479989492
#CUR:"C:\\Microsemi\\Libero_SoC_v11.8\\SynplifyPro\\lib\\vhd\\location.map":1478815188
#CUR:"C:\\Microsemi\\Libero_SoC_v11.8\\SynplifyPro\\lib\\vhd\\std.vhd":1479820584
#CUR:"C:\\Microsemi\\Libero_SoC_v11.8\\SynplifyPro\\lib\\vhd\\snps_haps_pkg.vhd":1487952454
#CUR:"C:\\Microsemi\\Libero_SoC_v11.8\\SynplifyPro\\lib\\vhd\\std1164.vhd":1479820584
#CUR:"C:\\Microsemi\\Libero_SoC_v11.8\\SynplifyPro\\lib\\vhd\\numeric.vhd":1487952454
#CUR:"C:\\Microsemi\\Libero_SoC_v11.8\\SynplifyPro\\lib\\vhd\\umr_capim.vhd":1487952454
#CUR:"C:\\Microsemi\\Libero_SoC_v11.8\\SynplifyPro\\lib\\vhd\\arith.vhd":1479820584
#CUR:"C:\\Microsemi\\Libero_SoC_v11.8\\SynplifyPro\\lib\\vhd\\unsigned.vhd":1479820584
#CUR:"C:\\Microsemi\\Libero_SoC_v11.8\\SynplifyPro\\lib\\vhd\\hyperents.vhd":1487952454
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\grlib\\stdlib\\config_types.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\grlib\\stdlib\\version.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\techmap\\maps\\allmem.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\leon3v3\\cmvalidbits.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\arith\\arith.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\hdl\\trlib.vhd":1517867137
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\hdl\\chk_control.vhd":1517865365
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\hdl\\stack.vhd":1517865365
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\grlib\\sparc\\sparc.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\grlib\\stdlib\\stdio.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\grlib\\modgen\\leaves.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\grlib\\modgen\\multlib.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\techmap\\maps\\allmul.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\grlib\\stdlib\\config.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\grlib\\stdlib\\stdlib.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\grlib\\amba\\amba.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\grlib\\amba\\devices.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\grlib\\stdlib\\testlib.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\grlib\\amba\\ahbctrl.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\grlib\\util\\util.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\techmap\\gencomp\\gencomp.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\techmap\\maps\\allclkgen.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\techmap\\maps\\grgates.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\techmap\\inferred\\memory_inferred.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\techmap\\maps\\syncram.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\techmap\\maps\\syncrambw.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\misc\\ahbram.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\ahbrom.vhd":1509113861
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\misc\\misc.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\uart\\uart.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\uart\\libdcom.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\uart\\dcom.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\uart\\dcom_uart.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\grlib\\amba\\ahbmst.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\uart\\ahbuart.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\grlib\\amba\\apbctrlx.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\grlib\\amba\\apbctrl.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\uart\\apbuart.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\techmap\\maps\\syncram64.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\leon3\\leon3.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\leon3v3\\tbufmem.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\techmap\\maps\\clkand.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\leon3v3\\dsu3x.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\leon3v3\\dsu3.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\misc\\gptimer.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\misc\\grgpio.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\techmap\\maps\\allpads.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\techmap\\maps\\inpad.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\techmap\\maps\\iopad.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\irqmp\\irqmp.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\techmap\\maps\\memrwcol.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\techmap\\maps\\syncram_2p.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\techmap\\maps\\syncram_dp.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\leon3v3\\libfpu.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\srmmu\\mmuconfig.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\leon3v3\\libiu.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\srmmu\\mmuiface.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\leon3v3\\libcache.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\leon3v3\\cachemem.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\hdl\\chk_regfile.vhd":1517865365
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\techmap\\maps\\regfile_3p.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\leon3v3\\regfile_3p_l3.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\techmap\\maps\\grlfpw_net.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\leon3v3\\libleon3.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\techmap\\gencomp\\netcomp.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\leon3v3\\grlfpwx.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\techmap\\maps\\leon3_net.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\arith\\div32.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\grlib\\sparc\\sparc_disas.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\leon3v3\\iu3.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\srmmu\\mmulrue.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\srmmu\\mmulru.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\srmmu\\libmmu.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\srmmu\\mmutlbcam.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\srmmu\\mmutlb.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\srmmu\\mmutw.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\srmmu\\mmu.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\leon3v3\\mmu_acache.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\leon3v3\\mmu_dcache.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\leon3v3\\mmu_icache.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\leon3v3\\mmu_cache.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\techmap\\inferred\\mul_inferred.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\techmap\\maps\\techmult.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\arith\\mul32.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\leon3v3\\proc3.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\hdl\\regfile_4p.vhd":1517870434
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\hdl\\regfile_4p_l3.vhd":1517869924
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\leon3v3\\tbufmem_2p.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\hdl\\trctrl.vhd":1517867957
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\leon3v3\\leon3x.vhd":1517962839
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\leon3v3\\leon3s.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\techmap\\maps\\outpad.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\memctrl\\memctrl.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\esa\\memoryctrl\\memoryctrl.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\can\\can.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\jtag\\jtag.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\..\\..\\lib\\gaisler\\net\\net.vhd":1517865104
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\config.vhd":1509113861
#CUR:"C:\\git\\leon3creft_tr_synth\\designs\\leon3-actel-proasic3-eval-brd1\\leon3mp.vhd":1517962978
#CUR:"C:\\Microsemi\\Libero_SoC_v11.8\\SynplifyPro\\lib\\proasic\\proasic3e.vhd":1487952450
0			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\stdlib\config_types.vhd" vhdl
1			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\stdlib\config.vhd" vhdl
2			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\stdlib\version.vhd" vhdl
3			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\stdlib\stdlib.vhd" vhdl
4			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\amba.vhd" vhdl
5			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\devices.vhd" vhdl
6			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd" vhdl
7			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\util\util.vhd" vhdl
8			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\gencomp\gencomp.vhd" vhdl
9			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\allclkgen.vhd" vhdl
10			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\grgates.vhd" vhdl
11			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd" vhdl
12			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\allmem.vhd" vhdl
13			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd" vhdl
14			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncrambw.vhd" vhdl
15			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\ahbram.vhd" vhdl
16			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\ahbrom.vhd" vhdl
17			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\misc.vhd" vhdl
18			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\uart.vhd" vhdl
19			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\libdcom.vhd" vhdl
20			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom.vhd" vhdl
21			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom_uart.vhd" vhdl
22			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbmst.vhd" vhdl
23			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\ahbuart.vhd" vhdl
24			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd" vhdl
25			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrl.vhd" vhdl
26			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd" vhdl
27			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram64.vhd" vhdl
28			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3\leon3.vhd" vhdl
29			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\tbufmem.vhd" vhdl
30			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\clkand.vhd" vhdl
31			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd" vhdl
32			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3.vhd" vhdl
33			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd" vhdl
34			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd" vhdl
35			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\allpads.vhd" vhdl
36			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\inpad.vhd" vhdl
37			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\iopad.vhd" vhdl
38			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd" vhdl
39			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cmvalidbits.vhd" vhdl
40			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\memrwcol.vhd" vhdl
41			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram_2p.vhd" vhdl
42			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram_dp.vhd" vhdl
43			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\arith\arith.vhd" vhdl
44			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\libfpu.vhd" vhdl
45			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\srmmu\mmuconfig.vhd" vhdl
46			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\libiu.vhd" vhdl
47			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\srmmu\mmuiface.vhd" vhdl
48			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\trlib.vhd" vhdl
49			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\libcache.vhd" vhdl
50			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd" vhdl
51			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\chk_control.vhd" vhdl
52			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\stack.vhd" vhdl
53			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\chk_regfile.vhd" vhdl
54			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\regfile_3p.vhd" vhdl
55			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\regfile_3p_l3.vhd" vhdl
56			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\grlfpw_net.vhd" vhdl
57			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\libleon3.vhd" vhdl
58			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\gencomp\netcomp.vhd" vhdl
59			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\grlfpwx.vhd" vhdl
60			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\leon3_net.vhd" vhdl
61			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\arith\div32.vhd" vhdl
62			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\sparc\sparc.vhd" vhdl
63			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\stdlib\stdio.vhd" vhdl
64			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\stdlib\testlib.vhd" vhdl
65			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\sparc\sparc_disas.vhd" vhdl
66			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd" vhdl
67			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\srmmu\mmulrue.vhd" vhdl
68			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\srmmu\mmulru.vhd" vhdl
69			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\srmmu\libmmu.vhd" vhdl
70			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\srmmu\mmutlbcam.vhd" vhdl
71			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\srmmu\mmutlb.vhd" vhdl
72			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\srmmu\mmutw.vhd" vhdl
73			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\srmmu\mmu.vhd" vhdl
74			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd" vhdl
75			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd" vhdl
76			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd" vhdl
77			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_cache.vhd" vhdl
78			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\mul_inferred.vhd" vhdl
79			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\modgen\leaves.vhd" vhdl
80			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\modgen\multlib.vhd" vhdl
81			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\allmul.vhd" vhdl
82			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\techmult.vhd" vhdl
83			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\arith\mul32.vhd" vhdl
84			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\proc3.vhd" vhdl
85			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\regfile_4p.vhd" vhdl
86			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\regfile_4p_l3.vhd" vhdl
87			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\tbufmem_2p.vhd" vhdl
88			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\trctrl.vhd" vhdl
89			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\leon3x.vhd" vhdl
90			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\leon3s.vhd" vhdl
91			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\outpad.vhd" vhdl
92			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\memctrl\memctrl.vhd" vhdl
93			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\esa\memoryctrl\memoryctrl.vhd" vhdl
94			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\can\can.vhd" vhdl
95			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\jtag\jtag.vhd" vhdl
96			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\net\net.vhd" vhdl
97			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\config.vhd" vhdl
98			"C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd" vhdl
#Dependency Lists(Uses List)
0 -1
1 0
2 -1
3 2
4 3 1 0
5 4
6 64 5 1 0 4 3
7 3
8 0 1
9 8
10 8 9
11 3
12 -1
13 12 8 3 0 1 10 11
14 3 0 1 12 8 10 13
15 8 5 3 4 1 0 7 14
16 5 3 4 7
17 8 3 5 4
18 4
19 17 18 3 4
20 19 17 3 4 1 0
21 18 19 5 3 4 1 0
22 5 3 4 1 0
23 19 18 17 5 3 4 7 20 21 22
24 5 3 4 1 0
25 3 4 1 0 24
26 18 5 3 4 1 0 7
27 3 0 1 12 8 13
28 8 4
29 3 8 28 13 27
30 9 8
31 8 28 5 3 1 0 4 7 30 29
32 8 28 5 3 4 31
33 17 5 3 4 1 0 7
34 17 5 3 4 1 0 7
35 8
36 8 35
37 8 35
38 28 5 3 4 1 0 7
39 -1
40 8
41 3 0 1 12 8 11 40
42 3 0 1 12 8 40
43 -1
44 8 28
45 3
46 45 43 44 28 8
47 8 45 3 4
48 -1
49 48 47 45 46 8 3 4
50 8 3 45 49 46 39 41 42 13
51 -1
52 -1
53 52
54 12 8 41 11
55 3 8 54
56 8
57 48 47 44 49 46 28 8 4
58 8 4
59 58 8 44 57 28 3 55 56
60 8 5 3 4
61 43 3 1 0
62 -1
63 -1
64 3 63
65 64 62 3
66 65 43 44 46 28 8 3 62 1 0
67 47 45 3 4 1 0
68 47 45 3 4 1 0 67
69 47 45 8 3
70 69 47 45 3 4 1 0
71 69 47 45 8 3 4 1 0 68 13 70
72 69 47 45 3 4 1 0
73 69 47 45 8 3 1 0 72 71
74 48 47 45 28 49 46 5 3 4 1 0
75 47 45 69 49 46 3 62 4 1 0 8
76 28 47 45 49 46 8 3 1 0 4
77 48 69 47 45 57 49 46 8 3 4 73 74 75 76
78 3
79 -1
80 -1
81 -1
82 8 81 80 3 78 79
83 8 43 80 3 1 0 82
84 48 44 57 43 49 46 28 8 3 4 61 83 77 66
85 12 8 11
86 3 8 85
87 3 8 28 41
88 48
89 48 43 44 57 49 46 28 58 8 3 4 7 60 59 87 29 50 86 88 53 51 84
90 28 8 4 89
91 8 35
92 8 3 4
93 92 4
94 8 4
95 8 4
96 8 4
97 8
98 97 93 95 94 96 17 18 28 92 8 3 4 7 15 37 34 33 38 26 25 16 23 32 91 90 6 36
#Dependency Lists(Users Of)
0 1 4 6 8 13 14 15 20 21 22 24 25 26 27 31 33 34 38 41 42 61 66 67 68 70 71 72 73 74 75 76 83
1 4 6 8 13 14 15 20 21 22 24 25 26 27 31 33 34 38 41 42 61 66 67 68 70 71 72 73 74 75 76 83
2 3
3 4 6 7 11 13 14 15 16 17 19 20 21 22 23 24 25 26 27 29 31 32 33 34 38 41 42 45 47 49 50 55 59 60 61 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 82 83 84 86 87 89 92 98
4 5 6 15 16 17 18 19 20 21 22 23 24 25 26 28 31 32 33 34 38 47 49 57 58 60 67 68 70 71 72 74 75 76 77 84 89 90 92 93 94 95 96 98
5 6 15 16 17 21 22 23 24 26 31 32 33 34 38 60 74
6 98
7 15 16 23 26 31 33 34 38 89 98
8 9 10 13 14 15 17 27 28 29 30 31 32 35 36 37 40 41 42 44 46 47 49 50 54 55 56 57 58 59 60 66 69 71 73 75 76 77 82 83 84 85 86 87 89 90 91 92 94 95 96 97 98
9 10 30
10 13 14
11 41 54 85 13
12 13 14 27 41 42 54 85
13 29 50 71 27 14
14 15
15 98
16 98
17 19 20 23 33 34 98
18 19 21 23 26 98
19 20 21 23
20 23
21 23
22 23
23 98
24 25
25 98
26 98
27 29
28 29 31 32 38 44 46 57 59 66 74 76 84 87 89 90 98
29 89 31
30 31
31 32
32 98
33 98
34 98
35 36 37 91
36 98
37 98
38 98
39 50
40 41 42
41 50 54 87
42 50
43 46 61 66 83 84 89
44 46 57 59 66 84 89
45 46 47 49 50 67 68 69 70 71 72 73 74 75 76 77
46 49 50 57 66 74 75 76 77 84 89
47 49 57 67 68 69 70 71 72 73 74 75 76 77
48 49 57 74 77 84 88 89
49 50 57 74 75 76 77 84 89
50 89
51 89
52 53
53 89
54 55
55 59
56 59
57 59 77 84 89
58 59 89
59 89
60 89
61 84
62 65 66 75
63 64
64 6 65
65 66
66 84
67 68
68 71
69 70 71 72 73 75 77
70 71
71 73
72 73
73 77
74 77
75 77
76 77
77 84
78 82
79 82
80 82 83
81 82
82 83
83 84
84 89
85 86
86 89
87 89
88 89
89 90
90 98
91 98
92 93 98
93 98
94 98
95 98
96 98
97 98
98 -1
#Design Unit to File Association
module work clk_div4 98
arch work clk_div4 rtl 98
module work leon3mp 98
arch work leon3mp rtl 98
module techmap outpad 91
arch techmap outpad rtl 91
module techmap outpadv 91
arch techmap outpadv rtl 91
module gaisler leon3s 90
arch gaisler leon3s rtl 90
module gaisler leon3x 89
arch gaisler leon3x rtl 89
module work trctrl 88
arch work trctrl behaviour 88
module gaisler tbufmem_2p 87
arch gaisler tbufmem_2p rtl 87
module work regfile_4p_l3 86
arch work regfile_4p_l3 rtl 86
module work regfile_4p 85
arch work regfile_4p rtl 85
module gaisler proc3 84
arch gaisler proc3 rtl 84
module gaisler mul32 83
arch gaisler mul32 rtl 83
module techmap techmult 82
arch techmap techmult rtl 82
module grlib flipflop 79
arch grlib flipflop flipflop 79
module grlib pp_low 79
arch grlib pp_low pp_low 79
module grlib pp_middle 79
arch grlib pp_middle pp_middle 79
module grlib pp_high 79
arch grlib pp_high pp_high 79
module grlib r_gate 79
arch grlib r_gate r_gate 79
module grlib decoder 79
arch grlib decoder decoder 79
module grlib full_adder 79
arch grlib full_adder full_adder 79
module grlib half_adder 79
arch grlib half_adder half_adder 79
module grlib invblock 79
arch grlib invblock invblock_regular 79
module grlib xxor1 79
arch grlib xxor1 xxor_regular 79
module grlib block0 79
arch grlib block0 block0_regular 79
module grlib block1 79
arch grlib block1 block1_regular 79
module grlib block2 79
arch grlib block2 block2_regular 79
module grlib block1a 79
arch grlib block1a block1a_regular 79
module grlib block2a 79
arch grlib block2a block2a_regular 79
module grlib prestage_64 79
arch grlib prestage_64 prestage 79
module grlib dblc_0_64 79
arch grlib dblc_0_64 dblc_0 79
module grlib dblc_1_64 79
arch grlib dblc_1_64 dblc_1 79
module grlib dblc_2_64 79
arch grlib dblc_2_64 dblc_2 79
module grlib dblc_3_64 79
arch grlib dblc_3_64 dblc_3 79
module grlib dblc_4_64 79
arch grlib dblc_4_64 dblc_4 79
module grlib dblc_5_64 79
arch grlib dblc_5_64 dblc_5 79
module grlib xorstage_64 79
arch grlib xorstage_64 xorstage 79
module grlib dblctree_64 79
arch grlib dblctree_64 dblctree 79
module grlib dblcadder_64_64 79
arch grlib dblcadder_64_64 dblcadder 79
module grlib xxor2 79
arch grlib xxor2 xxor_true 79
module grlib dblc_0_32 79
arch grlib dblc_0_32 dblc_0 79
module grlib dblc_1_32 79
arch grlib dblc_1_32 dblc_1 79
module grlib dblc_2_32 79
arch grlib dblc_2_32 dblc_2 79
module grlib dblc_3_32 79
arch grlib dblc_3_32 dblc_3 79
module grlib dblc_4_32 79
arch grlib dblc_4_32 dblc_4 79
module grlib xorstage_32 79
arch grlib xorstage_32 xorstage 79
module grlib prestage_32 79
arch grlib prestage_32 prestage 79
module grlib dblctree_32 79
arch grlib dblctree_32 dblctree 79
module grlib dblcadder_32_32 79
arch grlib dblcadder_32_32 dblcadder 79
module grlib prestage_128 79
arch grlib prestage_128 prestage 79
module grlib dblc_0_128 79
arch grlib dblc_0_128 dblc_0 79
module grlib dblc_1_128 79
arch grlib dblc_1_128 dblc_1 79
module grlib dblc_2_128 79
arch grlib dblc_2_128 dblc_2 79
module grlib dblc_3_128 79
arch grlib dblc_3_128 dblc_3 79
module grlib dblc_4_128 79
arch grlib dblc_4_128 dblc_4 79
module grlib dblc_5_128 79
arch grlib dblc_5_128 dblc_5 79
module grlib dblc_6_128 79
arch grlib dblc_6_128 dblc_6 79
module grlib xorstage_128 79
arch grlib xorstage_128 xorstage 79
module grlib dblctree_128 79
arch grlib dblctree_128 dblctree 79
module grlib dblcadder_128_128 79
arch grlib dblcadder_128_128 dblcadder 79
module grlib boothcoder_18_18 79
arch grlib boothcoder_18_18 boothcoder 79
module grlib wallace_18_18 79
arch grlib wallace_18_18 wallace 79
module grlib multiplier_18_18 79
arch grlib multiplier_18_18 multiplier 79
module grlib boothcoder_34_10 79
arch grlib boothcoder_34_10 boothcoder 79
module grlib wallace_34_10 79
arch grlib wallace_34_10 wallace 79
module grlib multiplier_34_10 79
arch grlib multiplier_34_10 multiplier 79
module grlib mul_33_9 79
arch grlib mul_33_9 a 79
module grlib boothcoder_34_18 79
arch grlib boothcoder_34_18 boothcoder 79
module grlib wallace_34_18 79
arch grlib wallace_34_18 wallace 79
module grlib multiplier_34_18 79
arch grlib multiplier_34_18 multiplier 79
module grlib mul_33_17 79
arch grlib mul_33_17 a 79
module grlib boothcoder_34_34 79
arch grlib boothcoder_34_34 boothcoder 79
module grlib wallace_34_34 79
arch grlib wallace_34_34 wallace 79
module grlib multiplier_34_34 79
arch grlib multiplier_34_34 multiplier 79
module grlib mul_33_33 79
arch grlib mul_33_33 a 79
module grlib add32 79
arch grlib add32 a 79
module grlib mul_17_17 79
arch grlib mul_17_17 a 79
module techmap gen_mul_61x61 78
arch techmap gen_mul_61x61 rtl 78
module techmap gen_mult_pipe 78
arch techmap gen_mult_pipe simple 78
module gaisler mmu_cache 77
arch gaisler mmu_cache rtl 77
module gaisler mmu_icache 76
arch gaisler mmu_icache rtl 76
module gaisler mmu_dcache 75
arch gaisler mmu_dcache rtl 75
module gaisler mmu_acache 74
arch gaisler mmu_acache rtl 74
module gaisler mmu 73
arch gaisler mmu rtl 73
module gaisler mmutw 72
arch gaisler mmutw rtl 72
module gaisler mmutlb 71
arch gaisler mmutlb rtl 71
module gaisler mmutlbcam 70
arch gaisler mmutlbcam rtl 70
module gaisler mmulru 68
arch gaisler mmulru rtl 68
module gaisler mmulrue 67
arch gaisler mmulrue rtl 67
module gaisler iu3 66
arch gaisler iu3 rtl 66
module gaisler div32 61
arch gaisler div32 rtl 61
module techmap leon3_net 60
arch techmap leon3_net rtl 60
module gaisler grlfpwx 59
arch gaisler grlfpwx rtl 59
module techmap grlfpw_net 56
arch techmap grlfpw_net rtl 56
module gaisler regfile_3p_l3 55
arch gaisler regfile_3p_l3 rtl 55
module techmap regfile_3p 54
arch techmap regfile_3p rtl 54
module work chk_regfile 53
arch work chk_regfile beh 53
module work stack 52
arch work stack behavioral 52
module work chk_control 51
arch work chk_control beh 51
module gaisler cachemem 50
arch gaisler cachemem rtl 50
module techmap syncram_dp 42
arch techmap syncram_dp rtl 42
module techmap syncram_2p 41
arch techmap syncram_2p rtl 41
module techmap memrwcol 40
arch techmap memrwcol rtl 40
module gaisler cmvalidbits 39
arch gaisler cmvalidbits rtl 39
module gaisler irqmp 38
arch gaisler irqmp rtl 38
module techmap iopad 37
arch techmap iopad rtl 37
module techmap iopadv 37
arch techmap iopadv rtl 37
module techmap iopadvv 37
arch techmap iopadvv rtl 37
module techmap inpad 36
arch techmap inpad rtl 36
module techmap inpadv 36
arch techmap inpadv rtl 36
module gaisler grgpio 34
arch gaisler grgpio rtl 34
module gaisler gptimer 33
arch gaisler gptimer rtl 33
module gaisler dsu3 32
arch gaisler dsu3 rtl 32
module gaisler dsu3x 31
arch gaisler dsu3x rtl 31
module techmap clkand 30
arch techmap clkand rtl 30
module techmap clkrand 30
arch techmap clkrand rtl 30
module gaisler tbufmem 29
arch gaisler tbufmem rtl 29
module techmap syncram64 27
arch techmap syncram64 rtl 27
module gaisler apbuart 26
arch gaisler apbuart rtl 26
module grlib apbctrl 25
arch grlib apbctrl struct 25
module grlib apbctrlx 24
arch grlib apbctrlx rtl 24
module gaisler ahbuart 23
arch gaisler ahbuart struct 23
module grlib ahbmst 22
arch grlib ahbmst rtl 22
module gaisler dcom_uart 21
arch gaisler dcom_uart rtl 21
module gaisler dcom 20
arch gaisler dcom struct 20
module work ahbrom 16
arch work ahbrom rtl 16
module gaisler ahbram 15
arch gaisler ahbram rtl 15
module techmap syncrambw 14
arch techmap syncrambw rtl 14
module techmap syncram 13
arch techmap syncram rtl 13
module techmap generic_syncram 11
arch techmap generic_syncram behavioral 11
module techmap generic_syncram_reg 11
arch techmap generic_syncram_reg behavioral 11
module techmap generic_syncram_2p 11
arch techmap generic_syncram_2p behav 11
module techmap generic_syncram_2p_reg 11
arch techmap generic_syncram_2p_reg behav 11
module techmap generic_regfile_3p 11
arch techmap generic_regfile_3p rtl 11
module techmap generic_regfile_4p 11
arch techmap generic_regfile_4p rtl 11
module techmap grmux2 10
arch techmap grmux2 rtl 10
module techmap grmux2v 10
arch techmap grmux2v rtl 10
module techmap grdff 10
arch techmap grdff rtl 10
module techmap gror2 10
arch techmap gror2 rtl 10
module techmap grand12 10
arch techmap grand12 rtl 10
module techmap grnand2 10
arch techmap grnand2 rtl 10
module grlib report_version 7
arch grlib report_version beh 7
module grlib report_design 7
arch grlib report_design beh 7
module grlib ahbctrl 6
arch grlib ahbctrl rtl 6
