-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
-- Date        : Thu Nov 30 22:03:27 2023
-- Host        : ASUSComputer running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top zyncoscope_oscope_0_1 -prefix
--               zyncoscope_oscope_0_1_ zyncoscope_oscope_0_0_sim_netlist.vhdl
-- Design      : zyncoscope_oscope_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_1_acquireToHDMI_ctrlpath is
  port (
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[0]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[14]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[8]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_1\ : out STD_LOGIC;
    an7606rd_ext : out STD_LOGIC;
    an7606convst_ext : out STD_LOGIC;
    an7606cs_ext : out STD_LOGIC;
    conversionPlusReadoutTime_ext : out STD_LOGIC;
    sampleTimerRollover_ext : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[17]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_reg[10]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_reg[6]\ : in STD_LOGIC;
    \tmp_reg[10]_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[10]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[0]_6\ : in STD_LOGIC;
    an7606busy_ext : in STD_LOGIC;
    \tmp_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    plusOp : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \FSM_onehot_state_reg[19]_0\ : in STD_LOGIC;
    single : in STD_LOGIC;
    \FSM_onehot_state_reg[0]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[0]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[21]_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[21]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[16]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end zyncoscope_oscope_0_1_acquireToHDMI_ctrlpath;

architecture STRUCTURE of zyncoscope_oscope_0_1_acquireToHDMI_ctrlpath is
  signal \FSM_onehot_state[10]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[12]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[15]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[17]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[19]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[20]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[21]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[0]_1\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[8]_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[12]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[13]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[15]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[17]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[18]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[8]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal an7606convst_ext_INST_0_i_1_n_0 : STD_LOGIC;
  signal an7606convst_ext_INST_0_i_2_n_0 : STD_LOGIC;
  signal \^an7606cs_ext\ : STD_LOGIC;
  signal an7606cs_ext_INST_0_i_1_n_0 : STD_LOGIC;
  signal an7606cs_ext_INST_0_i_2_n_0 : STD_LOGIC;
  signal \^sampletimerrollover_ext\ : STD_LOGIC;
  signal sampleTimerRollover_ext_INST_0_i_1_n_0 : STD_LOGIC;
  signal sampleTimerRollover_ext_INST_0_i_2_n_0 : STD_LOGIC;
  signal \tmp[7]_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[10]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \FSM_onehot_state[12]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \FSM_onehot_state[19]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \FSM_onehot_state[20]_i_1\ : label is "soft_lutpair22";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[10]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[11]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[12]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[13]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[14]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[15]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[16]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[17]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[18]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[19]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[20]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[21]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[5]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[6]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[7]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[8]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[9]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute SOFT_HLUTNM of an7606convst_ext_INST_0_i_2 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of an7606cs_ext_INST_0_i_2 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of an7606cs_ext_INST_0_i_3 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of sampleTimerRollover_ext_INST_0_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of sampleTimerRollover_ext_INST_0_i_2 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \tmp[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \tmp[0]_i_1__2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \tmp[10]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \tmp[10]_i_1__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \tmp[11]_i_1__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \tmp[12]_i_1__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \tmp[13]_i_1__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \tmp[14]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \tmp[15]_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \tmp[16]_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \tmp[17]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \tmp[18]_i_1__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \tmp[19]_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \tmp[1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \tmp[1]_i_1__2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \tmp[20]_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \tmp[21]_i_1__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \tmp[22]_i_1__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \tmp[23]_i_1__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \tmp[24]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \tmp[25]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \tmp[26]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \tmp[27]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \tmp[28]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \tmp[29]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \tmp[2]_i_1__2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \tmp[30]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \tmp[31]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \tmp[31]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \tmp[3]_i_1__2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \tmp[4]_i_1__2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \tmp[5]_i_1__2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \tmp[6]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \tmp[6]_i_1__2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \tmp[7]_i_1__2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \tmp[8]_i_1__1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \tmp[9]_i_1__1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \tmp[9]_i_2\ : label is "soft_lutpair0";
begin
  \FSM_onehot_state_reg[0]_1\ <= \^fsm_onehot_state_reg[0]_1\;
  \FSM_onehot_state_reg[8]_0\ <= \^fsm_onehot_state_reg[8]_0\;
  Q(12 downto 0) <= \^q\(12 downto 0);
  an7606cs_ext <= \^an7606cs_ext\;
  sampleTimerRollover_ext <= \^sampletimerrollover_ext\;
\FSM_onehot_state[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \FSM_onehot_state_reg[10]_0\,
      O => \FSM_onehot_state[10]_i_1_n_0\
    );
\FSM_onehot_state[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \FSM_onehot_state[12]_i_1_n_0\
    );
\FSM_onehot_state[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      I1 => \FSM_onehot_state_reg[10]_0\,
      O => \FSM_onehot_state[15]_i_1_n_0\
    );
\FSM_onehot_state[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[15]\,
      I1 => \^q\(9),
      O => \FSM_onehot_state[17]_i_1_n_0\
    );
\FSM_onehot_state[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg[19]_0\,
      I1 => \FSM_onehot_state_reg_n_0_[18]\,
      O => \FSM_onehot_state[19]_i_1_n_0\
    );
\FSM_onehot_state[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[18]\,
      I1 => \FSM_onehot_state_reg[19]_0\,
      O => \FSM_onehot_state[20]_i_1_n_0\
    );
\FSM_onehot_state[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444F44"
    )
        port map (
      I0 => \FSM_onehot_state_reg[19]_0\,
      I1 => \^q\(3),
      I2 => \FSM_onehot_state_reg[21]_0\,
      I3 => \^q\(11),
      I4 => \FSM_onehot_state_reg[21]_1\,
      O => \FSM_onehot_state[21]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF01"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_2_n_0\,
      I1 => \FSM_onehot_state_reg[0]_4\(0),
      I2 => \FSM_onehot_state_reg[0]_5\(0),
      I3 => \FSM_onehot_state[2]_i_3_n_0\,
      I4 => \FSM_onehot_state_reg[0]_6\,
      I5 => \FSM_onehot_state[2]_i_5_n_0\,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[6]\,
      I1 => \^q\(2),
      I2 => \FSM_onehot_state_reg_n_0_[17]\,
      I3 => \FSM_onehot_state_reg_n_0_[12]\,
      I4 => \^q\(5),
      I5 => \^q\(8),
      O => \FSM_onehot_state[2]_i_2_n_0\
    );
\FSM_onehot_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_6_n_0\,
      I1 => \^q\(12),
      I2 => \^q\(0),
      I3 => \FSM_onehot_state_reg_n_0_[5]\,
      I4 => \^q\(4),
      I5 => an7606convst_ext_INST_0_i_2_n_0,
      O => \FSM_onehot_state[2]_i_3_n_0\
    );
\FSM_onehot_state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0FFD0D0D0D0"
    )
        port map (
      I0 => \FSM_onehot_state_reg[19]_0\,
      I1 => single,
      I2 => \^q\(3),
      I3 => \FSM_onehot_state_reg[0]_7\(0),
      I4 => \FSM_onehot_state_reg[0]_8\(0),
      I5 => \FSM_onehot_state_reg_n_0_[18]\,
      O => \FSM_onehot_state[2]_i_5_n_0\
    );
\FSM_onehot_state[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE2"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[8]\,
      I1 => an7606busy_ext,
      I2 => \FSM_onehot_state_reg_n_0_[7]\,
      I3 => \^q\(10),
      I4 => \^q\(11),
      I5 => \FSM_onehot_state[12]_i_1_n_0\,
      O => \FSM_onehot_state[2]_i_6_n_0\
    );
\FSM_onehot_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEEEEEEEEEEE"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(12),
      I2 => \FSM_onehot_state_reg[10]_0\,
      I3 => CO(0),
      I4 => \FSM_onehot_state_reg[5]_0\(0),
      I5 => an7606cs_ext_INST_0_i_1_n_0,
      O => \FSM_onehot_state[5]_i_1_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => '0',
      Q => \^q\(0),
      S => SR(0)
    );
\FSM_onehot_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => \FSM_onehot_state[10]_i_1_n_0\,
      Q => \^q\(6),
      R => SR(0)
    );
\FSM_onehot_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => \FSM_onehot_state_reg[16]_0\(2),
      Q => \^q\(7),
      R => SR(0)
    );
\FSM_onehot_state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => \FSM_onehot_state[12]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[12]\,
      R => SR(0)
    );
\FSM_onehot_state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => \FSM_onehot_state_reg_n_0_[12]\,
      Q => \FSM_onehot_state_reg_n_0_[13]\,
      R => SR(0)
    );
\FSM_onehot_state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => \FSM_onehot_state_reg_n_0_[13]\,
      Q => \^q\(8),
      R => SR(0)
    );
\FSM_onehot_state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => \FSM_onehot_state[15]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[15]\,
      R => SR(0)
    );
\FSM_onehot_state_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => \FSM_onehot_state_reg[16]_0\(3),
      Q => \^q\(9),
      R => SR(0)
    );
\FSM_onehot_state_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => \FSM_onehot_state[17]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[17]\,
      R => SR(0)
    );
\FSM_onehot_state_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => \FSM_onehot_state_reg_n_0_[17]\,
      Q => \FSM_onehot_state_reg_n_0_[18]\,
      R => SR(0)
    );
\FSM_onehot_state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => \FSM_onehot_state[19]_i_1_n_0\,
      Q => \^q\(10),
      R => SR(0)
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => \^q\(0),
      Q => \^q\(1),
      R => SR(0)
    );
\FSM_onehot_state_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => \FSM_onehot_state[20]_i_1_n_0\,
      Q => \^q\(11),
      R => SR(0)
    );
\FSM_onehot_state_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => \FSM_onehot_state[21]_i_1_n_0\,
      Q => \^q\(12),
      R => SR(0)
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => \^q\(1),
      Q => \^q\(2),
      R => SR(0)
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => \FSM_onehot_state_reg[16]_0\(0),
      Q => \^q\(3),
      R => SR(0)
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => \FSM_onehot_state_reg[16]_0\(1),
      Q => \^q\(4),
      R => SR(0)
    );
\FSM_onehot_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => \FSM_onehot_state[5]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[5]\,
      R => SR(0)
    );
\FSM_onehot_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => \FSM_onehot_state_reg_n_0_[5]\,
      Q => \FSM_onehot_state_reg_n_0_[6]\,
      R => SR(0)
    );
\FSM_onehot_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => \FSM_onehot_state_reg_n_0_[6]\,
      Q => \FSM_onehot_state_reg_n_0_[7]\,
      R => SR(0)
    );
\FSM_onehot_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => \FSM_onehot_state_reg_n_0_[7]\,
      Q => \FSM_onehot_state_reg_n_0_[8]\,
      R => SR(0)
    );
\FSM_onehot_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => \FSM_onehot_state_reg_n_0_[8]\,
      Q => \^q\(5),
      R => SR(0)
    );
an7606convst_ext_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => an7606convst_ext_INST_0_i_1_n_0,
      I1 => \FSM_onehot_state_reg_n_0_[8]\,
      I2 => \^q\(5),
      I3 => \FSM_onehot_state_reg_n_0_[7]\,
      I4 => \^q\(8),
      I5 => an7606convst_ext_INST_0_i_2_n_0,
      O => an7606convst_ext
    );
an7606convst_ext_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^an7606cs_ext\,
      I1 => \FSM_onehot_state_reg_n_0_[18]\,
      I2 => \FSM_onehot_state_reg_n_0_[17]\,
      I3 => \FSM_onehot_state_reg_n_0_[12]\,
      I4 => \^q\(7),
      I5 => \^q\(6),
      O => an7606convst_ext_INST_0_i_1_n_0
    );
an7606convst_ext_INST_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[13]\,
      I1 => \^q\(9),
      I2 => \FSM_onehot_state_reg_n_0_[15]\,
      O => an7606convst_ext_INST_0_i_2_n_0
    );
an7606cs_ext_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => an7606cs_ext_INST_0_i_1_n_0,
      I4 => an7606cs_ext_INST_0_i_2_n_0,
      I5 => \^fsm_onehot_state_reg[0]_1\,
      O => \^an7606cs_ext\
    );
an7606cs_ext_INST_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(11),
      O => an7606cs_ext_INST_0_i_1_n_0
    );
an7606cs_ext_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(4),
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      O => an7606cs_ext_INST_0_i_2_n_0
    );
an7606cs_ext_INST_0_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \^fsm_onehot_state_reg[0]_1\
    );
an7606rd_ext_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => an7606convst_ext_INST_0_i_1_n_0,
      I1 => \FSM_onehot_state_reg_n_0_[8]\,
      I2 => \FSM_onehot_state_reg_n_0_[6]\,
      I3 => \FSM_onehot_state_reg_n_0_[7]\,
      I4 => an7606convst_ext_INST_0_i_2_n_0,
      O => an7606rd_ext
    );
conversionPlusReadoutTime_ext_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[18]\,
      I1 => \^sampletimerrollover_ext\,
      O => conversionPlusReadoutTime_ext
    );
sampleTimerRollover_ext_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sampleTimerRollover_ext_INST_0_i_1_n_0,
      I1 => \FSM_onehot_state_reg_n_0_[8]\,
      I2 => \FSM_onehot_state_reg_n_0_[5]\,
      I3 => \FSM_onehot_state_reg_n_0_[6]\,
      I4 => \FSM_onehot_state_reg_n_0_[7]\,
      I5 => sampleTimerRollover_ext_INST_0_i_2_n_0,
      O => \^sampletimerrollover_ext\
    );
sampleTimerRollover_ext_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[17]\,
      I1 => \FSM_onehot_state_reg_n_0_[13]\,
      I2 => \^q\(9),
      I3 => \FSM_onehot_state_reg_n_0_[15]\,
      I4 => \^q\(8),
      O => sampleTimerRollover_ext_INST_0_i_1_n_0
    );
sampleTimerRollover_ext_INST_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \FSM_onehot_state_reg_n_0_[12]\,
      I3 => \^q\(5),
      O => sampleTimerRollover_ext_INST_0_i_2_n_0
    );
\tmp[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \tmp_reg[10]\(0),
      O => D(0)
    );
\tmp[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \tmp_reg[0]\(0),
      O => \FSM_onehot_state_reg[0]_3\(0)
    );
\tmp[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \tmp_reg[0]_0\(0),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(0)
    );
\tmp[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(12),
      I2 => \^q\(4),
      I3 => \^q\(0),
      O => E(0)
    );
\tmp[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(9),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(10)
    );
\tmp[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010101000000"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \tmp_reg[10]_0\,
      I4 => \tmp_reg[10]\(5),
      I5 => \tmp_reg[10]\(6),
      O => D(5)
    );
\tmp[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(10),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(11)
    );
\tmp[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(11),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(12)
    );
\tmp[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(12),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(13)
    );
\tmp[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(13),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(14)
    );
\tmp[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(14),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(15)
    );
\tmp[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(15),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(16)
    );
\tmp[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(16),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(17)
    );
\tmp[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(17),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(18)
    );
\tmp[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(18),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(19)
    );
\tmp[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010100"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \tmp_reg[10]\(0),
      I4 => \tmp_reg[10]\(1),
      O => D(1)
    );
\tmp[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(0),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(1)
    );
\tmp[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(19),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(20)
    );
\tmp[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(20),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(21)
    );
\tmp[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(21),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(22)
    );
\tmp[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(22),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(23)
    );
\tmp[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(23),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(24)
    );
\tmp[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(24),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(25)
    );
\tmp[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(25),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(26)
    );
\tmp[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(26),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(27)
    );
\tmp[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(27),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(28)
    );
\tmp[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(28),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(29)
    );
\tmp[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010101000000"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \tmp_reg[10]\(0),
      I4 => \tmp_reg[10]\(1),
      I5 => \tmp_reg[10]\(2),
      O => D(2)
    );
\tmp[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(1),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(2)
    );
\tmp[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(29),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(30)
    );
\tmp[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \FSM_onehot_state_reg_n_0_[18]\,
      O => \FSM_onehot_state_reg[0]_2\(0)
    );
\tmp[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(30),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(31)
    );
\tmp[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(2),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(3)
    );
\tmp[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(3),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(4)
    );
\tmp[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(4),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(5)
    );
\tmp[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000001"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \tmp_reg[6]\,
      I4 => \tmp_reg[10]\(3),
      O => D(3)
    );
\tmp[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(5),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(6)
    );
\tmp[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101000100000100"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \tmp_reg[10]\(3),
      I4 => \tmp_reg[6]\,
      I5 => \tmp_reg[10]\(4),
      O => D(4)
    );
\tmp[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(8),
      I1 => an7606convst_ext_INST_0_i_2_n_0,
      I2 => \FSM_onehot_state_reg_n_0_[17]\,
      I3 => \^fsm_onehot_state_reg[8]_0\,
      I4 => \tmp[7]_i_4_n_0\,
      O => \FSM_onehot_state_reg[14]_0\(0)
    );
\tmp[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(6),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(7)
    );
\tmp[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => an7606convst_ext_INST_0_i_2_n_0,
      I1 => \FSM_onehot_state_reg_n_0_[8]\,
      I2 => \FSM_onehot_state_reg_n_0_[5]\,
      I3 => \^fsm_onehot_state_reg[0]_1\,
      I4 => \^q\(6),
      I5 => \^q\(7),
      O => \^fsm_onehot_state_reg[8]_0\
    );
\tmp[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \FSM_onehot_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_state_reg_n_0_[5]\,
      I3 => \FSM_onehot_state_reg_n_0_[8]\,
      I4 => sampleTimerRollover_ext_INST_0_i_2_n_0,
      I5 => \^fsm_onehot_state_reg[0]_1\,
      O => \tmp[7]_i_4_n_0\
    );
\tmp[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(7),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(8)
    );
\tmp[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(8),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(9)
    );
\tmp[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(4),
      I2 => \^q\(12),
      O => \FSM_onehot_state_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_1_clk_wiz_0_clk_wiz is
  port (
    clk_out1 : out STD_LOGIC;
    clk_out2 : out STD_LOGIC;
    resetn : in STD_LOGIC;
    locked : out STD_LOGIC;
    clk_in1 : in STD_LOGIC
  );
end zyncoscope_oscope_0_1_clk_wiz_0_clk_wiz;

architecture STRUCTURE of zyncoscope_oscope_0_1_clk_wiz_0_clk_wiz is
  signal clk_in1_clk_wiz_0 : STD_LOGIC;
  signal clk_out1_clk_wiz_0 : STD_LOGIC;
  signal clk_out2_clk_wiz_0 : STD_LOGIC;
  signal clkfbout_buf_clk_wiz_0 : STD_LOGIC;
  signal clkfbout_clk_wiz_0 : STD_LOGIC;
  signal reset_high : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_DRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_PSDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_DO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of clkf_buf : label is "PRIMITIVE";
  attribute BOX_TYPE of clkin1_ibufg : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of clkin1_ibufg : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of clkin1_ibufg : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of clkin1_ibufg : label is "AUTO";
  attribute BOX_TYPE of clkout1_buf : label is "PRIMITIVE";
  attribute BOX_TYPE of clkout2_buf : label is "PRIMITIVE";
  attribute BOX_TYPE of mmcm_adv_inst : label is "PRIMITIVE";
begin
clkf_buf: unisim.vcomponents.BUFG
     port map (
      I => clkfbout_clk_wiz_0,
      O => clkfbout_buf_clk_wiz_0
    );
clkin1_ibufg: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => clk_in1,
      O => clk_in1_clk_wiz_0
    );
clkout1_buf: unisim.vcomponents.BUFG
     port map (
      I => clk_out1_clk_wiz_0,
      O => clk_out1
    );
clkout2_buf: unisim.vcomponents.BUFG
     port map (
      I => clk_out2_clk_wiz_0,
      O => clk_out2
    );
mmcm_adv_inst: unisim.vcomponents.MMCME2_ADV
    generic map(
      BANDWIDTH => "OPTIMIZED",
      CLKFBOUT_MULT_F => 59.375000,
      CLKFBOUT_PHASE => 0.000000,
      CLKFBOUT_USE_FINE_PS => false,
      CLKIN1_PERIOD => 20.000000,
      CLKIN2_PERIOD => 0.000000,
      CLKOUT0_DIVIDE_F => 10.000000,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT0_USE_FINE_PS => false,
      CLKOUT1_DIVIDE => 2,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT1_USE_FINE_PS => false,
      CLKOUT2_DIVIDE => 1,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT2_USE_FINE_PS => false,
      CLKOUT3_DIVIDE => 1,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT3_USE_FINE_PS => false,
      CLKOUT4_CASCADE => false,
      CLKOUT4_DIVIDE => 1,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT4_USE_FINE_PS => false,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      CLKOUT5_USE_FINE_PS => false,
      CLKOUT6_DIVIDE => 1,
      CLKOUT6_DUTY_CYCLE => 0.500000,
      CLKOUT6_PHASE => 0.000000,
      CLKOUT6_USE_FINE_PS => false,
      COMPENSATION => "ZHOLD",
      DIVCLK_DIVIDE => 4,
      IS_CLKINSEL_INVERTED => '0',
      IS_PSEN_INVERTED => '0',
      IS_PSINCDEC_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REF_JITTER1 => 0.010000,
      REF_JITTER2 => 0.010000,
      SS_EN => "FALSE",
      SS_MODE => "CENTER_HIGH",
      SS_MOD_PERIOD => 10000,
      STARTUP_WAIT => false
    )
        port map (
      CLKFBIN => clkfbout_buf_clk_wiz_0,
      CLKFBOUT => clkfbout_clk_wiz_0,
      CLKFBOUTB => NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED,
      CLKFBSTOPPED => NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED,
      CLKIN1 => clk_in1_clk_wiz_0,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKINSTOPPED => NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED,
      CLKOUT0 => clk_out1_clk_wiz_0,
      CLKOUT0B => NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED,
      CLKOUT1 => clk_out2_clk_wiz_0,
      CLKOUT1B => NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED,
      CLKOUT2 => NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED,
      CLKOUT2B => NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED,
      CLKOUT3 => NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED,
      CLKOUT3B => NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED,
      CLKOUT4 => NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED,
      CLKOUT5 => NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED,
      CLKOUT6 => NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED,
      DADDR(6 downto 0) => B"0000000",
      DCLK => '0',
      DEN => '0',
      DI(15 downto 0) => B"0000000000000000",
      DO(15 downto 0) => NLW_mmcm_adv_inst_DO_UNCONNECTED(15 downto 0),
      DRDY => NLW_mmcm_adv_inst_DRDY_UNCONNECTED,
      DWE => '0',
      LOCKED => locked,
      PSCLK => '0',
      PSDONE => NLW_mmcm_adv_inst_PSDONE_UNCONNECTED,
      PSEN => '0',
      PSINCDEC => '0',
      PWRDWN => '0',
      RST => reset_high
    );
mmcm_adv_inst_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => resetn,
      O => reset_high
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_1_encode is
  port (
    vde_reg : out STD_LOGIC;
    ade_reg : out STD_LOGIC;
    ade_reg_qq : out STD_LOGIC;
    ade_reg_qq_reg_0 : out STD_LOGIC;
    ade_reg_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    c0_reg_reg_0 : out STD_LOGIC;
    vde_reg_reg_0 : out STD_LOGIC;
    c0_reg_reg_1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    pix_clk : in STD_LOGIC;
    data_o : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \dout_reg[9]_0\ : in STD_LOGIC;
    \dout_reg[9]_1\ : in STD_LOGIC;
    \dout_reg[8]_0\ : in STD_LOGIC;
    c0_reg : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end zyncoscope_oscope_0_1_encode;

architecture STRUCTURE of zyncoscope_oscope_0_1_encode is
  signal ade_q : STD_LOGIC;
  signal \^ade_reg\ : STD_LOGIC;
  signal ade_reg_q : STD_LOGIC;
  signal \^ade_reg_qq\ : STD_LOGIC;
  signal \^ade_reg_qq_reg_0\ : STD_LOGIC;
  signal \^ade_reg_reg_0\ : STD_LOGIC;
  signal adin_q : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \adin_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal c0_q : STD_LOGIC;
  signal c0_reg_0 : STD_LOGIC;
  signal \^c0_reg_reg_0\ : STD_LOGIC;
  signal c1_q : STD_LOGIC;
  signal c1_reg : STD_LOGIC;
  signal cnt : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_5_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_6_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_7__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_8_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_10_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_11_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_12_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_13_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_14__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_15_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_16_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_6_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_7_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_8_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_9_n_0\ : STD_LOGIC;
  signal \dout[0]_i_1_n_0\ : STD_LOGIC;
  signal \dout[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[0]_i_3_n_0\ : STD_LOGIC;
  signal \dout[0]_i_4_n_0\ : STD_LOGIC;
  signal \dout[1]_i_1_n_0\ : STD_LOGIC;
  signal \dout[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[1]_i_3_n_0\ : STD_LOGIC;
  signal \dout[2]_i_1_n_0\ : STD_LOGIC;
  signal \dout[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[3]_i_1_n_0\ : STD_LOGIC;
  signal \dout[3]_i_2_n_0\ : STD_LOGIC;
  signal \dout[3]_i_3_n_0\ : STD_LOGIC;
  signal \dout[4]_i_1_n_0\ : STD_LOGIC;
  signal \dout[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[4]_i_3_n_0\ : STD_LOGIC;
  signal \dout[4]_i_4_n_0\ : STD_LOGIC;
  signal \dout[5]_i_1_n_0\ : STD_LOGIC;
  signal \dout[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout[6]_i_1_n_0\ : STD_LOGIC;
  signal \dout[6]_i_2_n_0\ : STD_LOGIC;
  signal \dout[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout[6]_i_4_n_0\ : STD_LOGIC;
  signal \dout[7]_i_1_n_0\ : STD_LOGIC;
  signal \dout[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[9]_i_1_n_0\ : STD_LOGIC;
  signal \dout[9]_i_2_n_0\ : STD_LOGIC;
  signal \dout[9]_i_3_n_0\ : STD_LOGIC;
  signal \dout[9]_i_4_n_0\ : STD_LOGIC;
  signal n0q_m : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal n0q_m0 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \n0q_m[3]_i_2_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_3_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_4_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_5_n_0\ : STD_LOGIC;
  signal n1d : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal n1d0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n1d[0]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[1]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[2]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_3_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_4_n_0\ : STD_LOGIC;
  signal n1q_m : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal n1q_m0 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \n1q_m[2]_i_1_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_2_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_3_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_2_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_3_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_4_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal p_0_in_1 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal q_m_1 : STD_LOGIC;
  signal q_m_2 : STD_LOGIC;
  signal q_m_3 : STD_LOGIC;
  signal q_m_4 : STD_LOGIC;
  signal q_m_6 : STD_LOGIC;
  signal q_m_7 : STD_LOGIC;
  signal \q_m_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \q_m_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal vde_q : STD_LOGIC;
  signal \^vde_reg\ : STD_LOGIC;
  signal \vdin_q_reg_n_0_[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt[1]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \cnt[2]_i_3__1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \cnt[3]_i_3\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \cnt[3]_i_4\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \cnt[3]_i_5\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \cnt[3]_i_7__1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \cnt[3]_i_8\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \cnt[4]_i_11\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \cnt[4]_i_13\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \cnt[4]_i_14__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \cnt[4]_i_16\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \cnt[4]_i_7\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \cnt[4]_i_8\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \dout[0]_i_3\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \dout[0]_i_4\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \dout[3]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \dout[4]_i_4\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \dout[6]_i_3__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \dout[6]_i_4\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \dout[7]_i_3\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \dout[8]_i_3\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \dout[9]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \dout[9]_i_4\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \dout[9]_i_4__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \n0q_m[3]_i_3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \n0q_m[3]_i_4\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \n1d[0]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \n1d[3]_i_3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \n1q_m[1]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \n1q_m[2]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \n1q_m[2]_i_3\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \n1q_m[3]_i_4\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \q_m_reg[3]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \q_m_reg[4]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \q_m_reg[8]_i_1\ : label is "soft_lutpair26";
begin
  ade_reg <= \^ade_reg\;
  ade_reg_qq <= \^ade_reg_qq\;
  ade_reg_qq_reg_0 <= \^ade_reg_qq_reg_0\;
  ade_reg_reg_0 <= \^ade_reg_reg_0\;
  c0_reg_reg_0 <= \^c0_reg_reg_0\;
  vde_reg <= \^vde_reg\;
ade_q_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(0),
      Q => ade_q,
      R => '0'
    );
ade_reg_q_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \^ade_reg\,
      Q => ade_reg_q,
      R => '0'
    );
ade_reg_qq_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => ade_reg_q,
      Q => \^ade_reg_qq\,
      R => '0'
    );
ade_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => ade_q,
      Q => \^ade_reg\,
      R => '0'
    );
\adin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(4),
      Q => adin_q(2),
      R => '0'
    );
\adin_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(5),
      Q => adin_q(3),
      R => '0'
    );
\adin_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => adin_q(2),
      Q => p_1_in,
      R => '0'
    );
\adin_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => adin_q(3),
      Q => \adin_reg_reg_n_0_[3]\,
      R => '0'
    );
c0_q_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(3),
      Q => c0_q,
      R => '0'
    );
c0_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => c0_q,
      Q => c0_reg_0,
      R => '0'
    );
c1_q_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(2),
      Q => c1_q,
      R => '0'
    );
c1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => c1_q,
      Q => c1_reg,
      R => '0'
    );
\cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A8228A0A08228"
    )
        port map (
      I0 => \^vde_reg\,
      I1 => \cnt[4]_i_3_n_0\,
      I2 => cnt(1),
      I3 => \cnt[1]_i_2_n_0\,
      I4 => \cnt[4]_i_5_n_0\,
      I5 => \cnt[1]_i_3_n_0\,
      O => \cnt[1]_i_1_n_0\
    );
\cnt[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => n0q_m(1),
      I1 => p_0_in,
      I2 => n1q_m(1),
      O => \cnt[1]_i_2_n_0\
    );
\cnt[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => n1q_m(1),
      I1 => n0q_m(1),
      O => \cnt[1]_i_3_n_0\
    );
\cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \^vde_reg\,
      I1 => \cnt[2]_i_2_n_0\,
      I2 => \cnt[4]_i_5_n_0\,
      I3 => \cnt[2]_i_3__1_n_0\,
      O => \cnt[2]_i_1_n_0\
    );
\cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C9CC9C6636C39C9"
    )
        port map (
      I0 => \cnt[4]_i_3_n_0\,
      I1 => \cnt[3]_i_8_n_0\,
      I2 => cnt(1),
      I3 => n0q_m(1),
      I4 => p_0_in,
      I5 => n1q_m(1),
      O => \cnt[2]_i_2_n_0\
    );
\cnt[2]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6996AA"
    )
        port map (
      I0 => \cnt[3]_i_8_n_0\,
      I1 => cnt(1),
      I2 => p_0_in,
      I3 => n0q_m(1),
      I4 => n1q_m(1),
      O => \cnt[2]_i_3__1_n_0\
    );
\cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2A202A20202A2"
    )
        port map (
      I0 => \^vde_reg\,
      I1 => \cnt[3]_i_2_n_0\,
      I2 => \cnt[4]_i_5_n_0\,
      I3 => \cnt[3]_i_3_n_0\,
      I4 => \cnt[3]_i_4_n_0\,
      I5 => \cnt[3]_i_5_n_0\,
      O => \cnt[3]_i_1_n_0\
    );
\cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60606F606F6F60"
    )
        port map (
      I0 => \cnt[4]_i_13_n_0\,
      I1 => \cnt[3]_i_6_n_0\,
      I2 => \cnt[4]_i_3_n_0\,
      I3 => \cnt[4]_i_7_n_0\,
      I4 => \cnt[3]_i_7__1_n_0\,
      I5 => \cnt[4]_i_8_n_0\,
      O => \cnt[3]_i_2_n_0\
    );
\cnt[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => cnt(3),
      I1 => n0q_m(3),
      I2 => n1q_m(3),
      O => \cnt[3]_i_3_n_0\
    );
\cnt[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B28E"
    )
        port map (
      I0 => cnt(2),
      I1 => n0q_m(2),
      I2 => n1q_m(2),
      I3 => p_0_in,
      O => \cnt[3]_i_4_n_0\
    );
\cnt[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBF0820"
    )
        port map (
      I0 => cnt(1),
      I1 => p_0_in,
      I2 => n0q_m(1),
      I3 => n1q_m(1),
      I4 => \cnt[3]_i_8_n_0\,
      O => \cnt[3]_i_5_n_0\
    );
\cnt[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696996966996"
    )
        port map (
      I0 => n1q_m(3),
      I1 => n0q_m(3),
      I2 => cnt(3),
      I3 => cnt(2),
      I4 => n1q_m(2),
      I5 => n0q_m(2),
      O => \cnt[3]_i_6_n_0\
    );
\cnt[3]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => n1q_m(3),
      I1 => n0q_m(3),
      I2 => cnt(3),
      I3 => n1q_m(2),
      I4 => n0q_m(2),
      O => \cnt[3]_i_7__1_n_0\
    );
\cnt[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => cnt(2),
      I1 => n0q_m(2),
      I2 => n1q_m(2),
      O => \cnt[3]_i_8_n_0\
    );
\cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => \^vde_reg\,
      I1 => \cnt[4]_i_2_n_0\,
      I2 => \cnt[4]_i_3_n_0\,
      I3 => \cnt[4]_i_4_n_0\,
      I4 => \cnt[4]_i_5_n_0\,
      I5 => \cnt[4]_i_6_n_0\,
      O => \cnt[4]_i_1_n_0\
    );
\cnt[4]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => n1q_m(3),
      I1 => n0q_m(3),
      O => \cnt[4]_i_10_n_0\
    );
\cnt[4]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => n1q_m(3),
      I1 => n0q_m(3),
      I2 => n1q_m(2),
      I3 => n0q_m(2),
      O => \cnt[4]_i_11_n_0\
    );
\cnt[4]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => n1q_m(2),
      I1 => n0q_m(2),
      O => \cnt[4]_i_12_n_0\
    );
\cnt[4]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF8E08"
    )
        port map (
      I0 => cnt(1),
      I1 => p_0_in,
      I2 => n1q_m(1),
      I3 => n0q_m(1),
      I4 => \cnt[3]_i_8_n_0\,
      O => \cnt[4]_i_13_n_0\
    );
\cnt[4]_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => n0q_m(2),
      I1 => n1q_m(2),
      I2 => cnt(2),
      O => \cnt[4]_i_14__1_n_0\
    );
\cnt[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => n0q_m(2),
      I1 => n1q_m(2),
      I2 => n1q_m(1),
      I3 => n0q_m(1),
      I4 => n1q_m(3),
      I5 => n0q_m(3),
      O => \cnt[4]_i_15_n_0\
    );
\cnt[4]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5965A96A"
    )
        port map (
      I0 => cnt(4),
      I1 => p_0_in,
      I2 => n1q_m(3),
      I3 => n0q_m(3),
      I4 => cnt(3),
      O => \cnt[4]_i_16_n_0\
    );
\cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288EBEE7D771411"
    )
        port map (
      I0 => \cnt[4]_i_7_n_0\,
      I1 => \cnt[3]_i_3_n_0\,
      I2 => n1q_m(2),
      I3 => n0q_m(2),
      I4 => \cnt[4]_i_8_n_0\,
      I5 => \cnt[4]_i_9_n_0\,
      O => \cnt[4]_i_2_n_0\
    );
\cnt[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6565656564666564"
    )
        port map (
      I0 => cnt(4),
      I1 => \cnt[4]_i_10_n_0\,
      I2 => \cnt[4]_i_11_n_0\,
      I3 => n1q_m(1),
      I4 => n0q_m(1),
      I5 => \cnt[4]_i_12_n_0\,
      O => \cnt[4]_i_3_n_0\
    );
\cnt[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A595965596565A6"
    )
        port map (
      I0 => cnt(4),
      I1 => \cnt[4]_i_13_n_0\,
      I2 => n1q_m(3),
      I3 => n0q_m(3),
      I4 => cnt(3),
      I5 => \cnt[4]_i_14__1_n_0\,
      O => \cnt[4]_i_4_n_0\
    );
\cnt[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \cnt[4]_i_15_n_0\,
      I1 => cnt(2),
      I2 => cnt(4),
      I3 => cnt(1),
      I4 => cnt(3),
      O => \cnt[4]_i_5_n_0\
    );
\cnt[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555596699669AAAA"
    )
        port map (
      I0 => \cnt[4]_i_16_n_0\,
      I1 => n1q_m(3),
      I2 => n0q_m(3),
      I3 => cnt(3),
      I4 => \cnt[3]_i_5_n_0\,
      I5 => \cnt[3]_i_4_n_0\,
      O => \cnt[4]_i_6_n_0\
    );
\cnt[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"52157A57"
    )
        port map (
      I0 => \cnt[3]_i_8_n_0\,
      I1 => n1q_m(1),
      I2 => p_0_in,
      I3 => n0q_m(1),
      I4 => cnt(1),
      O => \cnt[4]_i_7_n_0\
    );
\cnt[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6F660F6"
    )
        port map (
      I0 => n0q_m(2),
      I1 => n1q_m(2),
      I2 => cnt(2),
      I3 => n0q_m(1),
      I4 => p_0_in,
      O => \cnt[4]_i_8_n_0\
    );
\cnt[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7510EF758AEF108A"
    )
        port map (
      I0 => cnt(3),
      I1 => n1q_m(2),
      I2 => n0q_m(2),
      I3 => n0q_m(3),
      I4 => n1q_m(3),
      I5 => cnt(4),
      O => \cnt[4]_i_9_n_0\
    );
\cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[1]_i_1_n_0\,
      Q => cnt(1)
    );
\cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[2]_i_1_n_0\,
      Q => cnt(2)
    );
\cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[3]_i_1_n_0\,
      Q => cnt(3)
    );
\cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[4]_i_1_n_0\,
      Q => cnt(4)
    );
\dout[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBAA"
    )
        port map (
      I0 => \dout[0]_i_2__0_n_0\,
      I1 => \dout[9]_i_2_n_0\,
      I2 => \q_m_reg_reg_n_0_[0]\,
      I3 => \^vde_reg\,
      O => \dout[0]_i_1_n_0\
    );
\dout[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA000220AA008AA8"
    )
        port map (
      I0 => \dout[4]_i_4_n_0\,
      I1 => c1_reg,
      I2 => \dout[0]_i_3_n_0\,
      I3 => c0_reg_0,
      I4 => \^ade_reg_reg_0\,
      I5 => \dout[0]_i_4_n_0\,
      O => \dout[0]_i_2__0_n_0\
    );
\dout[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F10000"
    )
        port map (
      I0 => data_o(0),
      I1 => \^ade_reg_qq\,
      I2 => \^ade_reg\,
      I3 => \adin_reg_reg_n_0_[3]\,
      I4 => p_1_in,
      O => \dout[0]_i_3_n_0\
    );
\dout[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5501FF03"
    )
        port map (
      I0 => p_1_in,
      I1 => data_o(0),
      I2 => \^ade_reg_qq\,
      I3 => \^ade_reg\,
      I4 => \adin_reg_reg_n_0_[3]\,
      O => \dout[0]_i_4_n_0\
    );
\dout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87B4FFFF87B40000"
    )
        port map (
      I0 => p_0_in,
      I1 => \cnt[4]_i_5_n_0\,
      I2 => \q_m_reg_reg_n_0_[1]\,
      I3 => \cnt[4]_i_3_n_0\,
      I4 => \^vde_reg\,
      I5 => \dout[1]_i_2__0_n_0\,
      O => \dout[1]_i_1_n_0\
    );
\dout[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFFE"
    )
        port map (
      I0 => \^ade_reg_qq\,
      I1 => data_o(0),
      I2 => \^ade_reg\,
      I3 => c0_reg_0,
      I4 => data_o(1),
      I5 => \dout[1]_i_3_n_0\,
      O => \dout[1]_i_2__0_n_0\
    );
\dout[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"623362001F001FFF"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => c1_reg,
      I2 => p_1_in,
      I3 => \^ade_reg\,
      I4 => \^ade_reg_qq_reg_0\,
      I5 => c0_reg_0,
      O => \dout[1]_i_3_n_0\
    );
\dout[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[2]\,
      I1 => \dout[9]_i_2_n_0\,
      I2 => \^vde_reg\,
      I3 => \dout[2]_i_2__1_n_0\,
      O => \dout[2]_i_1_n_0\
    );
\dout[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0064FFEB"
    )
        port map (
      I0 => \dout[6]_i_4_n_0\,
      I1 => \dout[6]_i_3__0_n_0\,
      I2 => c1_reg,
      I3 => \^ade_reg_reg_0\,
      I4 => c0_reg_0,
      I5 => data_o(1),
      O => \dout[2]_i_2__1_n_0\
    );
\dout[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[3]\,
      I1 => \dout[9]_i_2_n_0\,
      I2 => \^vde_reg\,
      I3 => \dout[3]_i_2_n_0\,
      O => \dout[3]_i_1_n_0\
    );
\dout[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100070"
    )
        port map (
      I0 => c1_reg,
      I1 => \dout[6]_i_3__0_n_0\,
      I2 => \^ade_reg\,
      I3 => p_1_in,
      I4 => c0_reg_0,
      I5 => \dout[3]_i_3_n_0\,
      O => \dout[3]_i_2_n_0\
    );
\dout[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBABFBAAFAAAFAAB"
    )
        port map (
      I0 => data_o(1),
      I1 => \dout[6]_i_4_n_0\,
      I2 => \^ade_reg_reg_0\,
      I3 => c0_reg_0,
      I4 => c1_reg,
      I5 => \dout[6]_i_3__0_n_0\,
      O => \dout[3]_i_3_n_0\
    );
\dout[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F44F4444"
    )
        port map (
      I0 => \dout[4]_i_2__0_n_0\,
      I1 => \dout[4]_i_3_n_0\,
      I2 => \q_m_reg_reg_n_0_[4]\,
      I3 => \dout[9]_i_2_n_0\,
      I4 => \^vde_reg\,
      O => \dout[4]_i_1_n_0\
    );
\dout[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFBFFFB33333333"
    )
        port map (
      I0 => \^ade_reg_reg_0\,
      I1 => \dout[4]_i_4_n_0\,
      I2 => c1_reg,
      I3 => \dout[6]_i_3__0_n_0\,
      I4 => p_1_in,
      I5 => c0_reg_0,
      O => \dout[4]_i_2__0_n_0\
    );
\dout[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF190019FF"
    )
        port map (
      I0 => c1_reg,
      I1 => \adin_reg_reg_n_0_[3]\,
      I2 => p_1_in,
      I3 => \^ade_reg\,
      I4 => \^ade_reg_qq_reg_0\,
      I5 => c0_reg_0,
      O => \dout[4]_i_3_n_0\
    );
\dout[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vde_reg\,
      I1 => data_o(1),
      O => \dout[4]_i_4_n_0\
    );
\dout[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F44F4444"
    )
        port map (
      I0 => \dout[5]_i_2__0_n_0\,
      I1 => \dout[5]_i_3__0_n_0\,
      I2 => \q_m_reg_reg_n_0_[5]\,
      I3 => \dout[9]_i_2_n_0\,
      I4 => \^vde_reg\,
      O => \dout[5]_i_1_n_0\
    );
\dout[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A85955A4F9085555"
    )
        port map (
      I0 => c0_reg_0,
      I1 => \^ade_reg_qq_reg_0\,
      I2 => \^ade_reg\,
      I3 => \adin_reg_reg_n_0_[3]\,
      I4 => c1_reg,
      I5 => p_1_in,
      O => \dout[5]_i_2__0_n_0\
    );
\dout[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFEFEFEFEE"
    )
        port map (
      I0 => \^vde_reg\,
      I1 => data_o(1),
      I2 => \^ade_reg\,
      I3 => data_o(0),
      I4 => \^ade_reg_qq\,
      I5 => c0_reg,
      O => vde_reg_reg_0
    );
\dout[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111111110"
    )
        port map (
      I0 => data_o(1),
      I1 => \^vde_reg\,
      I2 => c0_reg_0,
      I3 => \^ade_reg\,
      I4 => data_o(0),
      I5 => \^ade_reg_qq\,
      O => \dout[5]_i_3__0_n_0\
    );
\dout[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[6]\,
      I1 => \dout[9]_i_2_n_0\,
      I2 => \^vde_reg\,
      I3 => \dout[6]_i_2_n_0\,
      O => \dout[6]_i_1_n_0\
    );
\dout[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBEBABFBEBBBBBE"
    )
        port map (
      I0 => data_o(1),
      I1 => c0_reg_0,
      I2 => \^ade_reg_reg_0\,
      I3 => \dout[6]_i_3__0_n_0\,
      I4 => \dout[6]_i_4_n_0\,
      I5 => c1_reg,
      O => \dout[6]_i_2_n_0\
    );
\dout[6]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4445"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => \^ade_reg\,
      I2 => \^ade_reg_qq\,
      I3 => data_o(0),
      O => \dout[6]_i_3__0_n_0\
    );
\dout[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4445"
    )
        port map (
      I0 => p_1_in,
      I1 => \^ade_reg\,
      I2 => \^ade_reg_qq\,
      I3 => data_o(0),
      O => \dout[6]_i_4_n_0\
    );
\dout[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F9F9F90"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[7]\,
      I1 => \dout[9]_i_2_n_0\,
      I2 => \^vde_reg\,
      I3 => \dout[7]_i_2__1_n_0\,
      I4 => \dout[7]_i_3__0_n_0\,
      O => \dout[7]_i_1_n_0\
    );
\dout[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808A80854A4F4F4"
    )
        port map (
      I0 => c1_reg,
      I1 => \^ade_reg_qq_reg_0\,
      I2 => \^ade_reg\,
      I3 => \adin_reg_reg_n_0_[3]\,
      I4 => p_1_in,
      I5 => c0_reg_0,
      O => \dout[7]_i_2__1_n_0\
    );
\dout[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => c0_reg,
      I1 => \^ade_reg_qq\,
      I2 => data_o(0),
      I3 => \^ade_reg\,
      O => c0_reg_reg_1
    );
\dout[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8F888888"
    )
        port map (
      I0 => c0_reg_0,
      I1 => \^ade_reg_reg_0\,
      I2 => p_1_in,
      I3 => c1_reg,
      I4 => \^ade_reg\,
      I5 => data_o(1),
      O => \dout[7]_i_3__0_n_0\
    );
\dout[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AE00AEAE"
    )
        port map (
      I0 => \^c0_reg_reg_0\,
      I1 => \^ade_reg\,
      I2 => \dout_reg[9]_1\,
      I3 => \dout_reg[8]_0\,
      I4 => \^vde_reg\,
      O => D(0)
    );
\dout[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA03AA03AA03"
    )
        port map (
      I0 => p_0_in,
      I1 => \dout[8]_i_2__0_n_0\,
      I2 => data_o(1),
      I3 => \^vde_reg\,
      I4 => c0_reg_0,
      I5 => \^ade_reg_reg_0\,
      O => \dout[8]_i_1__1_n_0\
    );
\dout[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFCFCFFFFFFFD"
    )
        port map (
      I0 => c0_reg,
      I1 => \^vde_reg\,
      I2 => data_o(1),
      I3 => data_o(0),
      I4 => \^ade_reg_qq\,
      I5 => \^ade_reg\,
      O => \^c0_reg_reg_0\
    );
\dout[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E200E2EE2E0CEE"
    )
        port map (
      I0 => \^ade_reg_qq_reg_0\,
      I1 => \^ade_reg\,
      I2 => \adin_reg_reg_n_0_[3]\,
      I3 => c1_reg,
      I4 => c0_reg_0,
      I5 => p_1_in,
      O => \dout[8]_i_2__0_n_0\
    );
\dout[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^ade_reg\,
      I1 => data_o(0),
      I2 => \^ade_reg_qq\,
      O => \^ade_reg_reg_0\
    );
\dout[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7477"
    )
        port map (
      I0 => \dout[9]_i_2_n_0\,
      I1 => \^vde_reg\,
      I2 => data_o(1),
      I3 => \dout[9]_i_3_n_0\,
      O => \dout[9]_i_1_n_0\
    );
\dout[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555500005555FFC0"
    )
        port map (
      I0 => \dout_reg[9]_0\,
      I1 => \dout_reg[9]_1\,
      I2 => \^ade_reg\,
      I3 => \dout[9]_i_4_n_0\,
      I4 => \^vde_reg\,
      I5 => data_o(1),
      O => D(1)
    );
\dout[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => p_0_in,
      I1 => \cnt[4]_i_5_n_0\,
      I2 => \cnt[4]_i_3_n_0\,
      O => \dout[9]_i_2_n_0\
    );
\dout[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01F00DF0CDFC0130"
    )
        port map (
      I0 => \^ade_reg_qq_reg_0\,
      I1 => \^ade_reg\,
      I2 => c1_reg,
      I3 => c0_reg_0,
      I4 => p_1_in,
      I5 => \adin_reg_reg_n_0_[3]\,
      O => \dout[9]_i_3_n_0\
    );
\dout[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^ade_reg_qq\,
      I1 => data_o(0),
      I2 => \^ade_reg\,
      I3 => c0_reg,
      O => \dout[9]_i_4_n_0\
    );
\dout[9]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ade_reg_qq\,
      I1 => data_o(0),
      O => \^ade_reg_qq_reg_0\
    );
\dout_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[0]_i_1_n_0\,
      Q => Q(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[1]_i_1_n_0\,
      Q => Q(1)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[2]_i_1_n_0\,
      Q => Q(2)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[3]_i_1_n_0\,
      Q => Q(3)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[4]_i_1_n_0\,
      Q => Q(4)
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[5]_i_1_n_0\,
      Q => Q(5)
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[6]_i_1_n_0\,
      Q => Q(6)
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[7]_i_1_n_0\,
      Q => Q(7)
    );
\dout_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[8]_i_1__1_n_0\,
      Q => Q(8)
    );
\dout_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[9]_i_1_n_0\,
      Q => Q(9)
    );
\n0q_m[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996699996669996"
    )
        port map (
      I0 => \n1q_m[2]_i_2_n_0\,
      I1 => \n1q_m[2]_i_3_n_0\,
      I2 => \n0q_m[3]_i_3_n_0\,
      I3 => \n0q_m[3]_i_2_n_0\,
      I4 => \vdin_q_reg_n_0_[0]\,
      I5 => \n0q_m[3]_i_4_n_0\,
      O => n0q_m0(1)
    );
\n0q_m[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FBB2FBB2DFFF"
    )
        port map (
      I0 => \n0q_m[3]_i_4_n_0\,
      I1 => \vdin_q_reg_n_0_[0]\,
      I2 => \n0q_m[3]_i_2_n_0\,
      I3 => \n0q_m[3]_i_3_n_0\,
      I4 => \n1q_m[2]_i_3_n_0\,
      I5 => \n1q_m[2]_i_2_n_0\,
      O => n0q_m0(2)
    );
\n0q_m[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \n1q_m[2]_i_3_n_0\,
      I1 => \n1q_m[2]_i_2_n_0\,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => \n0q_m[3]_i_2_n_0\,
      I4 => \n0q_m[3]_i_3_n_0\,
      I5 => \n0q_m[3]_i_4_n_0\,
      O => n0q_m0(3)
    );
\n0q_m[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in2_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      I5 => \n0q_m[3]_i_5_n_0\,
      O => \n0q_m[3]_i_2_n_0\
    );
\n0q_m[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \q_m_reg[7]_i_3_n_0\,
      I2 => p_0_in1_in,
      I3 => \q_m_reg[7]_i_2_n_0\,
      I4 => p_0_in_1,
      O => \n0q_m[3]_i_3_n_0\
    );
\n0q_m[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in5_in,
      I2 => p_0_in3_in,
      O => \n0q_m[3]_i_4_n_0\
    );
\n0q_m[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555566666A66"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => n1d(2),
      I2 => n1d(0),
      I3 => \vdin_q_reg_n_0_[0]\,
      I4 => n1d(1),
      I5 => n1d(3),
      O => \n0q_m[3]_i_5_n_0\
    );
\n0q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n0q_m0(1),
      Q => n0q_m(1),
      R => '0'
    );
\n0q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n0q_m0(2),
      Q => n0q_m(2),
      R => '0'
    );
\n0q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n0q_m0(3),
      Q => n0q_m(3),
      R => '0'
    );
\n1d[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => data_o(6),
      I1 => data_o(13),
      I2 => \n1d[0]_i_2_n_0\,
      I3 => data_o(8),
      I4 => data_o(7),
      I5 => data_o(9),
      O => n1d0(0)
    );
\n1d[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data_o(12),
      I1 => data_o(10),
      I2 => data_o(11),
      O => \n1d[0]_i_2_n_0\
    );
\n1d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[1]_i_2_n_0\,
      I2 => \n1d[3]_i_3_n_0\,
      O => n1d0(1)
    );
\n1d[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => data_o(9),
      I1 => data_o(8),
      I2 => data_o(7),
      I3 => data_o(12),
      I4 => data_o(11),
      I5 => data_o(10),
      O => \n1d[1]_i_2_n_0\
    );
\n1d[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E7E7EE87EE8E8E8"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[3]_i_3_n_0\,
      I2 => \n1d[2]_i_2_n_0\,
      I3 => data_o(10),
      I4 => data_o(11),
      I5 => data_o(12),
      O => n1d0(2)
    );
\n1d[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_o(7),
      I1 => data_o(8),
      I2 => data_o(9),
      O => \n1d[2]_i_2_n_0\
    );
\n1d[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880800000000000"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[3]_i_3_n_0\,
      I2 => data_o(9),
      I3 => data_o(8),
      I4 => data_o(7),
      I5 => \n1d[3]_i_4_n_0\,
      O => n1d0(3)
    );
\n1d[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
        port map (
      I0 => data_o(8),
      I1 => data_o(7),
      I2 => data_o(9),
      I3 => data_o(6),
      I4 => data_o(13),
      I5 => \n1d[0]_i_2_n_0\,
      O => \n1d[3]_i_2_n_0\
    );
\n1d[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => data_o(13),
      I1 => data_o(6),
      I2 => data_o(11),
      I3 => data_o(10),
      I4 => data_o(12),
      O => \n1d[3]_i_3_n_0\
    );
\n1d[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_o(10),
      I1 => data_o(11),
      I2 => data_o(12),
      O => \n1d[3]_i_4_n_0\
    );
\n1d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n1d0(0),
      Q => n1d(0),
      R => '0'
    );
\n1d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n1d0(1),
      Q => n1d(1),
      R => '0'
    );
\n1d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n1d0(2),
      Q => n1d(2),
      R => '0'
    );
\n1d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n1d0(3),
      Q => n1d(3),
      R => '0'
    );
\n1q_m[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \n1q_m[2]_i_3_n_0\,
      I1 => \n1q_m[2]_i_2_n_0\,
      I2 => \n1q_m[3]_i_3_n_0\,
      I3 => \n1q_m[3]_i_4_n_0\,
      O => n1q_m0(1)
    );
\n1q_m[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \n1q_m[3]_i_4_n_0\,
      I1 => \n1q_m[2]_i_2_n_0\,
      I2 => \n1q_m[2]_i_3_n_0\,
      I3 => \n1q_m[3]_i_3_n_0\,
      O => \n1q_m[2]_i_1_n_0\
    );
\n1q_m[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E1EE178878778"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \q_m_reg[7]_i_2_n_0\,
      I2 => q_m_2,
      I3 => p_0_in2_in,
      I4 => p_0_in3_in,
      I5 => p_0_in1_in,
      O => \n1q_m[2]_i_2_n_0\
    );
\n1q_m[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B42D4BD2"
    )
        port map (
      I0 => \q_m_reg[7]_i_2_n_0\,
      I1 => p_0_in3_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      O => \n1q_m[2]_i_3_n_0\
    );
\n1q_m[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \n1q_m[3]_i_2_n_0\,
      I1 => \n1q_m[3]_i_3_n_0\,
      I2 => \n1q_m[3]_i_4_n_0\,
      O => n1q_m0(3)
    );
\n1q_m[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228882222888228"
    )
        port map (
      I0 => \n1q_m[2]_i_2_n_0\,
      I1 => p_0_in5_in,
      I2 => p_0_in4_in,
      I3 => \vdin_q_reg_n_0_[0]\,
      I4 => p_0_in3_in,
      I5 => \q_m_reg[7]_i_2_n_0\,
      O => \n1q_m[3]_i_2_n_0\
    );
\n1q_m[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC3AAAAAAAA3CC3"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in0_in,
      I2 => \q_m_reg[7]_i_2_n_0\,
      I3 => \q_m_reg[7]_i_3_n_0\,
      I4 => p_0_in1_in,
      I5 => p_0_in_1,
      O => \n1q_m[3]_i_3_n_0\
    );
\n1q_m[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060690"
    )
        port map (
      I0 => p_0_in_1,
      I1 => p_0_in1_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in3_in,
      I4 => p_0_in5_in,
      O => \n1q_m[3]_i_4_n_0\
    );
\n1q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n1q_m0(1),
      Q => n1q_m(1),
      R => '0'
    );
\n1q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[2]_i_1_n_0\,
      Q => n1q_m(2),
      R => '0'
    );
\n1q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n1q_m0(3),
      Q => n1q_m(3),
      R => '0'
    );
\q_m_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA800570055FFAA"
    )
        port map (
      I0 => n1d(2),
      I1 => n1d(0),
      I2 => n1d(1),
      I3 => n1d(3),
      I4 => p_0_in5_in,
      I5 => \vdin_q_reg_n_0_[0]\,
      O => q_m_1
    );
\q_m_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in4_in,
      I2 => p_0_in5_in,
      O => q_m_2
    );
\q_m_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in4_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in3_in,
      I4 => \q_m_reg[7]_i_2_n_0\,
      O => q_m_3
    );
\q_m_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in2_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      O => q_m_4
    );
\q_m_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \q_m_reg[7]_i_2_n_0\,
      I1 => q_m_2,
      I2 => p_0_in2_in,
      I3 => p_0_in3_in,
      I4 => p_0_in1_in,
      O => \q_m_reg[5]_i_1_n_0\
    );
\q_m_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_in3_in,
      I2 => p_0_in2_in,
      I3 => q_m_2,
      I4 => p_0_in0_in,
      O => q_m_6
    );
\q_m_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => p_0_in_1,
      I1 => \q_m_reg[7]_i_2_n_0\,
      I2 => p_0_in1_in,
      I3 => \q_m_reg[7]_i_3_n_0\,
      I4 => p_0_in0_in,
      O => q_m_7
    );
\q_m_reg[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => n1d(3),
      I1 => n1d(1),
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => n1d(0),
      I4 => n1d(2),
      O => \q_m_reg[7]_i_2_n_0\
    );
\q_m_reg[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in4_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in2_in,
      I4 => p_0_in3_in,
      O => \q_m_reg[7]_i_3_n_0\
    );
\q_m_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005575"
    )
        port map (
      I0 => n1d(2),
      I1 => n1d(0),
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => n1d(1),
      I4 => n1d(3),
      O => \q_m_reg[8]_i_1_n_0\
    );
\q_m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \vdin_q_reg_n_0_[0]\,
      Q => \q_m_reg_reg_n_0_[0]\,
      R => '0'
    );
\q_m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_1,
      Q => \q_m_reg_reg_n_0_[1]\,
      R => '0'
    );
\q_m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_2,
      Q => \q_m_reg_reg_n_0_[2]\,
      R => '0'
    );
\q_m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_3,
      Q => \q_m_reg_reg_n_0_[3]\,
      R => '0'
    );
\q_m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_4,
      Q => \q_m_reg_reg_n_0_[4]\,
      R => '0'
    );
\q_m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[5]_i_1_n_0\,
      Q => \q_m_reg_reg_n_0_[5]\,
      R => '0'
    );
\q_m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_6,
      Q => \q_m_reg_reg_n_0_[6]\,
      R => '0'
    );
\q_m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_7,
      Q => \q_m_reg_reg_n_0_[7]\,
      R => '0'
    );
\q_m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[8]_i_1_n_0\,
      Q => p_0_in,
      R => '0'
    );
vde_q_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(1),
      Q => vde_q,
      R => '0'
    );
vde_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => vde_q,
      Q => \^vde_reg\,
      R => '0'
    );
\vdin_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(6),
      Q => \vdin_q_reg_n_0_[0]\,
      R => '0'
    );
\vdin_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(7),
      Q => p_0_in5_in,
      R => '0'
    );
\vdin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(8),
      Q => p_0_in4_in,
      R => '0'
    );
\vdin_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(9),
      Q => p_0_in3_in,
      R => '0'
    );
\vdin_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(10),
      Q => p_0_in2_in,
      R => '0'
    );
\vdin_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(11),
      Q => p_0_in1_in,
      R => '0'
    );
\vdin_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(12),
      Q => p_0_in0_in,
      R => '0'
    );
\vdin_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(13),
      Q => p_0_in_1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zyncoscope_oscope_0_1_encode__parameterized0\ is
  port (
    c0_reg : out STD_LOGIC;
    \q_m_reg_reg[8]_0\ : out STD_LOGIC;
    \q_m_reg_reg[8]_1\ : out STD_LOGIC;
    \adin_reg_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    data_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    pix_clk : in STD_LOGIC;
    vde_reg : in STD_LOGIC;
    data_o : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \dout_reg[4]_0\ : in STD_LOGIC;
    ade_reg : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    \dout_reg[3]_0\ : in STD_LOGIC;
    ade_reg_qq : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zyncoscope_oscope_0_1_encode__parameterized0\ : entity is "encode";
end \zyncoscope_oscope_0_1_encode__parameterized0\;

architecture STRUCTURE of \zyncoscope_oscope_0_1_encode__parameterized0\ is
  signal \adin_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \adin_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \adin_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \adin_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal c0_q_reg_srl2_n_0 : STD_LOGIC;
  signal \^c0_reg\ : STD_LOGIC;
  signal cnt : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_6__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_7_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_10__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_11__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_12__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_13__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_14_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_15__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_16__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_17_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_18__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_8__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_9__0_n_0\ : STD_LOGIC;
  signal \dout[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[0]_i_2_n_0\ : STD_LOGIC;
  signal \dout[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[1]_i_2_n_0\ : STD_LOGIC;
  signal \dout[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[2]_i_2_n_0\ : STD_LOGIC;
  signal \dout[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[4]_i_2_n_0\ : STD_LOGIC;
  signal \dout[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[5]_i_2_n_0\ : STD_LOGIC;
  signal \dout[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[6]_i_3_n_0\ : STD_LOGIC;
  signal \dout[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[7]_i_2_n_0\ : STD_LOGIC;
  signal \n0q_m[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \n0q_m[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \n0q_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \n0q_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \n0q_m_reg_n_0_[3]\ : STD_LOGIC;
  signal n1d : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n1d[0]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[0]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[1]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[1]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[2]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[2]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_3_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_4_n_0\ : STD_LOGIC;
  signal \n1q_m[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \n1q_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \n1q_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \n1q_m_reg_n_0_[3]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal q_m_1 : STD_LOGIC;
  signal q_m_2 : STD_LOGIC;
  signal q_m_3 : STD_LOGIC;
  signal q_m_4 : STD_LOGIC;
  signal q_m_6 : STD_LOGIC;
  signal \q_m_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \q_m_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \^q_m_reg_reg[8]_0\ : STD_LOGIC;
  signal \^q_m_reg_reg[8]_1\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \vdin_q_reg_n_0_[0]\ : STD_LOGIC;
  attribute srl_name : string;
  attribute srl_name of c0_q_reg_srl2 : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/encg/c0_q_reg_srl2 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt[1]_i_3__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \cnt[2]_i_2__1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \cnt[3]_i_6__1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \cnt[4]_i_12__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \cnt[4]_i_13__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \cnt[4]_i_14\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \cnt[4]_i_17\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \cnt[4]_i_18__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \cnt[4]_i_7__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \cnt[4]_i_8__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \cnt[4]_i_9__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \dout[9]_i_2__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \n0q_m[3]_i_3__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \n0q_m[3]_i_4__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \n1d[0]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \n1d[3]_i_3\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \n1q_m[1]_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \n1q_m[2]_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \n1q_m[2]_i_3__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \n1q_m[3]_i_4__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \q_m_reg[3]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \q_m_reg[4]_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_2__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_3__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \q_m_reg[8]_i_1__0\ : label is "soft_lutpair44";
begin
  c0_reg <= \^c0_reg\;
  \q_m_reg_reg[8]_0\ <= \^q_m_reg_reg[8]_0\;
  \q_m_reg_reg[8]_1\ <= \^q_m_reg_reg[8]_1\;
\adin_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(2),
      Q => \adin_q_reg_n_0_[0]\,
      R => '0'
    );
\adin_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(3),
      Q => \adin_q_reg_n_0_[1]\,
      R => '0'
    );
\adin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(4),
      Q => \adin_q_reg_n_0_[2]\,
      R => '0'
    );
\adin_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(5),
      Q => \adin_q_reg_n_0_[3]\,
      R => '0'
    );
\adin_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[0]\,
      Q => \adin_reg_reg_n_0_[0]\,
      R => '0'
    );
\adin_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[1]\,
      Q => \adin_reg_reg_n_0_[1]\,
      R => '0'
    );
\adin_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[2]\,
      Q => \adin_reg_reg_n_0_[2]\,
      R => '0'
    );
\adin_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[3]\,
      Q => \adin_reg_reg_n_0_[3]\,
      R => '0'
    );
c0_q_reg_srl2: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => pix_clk,
      D => data_i(0),
      Q => c0_q_reg_srl2_n_0
    );
c0_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => c0_q_reg_srl2_n_0,
      Q => \^c0_reg\,
      R => '0'
    );
\cnt[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0280A280A28A028"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[1]_i_2__0_n_0\,
      I2 => cnt(1),
      I3 => \cnt[4]_i_3__0_n_0\,
      I4 => \cnt[4]_i_5__0_n_0\,
      I5 => \cnt[1]_i_3__0_n_0\,
      O => \cnt[1]_i_1__0_n_0\
    );
\cnt[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[1]\,
      I1 => \n0q_m_reg_n_0_[1]\,
      O => \cnt[1]_i_2__0_n_0\
    );
\cnt[1]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[1]\,
      I1 => \^q_m_reg_reg[8]_0\,
      I2 => \n1q_m_reg_n_0_[1]\,
      O => \cnt[1]_i_3__0_n_0\
    );
\cnt[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[2]_i_2__1_n_0\,
      I2 => \cnt[4]_i_3__0_n_0\,
      I3 => \cnt[2]_i_3_n_0\,
      O => \cnt[2]_i_1__0_n_0\
    );
\cnt[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6996AA"
    )
        port map (
      I0 => \cnt[3]_i_6__1_n_0\,
      I1 => cnt(1),
      I2 => \^q_m_reg_reg[8]_0\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \n1q_m_reg_n_0_[1]\,
      O => \cnt[2]_i_2__1_n_0\
    );
\cnt[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C9CC9C6636C39C9"
    )
        port map (
      I0 => \cnt[4]_i_5__0_n_0\,
      I1 => \cnt[3]_i_6__1_n_0\,
      I2 => cnt(1),
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \^q_m_reg_reg[8]_0\,
      I5 => \n1q_m_reg_n_0_[1]\,
      O => \cnt[2]_i_3_n_0\
    );
\cnt[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[3]_i_2__0_n_0\,
      I2 => \cnt[4]_i_3__0_n_0\,
      I3 => \cnt[3]_i_3__0_n_0\,
      I4 => \cnt[4]_i_5__0_n_0\,
      I5 => \cnt[3]_i_4__0_n_0\,
      O => \cnt[3]_i_1__0_n_0\
    );
\cnt[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A5995A965A66A56"
    )
        port map (
      I0 => \cnt[4]_i_8__0_n_0\,
      I1 => cnt(2),
      I2 => \n0q_m_reg_n_0_[2]\,
      I3 => \n1q_m_reg_n_0_[2]\,
      I4 => \^q_m_reg_reg[8]_0\,
      I5 => \cnt[4]_i_13__0_n_0\,
      O => \cnt[3]_i_2__0_n_0\
    );
\cnt[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \cnt[4]_i_12__0_n_0\,
      I1 => \cnt[3]_i_5__0_n_0\,
      I2 => \n1q_m_reg_n_0_[3]\,
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => cnt(3),
      I5 => \cnt[4]_i_14_n_0\,
      O => \cnt[3]_i_3__0_n_0\
    );
\cnt[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"13013713ECFEC8EC"
    )
        port map (
      I0 => cnt(1),
      I1 => \cnt[3]_i_6__1_n_0\,
      I2 => \^q_m_reg_reg[8]_0\,
      I3 => \n1q_m_reg_n_0_[1]\,
      I4 => \n0q_m_reg_n_0_[1]\,
      I5 => \cnt[3]_i_7_n_0\,
      O => \cnt[3]_i_4__0_n_0\
    );
\cnt[3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[2]\,
      I1 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[3]_i_5__0_n_0\
    );
\cnt[3]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => cnt(2),
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[3]_i_6__1_n_0\
    );
\cnt[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696996966996"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[3]\,
      I1 => \n0q_m_reg_n_0_[3]\,
      I2 => cnt(3),
      I3 => cnt(2),
      I4 => \n1q_m_reg_n_0_[2]\,
      I5 => \n0q_m_reg_n_0_[2]\,
      O => \cnt[3]_i_7_n_0\
    );
\cnt[4]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[3]\,
      I1 => \n1q_m_reg_n_0_[3]\,
      I2 => \n1q_m_reg_n_0_[1]\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \n1q_m_reg_n_0_[2]\,
      I5 => \n0q_m_reg_n_0_[2]\,
      O => \cnt[4]_i_10__0_n_0\
    );
\cnt[4]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F04FB4FB0FB04B0"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[2]\,
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => cnt(3),
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => \n1q_m_reg_n_0_[3]\,
      I5 => cnt(4),
      O => \cnt[4]_i_11__0_n_0\
    );
\cnt[4]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"52157A57"
    )
        port map (
      I0 => \cnt[3]_i_6__1_n_0\,
      I1 => \n1q_m_reg_n_0_[1]\,
      I2 => \^q_m_reg_reg[8]_0\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => cnt(1),
      O => \cnt[4]_i_12__0_n_0\
    );
\cnt[4]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => cnt(3),
      I1 => \n0q_m_reg_n_0_[3]\,
      I2 => \n1q_m_reg_n_0_[3]\,
      O => \cnt[4]_i_13__0_n_0\
    );
\cnt[4]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6F660F6"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[2]\,
      I1 => \n1q_m_reg_n_0_[2]\,
      I2 => cnt(2),
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \^q_m_reg_reg[8]_0\,
      O => \cnt[4]_i_14_n_0\
    );
\cnt[4]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2FFFFF2222FF2F"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[3]\,
      I1 => \n0q_m_reg_n_0_[3]\,
      I2 => \n0q_m_reg_n_0_[1]\,
      I3 => \n1q_m_reg_n_0_[1]\,
      I4 => \n0q_m_reg_n_0_[2]\,
      I5 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[4]_i_15__0_n_0\
    );
\cnt[4]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FDD0FDFFFFD0FD"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[1]\,
      I1 => \n0q_m_reg_n_0_[1]\,
      I2 => \n0q_m_reg_n_0_[2]\,
      I3 => \n1q_m_reg_n_0_[2]\,
      I4 => \n0q_m_reg_n_0_[3]\,
      I5 => \n1q_m_reg_n_0_[3]\,
      O => \cnt[4]_i_16__0_n_0\
    );
\cnt[4]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBB220"
    )
        port map (
      I0 => cnt(1),
      I1 => \n1q_m_reg_n_0_[1]\,
      I2 => \^q_m_reg_reg[8]_0\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \cnt[3]_i_6__1_n_0\,
      O => \cnt[4]_i_17_n_0\
    );
\cnt[4]_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[2]\,
      I1 => \n1q_m_reg_n_0_[2]\,
      I2 => cnt(2),
      O => \cnt[4]_i_18__0_n_0\
    );
\cnt[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[4]_i_2__0_n_0\,
      I2 => \cnt[4]_i_3__0_n_0\,
      I3 => \cnt[4]_i_4__0_n_0\,
      I4 => \cnt[4]_i_5__0_n_0\,
      I5 => \cnt[4]_i_6__0_n_0\,
      O => \cnt[4]_i_1__0_n_0\
    );
\cnt[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555596699669AAAA"
    )
        port map (
      I0 => \cnt[4]_i_7__0_n_0\,
      I1 => \n1q_m_reg_n_0_[3]\,
      I2 => \n0q_m_reg_n_0_[3]\,
      I3 => cnt(3),
      I4 => \cnt[4]_i_8__0_n_0\,
      I5 => \cnt[4]_i_9__0_n_0\,
      O => \cnt[4]_i_2__0_n_0\
    );
\cnt[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555554"
    )
        port map (
      I0 => \cnt[4]_i_10__0_n_0\,
      I1 => cnt(2),
      I2 => cnt(4),
      I3 => cnt(1),
      I4 => cnt(3),
      O => \cnt[4]_i_3__0_n_0\
    );
\cnt[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95995955A9AA9A99"
    )
        port map (
      I0 => \cnt[4]_i_11__0_n_0\,
      I1 => \cnt[4]_i_12__0_n_0\,
      I2 => \n1q_m_reg_n_0_[2]\,
      I3 => \n0q_m_reg_n_0_[2]\,
      I4 => \cnt[4]_i_13__0_n_0\,
      I5 => \cnt[4]_i_14_n_0\,
      O => \cnt[4]_i_4__0_n_0\
    );
\cnt[4]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47C477F7"
    )
        port map (
      I0 => \cnt[4]_i_15__0_n_0\,
      I1 => cnt(4),
      I2 => \n0q_m_reg_n_0_[3]\,
      I3 => \n1q_m_reg_n_0_[3]\,
      I4 => \cnt[4]_i_16__0_n_0\,
      O => \cnt[4]_i_5__0_n_0\
    );
\cnt[4]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E18187171E7E78E"
    )
        port map (
      I0 => \cnt[4]_i_17_n_0\,
      I1 => \cnt[4]_i_18__0_n_0\,
      I2 => \n1q_m_reg_n_0_[3]\,
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => cnt(3),
      I5 => cnt(4),
      O => \cnt[4]_i_6__0_n_0\
    );
\cnt[4]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5965A96A"
    )
        port map (
      I0 => cnt(4),
      I1 => \^q_m_reg_reg[8]_0\,
      I2 => \n1q_m_reg_n_0_[3]\,
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => cnt(3),
      O => \cnt[4]_i_7__0_n_0\
    );
\cnt[4]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBF0820"
    )
        port map (
      I0 => cnt(1),
      I1 => \^q_m_reg_reg[8]_0\,
      I2 => \n0q_m_reg_n_0_[1]\,
      I3 => \n1q_m_reg_n_0_[1]\,
      I4 => \cnt[3]_i_6__1_n_0\,
      O => \cnt[4]_i_8__0_n_0\
    );
\cnt[4]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B28E"
    )
        port map (
      I0 => cnt(2),
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => \n1q_m_reg_n_0_[2]\,
      I3 => \^q_m_reg_reg[8]_0\,
      O => \cnt[4]_i_9__0_n_0\
    );
\cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[1]_i_1__0_n_0\,
      Q => cnt(1)
    );
\cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[2]_i_1__0_n_0\,
      Q => cnt(2)
    );
\cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[3]_i_1__0_n_0\,
      Q => cnt(3)
    );
\cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[4]_i_1__0_n_0\,
      Q => cnt(4)
    );
\dout[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A22A"
    )
        port map (
      I0 => \dout[0]_i_2_n_0\,
      I1 => vde_reg,
      I2 => \q_m_reg_reg_n_0_[0]\,
      I3 => \^q_m_reg_reg[8]_1\,
      O => \dout[0]_i_1__0_n_0\
    );
\dout[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAAABEAAAAAAAA"
    )
        port map (
      I0 => \dout_reg[0]_0\,
      I1 => \adin_reg_reg_n_0_[2]\,
      I2 => \adin_reg_reg_n_0_[0]\,
      I3 => \adin_reg_reg_n_0_[1]\,
      I4 => \adin_reg_reg_n_0_[3]\,
      I5 => ade_reg,
      O => \dout[0]_i_2_n_0\
    );
\dout[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A22A"
    )
        port map (
      I0 => \dout[1]_i_2_n_0\,
      I1 => vde_reg,
      I2 => \q_m_reg_reg_n_0_[1]\,
      I3 => \^q_m_reg_reg[8]_1\,
      O => \dout[1]_i_1__0_n_0\
    );
\dout[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAABEAABAAAEEAA"
    )
        port map (
      I0 => \dout_reg[0]_0\,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[2]\,
      I3 => ade_reg,
      I4 => \adin_reg_reg_n_0_[3]\,
      I5 => \adin_reg_reg_n_0_[1]\,
      O => \dout[1]_i_2_n_0\
    );
\dout[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F1111"
    )
        port map (
      I0 => \dout[2]_i_2_n_0\,
      I1 => data_o(1),
      I2 => \q_m_reg_reg_n_0_[2]\,
      I3 => \^q_m_reg_reg[8]_1\,
      I4 => vde_reg,
      O => \dout[2]_i_1__0_n_0\
    );
\dout[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98B4FFFF98B40000"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => \adin_reg_reg_n_0_[2]\,
      I2 => \adin_reg_reg_n_0_[0]\,
      I3 => \adin_reg_reg_n_0_[1]\,
      I4 => ade_reg,
      I5 => \dout[6]_i_3_n_0\,
      O => \dout[2]_i_2_n_0\
    );
\dout[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F1111"
    )
        port map (
      I0 => \dout[3]_i_2__0_n_0\,
      I1 => data_o(1),
      I2 => \q_m_reg_reg_n_0_[3]\,
      I3 => \^q_m_reg_reg[8]_1\,
      I4 => vde_reg,
      O => \dout[3]_i_1__0_n_0\
    );
\dout[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DFD7D775"
    )
        port map (
      I0 => ade_reg,
      I1 => \adin_reg_reg_n_0_[3]\,
      I2 => \adin_reg_reg_n_0_[2]\,
      I3 => \adin_reg_reg_n_0_[1]\,
      I4 => \adin_reg_reg_n_0_[0]\,
      I5 => \dout_reg[3]_0\,
      O => \dout[3]_i_2__0_n_0\
    );
\dout[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A22A"
    )
        port map (
      I0 => \dout[4]_i_2_n_0\,
      I1 => vde_reg,
      I2 => \q_m_reg_reg_n_0_[4]\,
      I3 => \^q_m_reg_reg[8]_1\,
      O => \dout[4]_i_1__0_n_0\
    );
\dout[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEFAAAABEABAAAA"
    )
        port map (
      I0 => \dout_reg[4]_0\,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[1]\,
      I3 => \adin_reg_reg_n_0_[3]\,
      I4 => ade_reg,
      I5 => \adin_reg_reg_n_0_[2]\,
      O => \dout[4]_i_2_n_0\
    );
\dout[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A22A"
    )
        port map (
      I0 => \dout[5]_i_2_n_0\,
      I1 => vde_reg,
      I2 => \q_m_reg_reg_n_0_[5]\,
      I3 => \^q_m_reg_reg[8]_1\,
      O => \dout[5]_i_1__0_n_0\
    );
\dout[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF288222A0"
    )
        port map (
      I0 => ade_reg,
      I1 => \adin_reg_reg_n_0_[3]\,
      I2 => \adin_reg_reg_n_0_[0]\,
      I3 => \adin_reg_reg_n_0_[1]\,
      I4 => \adin_reg_reg_n_0_[2]\,
      I5 => \dout_reg[0]_0\,
      O => \dout[5]_i_2_n_0\
    );
\dout[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F1111"
    )
        port map (
      I0 => \dout[6]_i_2__0_n_0\,
      I1 => data_o(1),
      I2 => \q_m_reg_reg_n_0_[6]\,
      I3 => \^q_m_reg_reg[8]_1\,
      I4 => vde_reg,
      O => \dout[6]_i_1__0_n_0\
    );
\dout[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4669FFFF46690000"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => \adin_reg_reg_n_0_[2]\,
      I2 => \adin_reg_reg_n_0_[1]\,
      I3 => \adin_reg_reg_n_0_[0]\,
      I4 => ade_reg,
      I5 => \dout[6]_i_3_n_0\,
      O => \dout[6]_i_2__0_n_0\
    );
\dout[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^c0_reg\,
      I1 => data_o(0),
      I2 => ade_reg_qq,
      O => \dout[6]_i_3_n_0\
    );
\dout[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F1111"
    )
        port map (
      I0 => \dout[7]_i_2_n_0\,
      I1 => data_o(1),
      I2 => \q_m_reg_reg_n_0_[7]\,
      I3 => \^q_m_reg_reg[8]_1\,
      I4 => vde_reg,
      O => \dout[7]_i_1__0_n_0\
    );
\dout[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1445040455555555"
    )
        port map (
      I0 => \dout_reg[3]_0\,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[1]\,
      I3 => \adin_reg_reg_n_0_[3]\,
      I4 => \adin_reg_reg_n_0_[2]\,
      I5 => ade_reg,
      O => \dout[7]_i_2_n_0\
    );
\dout[9]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \cnt[4]_i_5__0_n_0\,
      I1 => \cnt[4]_i_3__0_n_0\,
      I2 => \^q_m_reg_reg[8]_0\,
      O => \^q_m_reg_reg[8]_1\
    );
\dout[9]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D09F"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[1]\,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[3]\,
      I3 => \adin_reg_reg_n_0_[2]\,
      O => \adin_reg_reg[1]_0\
    );
\dout_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[0]_i_1__0_n_0\,
      Q => Q(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[1]_i_1__0_n_0\,
      Q => Q(1)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[2]_i_1__0_n_0\,
      Q => Q(2)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[3]_i_1__0_n_0\,
      Q => Q(3)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[4]_i_1__0_n_0\,
      Q => Q(4)
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[5]_i_1__0_n_0\,
      Q => Q(5)
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[6]_i_1__0_n_0\,
      Q => Q(6)
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[7]_i_1__0_n_0\,
      Q => Q(7)
    );
\dout_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => D(0),
      Q => Q(8)
    );
\dout_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => D(1),
      Q => Q(9)
    );
\n0q_m[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996699996669996"
    )
        port map (
      I0 => \n1q_m[2]_i_2__0_n_0\,
      I1 => \n1q_m[2]_i_3__0_n_0\,
      I2 => \n0q_m[3]_i_3__0_n_0\,
      I3 => \n0q_m[3]_i_2__0_n_0\,
      I4 => \vdin_q_reg_n_0_[0]\,
      I5 => \n0q_m[3]_i_4__0_n_0\,
      O => \n0q_m[1]_i_1__0_n_0\
    );
\n0q_m[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FBB2FBB2DFFF"
    )
        port map (
      I0 => \n0q_m[3]_i_4__0_n_0\,
      I1 => \vdin_q_reg_n_0_[0]\,
      I2 => \n0q_m[3]_i_2__0_n_0\,
      I3 => \n0q_m[3]_i_3__0_n_0\,
      I4 => \n1q_m[2]_i_3__0_n_0\,
      I5 => \n1q_m[2]_i_2__0_n_0\,
      O => \n0q_m[2]_i_1__0_n_0\
    );
\n0q_m[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \n1q_m[2]_i_3__0_n_0\,
      I1 => \n1q_m[2]_i_2__0_n_0\,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => \n0q_m[3]_i_2__0_n_0\,
      I4 => \n0q_m[3]_i_3__0_n_0\,
      I5 => \n0q_m[3]_i_4__0_n_0\,
      O => \n0q_m[3]_i_1__0_n_0\
    );
\n0q_m[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in2_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      I5 => \n0q_m[3]_i_5__0_n_0\,
      O => \n0q_m[3]_i_2__0_n_0\
    );
\n0q_m[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \q_m_reg[7]_i_3__0_n_0\,
      I2 => p_0_in1_in,
      I3 => \q_m_reg[7]_i_2__0_n_0\,
      I4 => p_0_in,
      O => \n0q_m[3]_i_3__0_n_0\
    );
\n0q_m[3]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in5_in,
      I2 => p_0_in3_in,
      O => \n0q_m[3]_i_4__0_n_0\
    );
\n0q_m[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555566666A66"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => n1d(2),
      I2 => n1d(0),
      I3 => \vdin_q_reg_n_0_[0]\,
      I4 => n1d(1),
      I5 => n1d(3),
      O => \n0q_m[3]_i_5__0_n_0\
    );
\n0q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n0q_m[1]_i_1__0_n_0\,
      Q => \n0q_m_reg_n_0_[1]\,
      R => '0'
    );
\n0q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n0q_m[2]_i_1__0_n_0\,
      Q => \n0q_m_reg_n_0_[2]\,
      R => '0'
    );
\n0q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n0q_m[3]_i_1__0_n_0\,
      Q => \n0q_m_reg_n_0_[3]\,
      R => '0'
    );
\n1d[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => data_o(6),
      I1 => data_o(13),
      I2 => \n1d[0]_i_2_n_0\,
      I3 => data_o(8),
      I4 => data_o(7),
      I5 => data_o(9),
      O => \n1d[0]_i_1_n_0\
    );
\n1d[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data_o(12),
      I1 => data_o(10),
      I2 => data_o(11),
      O => \n1d[0]_i_2_n_0\
    );
\n1d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[1]_i_2_n_0\,
      I2 => \n1d[3]_i_3_n_0\,
      O => \n1d[1]_i_1_n_0\
    );
\n1d[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => data_o(9),
      I1 => data_o(8),
      I2 => data_o(7),
      I3 => data_o(12),
      I4 => data_o(11),
      I5 => data_o(10),
      O => \n1d[1]_i_2_n_0\
    );
\n1d[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E7E7EE87EE8E8E8"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[3]_i_3_n_0\,
      I2 => \n1d[2]_i_2_n_0\,
      I3 => data_o(10),
      I4 => data_o(11),
      I5 => data_o(12),
      O => \n1d[2]_i_1_n_0\
    );
\n1d[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_o(7),
      I1 => data_o(8),
      I2 => data_o(9),
      O => \n1d[2]_i_2_n_0\
    );
\n1d[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880800000000000"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[3]_i_3_n_0\,
      I2 => data_o(9),
      I3 => data_o(8),
      I4 => data_o(7),
      I5 => \n1d[3]_i_4_n_0\,
      O => \n1d[3]_i_1_n_0\
    );
\n1d[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
        port map (
      I0 => data_o(8),
      I1 => data_o(7),
      I2 => data_o(9),
      I3 => data_o(6),
      I4 => data_o(13),
      I5 => \n1d[0]_i_2_n_0\,
      O => \n1d[3]_i_2_n_0\
    );
\n1d[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => data_o(13),
      I1 => data_o(6),
      I2 => data_o(11),
      I3 => data_o(10),
      I4 => data_o(12),
      O => \n1d[3]_i_3_n_0\
    );
\n1d[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_o(10),
      I1 => data_o(11),
      I2 => data_o(12),
      O => \n1d[3]_i_4_n_0\
    );
\n1d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[0]_i_1_n_0\,
      Q => n1d(0),
      R => '0'
    );
\n1d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[1]_i_1_n_0\,
      Q => n1d(1),
      R => '0'
    );
\n1d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[2]_i_1_n_0\,
      Q => n1d(2),
      R => '0'
    );
\n1d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[3]_i_1_n_0\,
      Q => n1d(3),
      R => '0'
    );
\n1q_m[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \n1q_m[2]_i_3__0_n_0\,
      I1 => \n1q_m[2]_i_2__0_n_0\,
      I2 => \n1q_m[3]_i_3__0_n_0\,
      I3 => \n1q_m[3]_i_4__0_n_0\,
      O => \n1q_m[1]_i_1__0_n_0\
    );
\n1q_m[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \n1q_m[3]_i_4__0_n_0\,
      I1 => \n1q_m[2]_i_2__0_n_0\,
      I2 => \n1q_m[2]_i_3__0_n_0\,
      I3 => \n1q_m[3]_i_3__0_n_0\,
      O => \n1q_m[2]_i_1__0_n_0\
    );
\n1q_m[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E1EE178878778"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \q_m_reg[7]_i_2__0_n_0\,
      I2 => q_m_2,
      I3 => p_0_in2_in,
      I4 => p_0_in3_in,
      I5 => p_0_in1_in,
      O => \n1q_m[2]_i_2__0_n_0\
    );
\n1q_m[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B42D4BD2"
    )
        port map (
      I0 => \q_m_reg[7]_i_2__0_n_0\,
      I1 => p_0_in3_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      O => \n1q_m[2]_i_3__0_n_0\
    );
\n1q_m[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \n1q_m[3]_i_2__0_n_0\,
      I1 => \n1q_m[3]_i_3__0_n_0\,
      I2 => \n1q_m[3]_i_4__0_n_0\,
      O => \n1q_m[3]_i_1__0_n_0\
    );
\n1q_m[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228882222888228"
    )
        port map (
      I0 => \n1q_m[2]_i_2__0_n_0\,
      I1 => p_0_in5_in,
      I2 => p_0_in4_in,
      I3 => \vdin_q_reg_n_0_[0]\,
      I4 => p_0_in3_in,
      I5 => \q_m_reg[7]_i_2__0_n_0\,
      O => \n1q_m[3]_i_2__0_n_0\
    );
\n1q_m[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC3AAAAAAAA3CC3"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in0_in,
      I2 => \q_m_reg[7]_i_2__0_n_0\,
      I3 => \q_m_reg[7]_i_3__0_n_0\,
      I4 => p_0_in1_in,
      I5 => p_0_in,
      O => \n1q_m[3]_i_3__0_n_0\
    );
\n1q_m[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060690"
    )
        port map (
      I0 => p_0_in,
      I1 => p_0_in1_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in3_in,
      I4 => p_0_in5_in,
      O => \n1q_m[3]_i_4__0_n_0\
    );
\n1q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[1]_i_1__0_n_0\,
      Q => \n1q_m_reg_n_0_[1]\,
      R => '0'
    );
\n1q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[2]_i_1__0_n_0\,
      Q => \n1q_m_reg_n_0_[2]\,
      R => '0'
    );
\n1q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[3]_i_1__0_n_0\,
      Q => \n1q_m_reg_n_0_[3]\,
      R => '0'
    );
\q_m_reg[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA800570055FFAA"
    )
        port map (
      I0 => n1d(2),
      I1 => n1d(0),
      I2 => n1d(1),
      I3 => n1d(3),
      I4 => p_0_in5_in,
      I5 => \vdin_q_reg_n_0_[0]\,
      O => q_m_1
    );
\q_m_reg[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in4_in,
      I2 => p_0_in5_in,
      O => q_m_2
    );
\q_m_reg[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in4_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in3_in,
      I4 => \q_m_reg[7]_i_2__0_n_0\,
      O => q_m_3
    );
\q_m_reg[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in2_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      O => q_m_4
    );
\q_m_reg[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \q_m_reg[7]_i_2__0_n_0\,
      I1 => q_m_2,
      I2 => p_0_in2_in,
      I3 => p_0_in3_in,
      I4 => p_0_in1_in,
      O => \q_m_reg[5]_i_1__0_n_0\
    );
\q_m_reg[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_in3_in,
      I2 => p_0_in2_in,
      I3 => q_m_2,
      I4 => p_0_in0_in,
      O => q_m_6
    );
\q_m_reg[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => p_0_in,
      I1 => \q_m_reg[7]_i_2__0_n_0\,
      I2 => p_0_in1_in,
      I3 => \q_m_reg[7]_i_3__0_n_0\,
      I4 => p_0_in0_in,
      O => \q_m_reg[7]_i_1__0_n_0\
    );
\q_m_reg[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => n1d(3),
      I1 => n1d(1),
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => n1d(0),
      I4 => n1d(2),
      O => \q_m_reg[7]_i_2__0_n_0\
    );
\q_m_reg[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in4_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in2_in,
      I4 => p_0_in3_in,
      O => \q_m_reg[7]_i_3__0_n_0\
    );
\q_m_reg[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005575"
    )
        port map (
      I0 => n1d(2),
      I1 => n1d(0),
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => n1d(1),
      I4 => n1d(3),
      O => \q_m_reg[8]_i_1__0_n_0\
    );
\q_m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \vdin_q_reg_n_0_[0]\,
      Q => \q_m_reg_reg_n_0_[0]\,
      R => '0'
    );
\q_m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_1,
      Q => \q_m_reg_reg_n_0_[1]\,
      R => '0'
    );
\q_m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_2,
      Q => \q_m_reg_reg_n_0_[2]\,
      R => '0'
    );
\q_m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_3,
      Q => \q_m_reg_reg_n_0_[3]\,
      R => '0'
    );
\q_m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_4,
      Q => \q_m_reg_reg_n_0_[4]\,
      R => '0'
    );
\q_m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[5]_i_1__0_n_0\,
      Q => \q_m_reg_reg_n_0_[5]\,
      R => '0'
    );
\q_m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_6,
      Q => \q_m_reg_reg_n_0_[6]\,
      R => '0'
    );
\q_m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[7]_i_1__0_n_0\,
      Q => \q_m_reg_reg_n_0_[7]\,
      R => '0'
    );
\q_m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[8]_i_1__0_n_0\,
      Q => \^q_m_reg_reg[8]_0\,
      R => '0'
    );
\vdin_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(6),
      Q => \vdin_q_reg_n_0_[0]\,
      R => '0'
    );
\vdin_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(7),
      Q => p_0_in5_in,
      R => '0'
    );
\vdin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(8),
      Q => p_0_in4_in,
      R => '0'
    );
\vdin_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(9),
      Q => p_0_in3_in,
      R => '0'
    );
\vdin_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(10),
      Q => p_0_in2_in,
      R => '0'
    );
\vdin_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(11),
      Q => p_0_in1_in,
      R => '0'
    );
\vdin_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(12),
      Q => p_0_in0_in,
      R => '0'
    );
\vdin_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(13),
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zyncoscope_oscope_0_1_encode__parameterized1\ is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    pix_clk : in STD_LOGIC;
    ade_reg : in STD_LOGIC;
    data_o : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \dout_reg[0]_0\ : in STD_LOGIC;
    vde_reg : in STD_LOGIC;
    \dout_reg[5]_0\ : in STD_LOGIC;
    rst : in STD_LOGIC;
    pix_clk_locked : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zyncoscope_oscope_0_1_encode__parameterized1\ : entity is "encode";
end \zyncoscope_oscope_0_1_encode__parameterized1\;

architecture STRUCTURE of \zyncoscope_oscope_0_1_encode__parameterized1\ is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \adin_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \adin_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \adin_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \adin_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal cnt : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \cnt[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_10__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_11__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_12__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_13__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_14__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_15__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_16__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_17__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_18_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_6__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_7__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_8__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_9__1_n_0\ : STD_LOGIC;
  signal \dout[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[9]_i_3__1_n_0\ : STD_LOGIC;
  signal \n0q_m[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \n0q_m[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \n0q_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \n0q_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \n0q_m_reg_n_0_[3]\ : STD_LOGIC;
  signal n1d : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n1d[0]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[0]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[1]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[1]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[2]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[2]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_3_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_4_n_0\ : STD_LOGIC;
  signal \n1q_m[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \n1q_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \n1q_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \n1q_m_reg_n_0_[3]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal q_m_1 : STD_LOGIC;
  signal q_m_2 : STD_LOGIC;
  signal q_m_3 : STD_LOGIC;
  signal q_m_4 : STD_LOGIC;
  signal q_m_6 : STD_LOGIC;
  signal \q_m_reg[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \q_m_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \vdin_q_reg_n_0_[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt[1]_i_2__1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \cnt[2]_i_3__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \cnt[3]_i_6__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \cnt[4]_i_13__1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \cnt[4]_i_14__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \cnt[4]_i_16__1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \cnt[4]_i_17__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \cnt[4]_i_18\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \cnt[4]_i_7__1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \cnt[4]_i_8__1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \cnt[4]_i_9__1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \dout[2]_i_2__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \dout[3]_i_2__1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \dout[4]_i_2__1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \dout[6]_i_2__1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \dout[7]_i_2__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \dout[9]_i_2__1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \dout[9]_i_3__1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \n0q_m[3]_i_3__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \n0q_m[3]_i_4__1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \n1d[0]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \n1d[3]_i_3\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \n1q_m[1]_i_1__1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \n1q_m[2]_i_1__1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \n1q_m[2]_i_3__1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \n1q_m[3]_i_4__1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \q_m_reg[3]_i_1__1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \q_m_reg[4]_i_1__1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_1__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_2__1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_3__1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \q_m_reg[8]_i_1__1\ : label is "soft_lutpair57";
begin
  AR(0) <= \^ar\(0);
\adin_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(1),
      Q => \adin_q_reg_n_0_[0]\,
      R => '0'
    );
\adin_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(2),
      Q => \adin_q_reg_n_0_[1]\,
      R => '0'
    );
\adin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(3),
      Q => \adin_q_reg_n_0_[2]\,
      R => '0'
    );
\adin_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(4),
      Q => \adin_q_reg_n_0_[3]\,
      R => '0'
    );
\adin_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[0]\,
      Q => \adin_reg_reg_n_0_[0]\,
      R => '0'
    );
\adin_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[1]\,
      Q => \adin_reg_reg_n_0_[1]\,
      R => '0'
    );
\adin_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[2]\,
      Q => \adin_reg_reg_n_0_[2]\,
      R => '0'
    );
\adin_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[3]\,
      Q => \adin_reg_reg_n_0_[3]\,
      R => '0'
    );
\cnt[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A8228A0A08228"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[4]_i_3__1_n_0\,
      I2 => cnt(1),
      I3 => \cnt[1]_i_2__1_n_0\,
      I4 => \cnt[4]_i_5__1_n_0\,
      I5 => \cnt[1]_i_3__1_n_0\,
      O => \cnt[1]_i_1__1_n_0\
    );
\cnt[1]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[1]\,
      I1 => \q_m_reg_reg_n_0_[8]\,
      I2 => \n1q_m_reg_n_0_[1]\,
      O => \cnt[1]_i_2__1_n_0\
    );
\cnt[1]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[1]\,
      I1 => \n0q_m_reg_n_0_[1]\,
      O => \cnt[1]_i_3__1_n_0\
    );
\cnt[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[2]_i_2__0_n_0\,
      I2 => \cnt[4]_i_5__1_n_0\,
      I3 => \cnt[2]_i_3__0_n_0\,
      O => \cnt[2]_i_1__1_n_0\
    );
\cnt[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"936336399C93C636"
    )
        port map (
      I0 => \cnt[4]_i_3__1_n_0\,
      I1 => \cnt[3]_i_6__0_n_0\,
      I2 => cnt(1),
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \q_m_reg_reg_n_0_[8]\,
      I5 => \n1q_m_reg_n_0_[1]\,
      O => \cnt[2]_i_2__0_n_0\
    );
\cnt[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56955965"
    )
        port map (
      I0 => \cnt[3]_i_6__0_n_0\,
      I1 => \q_m_reg_reg_n_0_[8]\,
      I2 => \n1q_m_reg_n_0_[1]\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => cnt(1),
      O => \cnt[2]_i_3__0_n_0\
    );
\cnt[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[3]_i_2__1_n_0\,
      I2 => \cnt[4]_i_3__1_n_0\,
      I3 => \cnt[3]_i_3__1_n_0\,
      I4 => \cnt[4]_i_5__1_n_0\,
      I5 => \cnt[3]_i_4__1_n_0\,
      O => \cnt[3]_i_1__1_n_0\
    );
\cnt[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \cnt[4]_i_7__1_n_0\,
      I1 => \cnt[3]_i_5__1_n_0\,
      I2 => \n1q_m_reg_n_0_[3]\,
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => cnt(3),
      I5 => \cnt[4]_i_8__1_n_0\,
      O => \cnt[3]_i_2__1_n_0\
    );
\cnt[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"71F700108E08FFEF"
    )
        port map (
      I0 => cnt(1),
      I1 => \q_m_reg_reg_n_0_[8]\,
      I2 => \n1q_m_reg_n_0_[1]\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \cnt[3]_i_6__0_n_0\,
      I5 => \cnt[3]_i_7__0_n_0\,
      O => \cnt[3]_i_3__1_n_0\
    );
\cnt[3]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A66A569A5995A9"
    )
        port map (
      I0 => \cnt[4]_i_17__0_n_0\,
      I1 => cnt(2),
      I2 => \n0q_m_reg_n_0_[2]\,
      I3 => \n1q_m_reg_n_0_[2]\,
      I4 => \q_m_reg_reg_n_0_[8]\,
      I5 => \cnt[4]_i_9__1_n_0\,
      O => \cnt[3]_i_4__1_n_0\
    );
\cnt[3]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[2]\,
      I1 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[3]_i_5__1_n_0\
    );
\cnt[3]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => cnt(2),
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[3]_i_6__0_n_0\
    );
\cnt[3]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969966996699696"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[3]\,
      I1 => \n0q_m_reg_n_0_[3]\,
      I2 => cnt(3),
      I3 => \n1q_m_reg_n_0_[2]\,
      I4 => \n0q_m_reg_n_0_[2]\,
      I5 => cnt(2),
      O => \cnt[3]_i_7__0_n_0\
    );
\cnt[4]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0FB04B04F04FB4F"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[2]\,
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => cnt(3),
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => \n1q_m_reg_n_0_[3]\,
      I5 => cnt(4),
      O => \cnt[4]_i_10__1_n_0\
    );
\cnt[4]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2FFFFF2222FF2F"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[3]\,
      I1 => \n0q_m_reg_n_0_[3]\,
      I2 => \n0q_m_reg_n_0_[1]\,
      I3 => \n1q_m_reg_n_0_[1]\,
      I4 => \n0q_m_reg_n_0_[2]\,
      I5 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[4]_i_11__1_n_0\
    );
\cnt[4]_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFD00F0FFFFDDFD"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[1]\,
      I1 => \n0q_m_reg_n_0_[1]\,
      I2 => \n0q_m_reg_n_0_[3]\,
      I3 => \n1q_m_reg_n_0_[3]\,
      I4 => \n0q_m_reg_n_0_[2]\,
      I5 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[4]_i_12__1_n_0\
    );
\cnt[4]_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B220FFFB"
    )
        port map (
      I0 => cnt(1),
      I1 => \n1q_m_reg_n_0_[1]\,
      I2 => \q_m_reg_reg_n_0_[8]\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \cnt[3]_i_6__0_n_0\,
      O => \cnt[4]_i_13__1_n_0\
    );
\cnt[4]_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => cnt(2),
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[4]_i_14__0_n_0\
    );
\cnt[4]_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[3]\,
      I1 => \n1q_m_reg_n_0_[3]\,
      I2 => \n1q_m_reg_n_0_[1]\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \n1q_m_reg_n_0_[2]\,
      I5 => \n0q_m_reg_n_0_[2]\,
      O => \cnt[4]_i_15__1_n_0\
    );
\cnt[4]_i_16__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5965A96A"
    )
        port map (
      I0 => cnt(4),
      I1 => \q_m_reg_reg_n_0_[8]\,
      I2 => \n1q_m_reg_n_0_[3]\,
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => cnt(3),
      O => \cnt[4]_i_16__1_n_0\
    );
\cnt[4]_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7FF0024"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[8]\,
      I1 => \n1q_m_reg_n_0_[1]\,
      I2 => \n0q_m_reg_n_0_[1]\,
      I3 => cnt(1),
      I4 => \cnt[3]_i_6__0_n_0\,
      O => \cnt[4]_i_17__0_n_0\
    );
\cnt[4]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B28E"
    )
        port map (
      I0 => cnt(2),
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => \n1q_m_reg_n_0_[2]\,
      I3 => \q_m_reg_reg_n_0_[8]\,
      O => \cnt[4]_i_18_n_0\
    );
\cnt[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[4]_i_2__1_n_0\,
      I2 => \cnt[4]_i_3__1_n_0\,
      I3 => \cnt[4]_i_4__1_n_0\,
      I4 => \cnt[4]_i_5__1_n_0\,
      I5 => \cnt[4]_i_6__1_n_0\,
      O => \cnt[4]_i_1__1_n_0\
    );
\cnt[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B2BB22BD4D44DD4"
    )
        port map (
      I0 => \cnt[4]_i_7__1_n_0\,
      I1 => \cnt[4]_i_8__1_n_0\,
      I2 => \cnt[4]_i_9__1_n_0\,
      I3 => \n0q_m_reg_n_0_[2]\,
      I4 => \n1q_m_reg_n_0_[2]\,
      I5 => \cnt[4]_i_10__1_n_0\,
      O => \cnt[4]_i_2__1_n_0\
    );
\cnt[4]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47C477F7"
    )
        port map (
      I0 => \cnt[4]_i_11__1_n_0\,
      I1 => cnt(4),
      I2 => \n0q_m_reg_n_0_[3]\,
      I3 => \n1q_m_reg_n_0_[3]\,
      I4 => \cnt[4]_i_12__1_n_0\,
      O => \cnt[4]_i_3__1_n_0\
    );
\cnt[4]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E18187171E7E78E"
    )
        port map (
      I0 => \cnt[4]_i_13__1_n_0\,
      I1 => \cnt[4]_i_14__0_n_0\,
      I2 => \n1q_m_reg_n_0_[3]\,
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => cnt(3),
      I5 => cnt(4),
      O => \cnt[4]_i_4__1_n_0\
    );
\cnt[4]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \cnt[4]_i_15__1_n_0\,
      I1 => cnt(2),
      I2 => cnt(4),
      I3 => cnt(1),
      I4 => cnt(3),
      O => \cnt[4]_i_5__1_n_0\
    );
\cnt[4]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96695555AAAA9669"
    )
        port map (
      I0 => \cnt[4]_i_16__1_n_0\,
      I1 => \n1q_m_reg_n_0_[3]\,
      I2 => \n0q_m_reg_n_0_[3]\,
      I3 => cnt(3),
      I4 => \cnt[4]_i_17__0_n_0\,
      I5 => \cnt[4]_i_18_n_0\,
      O => \cnt[4]_i_6__1_n_0\
    );
\cnt[4]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7D595918"
    )
        port map (
      I0 => \cnt[3]_i_6__0_n_0\,
      I1 => \n0q_m_reg_n_0_[1]\,
      I2 => \q_m_reg_reg_n_0_[8]\,
      I3 => \n1q_m_reg_n_0_[1]\,
      I4 => cnt(1),
      O => \cnt[4]_i_7__1_n_0\
    );
\cnt[4]_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41D74141"
    )
        port map (
      I0 => cnt(2),
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => \n1q_m_reg_n_0_[2]\,
      I3 => \q_m_reg_reg_n_0_[8]\,
      I4 => \n0q_m_reg_n_0_[1]\,
      O => \cnt[4]_i_8__1_n_0\
    );
\cnt[4]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => cnt(3),
      I1 => \n0q_m_reg_n_0_[3]\,
      I2 => \n1q_m_reg_n_0_[3]\,
      O => \cnt[4]_i_9__1_n_0\
    );
\cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \cnt[1]_i_1__1_n_0\,
      Q => cnt(1)
    );
\cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \cnt[2]_i_1__1_n_0\,
      Q => cnt(2)
    );
\cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \cnt[3]_i_1__1_n_0\,
      Q => cnt(3)
    );
\cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \cnt[4]_i_1__1_n_0\,
      Q => cnt(4)
    );
\dout[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FF01010101"
    )
        port map (
      I0 => \dout[0]_i_2__1_n_0\,
      I1 => data_o(0),
      I2 => \dout_reg[0]_0\,
      I3 => \q_m_reg_reg_n_0_[0]\,
      I4 => \dout[9]_i_2__1_n_0\,
      I5 => vde_reg,
      O => \dout[0]_i_1__1_n_0\
    );
\dout[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A2A208A"
    )
        port map (
      I0 => ade_reg,
      I1 => \adin_reg_reg_n_0_[3]\,
      I2 => \adin_reg_reg_n_0_[2]\,
      I3 => \adin_reg_reg_n_0_[0]\,
      I4 => \adin_reg_reg_n_0_[1]\,
      O => \dout[0]_i_2__1_n_0\
    );
\dout[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F2222"
    )
        port map (
      I0 => \dout[1]_i_2__1_n_0\,
      I1 => data_o(0),
      I2 => \q_m_reg_reg_n_0_[1]\,
      I3 => \dout[9]_i_2__1_n_0\,
      I4 => vde_reg,
      O => \dout[1]_i_1__1_n_0\
    );
\dout[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC58FFFFBC580000"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => \adin_reg_reg_n_0_[2]\,
      I2 => \adin_reg_reg_n_0_[0]\,
      I3 => \adin_reg_reg_n_0_[1]\,
      I4 => ade_reg,
      I5 => \dout_reg[5]_0\,
      O => \dout[1]_i_2__1_n_0\
    );
\dout[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FFFEFEFEFE"
    )
        port map (
      I0 => data_o(0),
      I1 => \dout_reg[0]_0\,
      I2 => \dout[2]_i_2__0_n_0\,
      I3 => \dout[9]_i_2__1_n_0\,
      I4 => \q_m_reg_reg_n_0_[2]\,
      I5 => vde_reg,
      O => \dout[2]_i_1__1_n_0\
    );
\dout[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"674B0000"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => \adin_reg_reg_n_0_[2]\,
      I2 => \adin_reg_reg_n_0_[0]\,
      I3 => \adin_reg_reg_n_0_[1]\,
      I4 => ade_reg,
      O => \dout[2]_i_2__0_n_0\
    );
\dout[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00FDDDD"
    )
        port map (
      I0 => \dout[3]_i_2__1_n_0\,
      I1 => data_o(0),
      I2 => \dout[9]_i_2__1_n_0\,
      I3 => \q_m_reg_reg_n_0_[3]\,
      I4 => vde_reg,
      O => \dout[3]_i_1__1_n_0\
    );
\dout[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81EFFFF"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[0]\,
      I1 => \adin_reg_reg_n_0_[1]\,
      I2 => \adin_reg_reg_n_0_[2]\,
      I3 => \adin_reg_reg_n_0_[3]\,
      I4 => ade_reg,
      O => \dout[3]_i_2__1_n_0\
    );
\dout[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F1111"
    )
        port map (
      I0 => \dout[4]_i_2__1_n_0\,
      I1 => data_o(0),
      I2 => \q_m_reg_reg_n_0_[4]\,
      I3 => \dout[9]_i_2__1_n_0\,
      I4 => vde_reg,
      O => \dout[4]_i_1__1_n_0\
    );
\dout[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A28220A8"
    )
        port map (
      I0 => ade_reg,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[1]\,
      I3 => \adin_reg_reg_n_0_[2]\,
      I4 => \adin_reg_reg_n_0_[3]\,
      O => \dout[4]_i_2__1_n_0\
    );
\dout[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F2222"
    )
        port map (
      I0 => \dout[5]_i_2__1_n_0\,
      I1 => data_o(0),
      I2 => \q_m_reg_reg_n_0_[5]\,
      I3 => \dout[9]_i_2__1_n_0\,
      I4 => vde_reg,
      O => \dout[5]_i_1__1_n_0\
    );
\dout[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"695CFFFF695C0000"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[1]\,
      I3 => \adin_reg_reg_n_0_[2]\,
      I4 => ade_reg,
      I5 => \dout_reg[5]_0\,
      O => \dout[5]_i_2__1_n_0\
    );
\dout[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FFFEFEFEFE"
    )
        port map (
      I0 => data_o(0),
      I1 => \dout_reg[0]_0\,
      I2 => \dout[6]_i_2__1_n_0\,
      I3 => \dout[9]_i_2__1_n_0\,
      I4 => \q_m_reg_reg_n_0_[6]\,
      I5 => vde_reg,
      O => \dout[6]_i_1__1_n_0\
    );
\dout[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A88202A8"
    )
        port map (
      I0 => ade_reg,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[1]\,
      I3 => \adin_reg_reg_n_0_[2]\,
      I4 => \adin_reg_reg_n_0_[3]\,
      O => \dout[6]_i_2__1_n_0\
    );
\dout[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00FDDDD"
    )
        port map (
      I0 => \dout[7]_i_2__0_n_0\,
      I1 => data_o(0),
      I2 => \dout[9]_i_2__1_n_0\,
      I3 => \q_m_reg_reg_n_0_[7]\,
      I4 => vde_reg,
      O => \dout[7]_i_1__1_n_0\
    );
\dout[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75D5FF75"
    )
        port map (
      I0 => ade_reg,
      I1 => \adin_reg_reg_n_0_[3]\,
      I2 => \adin_reg_reg_n_0_[2]\,
      I3 => \adin_reg_reg_n_0_[0]\,
      I4 => \adin_reg_reg_n_0_[1]\,
      O => \dout[7]_i_2__0_n_0\
    );
\dout[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0A3"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[8]\,
      I1 => \dout[9]_i_3__1_n_0\,
      I2 => vde_reg,
      I3 => data_o(0),
      O => \dout[8]_i_1__0_n_0\
    );
\dout[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF55FC"
    )
        port map (
      I0 => \dout[9]_i_2__1_n_0\,
      I1 => \dout[9]_i_3__1_n_0\,
      I2 => data_o(0),
      I3 => vde_reg,
      I4 => \dout_reg[0]_0\,
      O => \dout[9]_i_1__1_n_0\
    );
\dout[9]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[8]\,
      I1 => \cnt[4]_i_5__1_n_0\,
      I2 => \cnt[4]_i_3__1_n_0\,
      O => \dout[9]_i_2__1_n_0\
    );
\dout[9]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D09000F0"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[1]\,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => ade_reg,
      I3 => \adin_reg_reg_n_0_[2]\,
      I4 => \adin_reg_reg_n_0_[3]\,
      O => \dout[9]_i_3__1_n_0\
    );
\dout_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[0]_i_1__1_n_0\,
      Q => Q(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[1]_i_1__1_n_0\,
      Q => Q(1)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[2]_i_1__1_n_0\,
      Q => Q(2)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[3]_i_1__1_n_0\,
      Q => Q(3)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[4]_i_1__1_n_0\,
      Q => Q(4)
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[5]_i_1__1_n_0\,
      Q => Q(5)
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[6]_i_1__1_n_0\,
      Q => Q(6)
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[7]_i_1__1_n_0\,
      Q => Q(7)
    );
\dout_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[8]_i_1__0_n_0\,
      Q => Q(8)
    );
\dout_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[9]_i_1__1_n_0\,
      Q => Q(9)
    );
\n0q_m[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996699996669996"
    )
        port map (
      I0 => \n1q_m[2]_i_2__1_n_0\,
      I1 => \n1q_m[2]_i_3__1_n_0\,
      I2 => \n0q_m[3]_i_3__1_n_0\,
      I3 => \n0q_m[3]_i_2__1_n_0\,
      I4 => \vdin_q_reg_n_0_[0]\,
      I5 => \n0q_m[3]_i_4__1_n_0\,
      O => \n0q_m[1]_i_1__1_n_0\
    );
\n0q_m[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FBB2FBB2DFFF"
    )
        port map (
      I0 => \n0q_m[3]_i_4__1_n_0\,
      I1 => \vdin_q_reg_n_0_[0]\,
      I2 => \n0q_m[3]_i_2__1_n_0\,
      I3 => \n0q_m[3]_i_3__1_n_0\,
      I4 => \n1q_m[2]_i_3__1_n_0\,
      I5 => \n1q_m[2]_i_2__1_n_0\,
      O => \n0q_m[2]_i_1__1_n_0\
    );
\n0q_m[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \n1q_m[2]_i_3__1_n_0\,
      I1 => \n1q_m[2]_i_2__1_n_0\,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => \n0q_m[3]_i_2__1_n_0\,
      I4 => \n0q_m[3]_i_3__1_n_0\,
      I5 => \n0q_m[3]_i_4__1_n_0\,
      O => \n0q_m[3]_i_1__1_n_0\
    );
\n0q_m[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in2_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      I5 => \n0q_m[3]_i_5__1_n_0\,
      O => \n0q_m[3]_i_2__1_n_0\
    );
\n0q_m[3]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \q_m_reg[7]_i_3__1_n_0\,
      I2 => p_0_in1_in,
      I3 => \q_m_reg[7]_i_2__1_n_0\,
      I4 => p_0_in,
      O => \n0q_m[3]_i_3__1_n_0\
    );
\n0q_m[3]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in5_in,
      I2 => p_0_in3_in,
      O => \n0q_m[3]_i_4__1_n_0\
    );
\n0q_m[3]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555566666A66"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => n1d(2),
      I2 => n1d(0),
      I3 => \vdin_q_reg_n_0_[0]\,
      I4 => n1d(1),
      I5 => n1d(3),
      O => \n0q_m[3]_i_5__1_n_0\
    );
\n0q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n0q_m[1]_i_1__1_n_0\,
      Q => \n0q_m_reg_n_0_[1]\,
      R => '0'
    );
\n0q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n0q_m[2]_i_1__1_n_0\,
      Q => \n0q_m_reg_n_0_[2]\,
      R => '0'
    );
\n0q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n0q_m[3]_i_1__1_n_0\,
      Q => \n0q_m_reg_n_0_[3]\,
      R => '0'
    );
\n1d[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => data_o(5),
      I1 => data_o(12),
      I2 => \n1d[0]_i_2_n_0\,
      I3 => data_o(7),
      I4 => data_o(6),
      I5 => data_o(8),
      O => \n1d[0]_i_1_n_0\
    );
\n1d[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data_o(11),
      I1 => data_o(9),
      I2 => data_o(10),
      O => \n1d[0]_i_2_n_0\
    );
\n1d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[1]_i_2_n_0\,
      I2 => \n1d[3]_i_3_n_0\,
      O => \n1d[1]_i_1_n_0\
    );
\n1d[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => data_o(8),
      I1 => data_o(7),
      I2 => data_o(6),
      I3 => data_o(11),
      I4 => data_o(10),
      I5 => data_o(9),
      O => \n1d[1]_i_2_n_0\
    );
\n1d[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E7E7EE87EE8E8E8"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[3]_i_3_n_0\,
      I2 => \n1d[2]_i_2_n_0\,
      I3 => data_o(9),
      I4 => data_o(10),
      I5 => data_o(11),
      O => \n1d[2]_i_1_n_0\
    );
\n1d[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_o(6),
      I1 => data_o(7),
      I2 => data_o(8),
      O => \n1d[2]_i_2_n_0\
    );
\n1d[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880800000000000"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[3]_i_3_n_0\,
      I2 => data_o(8),
      I3 => data_o(7),
      I4 => data_o(6),
      I5 => \n1d[3]_i_4_n_0\,
      O => \n1d[3]_i_1_n_0\
    );
\n1d[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
        port map (
      I0 => data_o(7),
      I1 => data_o(6),
      I2 => data_o(8),
      I3 => data_o(5),
      I4 => data_o(12),
      I5 => \n1d[0]_i_2_n_0\,
      O => \n1d[3]_i_2_n_0\
    );
\n1d[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => data_o(12),
      I1 => data_o(5),
      I2 => data_o(10),
      I3 => data_o(9),
      I4 => data_o(11),
      O => \n1d[3]_i_3_n_0\
    );
\n1d[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_o(9),
      I1 => data_o(10),
      I2 => data_o(11),
      O => \n1d[3]_i_4_n_0\
    );
\n1d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[0]_i_1_n_0\,
      Q => n1d(0),
      R => '0'
    );
\n1d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[1]_i_1_n_0\,
      Q => n1d(1),
      R => '0'
    );
\n1d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[2]_i_1_n_0\,
      Q => n1d(2),
      R => '0'
    );
\n1d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[3]_i_1_n_0\,
      Q => n1d(3),
      R => '0'
    );
\n1q_m[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \n1q_m[2]_i_3__1_n_0\,
      I1 => \n1q_m[2]_i_2__1_n_0\,
      I2 => \n1q_m[3]_i_3__1_n_0\,
      I3 => \n1q_m[3]_i_4__1_n_0\,
      O => \n1q_m[1]_i_1__1_n_0\
    );
\n1q_m[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \n1q_m[3]_i_4__1_n_0\,
      I1 => \n1q_m[2]_i_2__1_n_0\,
      I2 => \n1q_m[2]_i_3__1_n_0\,
      I3 => \n1q_m[3]_i_3__1_n_0\,
      O => \n1q_m[2]_i_1__1_n_0\
    );
\n1q_m[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E1EE178878778"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \q_m_reg[7]_i_2__1_n_0\,
      I2 => q_m_2,
      I3 => p_0_in2_in,
      I4 => p_0_in3_in,
      I5 => p_0_in1_in,
      O => \n1q_m[2]_i_2__1_n_0\
    );
\n1q_m[2]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B42D4BD2"
    )
        port map (
      I0 => \q_m_reg[7]_i_2__1_n_0\,
      I1 => p_0_in3_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      O => \n1q_m[2]_i_3__1_n_0\
    );
\n1q_m[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \n1q_m[3]_i_2__1_n_0\,
      I1 => \n1q_m[3]_i_3__1_n_0\,
      I2 => \n1q_m[3]_i_4__1_n_0\,
      O => \n1q_m[3]_i_1__1_n_0\
    );
\n1q_m[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228882222888228"
    )
        port map (
      I0 => \n1q_m[2]_i_2__1_n_0\,
      I1 => p_0_in5_in,
      I2 => p_0_in4_in,
      I3 => \vdin_q_reg_n_0_[0]\,
      I4 => p_0_in3_in,
      I5 => \q_m_reg[7]_i_2__1_n_0\,
      O => \n1q_m[3]_i_2__1_n_0\
    );
\n1q_m[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC3AAAAAAAA3CC3"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in0_in,
      I2 => \q_m_reg[7]_i_2__1_n_0\,
      I3 => \q_m_reg[7]_i_3__1_n_0\,
      I4 => p_0_in1_in,
      I5 => p_0_in,
      O => \n1q_m[3]_i_3__1_n_0\
    );
\n1q_m[3]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060690"
    )
        port map (
      I0 => p_0_in,
      I1 => p_0_in1_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in3_in,
      I4 => p_0_in5_in,
      O => \n1q_m[3]_i_4__1_n_0\
    );
\n1q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[1]_i_1__1_n_0\,
      Q => \n1q_m_reg_n_0_[1]\,
      R => '0'
    );
\n1q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[2]_i_1__1_n_0\,
      Q => \n1q_m_reg_n_0_[2]\,
      R => '0'
    );
\n1q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[3]_i_1__1_n_0\,
      Q => \n1q_m_reg_n_0_[3]\,
      R => '0'
    );
oserdes_m_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rst,
      I1 => pix_clk_locked,
      O => \^ar\(0)
    );
\q_m_reg[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA800570055FFAA"
    )
        port map (
      I0 => n1d(2),
      I1 => n1d(0),
      I2 => n1d(1),
      I3 => n1d(3),
      I4 => p_0_in5_in,
      I5 => \vdin_q_reg_n_0_[0]\,
      O => q_m_1
    );
\q_m_reg[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in4_in,
      I2 => p_0_in5_in,
      O => q_m_2
    );
\q_m_reg[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in4_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in3_in,
      I4 => \q_m_reg[7]_i_2__1_n_0\,
      O => q_m_3
    );
\q_m_reg[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in2_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      O => q_m_4
    );
\q_m_reg[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \q_m_reg[7]_i_2__1_n_0\,
      I1 => q_m_2,
      I2 => p_0_in2_in,
      I3 => p_0_in3_in,
      I4 => p_0_in1_in,
      O => \q_m_reg[5]_i_1__1_n_0\
    );
\q_m_reg[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_in3_in,
      I2 => p_0_in2_in,
      I3 => q_m_2,
      I4 => p_0_in0_in,
      O => q_m_6
    );
\q_m_reg[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => p_0_in,
      I1 => \q_m_reg[7]_i_2__1_n_0\,
      I2 => p_0_in1_in,
      I3 => \q_m_reg[7]_i_3__1_n_0\,
      I4 => p_0_in0_in,
      O => \q_m_reg[7]_i_1__1_n_0\
    );
\q_m_reg[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => n1d(3),
      I1 => n1d(1),
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => n1d(0),
      I4 => n1d(2),
      O => \q_m_reg[7]_i_2__1_n_0\
    );
\q_m_reg[7]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in4_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in2_in,
      I4 => p_0_in3_in,
      O => \q_m_reg[7]_i_3__1_n_0\
    );
\q_m_reg[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005575"
    )
        port map (
      I0 => n1d(2),
      I1 => n1d(0),
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => n1d(1),
      I4 => n1d(3),
      O => \q_m_reg[8]_i_1__1_n_0\
    );
\q_m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \vdin_q_reg_n_0_[0]\,
      Q => \q_m_reg_reg_n_0_[0]\,
      R => '0'
    );
\q_m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_1,
      Q => \q_m_reg_reg_n_0_[1]\,
      R => '0'
    );
\q_m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_2,
      Q => \q_m_reg_reg_n_0_[2]\,
      R => '0'
    );
\q_m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_3,
      Q => \q_m_reg_reg_n_0_[3]\,
      R => '0'
    );
\q_m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_4,
      Q => \q_m_reg_reg_n_0_[4]\,
      R => '0'
    );
\q_m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[5]_i_1__1_n_0\,
      Q => \q_m_reg_reg_n_0_[5]\,
      R => '0'
    );
\q_m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_6,
      Q => \q_m_reg_reg_n_0_[6]\,
      R => '0'
    );
\q_m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[7]_i_1__1_n_0\,
      Q => \q_m_reg_reg_n_0_[7]\,
      R => '0'
    );
\q_m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[8]_i_1__1_n_0\,
      Q => \q_m_reg_reg_n_0_[8]\,
      R => '0'
    );
\vdin_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(5),
      Q => \vdin_q_reg_n_0_[0]\,
      R => '0'
    );
\vdin_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(6),
      Q => p_0_in5_in,
      R => '0'
    );
\vdin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(7),
      Q => p_0_in4_in,
      R => '0'
    );
\vdin_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(8),
      Q => p_0_in3_in,
      R => '0'
    );
\vdin_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(9),
      Q => p_0_in2_in,
      R => '0'
    );
\vdin_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(10),
      Q => p_0_in1_in,
      R => '0'
    );
\vdin_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(11),
      Q => p_0_in0_in,
      R => '0'
    );
\vdin_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(12),
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_1_flagRegister is
  port (
    sampReadyFlag_int : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_araddr_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \processQ_reg[0]_0\ : in STD_LOGIC;
    \processQ_reg[0]_1\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \axi_rdata_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[0]_0\ : in STD_LOGIC;
    \axi_rdata_reg[0]_1\ : in STD_LOGIC;
    doutb : in STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[0]_i_2_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end zyncoscope_oscope_0_1_flagRegister;

architecture STRUCTURE of zyncoscope_oscope_0_1_flagRegister is
  signal \axi_rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \^sampreadyflag_int\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sampReadyFlag_int(0) <= \^sampreadyflag_int\(0);
\axi_rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^sampreadyflag_int\(0),
      I1 => doutb(0),
      I2 => \axi_rdata_reg[0]\(1),
      I3 => \axi_rdata_reg[0]_i_2_0\(0),
      I4 => \axi_rdata_reg[0]\(0),
      I5 => \axi_rdata_reg[0]_i_2_1\(0),
      O => \axi_rdata[0]_i_5_n_0\
    );
\axi_rdata_reg[0]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[0]_i_2_n_0\,
      I1 => \axi_rdata_reg[0]_0\,
      O => \axi_araddr_reg[5]\(0),
      S => \axi_rdata_reg[0]\(3)
    );
\axi_rdata_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata_reg[0]_1\,
      I1 => \axi_rdata[0]_i_5_n_0\,
      O => \axi_rdata_reg[0]_i_2_n_0\,
      S => \axi_rdata_reg[0]\(2)
    );
\processQ_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \processQ_reg[0]_1\,
      Q => \^sampreadyflag_int\(0),
      R => \processQ_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_1_genericCompare is
  port (
    \tmp_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gtOp_carry__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gtOp_carry__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end zyncoscope_oscope_0_1_genericCompare;

architecture STRUCTURE of zyncoscope_oscope_0_1_genericCompare is
  signal \gtOp_carry__0_n_3\ : STD_LOGIC;
  signal gtOp_carry_n_0 : STD_LOGIC;
  signal gtOp_carry_n_1 : STD_LOGIC;
  signal gtOp_carry_n_2 : STD_LOGIC;
  signal gtOp_carry_n_3 : STD_LOGIC;
  signal ltOp_carry_n_0 : STD_LOGIC;
  signal ltOp_carry_n_1 : STD_LOGIC;
  signal ltOp_carry_n_2 : STD_LOGIC;
  signal ltOp_carry_n_3 : STD_LOGIC;
  signal NLW_gtOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gtOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of gtOp_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \gtOp_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of ltOp_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \ltOp_carry__0\ : label is 11;
begin
gtOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => gtOp_carry_n_0,
      CO(2) => gtOp_carry_n_1,
      CO(1) => gtOp_carry_n_2,
      CO(0) => gtOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => \gtOp_carry__0_0\(2 downto 1),
      DI(1) => Q(0),
      DI(0) => \gtOp_carry__0_0\(0),
      O(3 downto 0) => NLW_gtOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \gtOp_carry__0_1\(3 downto 0)
    );
\gtOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => gtOp_carry_n_0,
      CO(3 downto 2) => \NLW_gtOp_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => CO(0),
      CO(0) => \gtOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \FSM_onehot_state_reg[3]_0\(0),
      O(3 downto 0) => \NLW_gtOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => Q(1),
      S(0) => \FSM_onehot_state_reg[3]_1\(0)
    );
ltOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ltOp_carry_n_0,
      CO(2) => ltOp_carry_n_1,
      CO(1) => ltOp_carry_n_2,
      CO(0) => ltOp_carry_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => DI(1),
      DI(1) => '0',
      DI(0) => DI(0),
      O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ltOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ltOp_carry_n_0,
      CO(3 downto 1) => \NLW_ltOp_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_reg[10]\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \FSM_onehot_state_reg[3]\(0),
      O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_1_genericCompare_0 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pixelVert_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_out__0\ : out STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \red_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gtOp_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gtOp_carry__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \red_reg[1]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    P : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zyncoscope_oscope_0_1_genericCompare_0 : entity is "genericCompare";
end zyncoscope_oscope_0_1_genericCompare_0;

architecture STRUCTURE of zyncoscope_oscope_0_1_genericCompare_0 is
  signal \gtOp_carry__0_n_3\ : STD_LOGIC;
  signal gtOp_carry_n_0 : STD_LOGIC;
  signal gtOp_carry_n_1 : STD_LOGIC;
  signal gtOp_carry_n_2 : STD_LOGIC;
  signal gtOp_carry_n_3 : STD_LOGIC;
  signal \ltOp_carry__0_n_3\ : STD_LOGIC;
  signal ltOp_carry_n_0 : STD_LOGIC;
  signal ltOp_carry_n_1 : STD_LOGIC;
  signal ltOp_carry_n_2 : STD_LOGIC;
  signal ltOp_carry_n_3 : STD_LOGIC;
  signal NLW_gtOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gtOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of gtOp_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \gtOp_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of ltOp_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \ltOp_carry__0\ : label is 11;
begin
gtOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => gtOp_carry_n_0,
      CO(2) => gtOp_carry_n_1,
      CO(1) => gtOp_carry_n_2,
      CO(0) => gtOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \gtOp_carry__0_0\(3 downto 0),
      O(3 downto 0) => NLW_gtOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \gtOp_carry__0_1\(3 downto 0)
    );
\gtOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => gtOp_carry_n_0,
      CO(3 downto 2) => \NLW_gtOp_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pixelVert_reg[10]\(0),
      CO(0) => \gtOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \red_reg[1]_1\(1 downto 0),
      O(3 downto 0) => \NLW_gtOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \red_reg[1]_2\(1 downto 0)
    );
ltOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ltOp_carry_n_0,
      CO(2) => ltOp_carry_n_1,
      CO(1) => ltOp_carry_n_2,
      CO(0) => ltOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ltOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ltOp_carry_n_0,
      CO(3 downto 2) => \NLW_ltOp_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => CO(0),
      CO(0) => \ltOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \red_reg[1]\(1 downto 0),
      O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \red_reg[1]_0\(1 downto 0)
    );
ltOp_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => P(2),
      I1 => P(1),
      I2 => P(0),
      O => \p_0_out__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_1_genericCompare_1 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pixelVert_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_out__1\ : out STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red[1]_i_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \red[1]_i_3_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gtOp_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gtOp_carry__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red[1]_i_3_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \red[1]_i_3_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    P : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zyncoscope_oscope_0_1_genericCompare_1 : entity is "genericCompare";
end zyncoscope_oscope_0_1_genericCompare_1;

architecture STRUCTURE of zyncoscope_oscope_0_1_genericCompare_1 is
  signal \gtOp_carry__0_n_3\ : STD_LOGIC;
  signal gtOp_carry_n_0 : STD_LOGIC;
  signal gtOp_carry_n_1 : STD_LOGIC;
  signal gtOp_carry_n_2 : STD_LOGIC;
  signal gtOp_carry_n_3 : STD_LOGIC;
  signal \ltOp_carry__0_n_3\ : STD_LOGIC;
  signal ltOp_carry_n_0 : STD_LOGIC;
  signal ltOp_carry_n_1 : STD_LOGIC;
  signal ltOp_carry_n_2 : STD_LOGIC;
  signal ltOp_carry_n_3 : STD_LOGIC;
  signal NLW_gtOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gtOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of gtOp_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \gtOp_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of ltOp_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \ltOp_carry__0\ : label is 11;
begin
gtOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => gtOp_carry_n_0,
      CO(2) => gtOp_carry_n_1,
      CO(1) => gtOp_carry_n_2,
      CO(0) => gtOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \gtOp_carry__0_0\(3 downto 0),
      O(3 downto 0) => NLW_gtOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \gtOp_carry__0_1\(3 downto 0)
    );
\gtOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => gtOp_carry_n_0,
      CO(3 downto 2) => \NLW_gtOp_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pixelVert_reg[10]\(0),
      CO(0) => \gtOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \red[1]_i_3_1\(1 downto 0),
      O(3 downto 0) => \NLW_gtOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \red[1]_i_3_2\(1 downto 0)
    );
ltOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ltOp_carry_n_0,
      CO(2) => ltOp_carry_n_1,
      CO(1) => ltOp_carry_n_2,
      CO(0) => ltOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ltOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ltOp_carry_n_0,
      CO(3 downto 2) => \NLW_ltOp_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => CO(0),
      CO(0) => \ltOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \red[1]_i_3\(1 downto 0),
      O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \red[1]_i_3_0\(1 downto 0)
    );
\ltOp_carry_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => P(2),
      I1 => P(1),
      I2 => P(0),
      O => \p_0_out__1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zyncoscope_oscope_0_1_genericCompare__parameterized2\ is
  port (
    \tmp_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zyncoscope_oscope_0_1_genericCompare__parameterized2\ : entity is "genericCompare";
end \zyncoscope_oscope_0_1_genericCompare__parameterized2\;

architecture STRUCTURE of \zyncoscope_oscope_0_1_genericCompare__parameterized2\ is
  signal gtOp_carry_n_1 : STD_LOGIC;
  signal gtOp_carry_n_2 : STD_LOGIC;
  signal gtOp_carry_n_3 : STD_LOGIC;
  signal ltOp_carry_n_3 : STD_LOGIC;
  signal NLW_gtOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ltOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of gtOp_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of ltOp_carry : label is 11;
begin
gtOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_reg[5]\(0),
      CO(2) => gtOp_carry_n_1,
      CO(1) => gtOp_carry_n_2,
      CO(0) => gtOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \FSM_onehot_state_reg[0]\(3 downto 0),
      O(3 downto 0) => NLW_gtOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \FSM_onehot_state_reg[0]_0\(3 downto 0)
    );
ltOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_ltOp_carry_CO_UNCONNECTED(3 downto 2),
      CO(1) => \tmp_reg[4]\(0),
      CO(0) => ltOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => S(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zyncoscope_oscope_0_1_genericCompare__parameterized4\ is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ltOp_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ltOp_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state[2]_i_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state[2]_i_4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state[2]_i_4_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zyncoscope_oscope_0_1_genericCompare__parameterized4\ : entity is "genericCompare";
end \zyncoscope_oscope_0_1_genericCompare__parameterized4\;

architecture STRUCTURE of \zyncoscope_oscope_0_1_genericCompare__parameterized4\ is
  signal gtOp_carry_n_1 : STD_LOGIC;
  signal gtOp_carry_n_2 : STD_LOGIC;
  signal gtOp_carry_n_3 : STD_LOGIC;
  signal \ltOp_carry__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry__0_n_1\ : STD_LOGIC;
  signal \ltOp_carry__0_n_2\ : STD_LOGIC;
  signal \ltOp_carry__0_n_3\ : STD_LOGIC;
  signal \ltOp_carry__1_n_1\ : STD_LOGIC;
  signal \ltOp_carry__1_n_2\ : STD_LOGIC;
  signal \ltOp_carry__1_n_3\ : STD_LOGIC;
  signal ltOp_carry_n_0 : STD_LOGIC;
  signal ltOp_carry_n_1 : STD_LOGIC;
  signal ltOp_carry_n_2 : STD_LOGIC;
  signal ltOp_carry_n_3 : STD_LOGIC;
  signal NLW_gtOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of gtOp_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of ltOp_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \ltOp_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ltOp_carry__1\ : label is 11;
begin
gtOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_reg[23]\(0),
      CO(2) => gtOp_carry_n_1,
      CO(1) => gtOp_carry_n_2,
      CO(0) => gtOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \FSM_onehot_state[2]_i_4_0\(3 downto 0),
      O(3 downto 0) => NLW_gtOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \FSM_onehot_state[2]_i_4_1\(3 downto 0)
    );
ltOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ltOp_carry_n_0,
      CO(2) => ltOp_carry_n_1,
      CO(1) => ltOp_carry_n_2,
      CO(0) => ltOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ltOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ltOp_carry_n_0,
      CO(3) => \ltOp_carry__0_n_0\,
      CO(2) => \ltOp_carry__0_n_1\,
      CO(1) => \ltOp_carry__0_n_2\,
      CO(0) => \ltOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \ltOp_carry__1_0\(3 downto 0),
      O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \ltOp_carry__1_1\(3 downto 0)
    );
\ltOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ltOp_carry__0_n_0\,
      CO(3) => CO(0),
      CO(2) => \ltOp_carry__1_n_1\,
      CO(1) => \ltOp_carry__1_n_2\,
      CO(0) => \ltOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ltOp_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \FSM_onehot_state[2]_i_4\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zyncoscope_oscope_0_1_genericCompare__parameterized6\ is
  port (
    \tmp_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ltOp_carry__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ltOp_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ltOp_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \processQ_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gtOp_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gtOp_carry__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gtOp_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gtOp_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gtOp_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gtOp_carry__2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \processQ_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \processQ_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zyncoscope_oscope_0_1_genericCompare__parameterized6\ : entity is "genericCompare";
end \zyncoscope_oscope_0_1_genericCompare__parameterized6\;

architecture STRUCTURE of \zyncoscope_oscope_0_1_genericCompare__parameterized6\ is
  signal \gtOp_carry__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry__0_n_1\ : STD_LOGIC;
  signal \gtOp_carry__0_n_2\ : STD_LOGIC;
  signal \gtOp_carry__0_n_3\ : STD_LOGIC;
  signal \gtOp_carry__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry__1_n_1\ : STD_LOGIC;
  signal \gtOp_carry__1_n_2\ : STD_LOGIC;
  signal \gtOp_carry__1_n_3\ : STD_LOGIC;
  signal \gtOp_carry__2_n_1\ : STD_LOGIC;
  signal \gtOp_carry__2_n_2\ : STD_LOGIC;
  signal \gtOp_carry__2_n_3\ : STD_LOGIC;
  signal gtOp_carry_n_0 : STD_LOGIC;
  signal gtOp_carry_n_1 : STD_LOGIC;
  signal gtOp_carry_n_2 : STD_LOGIC;
  signal gtOp_carry_n_3 : STD_LOGIC;
  signal \ltOp_carry__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry__0_n_1\ : STD_LOGIC;
  signal \ltOp_carry__0_n_2\ : STD_LOGIC;
  signal \ltOp_carry__0_n_3\ : STD_LOGIC;
  signal \ltOp_carry__1_n_0\ : STD_LOGIC;
  signal \ltOp_carry__1_n_1\ : STD_LOGIC;
  signal \ltOp_carry__1_n_2\ : STD_LOGIC;
  signal \ltOp_carry__1_n_3\ : STD_LOGIC;
  signal \ltOp_carry__2_n_2\ : STD_LOGIC;
  signal \ltOp_carry__2_n_3\ : STD_LOGIC;
  signal ltOp_carry_n_0 : STD_LOGIC;
  signal ltOp_carry_n_1 : STD_LOGIC;
  signal ltOp_carry_n_2 : STD_LOGIC;
  signal ltOp_carry_n_3 : STD_LOGIC;
  signal NLW_gtOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ltOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of gtOp_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \gtOp_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gtOp_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gtOp_carry__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of ltOp_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \ltOp_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ltOp_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ltOp_carry__2\ : label is 11;
begin
gtOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => gtOp_carry_n_0,
      CO(2) => gtOp_carry_n_1,
      CO(1) => gtOp_carry_n_2,
      CO(0) => gtOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \gtOp_carry__0_0\(3 downto 0),
      O(3 downto 0) => NLW_gtOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \gtOp_carry__0_1\(3 downto 0)
    );
\gtOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => gtOp_carry_n_0,
      CO(3) => \gtOp_carry__0_n_0\,
      CO(2) => \gtOp_carry__0_n_1\,
      CO(1) => \gtOp_carry__0_n_2\,
      CO(0) => \gtOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gtOp_carry__1_0\(3 downto 0),
      O(3 downto 0) => \NLW_gtOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \gtOp_carry__1_1\(3 downto 0)
    );
\gtOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gtOp_carry__0_n_0\,
      CO(3) => \gtOp_carry__1_n_0\,
      CO(2) => \gtOp_carry__1_n_1\,
      CO(1) => \gtOp_carry__1_n_2\,
      CO(0) => \gtOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gtOp_carry__2_0\(3 downto 0),
      O(3 downto 0) => \NLW_gtOp_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \gtOp_carry__2_1\(3 downto 0)
    );
\gtOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gtOp_carry__1_n_0\,
      CO(3) => \tmp_reg[31]\(0),
      CO(2) => \gtOp_carry__2_n_1\,
      CO(1) => \gtOp_carry__2_n_2\,
      CO(0) => \gtOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \processQ_reg[0]_0\(3 downto 0),
      O(3 downto 0) => \NLW_gtOp_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \processQ_reg[0]_1\(3 downto 0)
    );
ltOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ltOp_carry_n_0,
      CO(2) => ltOp_carry_n_1,
      CO(1) => ltOp_carry_n_2,
      CO(0) => ltOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ltOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ltOp_carry_n_0,
      CO(3) => \ltOp_carry__0_n_0\,
      CO(2) => \ltOp_carry__0_n_1\,
      CO(1) => \ltOp_carry__0_n_2\,
      CO(0) => \ltOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ltOp_carry__1_0\(0),
      O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \ltOp_carry__1_1\(3 downto 0)
    );
\ltOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ltOp_carry__0_n_0\,
      CO(3) => \ltOp_carry__1_n_0\,
      CO(2) => \ltOp_carry__1_n_1\,
      CO(1) => \ltOp_carry__1_n_2\,
      CO(0) => \ltOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ltOp_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \ltOp_carry__2_0\(3 downto 0)
    );
\ltOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ltOp_carry__1_n_0\,
      CO(3) => \NLW_ltOp_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \tmp_reg[30]\(0),
      CO(1) => \ltOp_carry__2_n_2\,
      CO(0) => \ltOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ltOp_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \processQ_reg[0]\(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_1_genericCounter is
  port (
    \tmp_reg[7]_0\ : out STD_LOGIC;
    \tmp_reg[4]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg[7]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    storing_reg : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_reg[9]_1\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[3]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
end zyncoscope_oscope_0_1_genericCounter;

architecture STRUCTURE of zyncoscope_oscope_0_1_genericCounter is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 9 downto 3 );
  signal \tmp[5]_i_2_n_0\ : STD_LOGIC;
  signal \^tmp_reg[4]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[21]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \tmp[10]_i_3\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \tmp[3]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \tmp[5]_i_2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \tmp[8]_i_1\ : label is "soft_lutpair74";
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
  \tmp_reg[4]_0\ <= \^tmp_reg[4]_0\;
\FSM_onehot_state[21]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_0\,
      I1 => CO(0),
      I2 => \FSM_onehot_state_reg[3]_1\(0),
      O => storing_reg
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]\(0),
      I1 => \FSM_onehot_state_reg[3]_0\,
      I2 => CO(0),
      I3 => \FSM_onehot_state_reg[3]_1\(0),
      I4 => \FSM_onehot_state_reg[3]\(1),
      O => \FSM_onehot_state_reg[2]\(0)
    );
\gtOp_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      O => \tmp_reg[9]_0\(0)
    );
\gtOp_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      O => \tmp_reg[8]_0\(0)
    );
\gtOp_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      O => \tmp_reg[7]_1\(2)
    );
\gtOp_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => \tmp_reg[7]_1\(1)
    );
\gtOp_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \tmp_reg[7]_1\(0)
    );
\gtOp_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      O => \tmp_reg[7]_2\(3)
    );
\gtOp_carry_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \tmp_reg[7]_2\(2)
    );
\gtOp_carry_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \tmp_reg[7]_2\(1)
    );
\gtOp_carry_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \tmp_reg[7]_2\(0)
    );
\ltOp_carry__0_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \tmp_reg[10]_0\(0)
    );
\ltOp_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(7),
      O => DI(1)
    );
\ltOp_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => DI(0)
    );
\ltOp_carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      O => S(3)
    );
\ltOp_carry_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      O => S(2)
    );
\ltOp_carry_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => S(1)
    );
\ltOp_carry_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => S(0)
    );
\tmp[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^tmp_reg[4]_0\,
      I1 => \^q\(7),
      I2 => \^q\(6),
      I3 => \^q\(8),
      O => \tmp_reg[7]_0\
    );
\tmp[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \tmp_reg[9]_1\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => p_2_in(3)
    );
\tmp[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \tmp_reg[9]_1\,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(4),
      O => p_2_in(4)
    );
\tmp[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAAAAA08000000"
    )
        port map (
      I0 => \tmp_reg[9]_1\,
      I1 => \^q\(3),
      I2 => \tmp[5]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => p_2_in(5)
    );
\tmp[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \tmp[5]_i_2_n_0\
    );
\tmp[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA2A0080"
    )
        port map (
      I0 => \tmp_reg[9]_1\,
      I1 => \^q\(6),
      I2 => \^q\(7),
      I3 => \^tmp_reg[4]_0\,
      I4 => \^q\(8),
      O => p_2_in(8)
    );
\tmp[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAA20000000"
    )
        port map (
      I0 => \tmp_reg[9]_1\,
      I1 => \^tmp_reg[4]_0\,
      I2 => \^q\(7),
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => p_2_in(9)
    );
\tmp[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \^tmp_reg[4]_0\
    );
\tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(5),
      Q => \^q\(10),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(1),
      Q => \^q\(1),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(2),
      Q => \^q\(2),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => p_2_in(3),
      Q => \^q\(3),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => p_2_in(4),
      Q => \^q\(4),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => p_2_in(5),
      Q => \^q\(5),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(3),
      Q => \^q\(6),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(4),
      Q => \^q\(7),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => p_2_in(8),
      Q => \^q\(8),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => p_2_in(9),
      Q => \^q\(9),
      R => \tmp_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zyncoscope_oscope_0_1_genericCounter__parameterized1\ is
  port (
    \tmp_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_reg[7]_1\ : in STD_LOGIC;
    \tmp_reg[0]_0\ : in STD_LOGIC;
    \tmp_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zyncoscope_oscope_0_1_genericCounter__parameterized1\ : entity is "genericCounter";
end \zyncoscope_oscope_0_1_genericCounter__parameterized1\;

architecture STRUCTURE of \zyncoscope_oscope_0_1_genericCounter__parameterized1\ is
  signal p_2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shortd0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp[7]_i_5_n_0\ : STD_LOGIC;
  signal \^tmp_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp[0]_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \tmp[1]_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \tmp[2]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \tmp[3]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \tmp[6]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \tmp[7]_i_2\ : label is "soft_lutpair92";
begin
  \tmp_reg[7]_0\(3 downto 0) <= \^tmp_reg[7]_0\(3 downto 0);
\gtOp_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => shortd0(7),
      I1 => shortd0(6),
      O => \^tmp_reg[7]_0\(3)
    );
\gtOp_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => shortd0(3),
      I1 => shortd0(2),
      O => \^tmp_reg[7]_0\(1)
    );
\gtOp_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => shortd0(1),
      I1 => shortd0(0),
      O => \^tmp_reg[7]_0\(0)
    );
\gtOp_carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shortd0(6),
      I1 => shortd0(7),
      O => \tmp_reg[6]_0\(3)
    );
\gtOp_carry_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => shortd0(4),
      I1 => \^tmp_reg[7]_0\(2),
      O => \tmp_reg[6]_0\(2)
    );
\gtOp_carry_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shortd0(2),
      I1 => shortd0(3),
      O => \tmp_reg[6]_0\(1)
    );
\gtOp_carry_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shortd0(0),
      I1 => shortd0(1),
      O => \tmp_reg[6]_0\(0)
    );
\ltOp_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shortd0(4),
      I1 => \^tmp_reg[7]_0\(2),
      O => DI(0)
    );
\ltOp_carry_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shortd0(6),
      I1 => shortd0(7),
      O => S(1)
    );
\ltOp_carry_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => shortd0(4),
      I1 => \^tmp_reg[7]_0\(2),
      O => S(0)
    );
\tmp[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shortd0(0),
      I1 => \tmp_reg[7]_1\,
      O => p_2_in(0)
    );
\tmp[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => shortd0(1),
      I1 => shortd0(0),
      I2 => \tmp_reg[7]_1\,
      O => p_2_in(1)
    );
\tmp[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => shortd0(0),
      I1 => shortd0(1),
      I2 => shortd0(2),
      I3 => \tmp_reg[7]_1\,
      O => p_2_in(2)
    );
\tmp[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => shortd0(1),
      I1 => shortd0(0),
      I2 => shortd0(2),
      I3 => shortd0(3),
      I4 => \tmp_reg[7]_1\,
      O => p_2_in(3)
    );
\tmp[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => shortd0(3),
      I1 => shortd0(1),
      I2 => shortd0(0),
      I3 => shortd0(2),
      I4 => shortd0(4),
      I5 => \tmp_reg[7]_1\,
      O => p_2_in(4)
    );
\tmp[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \tmp[5]_i_2__0_n_0\,
      I1 => \^tmp_reg[7]_0\(2),
      I2 => \tmp_reg[7]_1\,
      O => p_2_in(5)
    );
\tmp[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => shortd0(3),
      I1 => shortd0(1),
      I2 => shortd0(0),
      I3 => shortd0(2),
      I4 => shortd0(4),
      O => \tmp[5]_i_2__0_n_0\
    );
\tmp[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \tmp[7]_i_5_n_0\,
      I1 => shortd0(6),
      I2 => \tmp_reg[7]_1\,
      O => p_2_in(6)
    );
\tmp[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4510"
    )
        port map (
      I0 => \tmp_reg[7]_1\,
      I1 => \tmp[7]_i_5_n_0\,
      I2 => shortd0(6),
      I3 => shortd0(7),
      O => p_2_in(7)
    );
\tmp[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => shortd0(4),
      I1 => shortd0(2),
      I2 => shortd0(0),
      I3 => shortd0(1),
      I4 => shortd0(3),
      I5 => \^tmp_reg[7]_0\(2),
      O => \tmp[7]_i_5_n_0\
    );
\tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(0),
      Q => shortd0(0),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(1),
      Q => shortd0(1),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(2),
      Q => shortd0(2),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(3),
      Q => shortd0(3),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(4),
      Q => shortd0(4),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(5),
      Q => \^tmp_reg[7]_0\(2),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(6),
      Q => shortd0(6),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(7),
      Q => shortd0(7),
      R => \tmp_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zyncoscope_oscope_0_1_genericCounter__parameterized3\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_reg[14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_reg[22]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[1]\ : out STD_LOGIC;
    \tmp_reg[22]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg[0]_0\ : in STD_LOGIC;
    \tmp_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \tmp_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zyncoscope_oscope_0_1_genericCounter__parameterized3\ : entity is "genericCounter";
end \zyncoscope_oscope_0_1_genericCounter__parameterized3\;

architecture STRUCTURE of \zyncoscope_oscope_0_1_genericCounter__parameterized3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal longd0 : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal p_2_in : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal plusOp : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal \tmp_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \NLW_tmp_reg[23]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_reg[23]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp[10]_i_1__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \tmp[11]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \tmp[12]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \tmp[13]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \tmp[14]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \tmp[15]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \tmp[16]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \tmp[17]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \tmp[18]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \tmp[19]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \tmp[20]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \tmp[21]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \tmp[22]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \tmp[23]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \tmp[2]_i_1__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \tmp[3]_i_1__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \tmp[4]_i_1__1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \tmp[5]_i_1__1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \tmp[6]_i_1__1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \tmp[7]_i_1__1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \tmp[8]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \tmp[9]_i_1__0\ : label is "soft_lutpair82";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \tmp_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_reg[23]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_reg[8]_i_2\ : label is 35;
begin
  Q(0) <= \^q\(0);
\FSM_onehot_state[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => CO(0),
      I1 => \FSM_onehot_state_reg[0]\(1),
      I2 => \FSM_onehot_state_reg[0]_0\(0),
      O => \FSM_onehot_state_reg[1]\
    );
\gtOp_carry_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => longd0(23),
      I1 => longd0(22),
      O => \tmp_reg[23]_0\(3)
    );
\gtOp_carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => longd0(21),
      I1 => longd0(20),
      O => \tmp_reg[23]_0\(2)
    );
\gtOp_carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => longd0(19),
      I1 => longd0(18),
      O => \tmp_reg[23]_0\(1)
    );
\gtOp_carry_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => longd0(17),
      I1 => longd0(16),
      O => \tmp_reg[23]_0\(0)
    );
\gtOp_carry_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => longd0(22),
      I1 => longd0(23),
      O => \tmp_reg[22]_0\(3)
    );
\gtOp_carry_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => longd0(20),
      I1 => longd0(21),
      O => \tmp_reg[22]_0\(2)
    );
\gtOp_carry_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => longd0(18),
      I1 => longd0(19),
      O => \tmp_reg[22]_0\(1)
    );
\gtOp_carry_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => longd0(16),
      I1 => longd0(17),
      O => \tmp_reg[22]_0\(0)
    );
\ltOp_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => longd0(15),
      I1 => longd0(14),
      O => \tmp_reg[15]_0\(3)
    );
\ltOp_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => longd0(13),
      I1 => longd0(12),
      O => \tmp_reg[15]_0\(2)
    );
\ltOp_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => longd0(11),
      I1 => longd0(10),
      O => \tmp_reg[15]_0\(1)
    );
\ltOp_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => longd0(9),
      I1 => longd0(8),
      O => \tmp_reg[15]_0\(0)
    );
\ltOp_carry__0_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => longd0(14),
      I1 => longd0(15),
      O => \tmp_reg[14]_0\(3)
    );
\ltOp_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => longd0(12),
      I1 => longd0(13),
      O => \tmp_reg[14]_0\(2)
    );
\ltOp_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => longd0(10),
      I1 => longd0(11),
      O => \tmp_reg[14]_0\(1)
    );
\ltOp_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => longd0(8),
      I1 => longd0(9),
      O => \tmp_reg[14]_0\(0)
    );
\ltOp_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => longd0(22),
      I1 => longd0(23),
      O => \tmp_reg[22]_1\(3)
    );
\ltOp_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => longd0(20),
      I1 => longd0(21),
      O => \tmp_reg[22]_1\(2)
    );
\ltOp_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => longd0(18),
      I1 => longd0(19),
      O => \tmp_reg[22]_1\(1)
    );
\ltOp_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => longd0(16),
      I1 => longd0(17),
      O => \tmp_reg[22]_1\(0)
    );
\ltOp_carry_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => longd0(7),
      I1 => longd0(6),
      O => DI(3)
    );
\ltOp_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => longd0(5),
      I1 => longd0(4),
      O => DI(2)
    );
\ltOp_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => longd0(3),
      I1 => longd0(2),
      O => DI(1)
    );
\ltOp_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => longd0(1),
      O => DI(0)
    );
\ltOp_carry_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => longd0(6),
      I1 => longd0(7),
      O => S(3)
    );
\ltOp_carry_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => longd0(4),
      I1 => longd0(5),
      O => S(2)
    );
\ltOp_carry_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => longd0(2),
      I1 => longd0(3),
      O => S(1)
    );
\ltOp_carry_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => longd0(1),
      I1 => \^q\(0),
      O => S(0)
    );
\tmp[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(10),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(10)
    );
\tmp[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(11),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(11)
    );
\tmp[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(12),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(12)
    );
\tmp[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(13),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(13)
    );
\tmp[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(14),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(14)
    );
\tmp[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(15),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(15)
    );
\tmp[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(16),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(16)
    );
\tmp[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(17),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(17)
    );
\tmp[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(18),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(18)
    );
\tmp[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(19),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(19)
    );
\tmp[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(1),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(1)
    );
\tmp[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(20),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(20)
    );
\tmp[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(21),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(21)
    );
\tmp[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(22),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(22)
    );
\tmp[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(23),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(23)
    );
\tmp[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(2),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(2)
    );
\tmp[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(3),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(3)
    );
\tmp[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(4),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(4)
    );
\tmp[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(5),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(5)
    );
\tmp[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(6),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(6)
    );
\tmp[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(7),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(7)
    );
\tmp[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(8),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(8)
    );
\tmp[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(9),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(9)
    );
\tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => \tmp_reg[0]_2\(0),
      Q => \^q\(0),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(10),
      Q => longd0(10),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(11),
      Q => longd0(11),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(12),
      Q => longd0(12),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg[8]_i_2_n_0\,
      CO(3) => \tmp_reg[12]_i_2_n_0\,
      CO(2) => \tmp_reg[12]_i_2_n_1\,
      CO(1) => \tmp_reg[12]_i_2_n_2\,
      CO(0) => \tmp_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(12 downto 9),
      S(3 downto 0) => longd0(12 downto 9)
    );
\tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(13),
      Q => longd0(13),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(14),
      Q => longd0(14),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(15),
      Q => longd0(15),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(16),
      Q => longd0(16),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg[12]_i_2_n_0\,
      CO(3) => \tmp_reg[16]_i_2_n_0\,
      CO(2) => \tmp_reg[16]_i_2_n_1\,
      CO(1) => \tmp_reg[16]_i_2_n_2\,
      CO(0) => \tmp_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(16 downto 13),
      S(3 downto 0) => longd0(16 downto 13)
    );
\tmp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(17),
      Q => longd0(17),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(18),
      Q => longd0(18),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(19),
      Q => longd0(19),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(1),
      Q => longd0(1),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(20),
      Q => longd0(20),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg[16]_i_2_n_0\,
      CO(3) => \tmp_reg[20]_i_2_n_0\,
      CO(2) => \tmp_reg[20]_i_2_n_1\,
      CO(1) => \tmp_reg[20]_i_2_n_2\,
      CO(0) => \tmp_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(20 downto 17),
      S(3 downto 0) => longd0(20 downto 17)
    );
\tmp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(21),
      Q => longd0(21),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(22),
      Q => longd0(22),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(23),
      Q => longd0(23),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg[20]_i_2_n_0\,
      CO(3 downto 2) => \NLW_tmp_reg[23]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_reg[23]_i_2_n_2\,
      CO(0) => \tmp_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp_reg[23]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => plusOp(23 downto 21),
      S(3) => '0',
      S(2 downto 0) => longd0(23 downto 21)
    );
\tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(2),
      Q => longd0(2),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(3),
      Q => longd0(3),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(4),
      Q => longd0(4),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_reg[4]_i_2_n_0\,
      CO(2) => \tmp_reg[4]_i_2_n_1\,
      CO(1) => \tmp_reg[4]_i_2_n_2\,
      CO(0) => \tmp_reg[4]_i_2_n_3\,
      CYINIT => \^q\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(4 downto 1),
      S(3 downto 0) => longd0(4 downto 1)
    );
\tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(5),
      Q => longd0(5),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(6),
      Q => longd0(6),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(7),
      Q => longd0(7),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(8),
      Q => longd0(8),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg[4]_i_2_n_0\,
      CO(3) => \tmp_reg[8]_i_2_n_0\,
      CO(2) => \tmp_reg[8]_i_2_n_1\,
      CO(1) => \tmp_reg[8]_i_2_n_2\,
      CO(0) => \tmp_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(8 downto 5),
      S(3 downto 0) => longd0(8 downto 5)
    );
\tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(9),
      Q => longd0(9),
      R => \tmp_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zyncoscope_oscope_0_1_genericCounter__parameterized5\ is
  port (
    \tmp_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_reg[14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg3_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_reg[22]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_reg[30]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg4_reg[0]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_reg[24]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_reg[30]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    plusOp : out STD_LOGIC_VECTOR ( 30 downto 0 );
    s00_axi_aresetn_0 : out STD_LOGIC;
    \ltOp_carry__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \processQ_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sampReadyFlag_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    \processQ_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \processQ_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aresetn : in STD_LOGIC;
    \tmp_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zyncoscope_oscope_0_1_genericCounter__parameterized5\ : entity is "genericCounter";
end \zyncoscope_oscope_0_1_genericCounter__parameterized5\;

architecture STRUCTURE of \zyncoscope_oscope_0_1_genericCounter__parameterized5\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rated0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \^s00_axi_aresetn_0\ : STD_LOGIC;
  signal \tmp_reg[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_reg[12]_i_2__0_n_1\ : STD_LOGIC;
  signal \tmp_reg[12]_i_2__0_n_2\ : STD_LOGIC;
  signal \tmp_reg[12]_i_2__0_n_3\ : STD_LOGIC;
  signal \tmp_reg[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_reg[16]_i_2__0_n_1\ : STD_LOGIC;
  signal \tmp_reg[16]_i_2__0_n_2\ : STD_LOGIC;
  signal \tmp_reg[16]_i_2__0_n_3\ : STD_LOGIC;
  signal \tmp_reg[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_reg[20]_i_2__0_n_1\ : STD_LOGIC;
  signal \tmp_reg[20]_i_2__0_n_2\ : STD_LOGIC;
  signal \tmp_reg[20]_i_2__0_n_3\ : STD_LOGIC;
  signal \tmp_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_reg[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_reg[4]_i_2__0_n_1\ : STD_LOGIC;
  signal \tmp_reg[4]_i_2__0_n_2\ : STD_LOGIC;
  signal \tmp_reg[4]_i_2__0_n_3\ : STD_LOGIC;
  signal \tmp_reg[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_reg[8]_i_2__0_n_1\ : STD_LOGIC;
  signal \tmp_reg[8]_i_2__0_n_2\ : STD_LOGIC;
  signal \tmp_reg[8]_i_2__0_n_3\ : STD_LOGIC;
  signal \NLW_tmp_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \tmp_reg[12]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_reg[16]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_reg[20]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_reg[31]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_reg[4]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_reg[8]_i_2__0\ : label is 35;
begin
  Q(0) <= \^q\(0);
  s00_axi_aresetn_0 <= \^s00_axi_aresetn_0\;
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => \^s00_axi_aresetn_0\
    );
\gtOp_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rated0(15),
      I1 => rated0(14),
      O => \tmp_reg[15]_0\(3)
    );
\gtOp_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rated0(13),
      I1 => rated0(12),
      O => \tmp_reg[15]_0\(2)
    );
\gtOp_carry__0_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCC8"
    )
        port map (
      I0 => \ltOp_carry__0\(0),
      I1 => rated0(11),
      I2 => \ltOp_carry__0\(1),
      I3 => rated0(10),
      O => \tmp_reg[15]_0\(1)
    );
\gtOp_carry__0_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CE8C"
    )
        port map (
      I0 => rated0(8),
      I1 => rated0(9),
      I2 => \ltOp_carry__0\(1),
      I3 => \ltOp_carry__0\(0),
      O => \tmp_reg[15]_0\(0)
    );
\gtOp_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rated0(14),
      I1 => rated0(15),
      O => \tmp_reg[14]_0\(3)
    );
\gtOp_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rated0(12),
      I1 => rated0(13),
      O => \tmp_reg[14]_0\(2)
    );
\gtOp_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0452"
    )
        port map (
      I0 => rated0(11),
      I1 => \ltOp_carry__0\(0),
      I2 => \ltOp_carry__0\(1),
      I3 => rated0(10),
      O => \tmp_reg[14]_0\(1)
    );
\gtOp_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4118"
    )
        port map (
      I0 => rated0(9),
      I1 => \ltOp_carry__0\(1),
      I2 => \ltOp_carry__0\(0),
      I3 => rated0(8),
      O => \tmp_reg[14]_0\(0)
    );
\gtOp_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rated0(23),
      I1 => rated0(22),
      O => \tmp_reg[23]_0\(3)
    );
\gtOp_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rated0(21),
      I1 => rated0(20),
      O => \tmp_reg[23]_0\(2)
    );
\gtOp_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rated0(19),
      I1 => rated0(18),
      O => \tmp_reg[23]_0\(1)
    );
\gtOp_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rated0(17),
      I1 => rated0(16),
      O => \tmp_reg[23]_0\(0)
    );
\gtOp_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rated0(22),
      I1 => rated0(23),
      O => \tmp_reg[22]_0\(3)
    );
\gtOp_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rated0(20),
      I1 => rated0(21),
      O => \tmp_reg[22]_0\(2)
    );
\gtOp_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rated0(18),
      I1 => rated0(19),
      O => \tmp_reg[22]_0\(1)
    );
\gtOp_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rated0(16),
      I1 => rated0(17),
      O => \tmp_reg[22]_0\(0)
    );
\gtOp_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rated0(31),
      I1 => rated0(30),
      O => \tmp_reg[31]_0\(3)
    );
\gtOp_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rated0(29),
      I1 => rated0(28),
      O => \tmp_reg[31]_0\(2)
    );
\gtOp_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rated0(27),
      I1 => rated0(26),
      O => \tmp_reg[31]_0\(1)
    );
\gtOp_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rated0(25),
      I1 => rated0(24),
      O => \tmp_reg[31]_0\(0)
    );
\gtOp_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rated0(30),
      I1 => rated0(31),
      O => \tmp_reg[30]_0\(3)
    );
\gtOp_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rated0(28),
      I1 => rated0(29),
      O => \tmp_reg[30]_0\(2)
    );
\gtOp_carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rated0(26),
      I1 => rated0(27),
      O => \tmp_reg[30]_0\(1)
    );
\gtOp_carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rated0(24),
      I1 => rated0(25),
      O => \tmp_reg[30]_0\(0)
    );
\gtOp_carry_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB80"
    )
        port map (
      I0 => rated0(6),
      I1 => \ltOp_carry__0\(0),
      I2 => \ltOp_carry__0\(1),
      I3 => rated0(7),
      O => \tmp_reg[6]_1\(3)
    );
\gtOp_carry_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A08"
    )
        port map (
      I0 => rated0(5),
      I1 => \ltOp_carry__0\(1),
      I2 => \ltOp_carry__0\(0),
      I3 => rated0(4),
      O => \tmp_reg[6]_1\(2)
    );
\gtOp_carry_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F0A"
    )
        port map (
      I0 => rated0(2),
      I1 => \ltOp_carry__0\(0),
      I2 => \ltOp_carry__0\(1),
      I3 => rated0(3),
      O => \tmp_reg[6]_1\(1)
    );
\gtOp_carry_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rated0(1),
      I1 => \^q\(0),
      O => \tmp_reg[6]_1\(0)
    );
\gtOp_carry_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0462"
    )
        port map (
      I0 => rated0(6),
      I1 => \ltOp_carry__0\(0),
      I2 => \ltOp_carry__0\(1),
      I3 => rated0(7),
      O => \tmp_reg[6]_0\(3)
    );
\gtOp_carry_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2482"
    )
        port map (
      I0 => rated0(5),
      I1 => \ltOp_carry__0\(1),
      I2 => \ltOp_carry__0\(0),
      I3 => rated0(4),
      O => \tmp_reg[6]_0\(2)
    );
\gtOp_carry_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8403"
    )
        port map (
      I0 => \ltOp_carry__0\(0),
      I1 => \ltOp_carry__0\(1),
      I2 => rated0(2),
      I3 => rated0(3),
      O => \tmp_reg[6]_0\(1)
    );
\gtOp_carry_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => rated0(1),
      O => \tmp_reg[6]_0\(0)
    );
\ltOp_carry__0_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0111"
    )
        port map (
      I0 => \ltOp_carry__0\(1),
      I1 => rated0(11),
      I2 => \ltOp_carry__0\(0),
      I3 => rated0(10),
      O => \slv_reg3_reg[1]\(0)
    );
\ltOp_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rated0(16),
      I1 => rated0(17),
      O => \tmp_reg[16]_0\(3)
    );
\ltOp_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rated0(14),
      I1 => rated0(15),
      O => \tmp_reg[16]_0\(2)
    );
\ltOp_carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rated0(12),
      I1 => rated0(13),
      O => \tmp_reg[16]_0\(1)
    );
\ltOp_carry__0_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0452"
    )
        port map (
      I0 => rated0(11),
      I1 => \ltOp_carry__0\(0),
      I2 => \ltOp_carry__0\(1),
      I3 => rated0(10),
      O => \tmp_reg[16]_0\(0)
    );
\ltOp_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rated0(24),
      I1 => rated0(25),
      O => \tmp_reg[24]_0\(3)
    );
\ltOp_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rated0(22),
      I1 => rated0(23),
      O => \tmp_reg[24]_0\(2)
    );
\ltOp_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rated0(20),
      I1 => rated0(21),
      O => \tmp_reg[24]_0\(1)
    );
\ltOp_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rated0(18),
      I1 => rated0(19),
      O => \tmp_reg[24]_0\(0)
    );
\ltOp_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rated0(30),
      I1 => rated0(31),
      O => \tmp_reg[30]_1\(2)
    );
\ltOp_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rated0(28),
      I1 => rated0(29),
      O => \tmp_reg[30]_1\(1)
    );
\ltOp_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rated0(26),
      I1 => rated0(27),
      O => \tmp_reg[30]_1\(0)
    );
\ltOp_carry_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"004D"
    )
        port map (
      I0 => \ltOp_carry__0\(0),
      I1 => \ltOp_carry__0\(1),
      I2 => rated0(8),
      I3 => rated0(9),
      O => DI(3)
    );
\ltOp_carry_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0053"
    )
        port map (
      I0 => \ltOp_carry__0\(1),
      I1 => rated0(6),
      I2 => \ltOp_carry__0\(0),
      I3 => rated0(7),
      O => DI(2)
    );
\ltOp_carry_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"455D"
    )
        port map (
      I0 => rated0(5),
      I1 => \ltOp_carry__0\(0),
      I2 => \ltOp_carry__0\(1),
      I3 => rated0(4),
      O => DI(1)
    );
\ltOp_carry_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7050"
    )
        port map (
      I0 => rated0(3),
      I1 => rated0(2),
      I2 => \ltOp_carry__0\(1),
      I3 => \ltOp_carry__0\(0),
      O => DI(0)
    );
\ltOp_carry_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4118"
    )
        port map (
      I0 => rated0(9),
      I1 => \ltOp_carry__0\(1),
      I2 => \ltOp_carry__0\(0),
      I3 => rated0(8),
      O => S(3)
    );
\ltOp_carry_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0462"
    )
        port map (
      I0 => rated0(6),
      I1 => \ltOp_carry__0\(0),
      I2 => \ltOp_carry__0\(1),
      I3 => rated0(7),
      O => S(2)
    );
\ltOp_carry_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2482"
    )
        port map (
      I0 => rated0(5),
      I1 => \ltOp_carry__0\(1),
      I2 => \ltOp_carry__0\(0),
      I3 => rated0(4),
      O => S(1)
    );
\ltOp_carry_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8403"
    )
        port map (
      I0 => \ltOp_carry__0\(0),
      I1 => \ltOp_carry__0\(1),
      I2 => rated0(2),
      I3 => rated0(3),
      O => S(0)
    );
\processQ[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4445"
    )
        port map (
      I0 => \processQ_reg[0]\(0),
      I1 => sampReadyFlag_int(0),
      I2 => \processQ_reg[0]_0\(0),
      I3 => \processQ_reg[0]_1\(0),
      O => \slv_reg4_reg[0]\
    );
\tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(0),
      Q => \^q\(0),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(10),
      Q => rated0(10),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(11),
      Q => rated0(11),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(12),
      Q => rated0(12),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[12]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg[8]_i_2__0_n_0\,
      CO(3) => \tmp_reg[12]_i_2__0_n_0\,
      CO(2) => \tmp_reg[12]_i_2__0_n_1\,
      CO(1) => \tmp_reg[12]_i_2__0_n_2\,
      CO(0) => \tmp_reg[12]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(11 downto 8),
      S(3 downto 0) => rated0(12 downto 9)
    );
\tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(13),
      Q => rated0(13),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(14),
      Q => rated0(14),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(15),
      Q => rated0(15),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(16),
      Q => rated0(16),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[16]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg[12]_i_2__0_n_0\,
      CO(3) => \tmp_reg[16]_i_2__0_n_0\,
      CO(2) => \tmp_reg[16]_i_2__0_n_1\,
      CO(1) => \tmp_reg[16]_i_2__0_n_2\,
      CO(0) => \tmp_reg[16]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(15 downto 12),
      S(3 downto 0) => rated0(16 downto 13)
    );
\tmp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(17),
      Q => rated0(17),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(18),
      Q => rated0(18),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(19),
      Q => rated0(19),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(1),
      Q => rated0(1),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(20),
      Q => rated0(20),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[20]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg[16]_i_2__0_n_0\,
      CO(3) => \tmp_reg[20]_i_2__0_n_0\,
      CO(2) => \tmp_reg[20]_i_2__0_n_1\,
      CO(1) => \tmp_reg[20]_i_2__0_n_2\,
      CO(0) => \tmp_reg[20]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(19 downto 16),
      S(3 downto 0) => rated0(20 downto 17)
    );
\tmp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(21),
      Q => rated0(21),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(22),
      Q => rated0(22),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(23),
      Q => rated0(23),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(24),
      Q => rated0(24),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg[20]_i_2__0_n_0\,
      CO(3) => \tmp_reg[24]_i_2_n_0\,
      CO(2) => \tmp_reg[24]_i_2_n_1\,
      CO(1) => \tmp_reg[24]_i_2_n_2\,
      CO(0) => \tmp_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(23 downto 20),
      S(3 downto 0) => rated0(24 downto 21)
    );
\tmp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(25),
      Q => rated0(25),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(26),
      Q => rated0(26),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(27),
      Q => rated0(27),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(28),
      Q => rated0(28),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg[24]_i_2_n_0\,
      CO(3) => \tmp_reg[28]_i_2_n_0\,
      CO(2) => \tmp_reg[28]_i_2_n_1\,
      CO(1) => \tmp_reg[28]_i_2_n_2\,
      CO(0) => \tmp_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(27 downto 24),
      S(3 downto 0) => rated0(28 downto 25)
    );
\tmp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(29),
      Q => rated0(29),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(2),
      Q => rated0(2),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(30),
      Q => rated0(30),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(31),
      Q => rated0(31),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_tmp_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_reg[31]_i_3_n_2\,
      CO(0) => \tmp_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => plusOp(30 downto 28),
      S(3) => '0',
      S(2 downto 0) => rated0(31 downto 29)
    );
\tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(3),
      Q => rated0(3),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(4),
      Q => rated0(4),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[4]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_reg[4]_i_2__0_n_0\,
      CO(2) => \tmp_reg[4]_i_2__0_n_1\,
      CO(1) => \tmp_reg[4]_i_2__0_n_2\,
      CO(0) => \tmp_reg[4]_i_2__0_n_3\,
      CYINIT => \^q\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(3 downto 0),
      S(3 downto 0) => rated0(4 downto 1)
    );
\tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(5),
      Q => rated0(5),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(6),
      Q => rated0(6),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(7),
      Q => rated0(7),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(8),
      Q => rated0(8),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[8]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg[4]_i_2__0_n_0\,
      CO(3) => \tmp_reg[8]_i_2__0_n_0\,
      CO(2) => \tmp_reg[8]_i_2__0_n_1\,
      CO(1) => \tmp_reg[8]_i_2__0_n_2\,
      CO(0) => \tmp_reg[8]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(7 downto 4),
      S(3 downto 0) => rated0(8 downto 5)
    );
\tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(9),
      Q => rated0(9),
      R => \^s00_axi_aresetn_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_1_genericRegister is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg1_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    storing_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    storing_reg_0 : out STD_LOGIC;
    \triggeredCh10_inferred__0/i__carry__0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FSM_onehot_state_reg[4]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[4]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[4]_2\ : in STD_LOGIC;
    \q_reg[0]_0\ : in STD_LOGIC;
    an7606data_ext : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
end zyncoscope_oscope_0_1_genericRegister;

architecture STRUCTURE of zyncoscope_oscope_0_1_genericRegister is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
\FSM_onehot_state[21]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_onehot_state_reg[4]\,
      I1 => CO(0),
      I2 => \FSM_onehot_state_reg[4]_0\(0),
      O => storing_reg_0
    );
\FSM_onehot_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF400040004000"
    )
        port map (
      I0 => \FSM_onehot_state_reg[4]\,
      I1 => CO(0),
      I2 => \FSM_onehot_state_reg[4]_0\(0),
      I3 => \FSM_onehot_state_reg[4]_1\(2),
      I4 => \FSM_onehot_state_reg[4]_1\(0),
      I5 => \FSM_onehot_state_reg[4]_2\,
      O => storing_reg(0)
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \triggeredCh10_inferred__0/i__carry__0\(15),
      I1 => \^q\(15),
      I2 => \^q\(14),
      I3 => \triggeredCh10_inferred__0/i__carry__0\(14),
      O => \slv_reg1_reg[15]\(3)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \triggeredCh10_inferred__0/i__carry__0\(13),
      I1 => \^q\(13),
      I2 => \^q\(12),
      I3 => \triggeredCh10_inferred__0/i__carry__0\(12),
      O => \slv_reg1_reg[15]\(2)
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \triggeredCh10_inferred__0/i__carry__0\(11),
      I1 => \^q\(11),
      I2 => \^q\(10),
      I3 => \triggeredCh10_inferred__0/i__carry__0\(10),
      O => \slv_reg1_reg[15]\(1)
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \triggeredCh10_inferred__0/i__carry__0\(9),
      I1 => \^q\(9),
      I2 => \^q\(8),
      I3 => \triggeredCh10_inferred__0/i__carry__0\(8),
      O => \slv_reg1_reg[15]\(0)
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(15),
      I1 => \triggeredCh10_inferred__0/i__carry__0\(15),
      I2 => \^q\(14),
      I3 => \triggeredCh10_inferred__0/i__carry__0\(14),
      O => \q_reg[15]_0\(3)
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(13),
      I1 => \triggeredCh10_inferred__0/i__carry__0\(13),
      I2 => \^q\(12),
      I3 => \triggeredCh10_inferred__0/i__carry__0\(12),
      O => \q_reg[15]_0\(2)
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(11),
      I1 => \triggeredCh10_inferred__0/i__carry__0\(11),
      I2 => \^q\(10),
      I3 => \triggeredCh10_inferred__0/i__carry__0\(10),
      O => \q_reg[15]_0\(1)
    );
\i__carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \triggeredCh10_inferred__0/i__carry__0\(9),
      I2 => \^q\(8),
      I3 => \triggeredCh10_inferred__0/i__carry__0\(8),
      O => \q_reg[15]_0\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \triggeredCh10_inferred__0/i__carry__0\(7),
      I1 => \^q\(7),
      I2 => \^q\(6),
      I3 => \triggeredCh10_inferred__0/i__carry__0\(6),
      O => DI(3)
    );
\i__carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \triggeredCh10_inferred__0/i__carry__0\(5),
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => \triggeredCh10_inferred__0/i__carry__0\(4),
      O => DI(2)
    );
\i__carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \triggeredCh10_inferred__0/i__carry__0\(3),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \triggeredCh10_inferred__0/i__carry__0\(2),
      O => DI(1)
    );
\i__carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \triggeredCh10_inferred__0/i__carry__0\(1),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \triggeredCh10_inferred__0/i__carry__0\(0),
      O => DI(0)
    );
\i__carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(7),
      I1 => \triggeredCh10_inferred__0/i__carry__0\(7),
      I2 => \^q\(6),
      I3 => \triggeredCh10_inferred__0/i__carry__0\(6),
      O => S(3)
    );
\i__carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(5),
      I1 => \triggeredCh10_inferred__0/i__carry__0\(5),
      I2 => \^q\(4),
      I3 => \triggeredCh10_inferred__0/i__carry__0\(4),
      O => S(2)
    );
\i__carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \triggeredCh10_inferred__0/i__carry__0\(3),
      I2 => \^q\(2),
      I3 => \triggeredCh10_inferred__0/i__carry__0\(2),
      O => S(1)
    );
\i__carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(1),
      I1 => \triggeredCh10_inferred__0/i__carry__0\(1),
      I2 => \^q\(0),
      I3 => \triggeredCh10_inferred__0/i__carry__0\(0),
      O => S(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state_reg[4]_1\(1),
      D => an7606data_ext(0),
      Q => \^q\(0),
      R => \q_reg[0]_0\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state_reg[4]_1\(1),
      D => an7606data_ext(10),
      Q => \^q\(10),
      R => \q_reg[0]_0\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state_reg[4]_1\(1),
      D => an7606data_ext(11),
      Q => \^q\(11),
      R => \q_reg[0]_0\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state_reg[4]_1\(1),
      D => an7606data_ext(12),
      Q => \^q\(12),
      R => \q_reg[0]_0\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state_reg[4]_1\(1),
      D => an7606data_ext(13),
      Q => \^q\(13),
      R => \q_reg[0]_0\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state_reg[4]_1\(1),
      D => an7606data_ext(14),
      Q => \^q\(14),
      R => \q_reg[0]_0\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state_reg[4]_1\(1),
      D => an7606data_ext(15),
      Q => \^q\(15),
      R => \q_reg[0]_0\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state_reg[4]_1\(1),
      D => an7606data_ext(1),
      Q => \^q\(1),
      R => \q_reg[0]_0\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state_reg[4]_1\(1),
      D => an7606data_ext(2),
      Q => \^q\(2),
      R => \q_reg[0]_0\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state_reg[4]_1\(1),
      D => an7606data_ext(3),
      Q => \^q\(3),
      R => \q_reg[0]_0\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state_reg[4]_1\(1),
      D => an7606data_ext(4),
      Q => \^q\(4),
      R => \q_reg[0]_0\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state_reg[4]_1\(1),
      D => an7606data_ext(5),
      Q => \^q\(5),
      R => \q_reg[0]_0\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state_reg[4]_1\(1),
      D => an7606data_ext(6),
      Q => \^q\(6),
      R => \q_reg[0]_0\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state_reg[4]_1\(1),
      D => an7606data_ext(7),
      Q => \^q\(7),
      R => \q_reg[0]_0\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state_reg[4]_1\(1),
      D => an7606data_ext(8),
      Q => \^q\(8),
      R => \q_reg[0]_0\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state_reg[4]_1\(1),
      D => an7606data_ext(9),
      Q => \^q\(9),
      R => \q_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_1_genericRegister_2 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg1_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \triggeredCh10_carry__0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \q_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zyncoscope_oscope_0_1_genericRegister_2 : entity is "genericRegister";
end zyncoscope_oscope_0_1_genericRegister_2;

architecture STRUCTURE of zyncoscope_oscope_0_1_genericRegister_2 is
  signal \q_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_reg_n_0_[10]\ : STD_LOGIC;
  signal \q_reg_n_0_[11]\ : STD_LOGIC;
  signal \q_reg_n_0_[12]\ : STD_LOGIC;
  signal \q_reg_n_0_[13]\ : STD_LOGIC;
  signal \q_reg_n_0_[14]\ : STD_LOGIC;
  signal \q_reg_n_0_[15]\ : STD_LOGIC;
  signal \q_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_reg_n_0_[7]\ : STD_LOGIC;
  signal \q_reg_n_0_[8]\ : STD_LOGIC;
  signal \q_reg_n_0_[9]\ : STD_LOGIC;
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => D(0),
      Q => \q_reg_n_0_[0]\,
      R => \q_reg[0]_0\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => D(10),
      Q => \q_reg_n_0_[10]\,
      R => \q_reg[0]_0\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => D(11),
      Q => \q_reg_n_0_[11]\,
      R => \q_reg[0]_0\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => D(12),
      Q => \q_reg_n_0_[12]\,
      R => \q_reg[0]_0\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => D(13),
      Q => \q_reg_n_0_[13]\,
      R => \q_reg[0]_0\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => D(14),
      Q => \q_reg_n_0_[14]\,
      R => \q_reg[0]_0\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => D(15),
      Q => \q_reg_n_0_[15]\,
      R => \q_reg[0]_0\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => D(1),
      Q => \q_reg_n_0_[1]\,
      R => \q_reg[0]_0\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => D(2),
      Q => \q_reg_n_0_[2]\,
      R => \q_reg[0]_0\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => D(3),
      Q => \q_reg_n_0_[3]\,
      R => \q_reg[0]_0\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => D(4),
      Q => \q_reg_n_0_[4]\,
      R => \q_reg[0]_0\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => D(5),
      Q => \q_reg_n_0_[5]\,
      R => \q_reg[0]_0\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => D(6),
      Q => \q_reg_n_0_[6]\,
      R => \q_reg[0]_0\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => D(7),
      Q => \q_reg_n_0_[7]\,
      R => \q_reg[0]_0\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => D(8),
      Q => \q_reg_n_0_[8]\,
      R => \q_reg[0]_0\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => D(9),
      Q => \q_reg_n_0_[9]\,
      R => \q_reg[0]_0\
    );
\triggeredCh10_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \q_reg_n_0_[15]\,
      I1 => \triggeredCh10_carry__0\(15),
      I2 => \triggeredCh10_carry__0\(14),
      I3 => \q_reg_n_0_[14]\,
      O => \q_reg[15]_0\(3)
    );
\triggeredCh10_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \triggeredCh10_carry__0\(13),
      I1 => \q_reg_n_0_[13]\,
      I2 => \triggeredCh10_carry__0\(12),
      I3 => \q_reg_n_0_[12]\,
      O => \q_reg[15]_0\(2)
    );
\triggeredCh10_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \triggeredCh10_carry__0\(11),
      I1 => \q_reg_n_0_[11]\,
      I2 => \triggeredCh10_carry__0\(10),
      I3 => \q_reg_n_0_[10]\,
      O => \q_reg[15]_0\(1)
    );
\triggeredCh10_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \triggeredCh10_carry__0\(9),
      I1 => \q_reg_n_0_[9]\,
      I2 => \triggeredCh10_carry__0\(8),
      I3 => \q_reg_n_0_[8]\,
      O => \q_reg[15]_0\(0)
    );
\triggeredCh10_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \triggeredCh10_carry__0\(15),
      I1 => \q_reg_n_0_[15]\,
      I2 => \q_reg_n_0_[14]\,
      I3 => \triggeredCh10_carry__0\(14),
      O => \slv_reg1_reg[15]\(3)
    );
\triggeredCh10_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q_reg_n_0_[13]\,
      I1 => \triggeredCh10_carry__0\(13),
      I2 => \q_reg_n_0_[12]\,
      I3 => \triggeredCh10_carry__0\(12),
      O => \slv_reg1_reg[15]\(2)
    );
\triggeredCh10_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q_reg_n_0_[11]\,
      I1 => \triggeredCh10_carry__0\(11),
      I2 => \q_reg_n_0_[10]\,
      I3 => \triggeredCh10_carry__0\(10),
      O => \slv_reg1_reg[15]\(1)
    );
\triggeredCh10_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q_reg_n_0_[9]\,
      I1 => \triggeredCh10_carry__0\(9),
      I2 => \q_reg_n_0_[8]\,
      I3 => \triggeredCh10_carry__0\(8),
      O => \slv_reg1_reg[15]\(0)
    );
triggeredCh10_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \triggeredCh10_carry__0\(7),
      I1 => \q_reg_n_0_[7]\,
      I2 => \triggeredCh10_carry__0\(6),
      I3 => \q_reg_n_0_[6]\,
      O => DI(3)
    );
triggeredCh10_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \triggeredCh10_carry__0\(5),
      I1 => \q_reg_n_0_[5]\,
      I2 => \triggeredCh10_carry__0\(4),
      I3 => \q_reg_n_0_[4]\,
      O => DI(2)
    );
triggeredCh10_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \triggeredCh10_carry__0\(3),
      I1 => \q_reg_n_0_[3]\,
      I2 => \triggeredCh10_carry__0\(2),
      I3 => \q_reg_n_0_[2]\,
      O => DI(1)
    );
triggeredCh10_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \triggeredCh10_carry__0\(1),
      I1 => \q_reg_n_0_[1]\,
      I2 => \triggeredCh10_carry__0\(0),
      I3 => \q_reg_n_0_[0]\,
      O => DI(0)
    );
triggeredCh10_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q_reg_n_0_[7]\,
      I1 => \triggeredCh10_carry__0\(7),
      I2 => \q_reg_n_0_[6]\,
      I3 => \triggeredCh10_carry__0\(6),
      O => S(3)
    );
triggeredCh10_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q_reg_n_0_[5]\,
      I1 => \triggeredCh10_carry__0\(5),
      I2 => \q_reg_n_0_[4]\,
      I3 => \triggeredCh10_carry__0\(4),
      O => S(2)
    );
triggeredCh10_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q_reg_n_0_[3]\,
      I1 => \triggeredCh10_carry__0\(3),
      I2 => \q_reg_n_0_[2]\,
      I3 => \triggeredCh10_carry__0\(2),
      O => S(1)
    );
triggeredCh10_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q_reg_n_0_[1]\,
      I1 => \triggeredCh10_carry__0\(1),
      I2 => \q_reg_n_0_[0]\,
      I3 => \triggeredCh10_carry__0\(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_1_scopeFace is
  port (
    p_0_out : out STD_LOGIC;
    p_0_out_0 : out STD_LOGIC;
    p_0_out_1 : out STD_LOGIC;
    p_0_out_2 : out STD_LOGIC;
    p_0_out_3 : out STD_LOGIC;
    p_0_out_4 : out STD_LOGIC;
    p_0_out_5 : out STD_LOGIC;
    p_0_out_6 : out STD_LOGIC;
    p_0_out_7 : out STD_LOGIC;
    p_0_out_8 : out STD_LOGIC;
    p_0_out_9 : out STD_LOGIC;
    p_0_out_10 : out STD_LOGIC;
    p_0_out_11 : out STD_LOGIC;
    p_0_out_12 : out STD_LOGIC;
    p_0_out_13 : out STD_LOGIC;
    p_0_out_14 : out STD_LOGIC;
    p_0_out_15 : out STD_LOGIC;
    p_0_out_16 : out STD_LOGIC;
    p_0_out_17 : out STD_LOGIC;
    p_0_out_18 : out STD_LOGIC;
    p_0_out_19 : out STD_LOGIC;
    p_0_out_20 : out STD_LOGIC;
    p_0_out_21 : out STD_LOGIC;
    p_0_out_22 : out STD_LOGIC;
    p_0_out_23 : out STD_LOGIC;
    p_0_out_24 : out STD_LOGIC;
    p_0_out_25 : out STD_LOGIC;
    p_0_out_26 : out STD_LOGIC;
    p_0_out_27 : out STD_LOGIC;
    p_0_out_28 : out STD_LOGIC;
    p_0_out_29 : out STD_LOGIC;
    p_0_out_30 : out STD_LOGIC;
    p_0_out_31 : out STD_LOGIC;
    p_0_out_32 : out STD_LOGIC;
    p_0_out_33 : out STD_LOGIC;
    p_0_out_34 : out STD_LOGIC;
    p_0_out_35 : out STD_LOGIC;
    p_0_out_36 : out STD_LOGIC;
    p_0_out_37 : out STD_LOGIC;
    p_0_out_38 : out STD_LOGIC;
    p_0_out_39 : out STD_LOGIC;
    p_0_out_40 : out STD_LOGIC;
    p_0_out_41 : out STD_LOGIC;
    \p_0_out__0\ : out STD_LOGIC;
    \p_0_out__1\ : out STD_LOGIC;
    p_0_out_42 : out STD_LOGIC;
    p_0_out_43 : out STD_LOGIC;
    p_0_out_44 : out STD_LOGIC;
    p_0_out_45 : out STD_LOGIC;
    p_0_out_46 : out STD_LOGIC;
    p_0_out_47 : out STD_LOGIC;
    p_0_out_48 : out STD_LOGIC;
    p_0_out_49 : out STD_LOGIC;
    p_0_out_50 : out STD_LOGIC;
    p_0_out_51 : out STD_LOGIC;
    p_0_out_52 : out STD_LOGIC;
    p_0_out_53 : out STD_LOGIC;
    p_0_out_54 : out STD_LOGIC;
    p_0_out_55 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \green_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \blue_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \red[1]_i_301\ : in STD_LOGIC;
    pixelTrigVolt : in STD_LOGIC_VECTOR ( 1 downto 0 );
    P : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \red[1]_i_367\ : in STD_LOGIC;
    \red[1]_i_301_0\ : in STD_LOGIC;
    \ltOp_carry__0_i_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ltOp_carry__0_i_4__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red_reg[1]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK : in STD_LOGIC;
    \green_reg[3]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \blue_reg[1]_1\ : in STD_LOGIC;
    \blue_reg[0]_0\ : in STD_LOGIC
  );
end zyncoscope_oscope_0_1_scopeFace;

architecture STRUCTURE of zyncoscope_oscope_0_1_scopeFace is
  signal \^p_0_out_0\ : STD_LOGIC;
  signal \^p_0_out_12\ : STD_LOGIC;
  signal \^p_0_out_18\ : STD_LOGIC;
  signal \^p_0_out_24\ : STD_LOGIC;
  signal \^p_0_out_35\ : STD_LOGIC;
  signal \^p_0_out_7\ : STD_LOGIC;
  signal \^p_0_out_9\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \red[1]_i_365\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \red[1]_i_395\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \red[1]_i_406\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \red[1]_i_446\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \red[1]_i_475\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \red[1]_i_580\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \red[1]_i_728\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \red[1]_i_746\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \red[1]_i_849\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \red[1]_i_916\ : label is "soft_lutpair90";
begin
  p_0_out_0 <= \^p_0_out_0\;
  p_0_out_12 <= \^p_0_out_12\;
  p_0_out_18 <= \^p_0_out_18\;
  p_0_out_24 <= \^p_0_out_24\;
  p_0_out_35 <= \^p_0_out_35\;
  p_0_out_7 <= \^p_0_out_7\;
  p_0_out_9 <= \^p_0_out_9\;
\blue_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \blue_reg[0]_0\,
      Q => \blue_reg[1]_0\(0),
      R => \red_reg[1]_0\
    );
\blue_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \blue_reg[1]_1\,
      Q => \blue_reg[1]_0\(1),
      R => \red_reg[1]_0\
    );
\green_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \green_reg[3]_1\(0),
      Q => \green_reg[3]_0\(0),
      R => '0'
    );
\green_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \green_reg[3]_1\(1),
      Q => \green_reg[3]_0\(1),
      R => '0'
    );
\green_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \green_reg[3]_1\(2),
      Q => \green_reg[3]_0\(2),
      R => '0'
    );
\ltOp_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => \ltOp_carry__0_i_4\(0),
      I1 => \ltOp_carry__0_i_4\(1),
      I2 => \ltOp_carry__0_i_4\(2),
      I3 => \ltOp_carry__0_i_4\(3),
      O => \p_0_out__0\
    );
\ltOp_carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => \ltOp_carry__0_i_4__0\(0),
      I1 => \ltOp_carry__0_i_4__0\(1),
      I2 => \ltOp_carry__0_i_4__0\(2),
      I3 => \ltOp_carry__0_i_4__0\(3),
      O => \p_0_out__1\
    );
\red[1]_i_319\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040400"
    )
        port map (
      I0 => P(8),
      I1 => P(7),
      I2 => P(6),
      I3 => P(3),
      I4 => P(4),
      I5 => P(5),
      O => \^p_0_out_35\
    );
\red[1]_i_320\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02AA"
    )
        port map (
      I0 => P(3),
      I1 => P(0),
      I2 => P(1),
      I3 => P(2),
      O => p_0_out_27
    );
\red[1]_i_322\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000220"
    )
        port map (
      I0 => P(7),
      I1 => P(5),
      I2 => P(4),
      I3 => P(3),
      I4 => P(6),
      O => p_0_out_37
    );
\red[1]_i_332\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002008"
    )
        port map (
      I0 => P(7),
      I1 => P(5),
      I2 => P(4),
      I3 => P(3),
      I4 => P(6),
      O => \^p_0_out_7\
    );
\red[1]_i_333\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => P(3),
      I1 => P(0),
      I2 => P(1),
      I3 => P(2),
      O => p_0_out_10
    );
\red[1]_i_363\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => P(2),
      I1 => P(1),
      I2 => P(0),
      O => p_0_out_13
    );
\red[1]_i_364\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA5666AAAA"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => P(2),
      I2 => P(1),
      I3 => P(0),
      I4 => \^p_0_out_35\,
      I5 => P(3),
      O => p_0_out_44
    );
\red[1]_i_365\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => P(6),
      I1 => P(4),
      I2 => P(5),
      I3 => P(7),
      I4 => P(3),
      O => p_0_out_36
    );
\red[1]_i_375\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000404000000"
    )
        port map (
      I0 => P(8),
      I1 => P(7),
      I2 => P(6),
      I3 => P(3),
      I4 => P(4),
      I5 => P(5),
      O => p_0_out_31
    );
\red[1]_i_376\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9995AAAAAAAAAAAA"
    )
        port map (
      I0 => \red[1]_i_301\,
      I1 => P(2),
      I2 => P(1),
      I3 => P(0),
      I4 => \^p_0_out_7\,
      I5 => P(3),
      O => p_0_out_28
    );
\red[1]_i_395\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => P(2),
      I1 => P(3),
      I2 => P(1),
      I3 => P(0),
      O => p_0_out_45
    );
\red[1]_i_404\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \red[1]_i_301_0\,
      I1 => P(9),
      I2 => \^p_0_out_35\,
      O => p_0_out_40
    );
\red[1]_i_405\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => P(2),
      I1 => P(3),
      O => p_0_out_38
    );
\red[1]_i_406\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => P(3),
      I1 => P(2),
      I2 => P(1),
      I3 => P(0),
      O => p_0_out_51
    );
\red[1]_i_435\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => P(3),
      I1 => P(1),
      I2 => P(2),
      I3 => P(0),
      O => p_0_out_5
    );
\red[1]_i_444\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9000"
    )
        port map (
      I0 => \red[1]_i_301_0\,
      I1 => P(9),
      I2 => \red[1]_i_301\,
      I3 => \^p_0_out_7\,
      O => p_0_out_41
    );
\red[1]_i_445\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => P(2),
      I1 => P(1),
      I2 => P(0),
      O => \^p_0_out_24\
    );
\red[1]_i_446\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => P(3),
      I1 => P(0),
      I2 => P(1),
      I3 => P(2),
      O => p_0_out_21
    );
\red[1]_i_475\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => P(0),
      I1 => P(1),
      I2 => P(2),
      I3 => P(3),
      O => p_0_out_22
    );
\red[1]_i_484\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => P(1),
      I1 => P(0),
      I2 => P(3),
      I3 => P(2),
      O => p_0_out_46
    );
\red[1]_i_546\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => P(5),
      I1 => P(4),
      I2 => P(6),
      I3 => P(2),
      I4 => P(3),
      I5 => P(1),
      O => p_0_out_54
    );
\red[1]_i_556\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => P(2),
      I1 => P(3),
      I2 => P(1),
      O => p_0_out_53
    );
\red[1]_i_571\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^p_0_out_18\,
      I1 => P(1),
      I2 => P(0),
      I3 => P(3),
      I4 => P(2),
      I5 => pixelTrigVolt(0),
      O => p_0_out_17
    );
\red[1]_i_580\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => P(6),
      I1 => P(4),
      I2 => P(5),
      I3 => P(7),
      I4 => P(3),
      O => p_0_out_32
    );
\red[1]_i_685\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => P(3),
      I1 => P(2),
      O => p_0_out_39
    );
\red[1]_i_687\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => P(5),
      I1 => P(4),
      I2 => P(3),
      O => \^p_0_out_12\
    );
\red[1]_i_688\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => P(5),
      I1 => P(4),
      I2 => P(3),
      O => \^p_0_out_9\
    );
\red[1]_i_713\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA5556AAAA"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => P(2),
      I2 => P(1),
      I3 => P(0),
      I4 => \^p_0_out_35\,
      I5 => P(3),
      O => p_0_out_49
    );
\red[1]_i_723\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555AAAAAAAAAAAA"
    )
        port map (
      I0 => \red[1]_i_301\,
      I1 => P(0),
      I2 => P(2),
      I3 => P(1),
      I4 => \^p_0_out_7\,
      I5 => P(3),
      O => p_0_out_6
    );
\red[1]_i_724\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => P(6),
      I1 => P(3),
      I2 => P(4),
      I3 => P(5),
      O => \^p_0_out_18\
    );
\red[1]_i_725\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555A9995555"
    )
        port map (
      I0 => \red[1]_i_367\,
      I1 => P(2),
      I2 => P(1),
      I3 => P(0),
      I4 => \^p_0_out_12\,
      I5 => P(3),
      O => p_0_out_11
    );
\red[1]_i_726\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0140"
    )
        port map (
      I0 => P(6),
      I1 => P(3),
      I2 => P(4),
      I3 => P(5),
      O => \^p_0_out_0\
    );
\red[1]_i_727\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9995AAAAAAAAAAAA"
    )
        port map (
      I0 => \red[1]_i_367\,
      I1 => P(2),
      I2 => P(1),
      I3 => P(0),
      I4 => \^p_0_out_9\,
      I5 => P(3),
      O => p_0_out_29
    );
\red[1]_i_728\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => P(2),
      I1 => P(1),
      I2 => P(0),
      O => p_0_out_52
    );
\red[1]_i_745\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5565656555555555"
    )
        port map (
      I0 => pixelTrigVolt(0),
      I1 => P(2),
      I2 => P(3),
      I3 => P(1),
      I4 => P(0),
      I5 => \^p_0_out_0\,
      O => p_0_out_15
    );
\red[1]_i_746\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => P(4),
      I1 => P(5),
      I2 => P(3),
      O => p_0_out_34
    );
\red[1]_i_747\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(0),
      I1 => P(1),
      O => p_0_out_47
    );
\red[1]_i_749\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AAAAAA6AAAAAAA"
    )
        port map (
      I0 => P(5),
      I1 => P(0),
      I2 => P(1),
      I3 => P(3),
      I4 => P(4),
      I5 => P(2),
      O => p_0_out_14
    );
\red[1]_i_752\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA95555AA555555"
    )
        port map (
      I0 => P(5),
      I1 => P(0),
      I2 => P(1),
      I3 => P(3),
      I4 => P(4),
      I5 => P(2),
      O => p_0_out_26
    );
\red[1]_i_761\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => P(3),
      I1 => P(2),
      I2 => P(1),
      O => p_0_out_1
    );
\red[1]_i_770\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => P(3),
      I1 => P(2),
      I2 => P(1),
      O => p_0_out_19
    );
\red[1]_i_779\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004040400"
    )
        port map (
      I0 => P(5),
      I1 => P(4),
      I2 => P(6),
      I3 => P(1),
      I4 => P(2),
      I5 => P(3),
      O => p_0_out_48
    );
\red[1]_i_788\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9A9A9AAAAAAAAA"
    )
        port map (
      I0 => \red[1]_i_301\,
      I1 => pixelTrigVolt(0),
      I2 => \^p_0_out_0\,
      I3 => P(1),
      I4 => P(2),
      I5 => P(3),
      O => p_0_out
    );
\red[1]_i_814\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => P(1),
      I1 => P(3),
      I2 => P(2),
      O => p_0_out_55
    );
\red[1]_i_848\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A9A9A5A9A5A9A5"
    )
        port map (
      I0 => P(6),
      I1 => P(4),
      I2 => P(5),
      I3 => P(3),
      I4 => P(1),
      I5 => P(2),
      O => p_0_out_3
    );
\red[1]_i_849\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99959595"
    )
        port map (
      I0 => P(5),
      I1 => P(4),
      I2 => P(3),
      I3 => P(1),
      I4 => P(2),
      O => p_0_out_4
    );
\red[1]_i_851\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555A556A55AA55AA"
    )
        port map (
      I0 => P(6),
      I1 => P(1),
      I2 => P(4),
      I3 => P(5),
      I4 => P(2),
      I5 => P(3),
      O => p_0_out_33
    );
\red[1]_i_865\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A595959595959595"
    )
        port map (
      I0 => P(5),
      I1 => P(3),
      I2 => P(4),
      I3 => P(2),
      I4 => P(0),
      I5 => P(1),
      O => p_0_out_16
    );
\red[1]_i_866\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA6A5AAAAA5A5"
    )
        port map (
      I0 => P(7),
      I1 => \^p_0_out_24\,
      I2 => P(5),
      I3 => P(4),
      I4 => P(6),
      I5 => P(3),
      O => p_0_out_23
    );
\red[1]_i_867\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5556AAAAAAAAAAAA"
    )
        port map (
      I0 => P(5),
      I1 => P(0),
      I2 => P(1),
      I3 => P(2),
      I4 => P(4),
      I5 => P(3),
      O => p_0_out_30
    );
\red[1]_i_914\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA5AA65"
    )
        port map (
      I0 => P(6),
      I1 => \^p_0_out_24\,
      I2 => P(4),
      I3 => P(5),
      I4 => P(3),
      O => p_0_out_25
    );
\red[1]_i_915\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555AAAAAAAAAAAA"
    )
        port map (
      I0 => \red[1]_i_367\,
      I1 => P(0),
      I2 => P(2),
      I3 => P(1),
      I4 => \^p_0_out_9\,
      I5 => P(3),
      O => p_0_out_8
    );
\red[1]_i_916\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => P(0),
      I1 => P(2),
      I2 => P(1),
      O => p_0_out_42
    );
\red[1]_i_917\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA55AAAAA955"
    )
        port map (
      I0 => P(6),
      I1 => P(1),
      I2 => P(2),
      I3 => P(4),
      I4 => P(5),
      I5 => P(3),
      O => p_0_out_20
    );
\red[1]_i_918\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => P(1),
      I1 => P(2),
      O => p_0_out_50
    );
\red[1]_i_919\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55556AAA5555AAAA"
    )
        port map (
      I0 => P(6),
      I1 => P(1),
      I2 => P(2),
      I3 => P(4),
      I4 => P(5),
      I5 => P(3),
      O => p_0_out_2
    );
\red[1]_i_920\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(1),
      I1 => P(2),
      O => p_0_out_43
    );
\red_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => \red_reg[1]_0\
    );
\red_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => \red_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_1_serdes_10_to_1 is
  port (
    iob_data_out : out STD_LOGIC;
    pix_clkx5 : in STD_LOGIC;
    pix_clk : in STD_LOGIC;
    datain : in STD_LOGIC_VECTOR ( 9 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end zyncoscope_oscope_0_1_serdes_10_to_1;

architecture STRUCTURE of zyncoscope_oscope_0_1_serdes_10_to_1 is
  signal slave_shift_out1 : STD_LOGIC;
  signal slave_shift_out2 : STD_LOGIC;
  signal NLW_oserdes_m_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TQ_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of oserdes_m : label is "PRIMITIVE";
  attribute BOX_TYPE of oserdes_s : label is "PRIMITIVE";
begin
oserdes_m: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => datain(0),
      D2 => datain(1),
      D3 => datain(2),
      D4 => datain(3),
      D5 => datain(4),
      D6 => datain(5),
      D7 => datain(6),
      D8 => datain(7),
      OCE => '1',
      OFB => NLW_oserdes_m_OFB_UNCONNECTED,
      OQ => iob_data_out,
      RST => AR(0),
      SHIFTIN1 => slave_shift_out1,
      SHIFTIN2 => slave_shift_out2,
      SHIFTOUT1 => NLW_oserdes_m_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_oserdes_m_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_m_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_m_TFB_UNCONNECTED,
      TQ => NLW_oserdes_m_TQ_UNCONNECTED
    );
oserdes_s: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => '0',
      D2 => '0',
      D3 => datain(8),
      D4 => datain(9),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => NLW_oserdes_s_OFB_UNCONNECTED,
      OQ => NLW_oserdes_s_OQ_UNCONNECTED,
      RST => AR(0),
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => slave_shift_out1,
      SHIFTOUT2 => slave_shift_out2,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_s_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_s_TFB_UNCONNECTED,
      TQ => NLW_oserdes_s_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_1_serdes_10_to_1_10 is
  port (
    iob_data_out : out STD_LOGIC;
    pix_clkx5 : in STD_LOGIC;
    pix_clk : in STD_LOGIC;
    datain : in STD_LOGIC_VECTOR ( 9 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zyncoscope_oscope_0_1_serdes_10_to_1_10 : entity is "serdes_10_to_1";
end zyncoscope_oscope_0_1_serdes_10_to_1_10;

architecture STRUCTURE of zyncoscope_oscope_0_1_serdes_10_to_1_10 is
  signal slave_shift_out1 : STD_LOGIC;
  signal slave_shift_out2 : STD_LOGIC;
  signal NLW_oserdes_m_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TQ_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of oserdes_m : label is "PRIMITIVE";
  attribute BOX_TYPE of oserdes_s : label is "PRIMITIVE";
begin
oserdes_m: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => datain(0),
      D2 => datain(1),
      D3 => datain(2),
      D4 => datain(3),
      D5 => datain(4),
      D6 => datain(5),
      D7 => datain(6),
      D8 => datain(7),
      OCE => '1',
      OFB => NLW_oserdes_m_OFB_UNCONNECTED,
      OQ => iob_data_out,
      RST => AR(0),
      SHIFTIN1 => slave_shift_out1,
      SHIFTIN2 => slave_shift_out2,
      SHIFTOUT1 => NLW_oserdes_m_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_oserdes_m_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_m_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_m_TFB_UNCONNECTED,
      TQ => NLW_oserdes_m_TQ_UNCONNECTED
    );
oserdes_s: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => '0',
      D2 => '0',
      D3 => datain(8),
      D4 => datain(9),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => NLW_oserdes_s_OFB_UNCONNECTED,
      OQ => NLW_oserdes_s_OQ_UNCONNECTED,
      RST => AR(0),
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => slave_shift_out1,
      SHIFTOUT2 => slave_shift_out2,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_s_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_s_TFB_UNCONNECTED,
      TQ => NLW_oserdes_s_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_1_serdes_10_to_1_8 is
  port (
    iob_data_out : out STD_LOGIC;
    pix_clkx5 : in STD_LOGIC;
    pix_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zyncoscope_oscope_0_1_serdes_10_to_1_8 : entity is "serdes_10_to_1";
end zyncoscope_oscope_0_1_serdes_10_to_1_8;

architecture STRUCTURE of zyncoscope_oscope_0_1_serdes_10_to_1_8 is
  signal slave_shift_out1 : STD_LOGIC;
  signal slave_shift_out2 : STD_LOGIC;
  signal NLW_oserdes_m_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TQ_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of oserdes_m : label is "PRIMITIVE";
  attribute BOX_TYPE of oserdes_s : label is "PRIMITIVE";
begin
oserdes_m: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => '0',
      D2 => '0',
      D3 => '0',
      D4 => '0',
      D5 => '0',
      D6 => '1',
      D7 => '1',
      D8 => '1',
      OCE => '1',
      OFB => NLW_oserdes_m_OFB_UNCONNECTED,
      OQ => iob_data_out,
      RST => AR(0),
      SHIFTIN1 => slave_shift_out1,
      SHIFTIN2 => slave_shift_out2,
      SHIFTOUT1 => NLW_oserdes_m_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_oserdes_m_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_m_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_m_TFB_UNCONNECTED,
      TQ => NLW_oserdes_m_TQ_UNCONNECTED
    );
oserdes_s: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => '0',
      D2 => '0',
      D3 => '1',
      D4 => '1',
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => NLW_oserdes_s_OFB_UNCONNECTED,
      OQ => NLW_oserdes_s_OQ_UNCONNECTED,
      RST => AR(0),
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => slave_shift_out1,
      SHIFTOUT2 => slave_shift_out2,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_s_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_s_TFB_UNCONNECTED,
      TQ => NLW_oserdes_s_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_1_serdes_10_to_1_9 is
  port (
    iob_data_out : out STD_LOGIC;
    pix_clkx5 : in STD_LOGIC;
    pix_clk : in STD_LOGIC;
    datain : in STD_LOGIC_VECTOR ( 9 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zyncoscope_oscope_0_1_serdes_10_to_1_9 : entity is "serdes_10_to_1";
end zyncoscope_oscope_0_1_serdes_10_to_1_9;

architecture STRUCTURE of zyncoscope_oscope_0_1_serdes_10_to_1_9 is
  signal slave_shift_out1 : STD_LOGIC;
  signal slave_shift_out2 : STD_LOGIC;
  signal NLW_oserdes_m_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TQ_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of oserdes_m : label is "PRIMITIVE";
  attribute BOX_TYPE of oserdes_s : label is "PRIMITIVE";
begin
oserdes_m: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => datain(0),
      D2 => datain(1),
      D3 => datain(2),
      D4 => datain(3),
      D5 => datain(4),
      D6 => datain(5),
      D7 => datain(6),
      D8 => datain(7),
      OCE => '1',
      OFB => NLW_oserdes_m_OFB_UNCONNECTED,
      OQ => iob_data_out,
      RST => AR(0),
      SHIFTIN1 => slave_shift_out1,
      SHIFTIN2 => slave_shift_out2,
      SHIFTOUT1 => NLW_oserdes_m_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_oserdes_m_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_m_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_m_TFB_UNCONNECTED,
      TQ => NLW_oserdes_m_TQ_UNCONNECTED
    );
oserdes_s: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => '0',
      D2 => '0',
      D3 => datain(8),
      D4 => datain(9),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => NLW_oserdes_s_OFB_UNCONNECTED,
      OQ => NLW_oserdes_s_OQ_UNCONNECTED,
      RST => AR(0),
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => slave_shift_out1,
      SHIFTOUT2 => slave_shift_out2,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_s_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_s_TFB_UNCONNECTED,
      TQ => NLW_oserdes_s_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_1_srldelay is
  port (
    data_o : out STD_LOGIC_VECTOR ( 37 downto 0 );
    pix_clk : in STD_LOGIC;
    data_i : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end zyncoscope_oscope_0_1_srldelay;

architecture STRUCTURE of zyncoscope_oscope_0_1_srldelay is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \srl[0].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \srl[0].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name : string;
  attribute srl_name of \srl[0].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[0].srl16_i ";
  attribute BOX_TYPE of \srl[10].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[10].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[10].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[10].srl16_i ";
  attribute BOX_TYPE of \srl[11].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[11].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[11].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[11].srl16_i ";
  attribute BOX_TYPE of \srl[14].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[14].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[14].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[14].srl16_i ";
  attribute BOX_TYPE of \srl[15].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[15].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[15].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[15].srl16_i ";
  attribute BOX_TYPE of \srl[16].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[16].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[16].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[16].srl16_i ";
  attribute BOX_TYPE of \srl[17].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[17].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[17].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[17].srl16_i ";
  attribute BOX_TYPE of \srl[18].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[18].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[18].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[18].srl16_i ";
  attribute BOX_TYPE of \srl[19].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[19].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[19].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[19].srl16_i ";
  attribute BOX_TYPE of \srl[1].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[1].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[1].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[1].srl16_i ";
  attribute BOX_TYPE of \srl[20].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[20].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[20].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[20].srl16_i ";
  attribute BOX_TYPE of \srl[21].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[21].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[21].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[21].srl16_i ";
  attribute BOX_TYPE of \srl[22].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[22].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[22].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[22].srl16_i ";
  attribute BOX_TYPE of \srl[23].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[23].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[23].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[23].srl16_i ";
  attribute BOX_TYPE of \srl[24].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[24].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[24].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[24].srl16_i ";
  attribute BOX_TYPE of \srl[25].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[25].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[25].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[25].srl16_i ";
  attribute BOX_TYPE of \srl[26].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[26].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[26].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[26].srl16_i ";
  attribute BOX_TYPE of \srl[27].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[27].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[27].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[27].srl16_i ";
  attribute BOX_TYPE of \srl[28].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[28].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[28].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[28].srl16_i ";
  attribute BOX_TYPE of \srl[29].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[29].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[29].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[29].srl16_i ";
  attribute BOX_TYPE of \srl[2].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[2].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[2].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[2].srl16_i ";
  attribute BOX_TYPE of \srl[30].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[30].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[30].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[30].srl16_i ";
  attribute BOX_TYPE of \srl[31].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[31].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[31].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[31].srl16_i ";
  attribute BOX_TYPE of \srl[32].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[32].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[32].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[32].srl16_i ";
  attribute BOX_TYPE of \srl[33].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[33].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[33].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[33].srl16_i ";
  attribute BOX_TYPE of \srl[34].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[34].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[34].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[34].srl16_i ";
  attribute BOX_TYPE of \srl[35].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[35].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[35].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[35].srl16_i ";
  attribute BOX_TYPE of \srl[36].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[36].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[36].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[36].srl16_i ";
  attribute BOX_TYPE of \srl[37].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[37].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[37].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[37].srl16_i ";
  attribute BOX_TYPE of \srl[38].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[38].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[38].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[38].srl16_i ";
  attribute BOX_TYPE of \srl[39].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[39].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[39].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[39].srl16_i ";
  attribute BOX_TYPE of \srl[3].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[3].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[3].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[3].srl16_i ";
  attribute BOX_TYPE of \srl[4].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[4].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[4].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[4].srl16_i ";
  attribute BOX_TYPE of \srl[5].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[5].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[5].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[5].srl16_i ";
  attribute BOX_TYPE of \srl[6].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[6].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[6].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[6].srl16_i ";
  attribute BOX_TYPE of \srl[7].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[7].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[7].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[7].srl16_i ";
  attribute BOX_TYPE of \srl[8].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[8].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[8].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[8].srl16_i ";
  attribute BOX_TYPE of \srl[9].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[9].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[9].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[9].srl16_i ";
begin
\srl[0].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(0)
    );
\srl[10].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(10)
    );
\srl[11].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(11)
    );
\srl[14].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(12)
    );
\srl[15].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(13)
    );
\srl[16].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(4),
      Q => data_o(14)
    );
\srl[17].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(3),
      Q => data_o(15)
    );
\srl[18].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(3),
      Q => data_o(16)
    );
\srl[19].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(4),
      Q => data_o(17)
    );
\srl[1].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(0),
      Q => data_o(1)
    );
\srl[20].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(4),
      Q => data_o(18)
    );
\srl[21].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(3),
      Q => data_o(19)
    );
\srl[22].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(3),
      Q => data_o(20)
    );
\srl[23].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(4),
      Q => data_o(21)
    );
\srl[24].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(5),
      Q => data_o(22)
    );
\srl[25].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(6),
      Q => data_o(23)
    );
\srl[26].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(6),
      Q => data_o(24)
    );
\srl[27].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(7),
      Q => data_o(25)
    );
\srl[28].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(5),
      Q => data_o(26)
    );
\srl[29].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(6),
      Q => data_o(27)
    );
\srl[2].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(1),
      Q => data_o(2)
    );
\srl[30].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(6),
      Q => data_o(28)
    );
\srl[31].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(7),
      Q => data_o(29)
    );
\srl[32].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(9),
      Q => data_o(30)
    );
\srl[33].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(8),
      Q => data_o(31)
    );
\srl[34].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(8),
      Q => data_o(32)
    );
\srl[35].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(9),
      Q => data_o(33)
    );
\srl[36].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(9),
      Q => data_o(34)
    );
\srl[37].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(8),
      Q => data_o(35)
    );
\srl[38].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(8),
      Q => data_o(36)
    );
\srl[39].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(9),
      Q => data_o(37)
    );
\srl[3].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(2),
      Q => data_o(3)
    );
\srl[4].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(4)
    );
\srl[5].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(5)
    );
\srl[6].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(6)
    );
\srl[7].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(7)
    );
\srl[8].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(8)
    );
\srl[9].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_1_two2pix is
  port (
    pixelTrigVolt : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_out : out STD_LOGIC;
    p_0_out_0 : out STD_LOGIC;
    p_0_out_1 : out STD_LOGIC;
    p_0_out_2 : out STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end zyncoscope_oscope_0_1_two2pix;

architecture STRUCTURE of zyncoscope_oscope_0_1_two2pix is
  signal \^p_0_out\ : STD_LOGIC;
begin
  p_0_out <= \^p_0_out\;
\red[1]_i_318\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEA0000"
    )
        port map (
      I0 => P(2),
      I1 => P(1),
      I2 => P(0),
      I3 => P(3),
      I4 => P(4),
      I5 => P(5),
      O => \^p_0_out\
    );
\red[1]_i_321\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015FFFFFFEA0000"
    )
        port map (
      I0 => P(2),
      I1 => P(1),
      I2 => P(0),
      I3 => P(3),
      I4 => P(4),
      I5 => P(5),
      O => p_0_out_0
    );
\red[1]_i_323\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p_0_out\,
      I1 => P(6),
      O => pixelTrigVolt(2)
    );
\red[1]_i_334\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^p_0_out\,
      I1 => P(6),
      I2 => P(7),
      O => pixelTrigVolt(3)
    );
\red[1]_i_547\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0015FFEA"
    )
        port map (
      I0 => P(3),
      I1 => P(0),
      I2 => P(1),
      I3 => P(2),
      I4 => P(4),
      O => pixelTrigVolt(1)
    );
\red[1]_i_686\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15EA"
    )
        port map (
      I0 => P(2),
      I1 => P(1),
      I2 => P(0),
      I3 => P(3),
      O => p_0_out_1
    );
\red[1]_i_748\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(0),
      I1 => P(1),
      O => pixelTrigVolt(0)
    );
\red[1]_i_921\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => P(0),
      I1 => P(1),
      I2 => P(2),
      O => p_0_out_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_1_videoSignalGenerator is
  port (
    vde : out STD_LOGIC;
    hsync : out STD_LOGIC;
    vsync : out STD_LOGIC;
    v_activeArea : out STD_LOGIC;
    h_activeArea : out STD_LOGIC;
    s00_axi_aresetn_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    addrb : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \v_cnt_reg[7]_0\ : out STD_LOGIC;
    \h_cnt_reg[10]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \h_cnt_reg[0]_0\ : out STD_LOGIC;
    \red[1]_i_2_0\ : out STD_LOGIC;
    \p_0_out__0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_0_out__0_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_0_out__0_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pixelVert_reg[10]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_0_out__0_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_0_out__1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pixelVert_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_0_out__1_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_0_out__1_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pixelVert_reg[10]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_0_out__1_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pixelVert_reg[10]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_0_out__1_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pixelVert_reg[10]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \red[1]_i_2_1\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \h_cnt_reg[5]_0\ : out STD_LOGIC;
    \v_cnt_reg[10]_0\ : out STD_LOGIC;
    v_activeArea06_out : out STD_LOGIC;
    \v_cnt_reg[7]_1\ : out STD_LOGIC;
    \v_cnt_reg[4]_0\ : out STD_LOGIC;
    \pixelVert_reg[0]_0\ : in STD_LOGIC;
    de0 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    hs_reg_0 : in STD_LOGIC;
    vs_reg_0 : in STD_LOGIC;
    v_activeArea_reg_0 : in STD_LOGIC;
    h_activeArea_reg_0 : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    \red_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    P : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \red_reg[1]_i_300_0\ : in STD_LOGIC;
    \red_reg[1]_i_137_0\ : in STD_LOGIC;
    pixelTrigVolt : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red_reg[1]_i_92_0\ : in STD_LOGIC;
    \red_reg[1]_i_87_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC;
    \red_reg[1]_i_181_0\ : in STD_LOGIC;
    \red_reg[1]_i_44_0\ : in STD_LOGIC;
    \red_reg[1]_i_180_0\ : in STD_LOGIC;
    \red_reg[1]_i_180_1\ : in STD_LOGIC;
    \red[1]_i_349_0\ : in STD_LOGIC;
    \red_reg[1]_i_92_1\ : in STD_LOGIC;
    \red[1]_i_147_0\ : in STD_LOGIC;
    \red_reg[1]_i_58_0\ : in STD_LOGIC;
    \red_reg[1]_i_43_0\ : in STD_LOGIC;
    \gtOp_carry__0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \ltOp_carry__0\ : in STD_LOGIC;
    ltOp_carry : in STD_LOGIC;
    \gtOp_carry__0_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \ltOp_carry__0_0\ : in STD_LOGIC;
    ltOp_carry_0 : in STD_LOGIC;
    \blue_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \blue_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \red_reg[1]_i_125_0\ : in STD_LOGIC;
    \red_reg[1]_i_422_0\ : in STD_LOGIC;
    \red_reg[1]_i_452_0\ : in STD_LOGIC;
    \red_reg[1]_i_305_0\ : in STD_LOGIC;
    \red_reg[1]_i_238_0\ : in STD_LOGIC;
    \red_reg[1]_i_49_0\ : in STD_LOGIC;
    \red_reg[1]_i_169_0\ : in STD_LOGIC;
    \red_reg[1]_i_422_1\ : in STD_LOGIC;
    \red_reg[1]_i_422_2\ : in STD_LOGIC;
    \red_reg[1]_i_180_2\ : in STD_LOGIC;
    \red_reg[1]_i_457_0\ : in STD_LOGIC;
    \red_reg[1]_i_233_0\ : in STD_LOGIC;
    \red_reg[1]_i_233_1\ : in STD_LOGIC;
    \red_reg[1]_i_141_0\ : in STD_LOGIC;
    \red_reg[1]_i_350_0\ : in STD_LOGIC;
    \red_reg[1]_i_350_1\ : in STD_LOGIC;
    \red_reg[1]_i_300_1\ : in STD_LOGIC;
    \red_reg[1]_i_143_0\ : in STD_LOGIC;
    \red_reg[1]_i_155_0\ : in STD_LOGIC;
    \red_reg[1]_i_250_0\ : in STD_LOGIC;
    \red_reg[1]_i_48_0\ : in STD_LOGIC;
    \red_reg[1]_i_140_0\ : in STD_LOGIC;
    \red_reg[1]_i_125_1\ : in STD_LOGIC;
    \red[1]_i_392_0\ : in STD_LOGIC;
    \red_reg[1]_i_155_1\ : in STD_LOGIC;
    \red_reg[1]_i_52_0\ : in STD_LOGIC;
    \red_reg[1]_i_189_0\ : in STD_LOGIC;
    \red_reg[1]_i_245_0\ : in STD_LOGIC;
    \red_reg[1]_i_124_0\ : in STD_LOGIC;
    \red_reg[1]_i_166_0\ : in STD_LOGIC;
    \red_reg[1]_i_417_0\ : in STD_LOGIC;
    \red_reg[1]_i_168_0\ : in STD_LOGIC;
    \red_reg[1]_i_417_1\ : in STD_LOGIC;
    \red_reg[1]_i_345_0\ : in STD_LOGIC;
    \red_reg[1]_i_345_1\ : in STD_LOGIC;
    \red_reg[1]_i_64_0\ : in STD_LOGIC;
    \red_reg[1]_i_250_1\ : in STD_LOGIC;
    \red_reg[1]_i_250_2\ : in STD_LOGIC;
    \red_reg[1]_i_93_0\ : in STD_LOGIC;
    \red_reg[1]_i_140_1\ : in STD_LOGIC;
    \red_reg[1]_i_160_0\ : in STD_LOGIC;
    \red_reg[1]_i_160_1\ : in STD_LOGIC;
    \red_reg[1]_i_49_1\ : in STD_LOGIC;
    \red_reg[1]_i_148_0\ : in STD_LOGIC;
    \red_reg[1]_i_148_1\ : in STD_LOGIC;
    \red_reg[1]_i_238_1\ : in STD_LOGIC;
    \red_reg[1]_i_238_2\ : in STD_LOGIC;
    \red_reg[1]_i_452_1\ : in STD_LOGIC
  );
end zyncoscope_oscope_0_1_videoSignalGenerator;

architecture STRUCTURE of zyncoscope_oscope_0_1_videoSignalGenerator is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal geqOp : STD_LOGIC;
  signal \h_cnt[10]_i_1_n_0\ : STD_LOGIC;
  signal \h_cnt[10]_i_4_n_0\ : STD_LOGIC;
  signal \h_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \h_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \h_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \h_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \h_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \h_cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \h_cnt[8]_i_1_n_0\ : STD_LOGIC;
  signal h_cnt_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^h_cnt_reg[0]_0\ : STD_LOGIC;
  signal \^h_cnt_reg[10]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal hs_i_3_n_0 : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal pixelHorz : STD_LOGIC_VECTOR ( 10 downto 6 );
  signal \pixelHorz[10]_i_3_n_0\ : STD_LOGIC;
  signal \pixelHorz[2]_i_1_n_0\ : STD_LOGIC;
  signal \pixelHorz[4]_i_1_n_0\ : STD_LOGIC;
  signal \pixelHorz[5]_i_1_n_0\ : STD_LOGIC;
  signal \pixelHorz[6]_i_2_n_0\ : STD_LOGIC;
  signal \pixelHorz[7]_i_1_n_0\ : STD_LOGIC;
  signal \pixelHorz[8]_i_1_n_0\ : STD_LOGIC;
  signal \pixelHorz[9]_i_1_n_0\ : STD_LOGIC;
  signal pixelVert : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \pixelVert[0]_i_1_n_0\ : STD_LOGIC;
  signal \pixelVert[10]_i_1_n_0\ : STD_LOGIC;
  signal \pixelVert[10]_i_2_n_0\ : STD_LOGIC;
  signal \pixelVert[10]_i_4_n_0\ : STD_LOGIC;
  signal \pixelVert[1]_i_1_n_0\ : STD_LOGIC;
  signal \pixelVert[2]_i_1_n_0\ : STD_LOGIC;
  signal \pixelVert[3]_i_1_n_0\ : STD_LOGIC;
  signal \pixelVert[4]_i_1_n_0\ : STD_LOGIC;
  signal \pixelVert[5]_i_1_n_0\ : STD_LOGIC;
  signal \pixelVert[6]_i_1_n_0\ : STD_LOGIC;
  signal \pixelVert[6]_i_2_n_0\ : STD_LOGIC;
  signal \pixelVert[7]_i_1_n_0\ : STD_LOGIC;
  signal \pixelVert[8]_i_1_n_0\ : STD_LOGIC;
  signal \pixelVert[8]_i_2_n_0\ : STD_LOGIC;
  signal \pixelVert[9]_i_1_n_0\ : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 10 downto 6 );
  signal \plusOp__0__0\ : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \red[0]_i_100_n_0\ : STD_LOGIC;
  signal \red[0]_i_101_n_0\ : STD_LOGIC;
  signal \red[0]_i_102_n_0\ : STD_LOGIC;
  signal \red[0]_i_103_n_0\ : STD_LOGIC;
  signal \red[0]_i_104_n_0\ : STD_LOGIC;
  signal \red[0]_i_105_n_0\ : STD_LOGIC;
  signal \red[0]_i_106_n_0\ : STD_LOGIC;
  signal \red[0]_i_107_n_0\ : STD_LOGIC;
  signal \red[0]_i_108_n_0\ : STD_LOGIC;
  signal \red[0]_i_109_n_0\ : STD_LOGIC;
  signal \red[0]_i_10_n_0\ : STD_LOGIC;
  signal \red[0]_i_110_n_0\ : STD_LOGIC;
  signal \red[0]_i_111_n_0\ : STD_LOGIC;
  signal \red[0]_i_112_n_0\ : STD_LOGIC;
  signal \red[0]_i_113_n_0\ : STD_LOGIC;
  signal \red[0]_i_114_n_0\ : STD_LOGIC;
  signal \red[0]_i_115_n_0\ : STD_LOGIC;
  signal \red[0]_i_116_n_0\ : STD_LOGIC;
  signal \red[0]_i_117_n_0\ : STD_LOGIC;
  signal \red[0]_i_118_n_0\ : STD_LOGIC;
  signal \red[0]_i_119_n_0\ : STD_LOGIC;
  signal \red[0]_i_11_n_0\ : STD_LOGIC;
  signal \red[0]_i_120_n_0\ : STD_LOGIC;
  signal \red[0]_i_121_n_0\ : STD_LOGIC;
  signal \red[0]_i_122_n_0\ : STD_LOGIC;
  signal \red[0]_i_123_n_0\ : STD_LOGIC;
  signal \red[0]_i_124_n_0\ : STD_LOGIC;
  signal \red[0]_i_125_n_0\ : STD_LOGIC;
  signal \red[0]_i_126_n_0\ : STD_LOGIC;
  signal \red[0]_i_127_n_0\ : STD_LOGIC;
  signal \red[0]_i_128_n_0\ : STD_LOGIC;
  signal \red[0]_i_129_n_0\ : STD_LOGIC;
  signal \red[0]_i_12_n_0\ : STD_LOGIC;
  signal \red[0]_i_130_n_0\ : STD_LOGIC;
  signal \red[0]_i_131_n_0\ : STD_LOGIC;
  signal \red[0]_i_132_n_0\ : STD_LOGIC;
  signal \red[0]_i_133_n_0\ : STD_LOGIC;
  signal \red[0]_i_134_n_0\ : STD_LOGIC;
  signal \red[0]_i_135_n_0\ : STD_LOGIC;
  signal \red[0]_i_136_n_0\ : STD_LOGIC;
  signal \red[0]_i_137_n_0\ : STD_LOGIC;
  signal \red[0]_i_138_n_0\ : STD_LOGIC;
  signal \red[0]_i_139_n_0\ : STD_LOGIC;
  signal \red[0]_i_13_n_0\ : STD_LOGIC;
  signal \red[0]_i_140_n_0\ : STD_LOGIC;
  signal \red[0]_i_141_n_0\ : STD_LOGIC;
  signal \red[0]_i_142_n_0\ : STD_LOGIC;
  signal \red[0]_i_143_n_0\ : STD_LOGIC;
  signal \red[0]_i_144_n_0\ : STD_LOGIC;
  signal \red[0]_i_145_n_0\ : STD_LOGIC;
  signal \red[0]_i_146_n_0\ : STD_LOGIC;
  signal \red[0]_i_147_n_0\ : STD_LOGIC;
  signal \red[0]_i_148_n_0\ : STD_LOGIC;
  signal \red[0]_i_149_n_0\ : STD_LOGIC;
  signal \red[0]_i_14_n_0\ : STD_LOGIC;
  signal \red[0]_i_150_n_0\ : STD_LOGIC;
  signal \red[0]_i_151_n_0\ : STD_LOGIC;
  signal \red[0]_i_152_n_0\ : STD_LOGIC;
  signal \red[0]_i_153_n_0\ : STD_LOGIC;
  signal \red[0]_i_154_n_0\ : STD_LOGIC;
  signal \red[0]_i_155_n_0\ : STD_LOGIC;
  signal \red[0]_i_156_n_0\ : STD_LOGIC;
  signal \red[0]_i_157_n_0\ : STD_LOGIC;
  signal \red[0]_i_158_n_0\ : STD_LOGIC;
  signal \red[0]_i_159_n_0\ : STD_LOGIC;
  signal \red[0]_i_15_n_0\ : STD_LOGIC;
  signal \red[0]_i_160_n_0\ : STD_LOGIC;
  signal \red[0]_i_161_n_0\ : STD_LOGIC;
  signal \red[0]_i_162_n_0\ : STD_LOGIC;
  signal \red[0]_i_163_n_0\ : STD_LOGIC;
  signal \red[0]_i_164_n_0\ : STD_LOGIC;
  signal \red[0]_i_165_n_0\ : STD_LOGIC;
  signal \red[0]_i_166_n_0\ : STD_LOGIC;
  signal \red[0]_i_167_n_0\ : STD_LOGIC;
  signal \red[0]_i_168_n_0\ : STD_LOGIC;
  signal \red[0]_i_169_n_0\ : STD_LOGIC;
  signal \red[0]_i_16_n_0\ : STD_LOGIC;
  signal \red[0]_i_170_n_0\ : STD_LOGIC;
  signal \red[0]_i_171_n_0\ : STD_LOGIC;
  signal \red[0]_i_172_n_0\ : STD_LOGIC;
  signal \red[0]_i_173_n_0\ : STD_LOGIC;
  signal \red[0]_i_174_n_0\ : STD_LOGIC;
  signal \red[0]_i_175_n_0\ : STD_LOGIC;
  signal \red[0]_i_176_n_0\ : STD_LOGIC;
  signal \red[0]_i_177_n_0\ : STD_LOGIC;
  signal \red[0]_i_178_n_0\ : STD_LOGIC;
  signal \red[0]_i_179_n_0\ : STD_LOGIC;
  signal \red[0]_i_17_n_0\ : STD_LOGIC;
  signal \red[0]_i_180_n_0\ : STD_LOGIC;
  signal \red[0]_i_181_n_0\ : STD_LOGIC;
  signal \red[0]_i_182_n_0\ : STD_LOGIC;
  signal \red[0]_i_183_n_0\ : STD_LOGIC;
  signal \red[0]_i_184_n_0\ : STD_LOGIC;
  signal \red[0]_i_185_n_0\ : STD_LOGIC;
  signal \red[0]_i_186_n_0\ : STD_LOGIC;
  signal \red[0]_i_187_n_0\ : STD_LOGIC;
  signal \red[0]_i_188_n_0\ : STD_LOGIC;
  signal \red[0]_i_189_n_0\ : STD_LOGIC;
  signal \red[0]_i_18_n_0\ : STD_LOGIC;
  signal \red[0]_i_190_n_0\ : STD_LOGIC;
  signal \red[0]_i_191_n_0\ : STD_LOGIC;
  signal \red[0]_i_192_n_0\ : STD_LOGIC;
  signal \red[0]_i_193_n_0\ : STD_LOGIC;
  signal \red[0]_i_194_n_0\ : STD_LOGIC;
  signal \red[0]_i_195_n_0\ : STD_LOGIC;
  signal \red[0]_i_196_n_0\ : STD_LOGIC;
  signal \red[0]_i_197_n_0\ : STD_LOGIC;
  signal \red[0]_i_198_n_0\ : STD_LOGIC;
  signal \red[0]_i_199_n_0\ : STD_LOGIC;
  signal \red[0]_i_19_n_0\ : STD_LOGIC;
  signal \red[0]_i_200_n_0\ : STD_LOGIC;
  signal \red[0]_i_201_n_0\ : STD_LOGIC;
  signal \red[0]_i_202_n_0\ : STD_LOGIC;
  signal \red[0]_i_203_n_0\ : STD_LOGIC;
  signal \red[0]_i_204_n_0\ : STD_LOGIC;
  signal \red[0]_i_205_n_0\ : STD_LOGIC;
  signal \red[0]_i_206_n_0\ : STD_LOGIC;
  signal \red[0]_i_207_n_0\ : STD_LOGIC;
  signal \red[0]_i_208_n_0\ : STD_LOGIC;
  signal \red[0]_i_209_n_0\ : STD_LOGIC;
  signal \red[0]_i_20_n_0\ : STD_LOGIC;
  signal \red[0]_i_210_n_0\ : STD_LOGIC;
  signal \red[0]_i_21_n_0\ : STD_LOGIC;
  signal \red[0]_i_22_n_0\ : STD_LOGIC;
  signal \red[0]_i_23_n_0\ : STD_LOGIC;
  signal \red[0]_i_24_n_0\ : STD_LOGIC;
  signal \red[0]_i_25_n_0\ : STD_LOGIC;
  signal \red[0]_i_26_n_0\ : STD_LOGIC;
  signal \red[0]_i_27_n_0\ : STD_LOGIC;
  signal \red[0]_i_28_n_0\ : STD_LOGIC;
  signal \red[0]_i_29_n_0\ : STD_LOGIC;
  signal \red[0]_i_2_n_0\ : STD_LOGIC;
  signal \red[0]_i_30_n_0\ : STD_LOGIC;
  signal \red[0]_i_31_n_0\ : STD_LOGIC;
  signal \red[0]_i_32_n_0\ : STD_LOGIC;
  signal \red[0]_i_33_n_0\ : STD_LOGIC;
  signal \red[0]_i_34_n_0\ : STD_LOGIC;
  signal \red[0]_i_35_n_0\ : STD_LOGIC;
  signal \red[0]_i_36_n_0\ : STD_LOGIC;
  signal \red[0]_i_37_n_0\ : STD_LOGIC;
  signal \red[0]_i_38_n_0\ : STD_LOGIC;
  signal \red[0]_i_39_n_0\ : STD_LOGIC;
  signal \red[0]_i_3_n_0\ : STD_LOGIC;
  signal \red[0]_i_40_n_0\ : STD_LOGIC;
  signal \red[0]_i_41_n_0\ : STD_LOGIC;
  signal \red[0]_i_42_n_0\ : STD_LOGIC;
  signal \red[0]_i_43_n_0\ : STD_LOGIC;
  signal \red[0]_i_44_n_0\ : STD_LOGIC;
  signal \red[0]_i_45_n_0\ : STD_LOGIC;
  signal \red[0]_i_46_n_0\ : STD_LOGIC;
  signal \red[0]_i_47_n_0\ : STD_LOGIC;
  signal \red[0]_i_48_n_0\ : STD_LOGIC;
  signal \red[0]_i_49_n_0\ : STD_LOGIC;
  signal \red[0]_i_4_n_0\ : STD_LOGIC;
  signal \red[0]_i_50_n_0\ : STD_LOGIC;
  signal \red[0]_i_51_n_0\ : STD_LOGIC;
  signal \red[0]_i_52_n_0\ : STD_LOGIC;
  signal \red[0]_i_53_n_0\ : STD_LOGIC;
  signal \red[0]_i_54_n_0\ : STD_LOGIC;
  signal \red[0]_i_55_n_0\ : STD_LOGIC;
  signal \red[0]_i_56_n_0\ : STD_LOGIC;
  signal \red[0]_i_57_n_0\ : STD_LOGIC;
  signal \red[0]_i_58_n_0\ : STD_LOGIC;
  signal \red[0]_i_59_n_0\ : STD_LOGIC;
  signal \red[0]_i_5_n_0\ : STD_LOGIC;
  signal \red[0]_i_60_n_0\ : STD_LOGIC;
  signal \red[0]_i_61_n_0\ : STD_LOGIC;
  signal \red[0]_i_62_n_0\ : STD_LOGIC;
  signal \red[0]_i_63_n_0\ : STD_LOGIC;
  signal \red[0]_i_64_n_0\ : STD_LOGIC;
  signal \red[0]_i_65_n_0\ : STD_LOGIC;
  signal \red[0]_i_66_n_0\ : STD_LOGIC;
  signal \red[0]_i_67_n_0\ : STD_LOGIC;
  signal \red[0]_i_68_n_0\ : STD_LOGIC;
  signal \red[0]_i_69_n_0\ : STD_LOGIC;
  signal \red[0]_i_6_n_0\ : STD_LOGIC;
  signal \red[0]_i_70_n_0\ : STD_LOGIC;
  signal \red[0]_i_71_n_0\ : STD_LOGIC;
  signal \red[0]_i_72_n_0\ : STD_LOGIC;
  signal \red[0]_i_73_n_0\ : STD_LOGIC;
  signal \red[0]_i_74_n_0\ : STD_LOGIC;
  signal \red[0]_i_75_n_0\ : STD_LOGIC;
  signal \red[0]_i_76_n_0\ : STD_LOGIC;
  signal \red[0]_i_77_n_0\ : STD_LOGIC;
  signal \red[0]_i_78_n_0\ : STD_LOGIC;
  signal \red[0]_i_79_n_0\ : STD_LOGIC;
  signal \red[0]_i_7_n_0\ : STD_LOGIC;
  signal \red[0]_i_80_n_0\ : STD_LOGIC;
  signal \red[0]_i_81_n_0\ : STD_LOGIC;
  signal \red[0]_i_82_n_0\ : STD_LOGIC;
  signal \red[0]_i_83_n_0\ : STD_LOGIC;
  signal \red[0]_i_84_n_0\ : STD_LOGIC;
  signal \red[0]_i_85_n_0\ : STD_LOGIC;
  signal \red[0]_i_86_n_0\ : STD_LOGIC;
  signal \red[0]_i_87_n_0\ : STD_LOGIC;
  signal \red[0]_i_88_n_0\ : STD_LOGIC;
  signal \red[0]_i_89_n_0\ : STD_LOGIC;
  signal \red[0]_i_8_n_0\ : STD_LOGIC;
  signal \red[0]_i_90_n_0\ : STD_LOGIC;
  signal \red[0]_i_91_n_0\ : STD_LOGIC;
  signal \red[0]_i_92_n_0\ : STD_LOGIC;
  signal \red[0]_i_93_n_0\ : STD_LOGIC;
  signal \red[0]_i_94_n_0\ : STD_LOGIC;
  signal \red[0]_i_95_n_0\ : STD_LOGIC;
  signal \red[0]_i_96_n_0\ : STD_LOGIC;
  signal \red[0]_i_97_n_0\ : STD_LOGIC;
  signal \red[0]_i_98_n_0\ : STD_LOGIC;
  signal \red[0]_i_99_n_0\ : STD_LOGIC;
  signal \red[0]_i_9_n_0\ : STD_LOGIC;
  signal \red[1]_i_101_n_0\ : STD_LOGIC;
  signal \red[1]_i_102_n_0\ : STD_LOGIC;
  signal \red[1]_i_107_n_0\ : STD_LOGIC;
  signal \red[1]_i_108_n_0\ : STD_LOGIC;
  signal \red[1]_i_109_n_0\ : STD_LOGIC;
  signal \red[1]_i_10_n_0\ : STD_LOGIC;
  signal \red[1]_i_110_n_0\ : STD_LOGIC;
  signal \red[1]_i_113_n_0\ : STD_LOGIC;
  signal \red[1]_i_114_n_0\ : STD_LOGIC;
  signal \red[1]_i_115_n_0\ : STD_LOGIC;
  signal \red[1]_i_116_n_0\ : STD_LOGIC;
  signal \red[1]_i_117_n_0\ : STD_LOGIC;
  signal \red[1]_i_118_n_0\ : STD_LOGIC;
  signal \red[1]_i_119_n_0\ : STD_LOGIC;
  signal \red[1]_i_11_n_0\ : STD_LOGIC;
  signal \red[1]_i_120_n_0\ : STD_LOGIC;
  signal \red[1]_i_121_n_0\ : STD_LOGIC;
  signal \red[1]_i_122_n_0\ : STD_LOGIC;
  signal \red[1]_i_123_n_0\ : STD_LOGIC;
  signal \red[1]_i_127_n_0\ : STD_LOGIC;
  signal \red[1]_i_128_n_0\ : STD_LOGIC;
  signal \red[1]_i_129_n_0\ : STD_LOGIC;
  signal \red[1]_i_12_n_0\ : STD_LOGIC;
  signal \red[1]_i_130_n_0\ : STD_LOGIC;
  signal \red[1]_i_132_n_0\ : STD_LOGIC;
  signal \red[1]_i_133_n_0\ : STD_LOGIC;
  signal \red[1]_i_134_n_0\ : STD_LOGIC;
  signal \red[1]_i_135_n_0\ : STD_LOGIC;
  signal \red[1]_i_138_n_0\ : STD_LOGIC;
  signal \red[1]_i_139_n_0\ : STD_LOGIC;
  signal \red[1]_i_13_n_0\ : STD_LOGIC;
  signal \red[1]_i_142_n_0\ : STD_LOGIC;
  signal \red[1]_i_144_n_0\ : STD_LOGIC;
  signal \red[1]_i_145_n_0\ : STD_LOGIC;
  signal \red[1]_i_146_n_0\ : STD_LOGIC;
  signal \red[1]_i_147_n_0\ : STD_LOGIC;
  signal \red[1]_i_149_n_0\ : STD_LOGIC;
  signal \red[1]_i_14_n_0\ : STD_LOGIC;
  signal \red[1]_i_150_n_0\ : STD_LOGIC;
  signal \red[1]_i_151_n_0\ : STD_LOGIC;
  signal \red[1]_i_152_n_0\ : STD_LOGIC;
  signal \red[1]_i_156_n_0\ : STD_LOGIC;
  signal \red[1]_i_157_n_0\ : STD_LOGIC;
  signal \red[1]_i_158_n_0\ : STD_LOGIC;
  signal \red[1]_i_159_n_0\ : STD_LOGIC;
  signal \red[1]_i_15_n_0\ : STD_LOGIC;
  signal \red[1]_i_161_n_0\ : STD_LOGIC;
  signal \red[1]_i_162_n_0\ : STD_LOGIC;
  signal \red[1]_i_163_n_0\ : STD_LOGIC;
  signal \red[1]_i_164_n_0\ : STD_LOGIC;
  signal \red[1]_i_167_n_0\ : STD_LOGIC;
  signal \red[1]_i_16_n_0\ : STD_LOGIC;
  signal \red[1]_i_171_n_0\ : STD_LOGIC;
  signal \red[1]_i_172_n_0\ : STD_LOGIC;
  signal \red[1]_i_173_n_0\ : STD_LOGIC;
  signal \red[1]_i_174_n_0\ : STD_LOGIC;
  signal \red[1]_i_176_n_0\ : STD_LOGIC;
  signal \red[1]_i_177_n_0\ : STD_LOGIC;
  signal \red[1]_i_178_n_0\ : STD_LOGIC;
  signal \red[1]_i_179_n_0\ : STD_LOGIC;
  signal \red[1]_i_185_n_0\ : STD_LOGIC;
  signal \red[1]_i_186_n_0\ : STD_LOGIC;
  signal \red[1]_i_187_n_0\ : STD_LOGIC;
  signal \red[1]_i_188_n_0\ : STD_LOGIC;
  signal \red[1]_i_190_n_0\ : STD_LOGIC;
  signal \red[1]_i_191_n_0\ : STD_LOGIC;
  signal \red[1]_i_192_n_0\ : STD_LOGIC;
  signal \red[1]_i_193_n_0\ : STD_LOGIC;
  signal \red[1]_i_194_n_0\ : STD_LOGIC;
  signal \red[1]_i_195_n_0\ : STD_LOGIC;
  signal \red[1]_i_196_n_0\ : STD_LOGIC;
  signal \red[1]_i_197_n_0\ : STD_LOGIC;
  signal \red[1]_i_198_n_0\ : STD_LOGIC;
  signal \red[1]_i_199_n_0\ : STD_LOGIC;
  signal \red[1]_i_19_n_0\ : STD_LOGIC;
  signal \red[1]_i_200_n_0\ : STD_LOGIC;
  signal \red[1]_i_201_n_0\ : STD_LOGIC;
  signal \red[1]_i_202_n_0\ : STD_LOGIC;
  signal \red[1]_i_203_n_0\ : STD_LOGIC;
  signal \red[1]_i_204_n_0\ : STD_LOGIC;
  signal \red[1]_i_205_n_0\ : STD_LOGIC;
  signal \red[1]_i_206_n_0\ : STD_LOGIC;
  signal \red[1]_i_208_n_0\ : STD_LOGIC;
  signal \red[1]_i_20_n_0\ : STD_LOGIC;
  signal \red[1]_i_210_n_0\ : STD_LOGIC;
  signal \red[1]_i_211_n_0\ : STD_LOGIC;
  signal \red[1]_i_212_n_0\ : STD_LOGIC;
  signal \red[1]_i_214_n_0\ : STD_LOGIC;
  signal \red[1]_i_215_n_0\ : STD_LOGIC;
  signal \red[1]_i_216_n_0\ : STD_LOGIC;
  signal \red[1]_i_218_n_0\ : STD_LOGIC;
  signal \red[1]_i_219_n_0\ : STD_LOGIC;
  signal \red[1]_i_21_n_0\ : STD_LOGIC;
  signal \red[1]_i_220_n_0\ : STD_LOGIC;
  signal \red[1]_i_223_n_0\ : STD_LOGIC;
  signal \red[1]_i_224_n_0\ : STD_LOGIC;
  signal \red[1]_i_226_n_0\ : STD_LOGIC;
  signal \red[1]_i_227_n_0\ : STD_LOGIC;
  signal \red[1]_i_228_n_0\ : STD_LOGIC;
  signal \red[1]_i_22_n_0\ : STD_LOGIC;
  signal \red[1]_i_230_n_0\ : STD_LOGIC;
  signal \red[1]_i_234_n_0\ : STD_LOGIC;
  signal \red[1]_i_235_n_0\ : STD_LOGIC;
  signal \red[1]_i_236_n_0\ : STD_LOGIC;
  signal \red[1]_i_237_n_0\ : STD_LOGIC;
  signal \red[1]_i_239_n_0\ : STD_LOGIC;
  signal \red[1]_i_23_n_0\ : STD_LOGIC;
  signal \red[1]_i_240_n_0\ : STD_LOGIC;
  signal \red[1]_i_241_n_0\ : STD_LOGIC;
  signal \red[1]_i_242_n_0\ : STD_LOGIC;
  signal \red[1]_i_246_n_0\ : STD_LOGIC;
  signal \red[1]_i_247_n_0\ : STD_LOGIC;
  signal \red[1]_i_248_n_0\ : STD_LOGIC;
  signal \red[1]_i_249_n_0\ : STD_LOGIC;
  signal \red[1]_i_24_n_0\ : STD_LOGIC;
  signal \red[1]_i_251_n_0\ : STD_LOGIC;
  signal \red[1]_i_252_n_0\ : STD_LOGIC;
  signal \red[1]_i_253_n_0\ : STD_LOGIC;
  signal \red[1]_i_254_n_0\ : STD_LOGIC;
  signal \red[1]_i_256_n_0\ : STD_LOGIC;
  signal \red[1]_i_258_n_0\ : STD_LOGIC;
  signal \red[1]_i_259_n_0\ : STD_LOGIC;
  signal \red[1]_i_25_n_0\ : STD_LOGIC;
  signal \red[1]_i_260_n_0\ : STD_LOGIC;
  signal \red[1]_i_264_n_0\ : STD_LOGIC;
  signal \red[1]_i_265_n_0\ : STD_LOGIC;
  signal \red[1]_i_266_n_0\ : STD_LOGIC;
  signal \red[1]_i_268_n_0\ : STD_LOGIC;
  signal \red[1]_i_269_n_0\ : STD_LOGIC;
  signal \red[1]_i_26_n_0\ : STD_LOGIC;
  signal \red[1]_i_270_n_0\ : STD_LOGIC;
  signal \red[1]_i_272_n_0\ : STD_LOGIC;
  signal \red[1]_i_274_n_0\ : STD_LOGIC;
  signal \red[1]_i_275_n_0\ : STD_LOGIC;
  signal \red[1]_i_276_n_0\ : STD_LOGIC;
  signal \red[1]_i_278_n_0\ : STD_LOGIC;
  signal \red[1]_i_279_n_0\ : STD_LOGIC;
  signal \red[1]_i_27_n_0\ : STD_LOGIC;
  signal \red[1]_i_280_n_0\ : STD_LOGIC;
  signal \red[1]_i_282_n_0\ : STD_LOGIC;
  signal \red[1]_i_283_n_0\ : STD_LOGIC;
  signal \red[1]_i_284_n_0\ : STD_LOGIC;
  signal \red[1]_i_288_n_0\ : STD_LOGIC;
  signal \red[1]_i_289_n_0\ : STD_LOGIC;
  signal \red[1]_i_28_n_0\ : STD_LOGIC;
  signal \red[1]_i_290_n_0\ : STD_LOGIC;
  signal \red[1]_i_292_n_0\ : STD_LOGIC;
  signal \red[1]_i_293_n_0\ : STD_LOGIC;
  signal \red[1]_i_294_n_0\ : STD_LOGIC;
  signal \red[1]_i_299_n_0\ : STD_LOGIC;
  signal \red[1]_i_29_n_0\ : STD_LOGIC;
  signal \red[1]_i_2_n_0\ : STD_LOGIC;
  signal \red[1]_i_301_n_0\ : STD_LOGIC;
  signal \red[1]_i_302_n_0\ : STD_LOGIC;
  signal \red[1]_i_303_n_0\ : STD_LOGIC;
  signal \red[1]_i_304_n_0\ : STD_LOGIC;
  signal \red[1]_i_306_n_0\ : STD_LOGIC;
  signal \red[1]_i_307_n_0\ : STD_LOGIC;
  signal \red[1]_i_308_n_0\ : STD_LOGIC;
  signal \red[1]_i_309_n_0\ : STD_LOGIC;
  signal \red[1]_i_30_n_0\ : STD_LOGIC;
  signal \red[1]_i_310_n_0\ : STD_LOGIC;
  signal \red[1]_i_311_n_0\ : STD_LOGIC;
  signal \red[1]_i_312_n_0\ : STD_LOGIC;
  signal \red[1]_i_313_n_0\ : STD_LOGIC;
  signal \red[1]_i_314_n_0\ : STD_LOGIC;
  signal \red[1]_i_315_n_0\ : STD_LOGIC;
  signal \red[1]_i_316_n_0\ : STD_LOGIC;
  signal \red[1]_i_317_n_0\ : STD_LOGIC;
  signal \red[1]_i_31_n_0\ : STD_LOGIC;
  signal \red[1]_i_324_n_0\ : STD_LOGIC;
  signal \red[1]_i_325_n_0\ : STD_LOGIC;
  signal \red[1]_i_326_n_0\ : STD_LOGIC;
  signal \red[1]_i_327_n_0\ : STD_LOGIC;
  signal \red[1]_i_328_n_0\ : STD_LOGIC;
  signal \red[1]_i_329_n_0\ : STD_LOGIC;
  signal \red[1]_i_32_n_0\ : STD_LOGIC;
  signal \red[1]_i_330_n_0\ : STD_LOGIC;
  signal \red[1]_i_331_n_0\ : STD_LOGIC;
  signal \red[1]_i_336_n_0\ : STD_LOGIC;
  signal \red[1]_i_337_n_0\ : STD_LOGIC;
  signal \red[1]_i_338_n_0\ : STD_LOGIC;
  signal \red[1]_i_339_n_0\ : STD_LOGIC;
  signal \red[1]_i_33_n_0\ : STD_LOGIC;
  signal \red[1]_i_341_n_0\ : STD_LOGIC;
  signal \red[1]_i_342_n_0\ : STD_LOGIC;
  signal \red[1]_i_343_n_0\ : STD_LOGIC;
  signal \red[1]_i_344_n_0\ : STD_LOGIC;
  signal \red[1]_i_346_n_0\ : STD_LOGIC;
  signal \red[1]_i_347_n_0\ : STD_LOGIC;
  signal \red[1]_i_348_n_0\ : STD_LOGIC;
  signal \red[1]_i_349_n_0\ : STD_LOGIC;
  signal \red[1]_i_34_n_0\ : STD_LOGIC;
  signal \red[1]_i_351_n_0\ : STD_LOGIC;
  signal \red[1]_i_352_n_0\ : STD_LOGIC;
  signal \red[1]_i_353_n_0\ : STD_LOGIC;
  signal \red[1]_i_354_n_0\ : STD_LOGIC;
  signal \red[1]_i_355_n_0\ : STD_LOGIC;
  signal \red[1]_i_356_n_0\ : STD_LOGIC;
  signal \red[1]_i_357_n_0\ : STD_LOGIC;
  signal \red[1]_i_358_n_0\ : STD_LOGIC;
  signal \red[1]_i_359_n_0\ : STD_LOGIC;
  signal \red[1]_i_35_n_0\ : STD_LOGIC;
  signal \red[1]_i_360_n_0\ : STD_LOGIC;
  signal \red[1]_i_361_n_0\ : STD_LOGIC;
  signal \red[1]_i_362_n_0\ : STD_LOGIC;
  signal \red[1]_i_366_n_0\ : STD_LOGIC;
  signal \red[1]_i_367_n_0\ : STD_LOGIC;
  signal \red[1]_i_368_n_0\ : STD_LOGIC;
  signal \red[1]_i_369_n_0\ : STD_LOGIC;
  signal \red[1]_i_36_n_0\ : STD_LOGIC;
  signal \red[1]_i_370_n_0\ : STD_LOGIC;
  signal \red[1]_i_371_n_0\ : STD_LOGIC;
  signal \red[1]_i_372_n_0\ : STD_LOGIC;
  signal \red[1]_i_373_n_0\ : STD_LOGIC;
  signal \red[1]_i_374_n_0\ : STD_LOGIC;
  signal \red[1]_i_378_n_0\ : STD_LOGIC;
  signal \red[1]_i_379_n_0\ : STD_LOGIC;
  signal \red[1]_i_37_n_0\ : STD_LOGIC;
  signal \red[1]_i_380_n_0\ : STD_LOGIC;
  signal \red[1]_i_381_n_0\ : STD_LOGIC;
  signal \red[1]_i_383_n_0\ : STD_LOGIC;
  signal \red[1]_i_384_n_0\ : STD_LOGIC;
  signal \red[1]_i_385_n_0\ : STD_LOGIC;
  signal \red[1]_i_386_n_0\ : STD_LOGIC;
  signal \red[1]_i_387_n_0\ : STD_LOGIC;
  signal \red[1]_i_388_n_0\ : STD_LOGIC;
  signal \red[1]_i_389_n_0\ : STD_LOGIC;
  signal \red[1]_i_38_n_0\ : STD_LOGIC;
  signal \red[1]_i_390_n_0\ : STD_LOGIC;
  signal \red[1]_i_391_n_0\ : STD_LOGIC;
  signal \red[1]_i_392_n_0\ : STD_LOGIC;
  signal \red[1]_i_393_n_0\ : STD_LOGIC;
  signal \red[1]_i_394_n_0\ : STD_LOGIC;
  signal \red[1]_i_396_n_0\ : STD_LOGIC;
  signal \red[1]_i_397_n_0\ : STD_LOGIC;
  signal \red[1]_i_398_n_0\ : STD_LOGIC;
  signal \red[1]_i_399_n_0\ : STD_LOGIC;
  signal \red[1]_i_39_n_0\ : STD_LOGIC;
  signal \red[1]_i_3_n_0\ : STD_LOGIC;
  signal \red[1]_i_400_n_0\ : STD_LOGIC;
  signal \red[1]_i_401_n_0\ : STD_LOGIC;
  signal \red[1]_i_402_n_0\ : STD_LOGIC;
  signal \red[1]_i_403_n_0\ : STD_LOGIC;
  signal \red[1]_i_408_n_0\ : STD_LOGIC;
  signal \red[1]_i_409_n_0\ : STD_LOGIC;
  signal \red[1]_i_40_n_0\ : STD_LOGIC;
  signal \red[1]_i_410_n_0\ : STD_LOGIC;
  signal \red[1]_i_411_n_0\ : STD_LOGIC;
  signal \red[1]_i_413_n_0\ : STD_LOGIC;
  signal \red[1]_i_414_n_0\ : STD_LOGIC;
  signal \red[1]_i_415_n_0\ : STD_LOGIC;
  signal \red[1]_i_416_n_0\ : STD_LOGIC;
  signal \red[1]_i_418_n_0\ : STD_LOGIC;
  signal \red[1]_i_419_n_0\ : STD_LOGIC;
  signal \red[1]_i_41_n_0\ : STD_LOGIC;
  signal \red[1]_i_420_n_0\ : STD_LOGIC;
  signal \red[1]_i_421_n_0\ : STD_LOGIC;
  signal \red[1]_i_423_n_0\ : STD_LOGIC;
  signal \red[1]_i_424_n_0\ : STD_LOGIC;
  signal \red[1]_i_425_n_0\ : STD_LOGIC;
  signal \red[1]_i_426_n_0\ : STD_LOGIC;
  signal \red[1]_i_427_n_0\ : STD_LOGIC;
  signal \red[1]_i_428_n_0\ : STD_LOGIC;
  signal \red[1]_i_429_n_0\ : STD_LOGIC;
  signal \red[1]_i_42_n_0\ : STD_LOGIC;
  signal \red[1]_i_430_n_0\ : STD_LOGIC;
  signal \red[1]_i_431_n_0\ : STD_LOGIC;
  signal \red[1]_i_432_n_0\ : STD_LOGIC;
  signal \red[1]_i_433_n_0\ : STD_LOGIC;
  signal \red[1]_i_434_n_0\ : STD_LOGIC;
  signal \red[1]_i_436_n_0\ : STD_LOGIC;
  signal \red[1]_i_437_n_0\ : STD_LOGIC;
  signal \red[1]_i_438_n_0\ : STD_LOGIC;
  signal \red[1]_i_439_n_0\ : STD_LOGIC;
  signal \red[1]_i_440_n_0\ : STD_LOGIC;
  signal \red[1]_i_441_n_0\ : STD_LOGIC;
  signal \red[1]_i_442_n_0\ : STD_LOGIC;
  signal \red[1]_i_443_n_0\ : STD_LOGIC;
  signal \red[1]_i_448_n_0\ : STD_LOGIC;
  signal \red[1]_i_449_n_0\ : STD_LOGIC;
  signal \red[1]_i_450_n_0\ : STD_LOGIC;
  signal \red[1]_i_451_n_0\ : STD_LOGIC;
  signal \red[1]_i_453_n_0\ : STD_LOGIC;
  signal \red[1]_i_454_n_0\ : STD_LOGIC;
  signal \red[1]_i_455_n_0\ : STD_LOGIC;
  signal \red[1]_i_456_n_0\ : STD_LOGIC;
  signal \red[1]_i_458_n_0\ : STD_LOGIC;
  signal \red[1]_i_459_n_0\ : STD_LOGIC;
  signal \red[1]_i_45_n_0\ : STD_LOGIC;
  signal \red[1]_i_460_n_0\ : STD_LOGIC;
  signal \red[1]_i_461_n_0\ : STD_LOGIC;
  signal \red[1]_i_463_n_0\ : STD_LOGIC;
  signal \red[1]_i_464_n_0\ : STD_LOGIC;
  signal \red[1]_i_465_n_0\ : STD_LOGIC;
  signal \red[1]_i_466_n_0\ : STD_LOGIC;
  signal \red[1]_i_467_n_0\ : STD_LOGIC;
  signal \red[1]_i_468_n_0\ : STD_LOGIC;
  signal \red[1]_i_469_n_0\ : STD_LOGIC;
  signal \red[1]_i_46_n_0\ : STD_LOGIC;
  signal \red[1]_i_470_n_0\ : STD_LOGIC;
  signal \red[1]_i_471_n_0\ : STD_LOGIC;
  signal \red[1]_i_472_n_0\ : STD_LOGIC;
  signal \red[1]_i_473_n_0\ : STD_LOGIC;
  signal \red[1]_i_474_n_0\ : STD_LOGIC;
  signal \red[1]_i_476_n_0\ : STD_LOGIC;
  signal \red[1]_i_477_n_0\ : STD_LOGIC;
  signal \red[1]_i_478_n_0\ : STD_LOGIC;
  signal \red[1]_i_479_n_0\ : STD_LOGIC;
  signal \red[1]_i_47_n_0\ : STD_LOGIC;
  signal \red[1]_i_480_n_0\ : STD_LOGIC;
  signal \red[1]_i_481_n_0\ : STD_LOGIC;
  signal \red[1]_i_482_n_0\ : STD_LOGIC;
  signal \red[1]_i_483_n_0\ : STD_LOGIC;
  signal \red[1]_i_485_n_0\ : STD_LOGIC;
  signal \red[1]_i_486_n_0\ : STD_LOGIC;
  signal \red[1]_i_487_n_0\ : STD_LOGIC;
  signal \red[1]_i_488_n_0\ : STD_LOGIC;
  signal \red[1]_i_489_n_0\ : STD_LOGIC;
  signal \red[1]_i_490_n_0\ : STD_LOGIC;
  signal \red[1]_i_491_n_0\ : STD_LOGIC;
  signal \red[1]_i_492_n_0\ : STD_LOGIC;
  signal \red[1]_i_493_n_0\ : STD_LOGIC;
  signal \red[1]_i_494_n_0\ : STD_LOGIC;
  signal \red[1]_i_495_n_0\ : STD_LOGIC;
  signal \red[1]_i_496_n_0\ : STD_LOGIC;
  signal \red[1]_i_497_n_0\ : STD_LOGIC;
  signal \red[1]_i_498_n_0\ : STD_LOGIC;
  signal \red[1]_i_499_n_0\ : STD_LOGIC;
  signal \red[1]_i_4_n_0\ : STD_LOGIC;
  signal \red[1]_i_500_n_0\ : STD_LOGIC;
  signal \red[1]_i_501_n_0\ : STD_LOGIC;
  signal \red[1]_i_502_n_0\ : STD_LOGIC;
  signal \red[1]_i_503_n_0\ : STD_LOGIC;
  signal \red[1]_i_504_n_0\ : STD_LOGIC;
  signal \red[1]_i_505_n_0\ : STD_LOGIC;
  signal \red[1]_i_506_n_0\ : STD_LOGIC;
  signal \red[1]_i_507_n_0\ : STD_LOGIC;
  signal \red[1]_i_508_n_0\ : STD_LOGIC;
  signal \red[1]_i_509_n_0\ : STD_LOGIC;
  signal \red[1]_i_50_n_0\ : STD_LOGIC;
  signal \red[1]_i_510_n_0\ : STD_LOGIC;
  signal \red[1]_i_512_n_0\ : STD_LOGIC;
  signal \red[1]_i_513_n_0\ : STD_LOGIC;
  signal \red[1]_i_514_n_0\ : STD_LOGIC;
  signal \red[1]_i_516_n_0\ : STD_LOGIC;
  signal \red[1]_i_517_n_0\ : STD_LOGIC;
  signal \red[1]_i_518_n_0\ : STD_LOGIC;
  signal \red[1]_i_519_n_0\ : STD_LOGIC;
  signal \red[1]_i_51_n_0\ : STD_LOGIC;
  signal \red[1]_i_520_n_0\ : STD_LOGIC;
  signal \red[1]_i_521_n_0\ : STD_LOGIC;
  signal \red[1]_i_522_n_0\ : STD_LOGIC;
  signal \red[1]_i_523_n_0\ : STD_LOGIC;
  signal \red[1]_i_524_n_0\ : STD_LOGIC;
  signal \red[1]_i_525_n_0\ : STD_LOGIC;
  signal \red[1]_i_526_n_0\ : STD_LOGIC;
  signal \red[1]_i_527_n_0\ : STD_LOGIC;
  signal \red[1]_i_528_n_0\ : STD_LOGIC;
  signal \red[1]_i_529_n_0\ : STD_LOGIC;
  signal \red[1]_i_531_n_0\ : STD_LOGIC;
  signal \red[1]_i_532_n_0\ : STD_LOGIC;
  signal \red[1]_i_533_n_0\ : STD_LOGIC;
  signal \red[1]_i_535_n_0\ : STD_LOGIC;
  signal \red[1]_i_536_n_0\ : STD_LOGIC;
  signal \red[1]_i_537_n_0\ : STD_LOGIC;
  signal \red[1]_i_538_n_0\ : STD_LOGIC;
  signal \red[1]_i_539_n_0\ : STD_LOGIC;
  signal \red[1]_i_540_n_0\ : STD_LOGIC;
  signal \red[1]_i_541_n_0\ : STD_LOGIC;
  signal \red[1]_i_542_n_0\ : STD_LOGIC;
  signal \red[1]_i_543_n_0\ : STD_LOGIC;
  signal \red[1]_i_544_n_0\ : STD_LOGIC;
  signal \red[1]_i_545_n_0\ : STD_LOGIC;
  signal \red[1]_i_548_n_0\ : STD_LOGIC;
  signal \red[1]_i_549_n_0\ : STD_LOGIC;
  signal \red[1]_i_54_n_0\ : STD_LOGIC;
  signal \red[1]_i_550_n_0\ : STD_LOGIC;
  signal \red[1]_i_551_n_0\ : STD_LOGIC;
  signal \red[1]_i_552_n_0\ : STD_LOGIC;
  signal \red[1]_i_553_n_0\ : STD_LOGIC;
  signal \red[1]_i_554_n_0\ : STD_LOGIC;
  signal \red[1]_i_555_n_0\ : STD_LOGIC;
  signal \red[1]_i_558_n_0\ : STD_LOGIC;
  signal \red[1]_i_55_n_0\ : STD_LOGIC;
  signal \red[1]_i_560_n_0\ : STD_LOGIC;
  signal \red[1]_i_561_n_0\ : STD_LOGIC;
  signal \red[1]_i_562_n_0\ : STD_LOGIC;
  signal \red[1]_i_563_n_0\ : STD_LOGIC;
  signal \red[1]_i_564_n_0\ : STD_LOGIC;
  signal \red[1]_i_565_n_0\ : STD_LOGIC;
  signal \red[1]_i_566_n_0\ : STD_LOGIC;
  signal \red[1]_i_567_n_0\ : STD_LOGIC;
  signal \red[1]_i_568_n_0\ : STD_LOGIC;
  signal \red[1]_i_569_n_0\ : STD_LOGIC;
  signal \red[1]_i_56_n_0\ : STD_LOGIC;
  signal \red[1]_i_570_n_0\ : STD_LOGIC;
  signal \red[1]_i_572_n_0\ : STD_LOGIC;
  signal \red[1]_i_573_n_0\ : STD_LOGIC;
  signal \red[1]_i_574_n_0\ : STD_LOGIC;
  signal \red[1]_i_575_n_0\ : STD_LOGIC;
  signal \red[1]_i_576_n_0\ : STD_LOGIC;
  signal \red[1]_i_577_n_0\ : STD_LOGIC;
  signal \red[1]_i_578_n_0\ : STD_LOGIC;
  signal \red[1]_i_579_n_0\ : STD_LOGIC;
  signal \red[1]_i_57_n_0\ : STD_LOGIC;
  signal \red[1]_i_581_n_0\ : STD_LOGIC;
  signal \red[1]_i_582_n_0\ : STD_LOGIC;
  signal \red[1]_i_583_n_0\ : STD_LOGIC;
  signal \red[1]_i_584_n_0\ : STD_LOGIC;
  signal \red[1]_i_585_n_0\ : STD_LOGIC;
  signal \red[1]_i_586_n_0\ : STD_LOGIC;
  signal \red[1]_i_587_n_0\ : STD_LOGIC;
  signal \red[1]_i_588_n_0\ : STD_LOGIC;
  signal \red[1]_i_589_n_0\ : STD_LOGIC;
  signal \red[1]_i_590_n_0\ : STD_LOGIC;
  signal \red[1]_i_591_n_0\ : STD_LOGIC;
  signal \red[1]_i_592_n_0\ : STD_LOGIC;
  signal \red[1]_i_593_n_0\ : STD_LOGIC;
  signal \red[1]_i_594_n_0\ : STD_LOGIC;
  signal \red[1]_i_596_n_0\ : STD_LOGIC;
  signal \red[1]_i_597_n_0\ : STD_LOGIC;
  signal \red[1]_i_598_n_0\ : STD_LOGIC;
  signal \red[1]_i_5_n_0\ : STD_LOGIC;
  signal \red[1]_i_600_n_0\ : STD_LOGIC;
  signal \red[1]_i_601_n_0\ : STD_LOGIC;
  signal \red[1]_i_602_n_0\ : STD_LOGIC;
  signal \red[1]_i_603_n_0\ : STD_LOGIC;
  signal \red[1]_i_604_n_0\ : STD_LOGIC;
  signal \red[1]_i_605_n_0\ : STD_LOGIC;
  signal \red[1]_i_606_n_0\ : STD_LOGIC;
  signal \red[1]_i_607_n_0\ : STD_LOGIC;
  signal \red[1]_i_608_n_0\ : STD_LOGIC;
  signal \red[1]_i_609_n_0\ : STD_LOGIC;
  signal \red[1]_i_60_n_0\ : STD_LOGIC;
  signal \red[1]_i_610_n_0\ : STD_LOGIC;
  signal \red[1]_i_611_n_0\ : STD_LOGIC;
  signal \red[1]_i_612_n_0\ : STD_LOGIC;
  signal \red[1]_i_613_n_0\ : STD_LOGIC;
  signal \red[1]_i_614_n_0\ : STD_LOGIC;
  signal \red[1]_i_615_n_0\ : STD_LOGIC;
  signal \red[1]_i_616_n_0\ : STD_LOGIC;
  signal \red[1]_i_617_n_0\ : STD_LOGIC;
  signal \red[1]_i_618_n_0\ : STD_LOGIC;
  signal \red[1]_i_619_n_0\ : STD_LOGIC;
  signal \red[1]_i_61_n_0\ : STD_LOGIC;
  signal \red[1]_i_620_n_0\ : STD_LOGIC;
  signal \red[1]_i_621_n_0\ : STD_LOGIC;
  signal \red[1]_i_622_n_0\ : STD_LOGIC;
  signal \red[1]_i_623_n_0\ : STD_LOGIC;
  signal \red[1]_i_624_n_0\ : STD_LOGIC;
  signal \red[1]_i_625_n_0\ : STD_LOGIC;
  signal \red[1]_i_626_n_0\ : STD_LOGIC;
  signal \red[1]_i_627_n_0\ : STD_LOGIC;
  signal \red[1]_i_628_n_0\ : STD_LOGIC;
  signal \red[1]_i_629_n_0\ : STD_LOGIC;
  signal \red[1]_i_62_n_0\ : STD_LOGIC;
  signal \red[1]_i_630_n_0\ : STD_LOGIC;
  signal \red[1]_i_631_n_0\ : STD_LOGIC;
  signal \red[1]_i_632_n_0\ : STD_LOGIC;
  signal \red[1]_i_633_n_0\ : STD_LOGIC;
  signal \red[1]_i_634_n_0\ : STD_LOGIC;
  signal \red[1]_i_635_n_0\ : STD_LOGIC;
  signal \red[1]_i_637_n_0\ : STD_LOGIC;
  signal \red[1]_i_639_n_0\ : STD_LOGIC;
  signal \red[1]_i_63_n_0\ : STD_LOGIC;
  signal \red[1]_i_640_n_0\ : STD_LOGIC;
  signal \red[1]_i_641_n_0\ : STD_LOGIC;
  signal \red[1]_i_642_n_0\ : STD_LOGIC;
  signal \red[1]_i_643_n_0\ : STD_LOGIC;
  signal \red[1]_i_644_n_0\ : STD_LOGIC;
  signal \red[1]_i_645_n_0\ : STD_LOGIC;
  signal \red[1]_i_646_n_0\ : STD_LOGIC;
  signal \red[1]_i_647_n_0\ : STD_LOGIC;
  signal \red[1]_i_648_n_0\ : STD_LOGIC;
  signal \red[1]_i_649_n_0\ : STD_LOGIC;
  signal \red[1]_i_650_n_0\ : STD_LOGIC;
  signal \red[1]_i_651_n_0\ : STD_LOGIC;
  signal \red[1]_i_652_n_0\ : STD_LOGIC;
  signal \red[1]_i_654_n_0\ : STD_LOGIC;
  signal \red[1]_i_655_n_0\ : STD_LOGIC;
  signal \red[1]_i_656_n_0\ : STD_LOGIC;
  signal \red[1]_i_658_n_0\ : STD_LOGIC;
  signal \red[1]_i_659_n_0\ : STD_LOGIC;
  signal \red[1]_i_660_n_0\ : STD_LOGIC;
  signal \red[1]_i_662_n_0\ : STD_LOGIC;
  signal \red[1]_i_663_n_0\ : STD_LOGIC;
  signal \red[1]_i_664_n_0\ : STD_LOGIC;
  signal \red[1]_i_666_n_0\ : STD_LOGIC;
  signal \red[1]_i_667_n_0\ : STD_LOGIC;
  signal \red[1]_i_668_n_0\ : STD_LOGIC;
  signal \red[1]_i_669_n_0\ : STD_LOGIC;
  signal \red[1]_i_670_n_0\ : STD_LOGIC;
  signal \red[1]_i_671_n_0\ : STD_LOGIC;
  signal \red[1]_i_672_n_0\ : STD_LOGIC;
  signal \red[1]_i_673_n_0\ : STD_LOGIC;
  signal \red[1]_i_674_n_0\ : STD_LOGIC;
  signal \red[1]_i_675_n_0\ : STD_LOGIC;
  signal \red[1]_i_676_n_0\ : STD_LOGIC;
  signal \red[1]_i_677_n_0\ : STD_LOGIC;
  signal \red[1]_i_678_n_0\ : STD_LOGIC;
  signal \red[1]_i_679_n_0\ : STD_LOGIC;
  signal \red[1]_i_67_n_0\ : STD_LOGIC;
  signal \red[1]_i_680_n_0\ : STD_LOGIC;
  signal \red[1]_i_681_n_0\ : STD_LOGIC;
  signal \red[1]_i_682_n_0\ : STD_LOGIC;
  signal \red[1]_i_683_n_0\ : STD_LOGIC;
  signal \red[1]_i_684_n_0\ : STD_LOGIC;
  signal \red[1]_i_689_n_0\ : STD_LOGIC;
  signal \red[1]_i_68_n_0\ : STD_LOGIC;
  signal \red[1]_i_690_n_0\ : STD_LOGIC;
  signal \red[1]_i_691_n_0\ : STD_LOGIC;
  signal \red[1]_i_692_n_0\ : STD_LOGIC;
  signal \red[1]_i_693_n_0\ : STD_LOGIC;
  signal \red[1]_i_694_n_0\ : STD_LOGIC;
  signal \red[1]_i_695_n_0\ : STD_LOGIC;
  signal \red[1]_i_696_n_0\ : STD_LOGIC;
  signal \red[1]_i_697_n_0\ : STD_LOGIC;
  signal \red[1]_i_698_n_0\ : STD_LOGIC;
  signal \red[1]_i_699_n_0\ : STD_LOGIC;
  signal \red[1]_i_69_n_0\ : STD_LOGIC;
  signal \red[1]_i_6_n_0\ : STD_LOGIC;
  signal \red[1]_i_700_n_0\ : STD_LOGIC;
  signal \red[1]_i_701_n_0\ : STD_LOGIC;
  signal \red[1]_i_702_n_0\ : STD_LOGIC;
  signal \red[1]_i_703_n_0\ : STD_LOGIC;
  signal \red[1]_i_704_n_0\ : STD_LOGIC;
  signal \red[1]_i_705_n_0\ : STD_LOGIC;
  signal \red[1]_i_706_n_0\ : STD_LOGIC;
  signal \red[1]_i_707_n_0\ : STD_LOGIC;
  signal \red[1]_i_708_n_0\ : STD_LOGIC;
  signal \red[1]_i_709_n_0\ : STD_LOGIC;
  signal \red[1]_i_710_n_0\ : STD_LOGIC;
  signal \red[1]_i_711_n_0\ : STD_LOGIC;
  signal \red[1]_i_712_n_0\ : STD_LOGIC;
  signal \red[1]_i_714_n_0\ : STD_LOGIC;
  signal \red[1]_i_715_n_0\ : STD_LOGIC;
  signal \red[1]_i_716_n_0\ : STD_LOGIC;
  signal \red[1]_i_717_n_0\ : STD_LOGIC;
  signal \red[1]_i_718_n_0\ : STD_LOGIC;
  signal \red[1]_i_719_n_0\ : STD_LOGIC;
  signal \red[1]_i_71_n_0\ : STD_LOGIC;
  signal \red[1]_i_720_n_0\ : STD_LOGIC;
  signal \red[1]_i_721_n_0\ : STD_LOGIC;
  signal \red[1]_i_722_n_0\ : STD_LOGIC;
  signal \red[1]_i_729_n_0\ : STD_LOGIC;
  signal \red[1]_i_72_n_0\ : STD_LOGIC;
  signal \red[1]_i_730_n_0\ : STD_LOGIC;
  signal \red[1]_i_731_n_0\ : STD_LOGIC;
  signal \red[1]_i_732_n_0\ : STD_LOGIC;
  signal \red[1]_i_733_n_0\ : STD_LOGIC;
  signal \red[1]_i_734_n_0\ : STD_LOGIC;
  signal \red[1]_i_735_n_0\ : STD_LOGIC;
  signal \red[1]_i_736_n_0\ : STD_LOGIC;
  signal \red[1]_i_737_n_0\ : STD_LOGIC;
  signal \red[1]_i_738_n_0\ : STD_LOGIC;
  signal \red[1]_i_739_n_0\ : STD_LOGIC;
  signal \red[1]_i_73_n_0\ : STD_LOGIC;
  signal \red[1]_i_740_n_0\ : STD_LOGIC;
  signal \red[1]_i_741_n_0\ : STD_LOGIC;
  signal \red[1]_i_742_n_0\ : STD_LOGIC;
  signal \red[1]_i_743_n_0\ : STD_LOGIC;
  signal \red[1]_i_744_n_0\ : STD_LOGIC;
  signal \red[1]_i_74_n_0\ : STD_LOGIC;
  signal \red[1]_i_750_n_0\ : STD_LOGIC;
  signal \red[1]_i_751_n_0\ : STD_LOGIC;
  signal \red[1]_i_753_n_0\ : STD_LOGIC;
  signal \red[1]_i_754_n_0\ : STD_LOGIC;
  signal \red[1]_i_755_n_0\ : STD_LOGIC;
  signal \red[1]_i_756_n_0\ : STD_LOGIC;
  signal \red[1]_i_757_n_0\ : STD_LOGIC;
  signal \red[1]_i_758_n_0\ : STD_LOGIC;
  signal \red[1]_i_759_n_0\ : STD_LOGIC;
  signal \red[1]_i_760_n_0\ : STD_LOGIC;
  signal \red[1]_i_762_n_0\ : STD_LOGIC;
  signal \red[1]_i_763_n_0\ : STD_LOGIC;
  signal \red[1]_i_764_n_0\ : STD_LOGIC;
  signal \red[1]_i_765_n_0\ : STD_LOGIC;
  signal \red[1]_i_766_n_0\ : STD_LOGIC;
  signal \red[1]_i_767_n_0\ : STD_LOGIC;
  signal \red[1]_i_768_n_0\ : STD_LOGIC;
  signal \red[1]_i_769_n_0\ : STD_LOGIC;
  signal \red[1]_i_771_n_0\ : STD_LOGIC;
  signal \red[1]_i_772_n_0\ : STD_LOGIC;
  signal \red[1]_i_773_n_0\ : STD_LOGIC;
  signal \red[1]_i_774_n_0\ : STD_LOGIC;
  signal \red[1]_i_775_n_0\ : STD_LOGIC;
  signal \red[1]_i_776_n_0\ : STD_LOGIC;
  signal \red[1]_i_777_n_0\ : STD_LOGIC;
  signal \red[1]_i_778_n_0\ : STD_LOGIC;
  signal \red[1]_i_780_n_0\ : STD_LOGIC;
  signal \red[1]_i_781_n_0\ : STD_LOGIC;
  signal \red[1]_i_782_n_0\ : STD_LOGIC;
  signal \red[1]_i_783_n_0\ : STD_LOGIC;
  signal \red[1]_i_784_n_0\ : STD_LOGIC;
  signal \red[1]_i_785_n_0\ : STD_LOGIC;
  signal \red[1]_i_786_n_0\ : STD_LOGIC;
  signal \red[1]_i_787_n_0\ : STD_LOGIC;
  signal \red[1]_i_789_n_0\ : STD_LOGIC;
  signal \red[1]_i_790_n_0\ : STD_LOGIC;
  signal \red[1]_i_791_n_0\ : STD_LOGIC;
  signal \red[1]_i_792_n_0\ : STD_LOGIC;
  signal \red[1]_i_793_n_0\ : STD_LOGIC;
  signal \red[1]_i_794_n_0\ : STD_LOGIC;
  signal \red[1]_i_795_n_0\ : STD_LOGIC;
  signal \red[1]_i_796_n_0\ : STD_LOGIC;
  signal \red[1]_i_797_n_0\ : STD_LOGIC;
  signal \red[1]_i_798_n_0\ : STD_LOGIC;
  signal \red[1]_i_799_n_0\ : STD_LOGIC;
  signal \red[1]_i_79_n_0\ : STD_LOGIC;
  signal \red[1]_i_7_n_0\ : STD_LOGIC;
  signal \red[1]_i_800_n_0\ : STD_LOGIC;
  signal \red[1]_i_801_n_0\ : STD_LOGIC;
  signal \red[1]_i_802_n_0\ : STD_LOGIC;
  signal \red[1]_i_803_n_0\ : STD_LOGIC;
  signal \red[1]_i_804_n_0\ : STD_LOGIC;
  signal \red[1]_i_805_n_0\ : STD_LOGIC;
  signal \red[1]_i_806_n_0\ : STD_LOGIC;
  signal \red[1]_i_807_n_0\ : STD_LOGIC;
  signal \red[1]_i_808_n_0\ : STD_LOGIC;
  signal \red[1]_i_809_n_0\ : STD_LOGIC;
  signal \red[1]_i_80_n_0\ : STD_LOGIC;
  signal \red[1]_i_810_n_0\ : STD_LOGIC;
  signal \red[1]_i_811_n_0\ : STD_LOGIC;
  signal \red[1]_i_812_n_0\ : STD_LOGIC;
  signal \red[1]_i_813_n_0\ : STD_LOGIC;
  signal \red[1]_i_815_n_0\ : STD_LOGIC;
  signal \red[1]_i_816_n_0\ : STD_LOGIC;
  signal \red[1]_i_817_n_0\ : STD_LOGIC;
  signal \red[1]_i_818_n_0\ : STD_LOGIC;
  signal \red[1]_i_819_n_0\ : STD_LOGIC;
  signal \red[1]_i_81_n_0\ : STD_LOGIC;
  signal \red[1]_i_820_n_0\ : STD_LOGIC;
  signal \red[1]_i_821_n_0\ : STD_LOGIC;
  signal \red[1]_i_822_n_0\ : STD_LOGIC;
  signal \red[1]_i_823_n_0\ : STD_LOGIC;
  signal \red[1]_i_824_n_0\ : STD_LOGIC;
  signal \red[1]_i_825_n_0\ : STD_LOGIC;
  signal \red[1]_i_826_n_0\ : STD_LOGIC;
  signal \red[1]_i_827_n_0\ : STD_LOGIC;
  signal \red[1]_i_828_n_0\ : STD_LOGIC;
  signal \red[1]_i_829_n_0\ : STD_LOGIC;
  signal \red[1]_i_830_n_0\ : STD_LOGIC;
  signal \red[1]_i_831_n_0\ : STD_LOGIC;
  signal \red[1]_i_832_n_0\ : STD_LOGIC;
  signal \red[1]_i_833_n_0\ : STD_LOGIC;
  signal \red[1]_i_834_n_0\ : STD_LOGIC;
  signal \red[1]_i_835_n_0\ : STD_LOGIC;
  signal \red[1]_i_836_n_0\ : STD_LOGIC;
  signal \red[1]_i_837_n_0\ : STD_LOGIC;
  signal \red[1]_i_838_n_0\ : STD_LOGIC;
  signal \red[1]_i_839_n_0\ : STD_LOGIC;
  signal \red[1]_i_840_n_0\ : STD_LOGIC;
  signal \red[1]_i_841_n_0\ : STD_LOGIC;
  signal \red[1]_i_842_n_0\ : STD_LOGIC;
  signal \red[1]_i_843_n_0\ : STD_LOGIC;
  signal \red[1]_i_844_n_0\ : STD_LOGIC;
  signal \red[1]_i_845_n_0\ : STD_LOGIC;
  signal \red[1]_i_846_n_0\ : STD_LOGIC;
  signal \red[1]_i_847_n_0\ : STD_LOGIC;
  signal \red[1]_i_84_n_0\ : STD_LOGIC;
  signal \red[1]_i_850_n_0\ : STD_LOGIC;
  signal \red[1]_i_852_n_0\ : STD_LOGIC;
  signal \red[1]_i_853_n_0\ : STD_LOGIC;
  signal \red[1]_i_854_n_0\ : STD_LOGIC;
  signal \red[1]_i_855_n_0\ : STD_LOGIC;
  signal \red[1]_i_856_n_0\ : STD_LOGIC;
  signal \red[1]_i_857_n_0\ : STD_LOGIC;
  signal \red[1]_i_858_n_0\ : STD_LOGIC;
  signal \red[1]_i_859_n_0\ : STD_LOGIC;
  signal \red[1]_i_85_n_0\ : STD_LOGIC;
  signal \red[1]_i_860_n_0\ : STD_LOGIC;
  signal \red[1]_i_861_n_0\ : STD_LOGIC;
  signal \red[1]_i_862_n_0\ : STD_LOGIC;
  signal \red[1]_i_863_n_0\ : STD_LOGIC;
  signal \red[1]_i_864_n_0\ : STD_LOGIC;
  signal \red[1]_i_868_n_0\ : STD_LOGIC;
  signal \red[1]_i_869_n_0\ : STD_LOGIC;
  signal \red[1]_i_86_n_0\ : STD_LOGIC;
  signal \red[1]_i_870_n_0\ : STD_LOGIC;
  signal \red[1]_i_871_n_0\ : STD_LOGIC;
  signal \red[1]_i_872_n_0\ : STD_LOGIC;
  signal \red[1]_i_873_n_0\ : STD_LOGIC;
  signal \red[1]_i_874_n_0\ : STD_LOGIC;
  signal \red[1]_i_875_n_0\ : STD_LOGIC;
  signal \red[1]_i_876_n_0\ : STD_LOGIC;
  signal \red[1]_i_877_n_0\ : STD_LOGIC;
  signal \red[1]_i_878_n_0\ : STD_LOGIC;
  signal \red[1]_i_879_n_0\ : STD_LOGIC;
  signal \red[1]_i_880_n_0\ : STD_LOGIC;
  signal \red[1]_i_881_n_0\ : STD_LOGIC;
  signal \red[1]_i_882_n_0\ : STD_LOGIC;
  signal \red[1]_i_883_n_0\ : STD_LOGIC;
  signal \red[1]_i_884_n_0\ : STD_LOGIC;
  signal \red[1]_i_885_n_0\ : STD_LOGIC;
  signal \red[1]_i_886_n_0\ : STD_LOGIC;
  signal \red[1]_i_887_n_0\ : STD_LOGIC;
  signal \red[1]_i_888_n_0\ : STD_LOGIC;
  signal \red[1]_i_889_n_0\ : STD_LOGIC;
  signal \red[1]_i_890_n_0\ : STD_LOGIC;
  signal \red[1]_i_891_n_0\ : STD_LOGIC;
  signal \red[1]_i_892_n_0\ : STD_LOGIC;
  signal \red[1]_i_893_n_0\ : STD_LOGIC;
  signal \red[1]_i_894_n_0\ : STD_LOGIC;
  signal \red[1]_i_895_n_0\ : STD_LOGIC;
  signal \red[1]_i_896_n_0\ : STD_LOGIC;
  signal \red[1]_i_897_n_0\ : STD_LOGIC;
  signal \red[1]_i_898_n_0\ : STD_LOGIC;
  signal \red[1]_i_899_n_0\ : STD_LOGIC;
  signal \red[1]_i_89_n_0\ : STD_LOGIC;
  signal \red[1]_i_8_n_0\ : STD_LOGIC;
  signal \red[1]_i_900_n_0\ : STD_LOGIC;
  signal \red[1]_i_901_n_0\ : STD_LOGIC;
  signal \red[1]_i_902_n_0\ : STD_LOGIC;
  signal \red[1]_i_903_n_0\ : STD_LOGIC;
  signal \red[1]_i_904_n_0\ : STD_LOGIC;
  signal \red[1]_i_905_n_0\ : STD_LOGIC;
  signal \red[1]_i_906_n_0\ : STD_LOGIC;
  signal \red[1]_i_907_n_0\ : STD_LOGIC;
  signal \red[1]_i_908_n_0\ : STD_LOGIC;
  signal \red[1]_i_909_n_0\ : STD_LOGIC;
  signal \red[1]_i_90_n_0\ : STD_LOGIC;
  signal \red[1]_i_910_n_0\ : STD_LOGIC;
  signal \red[1]_i_911_n_0\ : STD_LOGIC;
  signal \red[1]_i_912_n_0\ : STD_LOGIC;
  signal \red[1]_i_913_n_0\ : STD_LOGIC;
  signal \red[1]_i_91_n_0\ : STD_LOGIC;
  signal \red[1]_i_96_n_0\ : STD_LOGIC;
  signal \red[1]_i_97_n_0\ : STD_LOGIC;
  signal \red[1]_i_98_n_0\ : STD_LOGIC;
  signal \red[1]_i_9_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_100_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_104_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_105_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_106_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_111_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_112_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_124_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_125_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_126_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_126_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_126_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_126_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_131_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_131_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_131_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_131_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_136_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_137_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_140_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_141_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_143_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_143_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_143_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_143_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_148_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_148_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_148_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_148_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_153_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_154_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_155_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_155_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_155_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_155_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_160_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_160_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_160_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_160_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_165_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_166_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_168_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_169_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_170_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_170_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_170_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_170_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_175_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_175_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_175_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_175_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_17_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_180_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_181_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_182_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_183_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_184_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_184_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_184_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_184_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_189_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_189_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_189_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_189_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_18_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_207_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_207_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_207_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_207_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_209_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_209_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_209_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_209_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_213_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_213_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_213_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_213_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_217_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_217_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_217_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_217_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_221_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_225_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_225_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_225_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_225_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_229_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_229_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_229_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_229_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_231_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_232_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_233_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_233_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_233_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_233_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_238_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_238_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_238_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_238_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_244_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_245_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_245_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_245_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_245_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_250_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_250_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_250_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_250_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_255_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_255_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_255_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_255_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_257_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_257_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_257_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_257_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_261_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_263_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_263_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_263_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_263_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_267_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_267_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_267_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_267_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_271_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_271_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_271_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_271_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_273_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_273_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_273_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_273_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_277_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_277_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_277_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_277_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_281_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_281_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_281_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_281_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_286_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_287_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_287_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_287_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_287_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_291_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_291_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_291_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_291_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_295_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_296_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_297_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_298_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_300_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_300_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_300_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_300_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_305_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_305_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_305_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_305_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_335_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_335_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_335_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_335_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_340_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_340_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_340_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_340_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_345_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_345_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_345_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_345_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_350_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_350_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_350_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_350_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_377_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_377_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_377_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_377_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_382_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_382_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_382_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_382_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_407_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_407_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_407_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_407_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_412_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_412_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_412_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_412_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_417_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_417_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_417_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_417_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_422_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_422_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_422_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_422_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_43_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_447_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_447_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_447_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_447_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_44_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_452_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_452_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_452_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_452_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_457_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_457_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_457_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_457_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_462_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_462_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_462_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_462_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_48_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_49_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_511_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_511_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_511_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_511_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_515_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_515_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_515_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_515_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_52_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_530_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_530_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_530_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_530_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_534_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_534_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_534_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_534_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_53_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_557_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_557_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_557_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_557_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_559_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_559_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_559_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_559_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_58_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_595_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_595_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_595_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_595_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_599_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_599_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_599_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_599_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_59_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_636_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_636_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_636_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_636_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_638_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_638_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_638_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_638_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_64_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_653_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_653_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_653_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_653_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_657_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_657_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_657_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_657_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_65_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_661_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_661_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_661_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_661_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_665_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_665_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_665_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_665_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_66_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_66_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_66_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_66_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_70_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_70_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_70_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_70_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_76_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_77_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_78_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_82_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_87_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_88_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_92_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_93_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_95_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_99_n_3\ : STD_LOGIC;
  signal \scoFace/geqOp396_in\ : STD_LOGIC;
  signal \scoFace/geqOp401_in\ : STD_LOGIC;
  signal \scoFace/geqOp406_in\ : STD_LOGIC;
  signal \scoFace/geqOp412_in\ : STD_LOGIC;
  signal \scoFace/geqOp418_in\ : STD_LOGIC;
  signal \scoFace/geqOp424_in\ : STD_LOGIC;
  signal \scoFace/geqOp430_in\ : STD_LOGIC;
  signal \scoFace/geqOp436_in\ : STD_LOGIC;
  signal \scoFace/geqOp442_in\ : STD_LOGIC;
  signal \scoFace/geqOp448_in\ : STD_LOGIC;
  signal \scoFace/geqOp454_in\ : STD_LOGIC;
  signal \scoFace/geqOp460_in\ : STD_LOGIC;
  signal \scoFace/geqOp466_in\ : STD_LOGIC;
  signal \scoFace/geqOp472_in\ : STD_LOGIC;
  signal \scoFace/geqOp478_in\ : STD_LOGIC;
  signal \scoFace/geqOp484_in\ : STD_LOGIC;
  signal \scoFace/geqOp492_in\ : STD_LOGIC;
  signal \scoFace/geqOp498_in\ : STD_LOGIC;
  signal \scoFace/geqOp504_in\ : STD_LOGIC;
  signal \scoFace/geqOp510_in\ : STD_LOGIC;
  signal \scoFace/geqOp516_in\ : STD_LOGIC;
  signal \scoFace/geqOp522_in\ : STD_LOGIC;
  signal \scoFace/geqOp528_in\ : STD_LOGIC;
  signal \scoFace/geqOp534_in\ : STD_LOGIC;
  signal \scoFace/geqOp540_in\ : STD_LOGIC;
  signal \scoFace/geqOp546_in\ : STD_LOGIC;
  signal \scoFace/geqOp552_in\ : STD_LOGIC;
  signal \scoFace/geqOp566_in\ : STD_LOGIC;
  signal \scoFace/geqOp578_in\ : STD_LOGIC;
  signal \scoFace/geqOp584_in\ : STD_LOGIC;
  signal \scoFace/geqOp589_in\ : STD_LOGIC;
  signal \scoFace/leqOp394_in\ : STD_LOGIC;
  signal \scoFace/leqOp399_in\ : STD_LOGIC;
  signal \scoFace/leqOp404_in\ : STD_LOGIC;
  signal \scoFace/leqOp410_in\ : STD_LOGIC;
  signal \scoFace/leqOp416_in\ : STD_LOGIC;
  signal \scoFace/leqOp422_in\ : STD_LOGIC;
  signal \scoFace/leqOp428_in\ : STD_LOGIC;
  signal \scoFace/leqOp434_in\ : STD_LOGIC;
  signal \scoFace/leqOp440_in\ : STD_LOGIC;
  signal \scoFace/leqOp446_in\ : STD_LOGIC;
  signal \scoFace/leqOp452_in\ : STD_LOGIC;
  signal \scoFace/leqOp458_in\ : STD_LOGIC;
  signal \scoFace/leqOp464_in\ : STD_LOGIC;
  signal \scoFace/leqOp470_in\ : STD_LOGIC;
  signal \scoFace/leqOp476_in\ : STD_LOGIC;
  signal \scoFace/leqOp482_in\ : STD_LOGIC;
  signal \scoFace/leqOp489_in\ : STD_LOGIC;
  signal \scoFace/leqOp495_in\ : STD_LOGIC;
  signal \scoFace/leqOp501_in\ : STD_LOGIC;
  signal \scoFace/leqOp507_in\ : STD_LOGIC;
  signal \scoFace/leqOp513_in\ : STD_LOGIC;
  signal \scoFace/leqOp519_in\ : STD_LOGIC;
  signal \scoFace/leqOp525_in\ : STD_LOGIC;
  signal \scoFace/leqOp531_in\ : STD_LOGIC;
  signal \scoFace/leqOp537_in\ : STD_LOGIC;
  signal \scoFace/leqOp543_in\ : STD_LOGIC;
  signal \scoFace/leqOp549_in\ : STD_LOGIC;
  signal \scoFace/leqOp563_in\ : STD_LOGIC;
  signal \scoFace/leqOp575_in\ : STD_LOGIC;
  signal \scoFace/leqOp581_in\ : STD_LOGIC;
  signal \scoFace/leqOp587_in\ : STD_LOGIC;
  signal v_activeArea_i_3_n_0 : STD_LOGIC;
  signal \v_cnt[10]_i_1_n_0\ : STD_LOGIC;
  signal \v_cnt[10]_i_5_n_0\ : STD_LOGIC;
  signal \v_cnt[10]_i_6_n_0\ : STD_LOGIC;
  signal \v_cnt[10]_i_7_n_0\ : STD_LOGIC;
  signal \v_cnt[10]_i_8_n_0\ : STD_LOGIC;
  signal \v_cnt[10]_i_9_n_0\ : STD_LOGIC;
  signal \v_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \v_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \v_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \v_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \v_cnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \v_cnt[8]_i_1_n_0\ : STD_LOGIC;
  signal \v_cnt[9]_i_2_n_0\ : STD_LOGIC;
  signal v_cnt_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^v_cnt_reg[7]_0\ : STD_LOGIC;
  signal \^v_cnt_reg[7]_1\ : STD_LOGIC;
  signal vs_i_4_n_0 : STD_LOGIC;
  signal \NLW_red_reg[1]_i_100_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_100_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_103_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red_reg[1]_i_103_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_104_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_104_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_105_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_105_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_106_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_106_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_111_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_111_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_112_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_112_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_124_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_124_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_125_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_125_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_126_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_131_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_136_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_136_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_137_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_137_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_140_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_140_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_141_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_141_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_143_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_148_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_153_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_153_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_154_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_154_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_155_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_160_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_165_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_165_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_166_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_166_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_168_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_168_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_169_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_169_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_170_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_175_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_18_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_180_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_180_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_181_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_181_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_182_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_182_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_183_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_183_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_184_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_189_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_207_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_209_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_213_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_217_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_221_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_221_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_222_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red_reg[1]_i_222_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_225_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_229_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_231_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_231_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_232_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_232_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_233_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_238_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_243_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red_reg[1]_i_243_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_244_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_244_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_245_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_250_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_255_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_257_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_261_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_261_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_262_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red_reg[1]_i_262_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_263_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_267_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_271_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_273_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_277_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_281_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_285_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red_reg[1]_i_285_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_286_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_286_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_287_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_291_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_295_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_295_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_296_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_296_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_297_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_297_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_298_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_298_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_300_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_305_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_335_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_340_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_345_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_350_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_377_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_382_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_407_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_412_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_417_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_422_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_43_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_43_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_44_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_44_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_447_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_452_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_457_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_462_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_48_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_48_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_49_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_49_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_511_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_515_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_52_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_52_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_53_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_53_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_530_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_534_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_557_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_559_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_58_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_58_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_59_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_59_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_595_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_599_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_636_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_638_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_64_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_64_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_65_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_65_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_653_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_657_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_66_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_661_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_665_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_70_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_75_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red_reg[1]_i_75_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_76_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_76_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_77_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_77_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_78_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_78_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_82_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_82_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_83_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red_reg[1]_i_83_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_87_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_87_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_88_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_88_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_92_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_92_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_93_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_93_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_94_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red_reg[1]_i_94_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_95_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_95_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_99_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_99_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \h_cnt[10]_i_3\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \h_cnt[2]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \h_cnt[3]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \h_cnt[4]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \h_cnt[7]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \h_cnt[8]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \h_cnt[9]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of hs_i_3 : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \pixelHorz[0]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \pixelHorz[10]_i_2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \pixelHorz[2]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \pixelHorz[3]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \pixelHorz[4]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \pixelHorz[6]_i_2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \pixelHorz[8]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \pixelHorz[9]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \pixelVert[10]_i_3\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \pixelVert[10]_i_4\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \pixelVert[1]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \pixelVert[2]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \pixelVert[3]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \pixelVert[4]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \pixelVert[6]_i_2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \pixelVert[8]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \red[0]_i_10\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \red[0]_i_100\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \red[0]_i_11\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \red[0]_i_112\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \red[0]_i_115\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \red[0]_i_12\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \red[0]_i_124\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \red[0]_i_125\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \red[0]_i_127\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \red[0]_i_128\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \red[0]_i_129\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \red[0]_i_130\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \red[0]_i_131\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \red[0]_i_133\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \red[0]_i_135\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \red[0]_i_136\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \red[0]_i_137\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \red[0]_i_138\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \red[0]_i_139\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \red[0]_i_141\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \red[0]_i_144\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \red[0]_i_145\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \red[0]_i_147\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \red[0]_i_148\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \red[0]_i_149\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \red[0]_i_152\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \red[0]_i_153\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \red[0]_i_154\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \red[0]_i_155\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \red[0]_i_156\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \red[0]_i_157\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \red[0]_i_158\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \red[0]_i_159\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \red[0]_i_161\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \red[0]_i_162\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \red[0]_i_163\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \red[0]_i_164\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \red[0]_i_165\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \red[0]_i_168\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \red[0]_i_169\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \red[0]_i_170\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \red[0]_i_172\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \red[0]_i_173\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \red[0]_i_174\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \red[0]_i_175\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \red[0]_i_176\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \red[0]_i_177\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \red[0]_i_178\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \red[0]_i_179\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \red[0]_i_180\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \red[0]_i_181\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \red[0]_i_182\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \red[0]_i_183\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \red[0]_i_185\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \red[0]_i_186\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \red[0]_i_187\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \red[0]_i_188\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \red[0]_i_190\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \red[0]_i_191\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \red[0]_i_192\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \red[0]_i_194\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \red[0]_i_195\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \red[0]_i_197\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \red[0]_i_198\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \red[0]_i_2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \red[0]_i_20\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \red[0]_i_200\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \red[0]_i_202\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \red[0]_i_203\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \red[0]_i_205\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \red[0]_i_208\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \red[0]_i_28\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \red[0]_i_39\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \red[0]_i_41\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \red[0]_i_46\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \red[0]_i_52\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \red[0]_i_53\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \red[0]_i_55\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \red[0]_i_56\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \red[0]_i_58\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \red[0]_i_60\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \red[0]_i_66\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \red[0]_i_68\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \red[0]_i_70\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \red[0]_i_74\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \red[0]_i_75\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \red[0]_i_79\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \red[0]_i_82\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \red[0]_i_90\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \red[0]_i_91\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \red[0]_i_99\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \red[1]_i_10\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \red[1]_i_102\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \red[1]_i_107\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \red[1]_i_108\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \red[1]_i_109\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \red[1]_i_110\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \red[1]_i_113\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \red[1]_i_117\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \red[1]_i_12\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \red[1]_i_120\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \red[1]_i_121\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \red[1]_i_122\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \red[1]_i_123\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \red[1]_i_138\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \red[1]_i_142\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \red[1]_i_167\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \red[1]_i_223\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \red[1]_i_224\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \red[1]_i_28\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \red[1]_i_299\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \red[1]_i_3\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \red[1]_i_33\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \red[1]_i_51\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \red[1]_i_60\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \red[1]_i_61\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \red[1]_i_63\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \red[1]_i_74\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \red[1]_i_79\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \red[1]_i_81\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \red[1]_i_90\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \red[1]_i_91\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \red[1]_i_96\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \red[1]_i_98\ : label is "soft_lutpair129";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_100\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_103\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_104\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_105\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_106\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_111\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_112\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_124\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_125\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_126\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_131\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_136\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_137\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_140\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_141\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_143\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_148\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_153\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_154\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_155\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_160\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_165\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_166\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_168\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_169\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_17\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_170\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_175\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_18\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_180\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_181\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_182\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_183\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_184\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_189\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_207\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_209\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_213\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_217\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_221\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_222\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_225\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_229\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_231\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_232\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_233\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_238\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_243\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_244\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_245\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_250\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_255\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_257\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_261\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_262\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_263\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_267\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_271\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_273\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_277\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_281\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_285\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_286\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_287\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_291\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_295\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_296\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_297\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_298\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_300\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_305\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_335\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_340\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_345\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_350\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_377\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_382\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_407\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_412\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_417\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_422\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_43\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_44\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_447\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_452\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_457\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_462\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_48\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_49\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_511\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_515\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_52\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_53\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_530\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_534\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_557\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_559\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_58\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_59\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_595\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_599\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_636\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_638\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_64\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_65\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_653\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_657\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_66\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_661\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_665\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_70\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_75\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_76\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_77\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_78\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_82\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_83\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_87\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_88\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_92\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_93\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_94\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_95\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_99\ : label is 11;
  attribute SOFT_HLUTNM of v_activeArea_i_3 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \v_cnt[10]_i_5\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \v_cnt[10]_i_6\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \v_cnt[10]_i_7\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \v_cnt[10]_i_9\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \v_cnt[1]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \v_cnt[2]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \v_cnt[3]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \v_cnt[4]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \v_cnt[6]_i_2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \v_cnt[8]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \v_cnt[9]_i_2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of vs_i_2 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of vs_i_4 : label is "soft_lutpair120";
begin
  E(0) <= \^e\(0);
  Q(5 downto 0) <= \^q\(5 downto 0);
  \h_cnt_reg[0]_0\ <= \^h_cnt_reg[0]_0\;
  \h_cnt_reg[10]_0\(2 downto 0) <= \^h_cnt_reg[10]_0\(2 downto 0);
  \v_cnt_reg[7]_0\ <= \^v_cnt_reg[7]_0\;
  \v_cnt_reg[7]_1\ <= \^v_cnt_reg[7]_1\;
\blue[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF2"
    )
        port map (
      I0 => \red[1]_i_3_n_0\,
      I1 => \red[0]_i_3_n_0\,
      I2 => \red[0]_i_2_n_0\,
      I3 => \red[1]_i_2_n_0\,
      O => \red[1]_i_2_0\
    );
\blue[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red[0]_i_2_n_0\,
      I1 => \red[1]_i_2_n_0\,
      O => \red[1]_i_2_1\
    );
de_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => de0,
      Q => vde,
      R => \pixelVert_reg[0]_0\
    );
\green[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F00020"
    )
        port map (
      I0 => \red[1]_i_3_n_0\,
      I1 => \red[0]_i_3_n_0\,
      I2 => s00_axi_aresetn,
      I3 => \red[0]_i_2_n_0\,
      I4 => \red[1]_i_2_n_0\,
      O => s00_axi_aresetn_0(0)
    );
\green[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \red[1]_i_2_n_0\,
      I1 => \red[0]_i_2_n_0\,
      I2 => s00_axi_aresetn,
      O => s00_axi_aresetn_0(1)
    );
\green[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F020"
    )
        port map (
      I0 => \red[1]_i_3_n_0\,
      I1 => \red[0]_i_3_n_0\,
      I2 => s00_axi_aresetn,
      I3 => \red[0]_i_2_n_0\,
      I4 => \red[1]_i_2_n_0\,
      O => s00_axi_aresetn_0(2)
    );
\gtOp_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888800802222AA2A"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \gtOp_carry__0\(9),
      I2 => \gtOp_carry__0\(7),
      I3 => \ltOp_carry__0\,
      I4 => \gtOp_carry__0\(8),
      I5 => \gtOp_carry__0\(10),
      O => \pixelVert_reg[10]_0\(1)
    );
\gtOp_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888800802222AA2A"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \gtOp_carry__0_0\(9),
      I2 => \gtOp_carry__0_0\(7),
      I3 => \ltOp_carry__0_0\,
      I4 => \gtOp_carry__0_0\(8),
      I5 => \gtOp_carry__0_0\(10),
      O => \pixelVert_reg[10]_1\(1)
    );
\gtOp_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2DF0DD2000000"
    )
        port map (
      I0 => \gtOp_carry__0\(7),
      I1 => \ltOp_carry__0\,
      I2 => \gtOp_carry__0\(8),
      I3 => pixelVert(8),
      I4 => \gtOp_carry__0\(9),
      I5 => pixelVert(9),
      O => \pixelVert_reg[10]_0\(0)
    );
\gtOp_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2DF0DD2000000"
    )
        port map (
      I0 => \gtOp_carry__0_0\(7),
      I1 => \ltOp_carry__0_0\,
      I2 => \gtOp_carry__0_0\(8),
      I3 => pixelVert(8),
      I4 => \gtOp_carry__0_0\(9),
      I5 => pixelVert(9),
      O => \pixelVert_reg[10]_1\(0)
    );
\gtOp_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55F7AA08AA0855F7"
    )
        port map (
      I0 => \gtOp_carry__0\(9),
      I1 => \gtOp_carry__0\(7),
      I2 => \ltOp_carry__0\,
      I3 => \gtOp_carry__0\(8),
      I4 => \gtOp_carry__0\(10),
      I5 => pixelVert(10),
      O => \p_0_out__0_2\(1)
    );
\gtOp_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55F7AA08AA0855F7"
    )
        port map (
      I0 => \gtOp_carry__0_0\(9),
      I1 => \gtOp_carry__0_0\(7),
      I2 => \ltOp_carry__0_0\,
      I3 => \gtOp_carry__0_0\(8),
      I4 => \gtOp_carry__0_0\(10),
      I5 => pixelVert(10),
      O => \p_0_out__1_2\(1)
    );
\gtOp_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0020D220D20D00"
    )
        port map (
      I0 => \gtOp_carry__0\(7),
      I1 => \ltOp_carry__0\,
      I2 => \gtOp_carry__0\(8),
      I3 => pixelVert(8),
      I4 => \gtOp_carry__0\(9),
      I5 => pixelVert(9),
      O => \p_0_out__0_2\(0)
    );
\gtOp_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0020D220D20D00"
    )
        port map (
      I0 => \gtOp_carry__0_0\(7),
      I1 => \ltOp_carry__0_0\,
      I2 => \gtOp_carry__0_0\(8),
      I3 => pixelVert(8),
      I4 => \gtOp_carry__0_0\(9),
      I5 => pixelVert(9),
      O => \p_0_out__1_2\(0)
    );
gtOp_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB90D400"
    )
        port map (
      I0 => \gtOp_carry__0\(6),
      I1 => ltOp_carry,
      I2 => pixelVert(6),
      I3 => pixelVert(7),
      I4 => \gtOp_carry__0\(7),
      O => \p_0_out__0_0\(3)
    );
\gtOp_carry_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB90D400"
    )
        port map (
      I0 => \gtOp_carry__0_0\(6),
      I1 => ltOp_carry_0,
      I2 => pixelVert(6),
      I3 => pixelVert(7),
      I4 => \gtOp_carry__0_0\(7),
      O => \p_0_out__1_0\(3)
    );
gtOp_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF02C280"
    )
        port map (
      I0 => pixelVert(4),
      I1 => \gtOp_carry__0\(4),
      I2 => \gtOp_carry__0\(3),
      I3 => pixelVert(5),
      I4 => \gtOp_carry__0\(5),
      O => \p_0_out__0_0\(2)
    );
\gtOp_carry_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF02C280"
    )
        port map (
      I0 => pixelVert(4),
      I1 => \gtOp_carry__0_0\(4),
      I2 => \gtOp_carry__0_0\(3),
      I3 => pixelVert(5),
      I4 => \gtOp_carry__0_0\(5),
      O => \p_0_out__1_0\(2)
    );
gtOp_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => pixelVert(2),
      I1 => \gtOp_carry__0\(2),
      I2 => pixelVert(3),
      I3 => \gtOp_carry__0\(3),
      O => \p_0_out__0_0\(1)
    );
\gtOp_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => pixelVert(2),
      I1 => \gtOp_carry__0_0\(2),
      I2 => pixelVert(3),
      I3 => \gtOp_carry__0_0\(3),
      O => \p_0_out__1_0\(1)
    );
gtOp_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixelVert(0),
      I1 => \gtOp_carry__0\(0),
      I2 => \gtOp_carry__0\(1),
      I3 => pixelVert(1),
      O => \p_0_out__0_0\(0)
    );
\gtOp_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixelVert(0),
      I1 => \gtOp_carry__0_0\(0),
      I2 => \gtOp_carry__0_0\(1),
      I3 => pixelVert(1),
      O => \p_0_out__1_0\(0)
    );
gtOp_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40292940"
    )
        port map (
      I0 => \gtOp_carry__0\(6),
      I1 => ltOp_carry,
      I2 => pixelVert(6),
      I3 => pixelVert(7),
      I4 => \gtOp_carry__0\(7),
      O => \p_0_out__0\(3)
    );
\gtOp_carry_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40292940"
    )
        port map (
      I0 => \gtOp_carry__0_0\(6),
      I1 => ltOp_carry_0,
      I2 => pixelVert(6),
      I3 => pixelVert(7),
      I4 => \gtOp_carry__0_0\(7),
      O => \p_0_out__1\(3)
    );
gtOp_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40292940"
    )
        port map (
      I0 => pixelVert(4),
      I1 => \gtOp_carry__0\(4),
      I2 => \gtOp_carry__0\(3),
      I3 => pixelVert(5),
      I4 => \gtOp_carry__0\(5),
      O => \p_0_out__0\(2)
    );
\gtOp_carry_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40292940"
    )
        port map (
      I0 => pixelVert(4),
      I1 => \gtOp_carry__0_0\(4),
      I2 => \gtOp_carry__0_0\(3),
      I3 => pixelVert(5),
      I4 => \gtOp_carry__0_0\(5),
      O => \p_0_out__1\(2)
    );
gtOp_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => pixelVert(2),
      I1 => \gtOp_carry__0\(2),
      I2 => pixelVert(3),
      I3 => \gtOp_carry__0\(3),
      O => \p_0_out__0\(1)
    );
\gtOp_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => pixelVert(2),
      I1 => \gtOp_carry__0_0\(2),
      I2 => pixelVert(3),
      I3 => \gtOp_carry__0_0\(3),
      O => \p_0_out__1\(1)
    );
gtOp_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixelVert(0),
      I1 => \gtOp_carry__0\(0),
      I2 => \gtOp_carry__0\(1),
      I3 => pixelVert(1),
      O => \p_0_out__0\(0)
    );
\gtOp_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixelVert(0),
      I1 => \gtOp_carry__0_0\(0),
      I2 => \gtOp_carry__0_0\(1),
      I3 => pixelVert(1),
      O => \p_0_out__1\(0)
    );
h_activeArea_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => h_activeArea_reg_0,
      Q => h_activeArea,
      R => \pixelVert_reg[0]_0\
    );
\h_cnt[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4000FFFF"
    )
        port map (
      I0 => \^h_cnt_reg[10]_0\(0),
      I1 => \^h_cnt_reg[10]_0\(2),
      I2 => \^h_cnt_reg[10]_0\(1),
      I3 => \^h_cnt_reg[0]_0\,
      I4 => s00_axi_aresetn,
      O => \h_cnt[10]_i_1_n_0\
    );
\h_cnt[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^h_cnt_reg[10]_0\(2),
      I1 => \^h_cnt_reg[10]_0\(1),
      I2 => \^h_cnt_reg[10]_0\(0),
      I3 => h_cnt_reg(7),
      I4 => h_cnt_reg(6),
      I5 => \h_cnt[10]_i_4_n_0\,
      O => \plusOp__0\(10)
    );
\h_cnt[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => h_cnt_reg(0),
      I1 => h_cnt_reg(4),
      I2 => h_cnt_reg(2),
      I3 => h_cnt_reg(3),
      I4 => \v_cnt[10]_i_6_n_0\,
      O => \^h_cnt_reg[0]_0\
    );
\h_cnt[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => h_cnt_reg(5),
      I1 => h_cnt_reg(4),
      I2 => h_cnt_reg(2),
      I3 => h_cnt_reg(0),
      I4 => h_cnt_reg(1),
      I5 => h_cnt_reg(3),
      O => \h_cnt[10]_i_4_n_0\
    );
\h_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => h_cnt_reg(0),
      I1 => h_cnt_reg(1),
      O => \h_cnt[1]_i_1_n_0\
    );
\h_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => h_cnt_reg(2),
      I1 => h_cnt_reg(1),
      I2 => h_cnt_reg(0),
      O => \h_cnt[2]_i_1_n_0\
    );
\h_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => h_cnt_reg(3),
      I1 => h_cnt_reg(2),
      I2 => h_cnt_reg(0),
      I3 => h_cnt_reg(1),
      O => \h_cnt[3]_i_1_n_0\
    );
\h_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => h_cnt_reg(4),
      I1 => h_cnt_reg(3),
      I2 => h_cnt_reg(1),
      I3 => h_cnt_reg(0),
      I4 => h_cnt_reg(2),
      O => \h_cnt[4]_i_1_n_0\
    );
\h_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => h_cnt_reg(5),
      I1 => h_cnt_reg(4),
      I2 => h_cnt_reg(2),
      I3 => h_cnt_reg(0),
      I4 => h_cnt_reg(1),
      I5 => h_cnt_reg(3),
      O => \h_cnt[5]_i_1_n_0\
    );
\h_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => h_cnt_reg(6),
      I1 => \h_cnt[10]_i_4_n_0\,
      O => \plusOp__0\(6)
    );
\h_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => h_cnt_reg(7),
      I1 => \h_cnt[10]_i_4_n_0\,
      I2 => h_cnt_reg(6),
      O => \h_cnt[7]_i_1_n_0\
    );
\h_cnt[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^h_cnt_reg[10]_0\(0),
      I1 => h_cnt_reg(7),
      I2 => h_cnt_reg(6),
      I3 => \h_cnt[10]_i_4_n_0\,
      O => \h_cnt[8]_i_1_n_0\
    );
\h_cnt[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^h_cnt_reg[10]_0\(1),
      I1 => \h_cnt[10]_i_4_n_0\,
      I2 => h_cnt_reg(6),
      I3 => h_cnt_reg(7),
      I4 => \^h_cnt_reg[10]_0\(0),
      O => \plusOp__0\(9)
    );
\h_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => minusOp(0),
      Q => h_cnt_reg(0),
      R => \h_cnt[10]_i_1_n_0\
    );
\h_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \plusOp__0\(10),
      Q => \^h_cnt_reg[10]_0\(2),
      R => \h_cnt[10]_i_1_n_0\
    );
\h_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \h_cnt[1]_i_1_n_0\,
      Q => h_cnt_reg(1),
      R => \h_cnt[10]_i_1_n_0\
    );
\h_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \h_cnt[2]_i_1_n_0\,
      Q => h_cnt_reg(2),
      R => \h_cnt[10]_i_1_n_0\
    );
\h_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \h_cnt[3]_i_1_n_0\,
      Q => h_cnt_reg(3),
      R => \h_cnt[10]_i_1_n_0\
    );
\h_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \h_cnt[4]_i_1_n_0\,
      Q => h_cnt_reg(4),
      R => \h_cnt[10]_i_1_n_0\
    );
\h_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \h_cnt[5]_i_1_n_0\,
      Q => h_cnt_reg(5),
      R => \h_cnt[10]_i_1_n_0\
    );
\h_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \plusOp__0\(6),
      Q => h_cnt_reg(6),
      R => \h_cnt[10]_i_1_n_0\
    );
\h_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \h_cnt[7]_i_1_n_0\,
      Q => h_cnt_reg(7),
      R => \h_cnt[10]_i_1_n_0\
    );
\h_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \h_cnt[8]_i_1_n_0\,
      Q => \^h_cnt_reg[10]_0\(0),
      R => \h_cnt[10]_i_1_n_0\
    );
\h_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \plusOp__0\(9),
      Q => \^h_cnt_reg[10]_0\(1),
      R => \h_cnt[10]_i_1_n_0\
    );
hs_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \v_cnt[10]_i_5_n_0\,
      I1 => hs_i_3_n_0,
      I2 => h_cnt_reg(5),
      I3 => h_cnt_reg(6),
      I4 => h_cnt_reg(3),
      O => \h_cnt_reg[5]_0\
    );
hs_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => h_cnt_reg(4),
      I1 => h_cnt_reg(1),
      I2 => h_cnt_reg(7),
      I3 => \^h_cnt_reg[10]_0\(0),
      O => hs_i_3_n_0
    );
hs_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => hs_reg_0,
      Q => hsync,
      S => \pixelVert_reg[0]_0\
    );
\ltOp_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055F7AA08"
    )
        port map (
      I0 => \gtOp_carry__0\(9),
      I1 => \gtOp_carry__0\(7),
      I2 => \ltOp_carry__0\,
      I3 => \gtOp_carry__0\(8),
      I4 => \gtOp_carry__0\(10),
      I5 => pixelVert(10),
      O => \p_0_out__0_1\(1)
    );
\ltOp_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055F7AA08"
    )
        port map (
      I0 => \gtOp_carry__0_0\(9),
      I1 => \gtOp_carry__0_0\(7),
      I2 => \ltOp_carry__0_0\,
      I3 => \gtOp_carry__0_0\(8),
      I4 => \gtOp_carry__0_0\(10),
      I5 => pixelVert(10),
      O => \p_0_out__1_1\(1)
    );
\ltOp_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005104F30400FF5D"
    )
        port map (
      I0 => pixelVert(8),
      I1 => \gtOp_carry__0\(7),
      I2 => \ltOp_carry__0\,
      I3 => \gtOp_carry__0\(8),
      I4 => pixelVert(9),
      I5 => \gtOp_carry__0\(9),
      O => \p_0_out__0_1\(0)
    );
\ltOp_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005104F30400FF5D"
    )
        port map (
      I0 => pixelVert(8),
      I1 => \gtOp_carry__0_0\(7),
      I2 => \ltOp_carry__0_0\,
      I3 => \gtOp_carry__0_0\(8),
      I4 => pixelVert(9),
      I5 => \gtOp_carry__0_0\(9),
      O => \p_0_out__1_1\(0)
    );
\ltOp_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666AA6A99995595"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \gtOp_carry__0\(9),
      I2 => \gtOp_carry__0\(7),
      I3 => \ltOp_carry__0\,
      I4 => \gtOp_carry__0\(8),
      I5 => \gtOp_carry__0\(10),
      O => \pixelVert_reg[10]_2\(1)
    );
\ltOp_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666AA6A99995595"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \gtOp_carry__0_0\(9),
      I2 => \gtOp_carry__0_0\(7),
      I3 => \ltOp_carry__0_0\,
      I4 => \gtOp_carry__0_0\(8),
      I5 => \gtOp_carry__0_0\(10),
      O => \pixelVert_reg[10]_3\(1)
    );
\ltOp_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0020D220D20D00"
    )
        port map (
      I0 => \gtOp_carry__0\(7),
      I1 => \ltOp_carry__0\,
      I2 => \gtOp_carry__0\(8),
      I3 => pixelVert(8),
      I4 => \gtOp_carry__0\(9),
      I5 => pixelVert(9),
      O => \pixelVert_reg[10]_2\(0)
    );
\ltOp_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0020D220D20D00"
    )
        port map (
      I0 => \gtOp_carry__0_0\(7),
      I1 => \ltOp_carry__0_0\,
      I2 => \gtOp_carry__0_0\(8),
      I3 => pixelVert(8),
      I4 => \gtOp_carry__0_0\(9),
      I5 => pixelVert(9),
      O => \pixelVert_reg[10]_3\(0)
    );
ltOp_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"103404DF"
    )
        port map (
      I0 => pixelVert(6),
      I1 => \gtOp_carry__0\(6),
      I2 => ltOp_carry,
      I3 => pixelVert(7),
      I4 => \gtOp_carry__0\(7),
      O => DI(3)
    );
\ltOp_carry_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"103404DF"
    )
        port map (
      I0 => pixelVert(6),
      I1 => \gtOp_carry__0_0\(6),
      I2 => ltOp_carry_0,
      I3 => pixelVert(7),
      I4 => \gtOp_carry__0_0\(7),
      O => \pixelVert_reg[6]_0\(3)
    );
ltOp_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008E0677"
    )
        port map (
      I0 => \gtOp_carry__0\(4),
      I1 => \gtOp_carry__0\(3),
      I2 => pixelVert(4),
      I3 => pixelVert(5),
      I4 => \gtOp_carry__0\(5),
      O => DI(2)
    );
\ltOp_carry_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008E0677"
    )
        port map (
      I0 => \gtOp_carry__0_0\(4),
      I1 => \gtOp_carry__0_0\(3),
      I2 => pixelVert(4),
      I3 => pixelVert(5),
      I4 => \gtOp_carry__0_0\(5),
      O => \pixelVert_reg[6]_0\(2)
    );
ltOp_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022F"
    )
        port map (
      I0 => \gtOp_carry__0\(2),
      I1 => pixelVert(2),
      I2 => pixelVert(3),
      I3 => \gtOp_carry__0\(3),
      O => DI(1)
    );
\ltOp_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022F"
    )
        port map (
      I0 => \gtOp_carry__0_0\(2),
      I1 => pixelVert(2),
      I2 => pixelVert(3),
      I3 => \gtOp_carry__0_0\(3),
      O => \pixelVert_reg[6]_0\(1)
    );
ltOp_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \gtOp_carry__0\(0),
      I1 => pixelVert(0),
      I2 => pixelVert(1),
      I3 => \gtOp_carry__0\(1),
      O => DI(0)
    );
\ltOp_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \gtOp_carry__0_0\(0),
      I1 => pixelVert(0),
      I2 => pixelVert(1),
      I3 => \gtOp_carry__0_0\(1),
      O => \pixelVert_reg[6]_0\(0)
    );
ltOp_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40292940"
    )
        port map (
      I0 => \gtOp_carry__0\(6),
      I1 => ltOp_carry,
      I2 => pixelVert(6),
      I3 => pixelVert(7),
      I4 => \gtOp_carry__0\(7),
      O => S(3)
    );
\ltOp_carry_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40292940"
    )
        port map (
      I0 => \gtOp_carry__0_0\(6),
      I1 => ltOp_carry_0,
      I2 => pixelVert(6),
      I3 => pixelVert(7),
      I4 => \gtOp_carry__0_0\(7),
      O => \p_0_out__1_3\(3)
    );
ltOp_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40292940"
    )
        port map (
      I0 => pixelVert(4),
      I1 => \gtOp_carry__0\(4),
      I2 => \gtOp_carry__0\(3),
      I3 => pixelVert(5),
      I4 => \gtOp_carry__0\(5),
      O => S(2)
    );
\ltOp_carry_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40292940"
    )
        port map (
      I0 => pixelVert(4),
      I1 => \gtOp_carry__0_0\(4),
      I2 => \gtOp_carry__0_0\(3),
      I3 => pixelVert(5),
      I4 => \gtOp_carry__0_0\(5),
      O => \p_0_out__1_3\(2)
    );
ltOp_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => pixelVert(2),
      I1 => \gtOp_carry__0\(2),
      I2 => pixelVert(3),
      I3 => \gtOp_carry__0\(3),
      O => S(1)
    );
\ltOp_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => pixelVert(2),
      I1 => \gtOp_carry__0_0\(2),
      I2 => pixelVert(3),
      I3 => \gtOp_carry__0_0\(3),
      O => \p_0_out__1_3\(1)
    );
ltOp_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixelVert(0),
      I1 => \gtOp_carry__0\(0),
      I2 => \gtOp_carry__0\(1),
      I3 => pixelVert(1),
      O => S(0)
    );
\ltOp_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixelVert(0),
      I1 => \gtOp_carry__0_0\(0),
      I2 => \gtOp_carry__0_0\(1),
      I3 => pixelVert(1),
      O => \p_0_out__1_3\(0)
    );
\pixelHorz[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => h_cnt_reg(0),
      O => minusOp(0)
    );
\pixelHorz[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEEA"
    )
        port map (
      I0 => \^h_cnt_reg[10]_0\(2),
      I1 => \^h_cnt_reg[10]_0\(0),
      I2 => \pixelHorz[10]_i_3_n_0\,
      I3 => h_cnt_reg(7),
      I4 => \^h_cnt_reg[10]_0\(1),
      O => geqOp
    );
\pixelHorz[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA9995"
    )
        port map (
      I0 => \^h_cnt_reg[10]_0\(2),
      I1 => \^h_cnt_reg[10]_0\(0),
      I2 => \pixelHorz[10]_i_3_n_0\,
      I3 => h_cnt_reg(7),
      I4 => \^h_cnt_reg[10]_0\(1),
      O => minusOp(10)
    );
\pixelHorz[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888000000000"
    )
        port map (
      I0 => h_cnt_reg(6),
      I1 => h_cnt_reg(5),
      I2 => \pixelHorz[6]_i_2_n_0\,
      I3 => h_cnt_reg(2),
      I4 => h_cnt_reg(3),
      I5 => h_cnt_reg(4),
      O => \pixelHorz[10]_i_3_n_0\
    );
\pixelHorz[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => h_cnt_reg(1),
      I1 => h_cnt_reg(0),
      O => minusOp(1)
    );
\pixelHorz[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => h_cnt_reg(2),
      I1 => h_cnt_reg(1),
      I2 => h_cnt_reg(0),
      O => \pixelHorz[2]_i_1_n_0\
    );
\pixelHorz[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => h_cnt_reg(3),
      I1 => h_cnt_reg(0),
      I2 => h_cnt_reg(1),
      I3 => h_cnt_reg(2),
      O => minusOp(3)
    );
\pixelHorz[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => h_cnt_reg(4),
      I1 => h_cnt_reg(0),
      I2 => h_cnt_reg(1),
      I3 => h_cnt_reg(2),
      I4 => h_cnt_reg(3),
      O => \pixelHorz[4]_i_1_n_0\
    );
\pixelHorz[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666666666666666A"
    )
        port map (
      I0 => h_cnt_reg(5),
      I1 => h_cnt_reg(4),
      I2 => h_cnt_reg(3),
      I3 => h_cnt_reg(2),
      I4 => h_cnt_reg(1),
      I5 => h_cnt_reg(0),
      O => \pixelHorz[5]_i_1_n_0\
    );
\pixelHorz[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557FFFFAAA80000"
    )
        port map (
      I0 => h_cnt_reg(4),
      I1 => h_cnt_reg(3),
      I2 => h_cnt_reg(2),
      I3 => \pixelHorz[6]_i_2_n_0\,
      I4 => h_cnt_reg(5),
      I5 => h_cnt_reg(6),
      O => minusOp(6)
    );
\pixelHorz[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => h_cnt_reg(0),
      I1 => h_cnt_reg(1),
      O => \pixelHorz[6]_i_2_n_0\
    );
\pixelHorz[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => h_cnt_reg(7),
      I1 => \pixelHorz[10]_i_3_n_0\,
      O => \pixelHorz[7]_i_1_n_0\
    );
\pixelHorz[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \^h_cnt_reg[10]_0\(0),
      I1 => \pixelHorz[10]_i_3_n_0\,
      I2 => h_cnt_reg(7),
      O => \pixelHorz[8]_i_1_n_0\
    );
\pixelHorz[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A955"
    )
        port map (
      I0 => \^h_cnt_reg[10]_0\(1),
      I1 => h_cnt_reg(7),
      I2 => \pixelHorz[10]_i_3_n_0\,
      I3 => \^h_cnt_reg[10]_0\(0),
      O => \pixelHorz[9]_i_1_n_0\
    );
\pixelHorz_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => geqOp,
      D => minusOp(0),
      Q => \^q\(0),
      R => \pixelVert_reg[0]_0\
    );
\pixelHorz_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => geqOp,
      D => minusOp(10),
      Q => pixelHorz(10),
      R => \pixelVert_reg[0]_0\
    );
\pixelHorz_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => geqOp,
      D => minusOp(1),
      Q => \^q\(1),
      R => \pixelVert_reg[0]_0\
    );
\pixelHorz_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => geqOp,
      D => \pixelHorz[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \pixelVert_reg[0]_0\
    );
\pixelHorz_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => geqOp,
      D => minusOp(3),
      Q => \^q\(3),
      R => \pixelVert_reg[0]_0\
    );
\pixelHorz_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => geqOp,
      D => \pixelHorz[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \pixelVert_reg[0]_0\
    );
\pixelHorz_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => geqOp,
      D => \pixelHorz[5]_i_1_n_0\,
      Q => \^q\(5),
      R => \pixelVert_reg[0]_0\
    );
\pixelHorz_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => geqOp,
      D => minusOp(6),
      Q => pixelHorz(6),
      R => \pixelVert_reg[0]_0\
    );
\pixelHorz_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => geqOp,
      D => \pixelHorz[7]_i_1_n_0\,
      Q => pixelHorz(7),
      R => \pixelVert_reg[0]_0\
    );
\pixelHorz_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => geqOp,
      D => \pixelHorz[8]_i_1_n_0\,
      Q => pixelHorz(8),
      R => \pixelVert_reg[0]_0\
    );
\pixelHorz_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => geqOp,
      D => \pixelHorz[9]_i_1_n_0\,
      Q => pixelHorz(9),
      R => \pixelVert_reg[0]_0\
    );
\pixelVert[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => v_cnt_reg(0),
      O => \pixelVert[0]_i_1_n_0\
    );
\pixelVert[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => v_cnt_reg(10),
      I1 => \^v_cnt_reg[7]_1\,
      I2 => \pixelVert[10]_i_4_n_0\,
      I3 => v_cnt_reg(9),
      O => \pixelVert[10]_i_1_n_0\
    );
\pixelVert[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => v_cnt_reg(10),
      I1 => \^v_cnt_reg[7]_1\,
      I2 => \pixelVert[10]_i_4_n_0\,
      I3 => v_cnt_reg(9),
      O => \pixelVert[10]_i_2_n_0\
    );
\pixelVert[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => v_cnt_reg(7),
      I1 => v_cnt_reg(6),
      I2 => v_cnt_reg(8),
      I3 => v_cnt_reg(5),
      O => \^v_cnt_reg[7]_1\
    );
\pixelVert[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => v_cnt_reg(1),
      I1 => v_cnt_reg(0),
      I2 => v_cnt_reg(4),
      I3 => v_cnt_reg(2),
      I4 => v_cnt_reg(3),
      O => \pixelVert[10]_i_4_n_0\
    );
\pixelVert[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => v_cnt_reg(1),
      I1 => v_cnt_reg(0),
      O => \pixelVert[1]_i_1_n_0\
    );
\pixelVert[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => v_cnt_reg(2),
      I1 => v_cnt_reg(1),
      I2 => v_cnt_reg(0),
      O => \pixelVert[2]_i_1_n_0\
    );
\pixelVert[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"666A"
    )
        port map (
      I0 => v_cnt_reg(3),
      I1 => v_cnt_reg(2),
      I2 => v_cnt_reg(0),
      I3 => v_cnt_reg(1),
      O => \pixelVert[3]_i_1_n_0\
    );
\pixelVert[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A6A6AAA"
    )
        port map (
      I0 => v_cnt_reg(4),
      I1 => v_cnt_reg(2),
      I2 => v_cnt_reg(3),
      I3 => v_cnt_reg(0),
      I4 => v_cnt_reg(1),
      O => \pixelVert[4]_i_1_n_0\
    );
\pixelVert[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555955595555555"
    )
        port map (
      I0 => v_cnt_reg(5),
      I1 => v_cnt_reg(3),
      I2 => v_cnt_reg(2),
      I3 => v_cnt_reg(4),
      I4 => v_cnt_reg(0),
      I5 => v_cnt_reg(1),
      O => \pixelVert[5]_i_1_n_0\
    );
\pixelVert[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA95555555"
    )
        port map (
      I0 => v_cnt_reg(6),
      I1 => \pixelVert[6]_i_2_n_0\,
      I2 => v_cnt_reg(4),
      I3 => v_cnt_reg(2),
      I4 => v_cnt_reg(3),
      I5 => v_cnt_reg(5),
      O => \pixelVert[6]_i_1_n_0\
    );
\pixelVert[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => v_cnt_reg(0),
      I1 => v_cnt_reg(1),
      O => \pixelVert[6]_i_2_n_0\
    );
\pixelVert[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => v_cnt_reg(7),
      I1 => \pixelVert[8]_i_2_n_0\,
      I2 => v_cnt_reg(6),
      O => \pixelVert[7]_i_1_n_0\
    );
\pixelVert[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => v_cnt_reg(8),
      I1 => \pixelVert[8]_i_2_n_0\,
      I2 => v_cnt_reg(6),
      I3 => v_cnt_reg(7),
      O => \pixelVert[8]_i_1_n_0\
    );
\pixelVert[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAAAAAAA"
    )
        port map (
      I0 => v_cnt_reg(5),
      I1 => v_cnt_reg(3),
      I2 => v_cnt_reg(2),
      I3 => v_cnt_reg(4),
      I4 => v_cnt_reg(0),
      I5 => v_cnt_reg(1),
      O => \pixelVert[8]_i_2_n_0\
    );
\pixelVert[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => v_cnt_reg(9),
      I1 => \pixelVert[10]_i_4_n_0\,
      I2 => v_cnt_reg(7),
      I3 => v_cnt_reg(6),
      I4 => v_cnt_reg(8),
      I5 => v_cnt_reg(5),
      O => \pixelVert[9]_i_1_n_0\
    );
\pixelVert_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pixelVert[10]_i_1_n_0\,
      D => \pixelVert[0]_i_1_n_0\,
      Q => pixelVert(0),
      R => \pixelVert_reg[0]_0\
    );
\pixelVert_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pixelVert[10]_i_1_n_0\,
      D => \pixelVert[10]_i_2_n_0\,
      Q => pixelVert(10),
      R => \pixelVert_reg[0]_0\
    );
\pixelVert_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pixelVert[10]_i_1_n_0\,
      D => \pixelVert[1]_i_1_n_0\,
      Q => pixelVert(1),
      R => \pixelVert_reg[0]_0\
    );
\pixelVert_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pixelVert[10]_i_1_n_0\,
      D => \pixelVert[2]_i_1_n_0\,
      Q => pixelVert(2),
      R => \pixelVert_reg[0]_0\
    );
\pixelVert_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pixelVert[10]_i_1_n_0\,
      D => \pixelVert[3]_i_1_n_0\,
      Q => pixelVert(3),
      R => \pixelVert_reg[0]_0\
    );
\pixelVert_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pixelVert[10]_i_1_n_0\,
      D => \pixelVert[4]_i_1_n_0\,
      Q => pixelVert(4),
      R => \pixelVert_reg[0]_0\
    );
\pixelVert_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pixelVert[10]_i_1_n_0\,
      D => \pixelVert[5]_i_1_n_0\,
      Q => pixelVert(5),
      R => \pixelVert_reg[0]_0\
    );
\pixelVert_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pixelVert[10]_i_1_n_0\,
      D => \pixelVert[6]_i_1_n_0\,
      Q => pixelVert(6),
      R => \pixelVert_reg[0]_0\
    );
\pixelVert_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pixelVert[10]_i_1_n_0\,
      D => \pixelVert[7]_i_1_n_0\,
      Q => pixelVert(7),
      R => \pixelVert_reg[0]_0\
    );
\pixelVert_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pixelVert[10]_i_1_n_0\,
      D => \pixelVert[8]_i_1_n_0\,
      Q => pixelVert(8),
      R => \pixelVert_reg[0]_0\
    );
\pixelVert_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pixelVert[10]_i_1_n_0\,
      D => \pixelVert[9]_i_1_n_0\,
      Q => pixelVert(9),
      R => \pixelVert_reg[0]_0\
    );
\red[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABBB"
    )
        port map (
      I0 => \red[1]_i_2_n_0\,
      I1 => \red[0]_i_2_n_0\,
      I2 => \red[1]_i_3_n_0\,
      I3 => \red[0]_i_3_n_0\,
      O => D(0)
    );
\red[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => pixelVert(5),
      I1 => pixelVert(3),
      I2 => pixelVert(4),
      I3 => pixelVert(2),
      O => \red[0]_i_10_n_0\
    );
\red[0]_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelVert(4),
      I1 => pixelVert(5),
      O => \red[0]_i_100_n_0\
    );
\red[0]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000E00000000"
    )
        port map (
      I0 => \red[0]_i_177_n_0\,
      I1 => \red[1]_i_79_n_0\,
      I2 => pixelVert(6),
      I3 => pixelVert(7),
      I4 => pixelVert(5),
      I5 => pixelVert(8),
      O => \red[0]_i_101_n_0\
    );
\red[0]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000C0C0C05"
    )
        port map (
      I0 => pixelVert(0),
      I1 => \red[0]_i_162_n_0\,
      I2 => pixelVert(7),
      I3 => \red[0]_i_146_n_0\,
      I4 => \red[0]_i_178_n_0\,
      I5 => pixelVert(8),
      O => \red[0]_i_102_n_0\
    );
\red[0]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7775757574757575"
    )
        port map (
      I0 => pixelVert(6),
      I1 => \red[1]_i_123_n_0\,
      I2 => pixelVert(3),
      I3 => pixelVert(2),
      I4 => pixelVert(1),
      I5 => pixelVert(0),
      O => \red[0]_i_103_n_0\
    );
\red[0]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1333333310000000"
    )
        port map (
      I0 => \red[1]_i_74_n_0\,
      I1 => pixelVert(5),
      I2 => pixelVert(2),
      I3 => pixelVert(4),
      I4 => pixelVert(3),
      I5 => pixelVert(6),
      O => \red[0]_i_104_n_0\
    );
\red[0]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F7FFF7FFF7FFF7F"
    )
        port map (
      I0 => \red[0]_i_179_n_0\,
      I1 => pixelVert(7),
      I2 => pixelVert(6),
      I3 => pixelVert(5),
      I4 => pixelVert(4),
      I5 => \red[0]_i_180_n_0\,
      O => \red[0]_i_105_n_0\
    );
\red[0]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F200F2000000F2"
    )
        port map (
      I0 => \red[0]_i_91_n_0\,
      I1 => \red[1]_i_107_n_0\,
      I2 => \red[0]_i_11_n_0\,
      I3 => \red[0]_i_82_n_0\,
      I4 => pixelVert(5),
      I5 => \red[0]_i_178_n_0\,
      O => \red[0]_i_106_n_0\
    );
\red[0]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \red[0]_i_181_n_0\,
      I1 => pixelVert(3),
      I2 => \red[0]_i_150_n_0\,
      I3 => \red[0]_i_182_n_0\,
      I4 => pixelVert(7),
      I5 => \red[0]_i_183_n_0\,
      O => \red[0]_i_107_n_0\
    );
\red[0]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \red[0]_i_184_n_0\,
      I1 => \red[0]_i_185_n_0\,
      I2 => \red[0]_i_178_n_0\,
      I3 => \red[0]_i_157_n_0\,
      I4 => \red[0]_i_100_n_0\,
      I5 => \red[0]_i_180_n_0\,
      O => \red[0]_i_108_n_0\
    );
\red[0]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444FFF4444"
    )
        port map (
      I0 => \red[0]_i_186_n_0\,
      I1 => \red[0]_i_187_n_0\,
      I2 => \red[0]_i_188_n_0\,
      I3 => pixelVert(8),
      I4 => \red[0]_i_91_n_0\,
      I5 => \red[0]_i_189_n_0\,
      O => \red[0]_i_109_n_0\
    );
\red[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixelVert(9),
      I1 => pixelVert(10),
      O => \red[0]_i_11_n_0\
    );
\red[0]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800080"
    )
        port map (
      I0 => pixelVert(4),
      I1 => \red[0]_i_190_n_0\,
      I2 => \red[0]_i_191_n_0\,
      I3 => \red[0]_i_192_n_0\,
      I4 => \red[0]_i_193_n_0\,
      I5 => \red[0]_i_194_n_0\,
      O => \red[0]_i_110_n_0\
    );
\red[0]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF10101010"
    )
        port map (
      I0 => \red[1]_i_102_n_0\,
      I1 => \red[0]_i_195_n_0\,
      I2 => \red[0]_i_196_n_0\,
      I3 => \red[0]_i_100_n_0\,
      I4 => \red[0]_i_197_n_0\,
      I5 => \red[0]_i_185_n_0\,
      O => \red[0]_i_111_n_0\
    );
\red[0]_i_112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => pixelVert(7),
      I1 => pixelVert(8),
      I2 => pixelVert(10),
      I3 => pixelVert(9),
      O => \red[0]_i_112_n_0\
    );
\red[0]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF101011111111"
    )
        port map (
      I0 => \red[1]_i_28_n_0\,
      I1 => \red[0]_i_198_n_0\,
      I2 => \red[0]_i_199_n_0\,
      I3 => \red[0]_i_200_n_0\,
      I4 => pixelVert(5),
      I5 => pixelVert(6),
      O => \red[0]_i_113_n_0\
    );
\red[0]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222F222F222FFFFF"
    )
        port map (
      I0 => \red[0]_i_201_n_0\,
      I1 => \red[0]_i_82_n_0\,
      I2 => \red[0]_i_178_n_0\,
      I3 => \red[0]_i_202_n_0\,
      I4 => \red[0]_i_203_n_0\,
      I5 => \red[0]_i_186_n_0\,
      O => \red[0]_i_114_n_0\
    );
\red[0]_i_115\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => pixelVert(10),
      I1 => pixelVert(9),
      O => \red[0]_i_115_n_0\
    );
\red[0]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555577557F"
    )
        port map (
      I0 => \red[0]_i_11_n_0\,
      I1 => pixelVert(7),
      I2 => \red[0]_i_204_n_0\,
      I3 => \red[0]_i_205_n_0\,
      I4 => pixelVert(6),
      I5 => \red[0]_i_206_n_0\,
      O => \red[0]_i_116_n_0\
    );
\red[0]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA8A"
    )
        port map (
      I0 => \red[0]_i_207_n_0\,
      I1 => pixelVert(0),
      I2 => \red[0]_i_208_n_0\,
      I3 => pixelVert(4),
      I4 => pixelVert(5),
      I5 => \red[0]_i_154_n_0\,
      O => \red[0]_i_117_n_0\
    );
\red[0]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF1F"
    )
        port map (
      I0 => \red[0]_i_179_n_0\,
      I1 => \red[0]_i_146_n_0\,
      I2 => pixelVert(9),
      I3 => pixelVert(7),
      I4 => pixelVert(10),
      I5 => pixelVert(8),
      O => \red[0]_i_118_n_0\
    );
\red[0]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDCC"
    )
        port map (
      I0 => \red[1]_i_96_n_0\,
      I1 => pixelVert(7),
      I2 => pixelVert(5),
      I3 => pixelVert(6),
      I4 => pixelVert(8),
      I5 => pixelVert(10),
      O => \red[0]_i_119_n_0\
    );
\red[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8000000"
    )
        port map (
      I0 => pixelVert(3),
      I1 => pixelVert(2),
      I2 => pixelVert(4),
      I3 => pixelVert(6),
      I4 => pixelVert(5),
      O => \red[0]_i_12_n_0\
    );
\red[0]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040002"
    )
        port map (
      I0 => pixelVert(2),
      I1 => pixelVert(0),
      I2 => pixelVert(1),
      I3 => pixelVert(3),
      I4 => pixelVert(4),
      I5 => \red[0]_i_209_n_0\,
      O => \red[0]_i_120_n_0\
    );
\red[0]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \red[0]_i_194_n_0\,
      I1 => pixelVert(4),
      I2 => pixelVert(3),
      I3 => \red[0]_i_162_n_0\,
      I4 => \red[0]_i_158_n_0\,
      I5 => pixelVert(6),
      O => \red[0]_i_121_n_0\
    );
\red[0]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \red[1]_i_28_n_0\,
      I1 => pixelVert(2),
      I2 => pixelVert(3),
      I3 => pixelVert(0),
      I4 => pixelVert(1),
      I5 => \red[1]_i_123_n_0\,
      O => \red[0]_i_122_n_0\
    );
\red[0]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000080000"
    )
        port map (
      I0 => \red[0]_i_210_n_0\,
      I1 => pixelVert(0),
      I2 => pixelVert(3),
      I3 => pixelVert(4),
      I4 => pixelVert(2),
      I5 => pixelVert(1),
      O => \red[0]_i_123_n_0\
    );
\red[0]_i_124\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => \^q\(5),
      O => \red[0]_i_124_n_0\
    );
\red[0]_i_125\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => pixelHorz(7),
      O => \red[0]_i_125_n_0\
    );
\red[0]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(10),
      I2 => pixelHorz(8),
      I3 => \^q\(3),
      I4 => pixelHorz(7),
      I5 => pixelHorz(6),
      O => \red[0]_i_126_n_0\
    );
\red[0]_i_127\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \red[0]_i_127_n_0\
    );
\red[0]_i_128\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(8),
      I2 => pixelHorz(10),
      I3 => pixelHorz(9),
      O => \red[0]_i_128_n_0\
    );
\red[0]_i_129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \red[0]_i_129_n_0\
    );
\red[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000010001000"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(10),
      I2 => pixelHorz(8),
      I3 => pixelHorz(7),
      I4 => \red[0]_i_35_n_0\,
      I5 => \red[0]_i_36_n_0\,
      O => \red[0]_i_13_n_0\
    );
\red[0]_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(4),
      O => \red[0]_i_130_n_0\
    );
\red[0]_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0155"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \red[0]_i_131_n_0\
    );
\red[0]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(10),
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => pixelHorz(8),
      I5 => pixelHorz(9),
      O => \red[0]_i_132_n_0\
    );
\red[0]_i_133\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \red[0]_i_133_n_0\
    );
\red[0]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E0000000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => pixelHorz(9),
      I4 => pixelHorz(10),
      I5 => pixelHorz(7),
      O => \red[0]_i_134_n_0\
    );
\red[0]_i_135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixelHorz(8),
      I1 => pixelHorz(6),
      O => \red[0]_i_135_n_0\
    );
\red[0]_i_136\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFDFD"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => pixelHorz(7),
      I4 => pixelHorz(8),
      O => \red[0]_i_136_n_0\
    );
\red[0]_i_137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(6),
      I2 => \^q\(4),
      I3 => \^q\(5),
      O => \red[0]_i_137_n_0\
    );
\red[0]_i_138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \red[0]_i_138_n_0\
    );
\red[0]_i_139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \red[0]_i_139_n_0\
    );
\red[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAE0000AAAAAAAA"
    )
        port map (
      I0 => \red[0]_i_37_n_0\,
      I1 => \red[0]_i_38_n_0\,
      I2 => pixelHorz(10),
      I3 => \red[0]_i_39_n_0\,
      I4 => \red[0]_i_40_n_0\,
      I5 => pixelHorz(7),
      O => \red[0]_i_14_n_0\
    );
\red[0]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF7FFFFFFF"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => \red[0]_i_140_n_0\
    );
\red[0]_i_141\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \red[0]_i_141_n_0\
    );
\red[0]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFBFFFFFFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => \^q\(0),
      O => \red[0]_i_142_n_0\
    );
\red[0]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => pixelHorz(10),
      I1 => pixelHorz(9),
      I2 => pixelHorz(6),
      I3 => \^q\(5),
      I4 => pixelHorz(8),
      I5 => pixelHorz(7),
      O => \red[0]_i_143_n_0\
    );
\red[0]_i_144\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => \^q\(5),
      O => \red[0]_i_144_n_0\
    );
\red[0]_i_145\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pixelVert(7),
      I1 => pixelVert(10),
      I2 => pixelVert(8),
      O => \red[0]_i_145_n_0\
    );
\red[0]_i_146\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixelVert(5),
      I1 => pixelVert(6),
      O => \red[0]_i_146_n_0\
    );
\red[0]_i_147\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixelVert(3),
      I1 => pixelVert(2),
      O => \red[0]_i_147_n_0\
    );
\red[0]_i_148\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => pixelVert(9),
      I1 => pixelVert(8),
      I2 => pixelVert(7),
      O => \red[0]_i_148_n_0\
    );
\red[0]_i_149\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00011111"
    )
        port map (
      I0 => pixelVert(4),
      I1 => pixelVert(3),
      I2 => pixelVert(1),
      I3 => pixelVert(0),
      I4 => pixelVert(2),
      O => \red[0]_i_149_n_0\
    );
\red[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFB00"
    )
        port map (
      I0 => \red[0]_i_41_n_0\,
      I1 => pixelHorz(9),
      I2 => pixelHorz(10),
      I3 => \red[0]_i_42_n_0\,
      I4 => \red[0]_i_43_n_0\,
      I5 => \red[0]_i_44_n_0\,
      O => \red[0]_i_15_n_0\
    );
\red[0]_i_150\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixelVert(2),
      I1 => pixelVert(1),
      O => \red[0]_i_150_n_0\
    );
\red[0]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEE00000000"
    )
        port map (
      I0 => pixelVert(3),
      I1 => pixelVert(4),
      I2 => pixelVert(0),
      I3 => pixelVert(1),
      I4 => pixelVert(2),
      I5 => pixelVert(5),
      O => \red[0]_i_151_n_0\
    );
\red[0]_i_152\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixelVert(6),
      I1 => pixelVert(7),
      O => \red[0]_i_152_n_0\
    );
\red[0]_i_153\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => pixelVert(4),
      I1 => pixelVert(3),
      I2 => pixelVert(5),
      O => \red[0]_i_153_n_0\
    );
\red[0]_i_154\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => pixelVert(7),
      I1 => pixelVert(8),
      I2 => pixelVert(6),
      O => \red[0]_i_154_n_0\
    );
\red[0]_i_155\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => pixelVert(4),
      I1 => pixelVert(1),
      I2 => pixelVert(0),
      I3 => pixelVert(2),
      O => \red[0]_i_155_n_0\
    );
\red[0]_i_156\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pixelVert(3),
      I1 => pixelVert(1),
      I2 => pixelVert(2),
      O => \red[0]_i_156_n_0\
    );
\red[0]_i_157\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixelVert(6),
      I1 => pixelVert(8),
      O => \red[0]_i_157_n_0\
    );
\red[0]_i_158\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixelVert(5),
      I1 => pixelVert(7),
      O => \red[0]_i_158_n_0\
    );
\red[0]_i_159\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => pixelVert(6),
      I1 => pixelVert(7),
      I2 => pixelVert(8),
      I3 => pixelVert(9),
      I4 => pixelVert(10),
      O => \red[0]_i_159_n_0\
    );
\red[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAAABABA"
    )
        port map (
      I0 => \red[0]_i_45_n_0\,
      I1 => \red[0]_i_46_n_0\,
      I2 => \^q\(0),
      I3 => \red[0]_i_47_n_0\,
      I4 => \red[0]_i_48_n_0\,
      I5 => \red[0]_i_49_n_0\,
      O => \red[0]_i_16_n_0\
    );
\red[0]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => pixelVert(2),
      I1 => pixelVert(1),
      I2 => pixelVert(0),
      I3 => pixelVert(3),
      I4 => pixelVert(4),
      I5 => pixelVert(5),
      O => \red[0]_i_160_n_0\
    );
\red[0]_i_161\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pixelVert(2),
      I1 => pixelVert(0),
      I2 => pixelVert(1),
      O => \red[0]_i_161_n_0\
    );
\red[0]_i_162\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pixelVert(9),
      I1 => pixelVert(10),
      I2 => pixelVert(8),
      O => \red[0]_i_162_n_0\
    );
\red[0]_i_163\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(6),
      I2 => \^q\(5),
      I3 => \^q\(4),
      O => \red[0]_i_163_n_0\
    );
\red[0]_i_164\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \red[0]_i_164_n_0\
    );
\red[0]_i_165\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5F7F7F7"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(8),
      I2 => pixelHorz(6),
      I3 => \^q\(5),
      I4 => \^q\(4),
      O => \red[0]_i_165_n_0\
    );
\red[0]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFEFF"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(10),
      I2 => pixelHorz(8),
      I3 => pixelHorz(6),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \red[0]_i_166_n_0\
    );
\red[0]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888880808000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \red[0]_i_167_n_0\
    );
\red[0]_i_168\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01111111"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \red[0]_i_168_n_0\
    );
\red[0]_i_169\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F800"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => pixelHorz(6),
      I4 => pixelHorz(7),
      O => \red[0]_i_169_n_0\
    );
\red[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEFEEEEE"
    )
        port map (
      I0 => \red[0]_i_50_n_0\,
      I1 => \red[0]_i_51_n_0\,
      I2 => \red[0]_i_52_n_0\,
      I3 => \red[0]_i_53_n_0\,
      I4 => \red[0]_i_54_n_0\,
      I5 => \red[0]_i_55_n_0\,
      O => \red[0]_i_17_n_0\
    );
\red[0]_i_170\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^q\(5),
      I1 => pixelHorz(8),
      I2 => pixelHorz(9),
      I3 => pixelHorz(10),
      O => \red[0]_i_170_n_0\
    );
\red[0]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \red[0]_i_171_n_0\
    );
\red[0]_i_172\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => \^q\(3),
      I4 => \^q\(2),
      O => \red[0]_i_172_n_0\
    );
\red[0]_i_173\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => pixelHorz(8),
      I1 => pixelHorz(7),
      I2 => pixelHorz(9),
      I3 => pixelHorz(10),
      O => \red[0]_i_173_n_0\
    );
\red[0]_i_174\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => \^q\(4),
      I2 => \^q\(5),
      O => \red[0]_i_174_n_0\
    );
\red[0]_i_175\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => pixelHorz(6),
      O => \red[0]_i_175_n_0\
    );
\red[0]_i_176\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      I2 => pixelHorz(10),
      O => \red[0]_i_176_n_0\
    );
\red[0]_i_177\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => pixelVert(0),
      I1 => pixelVert(1),
      I2 => pixelVert(2),
      I3 => pixelVert(3),
      I4 => pixelVert(4),
      O => \red[0]_i_177_n_0\
    );
\red[0]_i_178\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => pixelVert(4),
      I1 => pixelVert(3),
      I2 => pixelVert(1),
      I3 => pixelVert(2),
      O => \red[0]_i_178_n_0\
    );
\red[0]_i_179\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => pixelVert(2),
      I1 => pixelVert(0),
      I2 => pixelVert(1),
      I3 => pixelVert(3),
      I4 => pixelVert(4),
      O => \red[0]_i_179_n_0\
    );
\red[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11F111F1FFFF11F1"
    )
        port map (
      I0 => \red[1]_i_42_n_0\,
      I1 => \red[0]_i_56_n_0\,
      I2 => \red[0]_i_57_n_0\,
      I3 => \red[0]_i_58_n_0\,
      I4 => \red[0]_i_59_n_0\,
      I5 => \red[0]_i_60_n_0\,
      O => \red[0]_i_18_n_0\
    );
\red[0]_i_180\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => pixelVert(0),
      I1 => pixelVert(1),
      I2 => pixelVert(7),
      I3 => pixelVert(3),
      I4 => pixelVert(2),
      O => \red[0]_i_180_n_0\
    );
\red[0]_i_181\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => pixelVert(2),
      I1 => pixelVert(0),
      I2 => pixelVert(1),
      O => \red[0]_i_181_n_0\
    );
\red[0]_i_182\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => pixelVert(9),
      I1 => pixelVert(8),
      O => \red[0]_i_182_n_0\
    );
\red[0]_i_183\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => pixelVert(6),
      I1 => pixelVert(5),
      I2 => pixelVert(4),
      O => \red[0]_i_183_n_0\
    );
\red[0]_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1515155555555555"
    )
        port map (
      I0 => pixelVert(5),
      I1 => pixelVert(2),
      I2 => pixelVert(3),
      I3 => pixelVert(0),
      I4 => pixelVert(1),
      I5 => pixelVert(4),
      O => \red[0]_i_184_n_0\
    );
\red[0]_i_185\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => pixelVert(8),
      I1 => pixelVert(6),
      I2 => pixelVert(7),
      I3 => pixelVert(5),
      O => \red[0]_i_185_n_0\
    );
\red[0]_i_186\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => pixelVert(6),
      I1 => pixelVert(8),
      I2 => pixelVert(5),
      I3 => pixelVert(7),
      O => \red[0]_i_186_n_0\
    );
\red[0]_i_187\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => pixelVert(1),
      I1 => pixelVert(0),
      I2 => pixelVert(3),
      I3 => pixelVert(2),
      I4 => pixelVert(4),
      O => \red[0]_i_187_n_0\
    );
\red[0]_i_188\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => pixelVert(3),
      I1 => pixelVert(1),
      I2 => pixelVert(0),
      I3 => pixelVert(2),
      O => \red[0]_i_188_n_0\
    );
\red[0]_i_189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDDDF"
    )
        port map (
      I0 => pixelVert(8),
      I1 => pixelVert(9),
      I2 => pixelVert(3),
      I3 => pixelVert(2),
      I4 => pixelVert(6),
      I5 => pixelVert(7),
      O => \red[0]_i_189_n_0\
    );
\red[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEFFFE"
    )
        port map (
      I0 => \red[0]_i_61_n_0\,
      I1 => \red[0]_i_62_n_0\,
      I2 => \red[0]_i_63_n_0\,
      I3 => \red[0]_i_64_n_0\,
      I4 => \red[0]_i_65_n_0\,
      I5 => \red[0]_i_66_n_0\,
      O => \red[0]_i_19_n_0\
    );
\red[0]_i_190\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => pixelVert(3),
      I1 => pixelVert(1),
      I2 => pixelVert(2),
      O => \red[0]_i_190_n_0\
    );
\red[0]_i_191\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => pixelVert(6),
      I1 => pixelVert(7),
      I2 => pixelVert(5),
      O => \red[0]_i_191_n_0\
    );
\red[0]_i_192\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => pixelVert(8),
      I1 => pixelVert(9),
      I2 => pixelVert(0),
      I3 => pixelVert(2),
      O => \red[0]_i_192_n_0\
    );
\red[0]_i_193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => pixelVert(5),
      I1 => pixelVert(6),
      I2 => pixelVert(3),
      I3 => pixelVert(4),
      I4 => pixelVert(7),
      I5 => pixelVert(8),
      O => \red[0]_i_193_n_0\
    );
\red[0]_i_194\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => pixelVert(3),
      I1 => pixelVert(2),
      I2 => pixelVert(1),
      I3 => pixelVert(0),
      O => \red[0]_i_194_n_0\
    );
\red[0]_i_195\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => pixelVert(2),
      I1 => pixelVert(4),
      I2 => pixelVert(3),
      O => \red[0]_i_195_n_0\
    );
\red[0]_i_196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => pixelVert(6),
      I1 => pixelVert(8),
      I2 => pixelVert(5),
      I3 => pixelVert(7),
      I4 => pixelVert(3),
      I5 => pixelVert(4),
      O => \red[0]_i_196_n_0\
    );
\red[0]_i_197\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => pixelVert(2),
      I1 => pixelVert(3),
      I2 => pixelVert(0),
      I3 => pixelVert(1),
      O => \red[0]_i_197_n_0\
    );
\red[0]_i_198\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00011111"
    )
        port map (
      I0 => pixelVert(5),
      I1 => pixelVert(4),
      I2 => pixelVert(2),
      I3 => pixelVert(1),
      I4 => pixelVert(3),
      O => \red[0]_i_198_n_0\
    );
\red[0]_i_199\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000011111111111"
    )
        port map (
      I0 => pixelVert(5),
      I1 => pixelVert(4),
      I2 => pixelVert(1),
      I3 => pixelVert(0),
      I4 => pixelVert(2),
      I5 => pixelVert(3),
      O => \red[0]_i_199_n_0\
    );
\red[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \red[1]_i_8_n_0\,
      I1 => \red_reg[1]\(0),
      I2 => CO(0),
      O => \red[0]_i_2_n_0\
    );
\red[0]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => pixelHorz(7),
      O => \red[0]_i_20_n_0\
    );
\red[0]_i_200\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => pixelVert(2),
      I1 => pixelVert(3),
      I2 => pixelVert(1),
      I3 => pixelVert(0),
      I4 => pixelVert(4),
      O => \red[0]_i_200_n_0\
    );
\red[0]_i_201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => pixelVert(3),
      I1 => pixelVert(4),
      I2 => pixelVert(5),
      I3 => pixelVert(1),
      I4 => pixelVert(0),
      I5 => pixelVert(2),
      O => \red[0]_i_201_n_0\
    );
\red[0]_i_202\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => pixelVert(0),
      I1 => pixelVert(5),
      I2 => pixelVert(7),
      I3 => pixelVert(6),
      I4 => pixelVert(8),
      O => \red[0]_i_202_n_0\
    );
\red[0]_i_203\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFDFFFF"
    )
        port map (
      I0 => pixelVert(2),
      I1 => pixelVert(3),
      I2 => pixelVert(4),
      I3 => pixelVert(0),
      I4 => pixelVert(1),
      O => \red[0]_i_203_n_0\
    );
\red[0]_i_204\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => pixelVert(5),
      I1 => pixelVert(2),
      I2 => pixelVert(3),
      I3 => pixelVert(0),
      I4 => pixelVert(1),
      I5 => pixelVert(4),
      O => \red[0]_i_204_n_0\
    );
\red[0]_i_205\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3377337F"
    )
        port map (
      I0 => pixelVert(7),
      I1 => pixelVert(9),
      I2 => pixelVert(6),
      I3 => pixelVert(8),
      I4 => pixelVert(5),
      O => \red[0]_i_205_n_0\
    );
\red[0]_i_206\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixelVert(8),
      I1 => pixelVert(10),
      O => \red[0]_i_206_n_0\
    );
\red[0]_i_207\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001FF33FF"
    )
        port map (
      I0 => pixelVert(5),
      I1 => pixelVert(8),
      I2 => pixelVert(6),
      I3 => pixelVert(9),
      I4 => pixelVert(7),
      I5 => pixelVert(10),
      O => \red[0]_i_207_n_0\
    );
\red[0]_i_208\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => pixelVert(1),
      I1 => pixelVert(2),
      I2 => pixelVert(3),
      O => \red[0]_i_208_n_0\
    );
\red[0]_i_209\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => pixelVert(5),
      I1 => pixelVert(7),
      I2 => pixelVert(6),
      I3 => pixelVert(8),
      I4 => pixelVert(9),
      I5 => pixelVert(10),
      O => \red[0]_i_209_n_0\
    );
\red[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CECECEEEEEEEEEEE"
    )
        port map (
      I0 => \red[0]_i_67_n_0\,
      I1 => \red[0]_i_58_n_0\,
      I2 => \^q\(5),
      I3 => \red[0]_i_68_n_0\,
      I4 => \red[0]_i_69_n_0\,
      I5 => \red[0]_i_70_n_0\,
      O => \red[0]_i_21_n_0\
    );
\red[0]_i_210\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => pixelVert(8),
      I1 => pixelVert(10),
      I2 => pixelVert(9),
      I3 => pixelVert(6),
      I4 => pixelVert(5),
      I5 => pixelVert(7),
      O => \red[0]_i_210_n_0\
    );
\red[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFB000"
    )
        port map (
      I0 => \red[0]_i_71_n_0\,
      I1 => \red[0]_i_72_n_0\,
      I2 => pixelHorz(7),
      I3 => pixelHorz(6),
      I4 => \red[0]_i_73_n_0\,
      I5 => \red[0]_i_74_n_0\,
      O => \red[0]_i_22_n_0\
    );
\red[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022202200002022"
    )
        port map (
      I0 => \red[0]_i_75_n_0\,
      I1 => \red[0]_i_76_n_0\,
      I2 => \red[0]_i_77_n_0\,
      I3 => \red[0]_i_78_n_0\,
      I4 => \red[0]_i_79_n_0\,
      I5 => \red[0]_i_80_n_0\,
      O => \red[0]_i_23_n_0\
    );
\red[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDFDFDFDFDFDD"
    )
        port map (
      I0 => pixelVert(9),
      I1 => pixelVert(10),
      I2 => \red[0]_i_81_n_0\,
      I3 => \red[1]_i_84_n_0\,
      I4 => \red[0]_i_82_n_0\,
      I5 => \red[1]_i_122_n_0\,
      O => \red[0]_i_24_n_0\
    );
\red[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFD00"
    )
        port map (
      I0 => \red[0]_i_83_n_0\,
      I1 => \red[0]_i_84_n_0\,
      I2 => pixelVert(8),
      I3 => \red[0]_i_85_n_0\,
      I4 => \red[0]_i_86_n_0\,
      I5 => \red[0]_i_87_n_0\,
      O => \red[0]_i_25_n_0\
    );
\red[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8AAA8A8"
    )
        port map (
      I0 => \red[0]_i_8_n_0\,
      I1 => \red[0]_i_88_n_0\,
      I2 => \red[0]_i_89_n_0\,
      I3 => \red[0]_i_90_n_0\,
      I4 => \red[0]_i_91_n_0\,
      I5 => \red[0]_i_92_n_0\,
      O => \red[0]_i_26_n_0\
    );
\red[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \red[0]_i_93_n_0\,
      I1 => \red[0]_i_94_n_0\,
      I2 => \red[0]_i_95_n_0\,
      I3 => \red[0]_i_96_n_0\,
      I4 => \red[0]_i_97_n_0\,
      I5 => \red[0]_i_98_n_0\,
      O => \red[0]_i_27_n_0\
    );
\red[0]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => pixelHorz(6),
      I2 => \^q\(4),
      I3 => \^q\(3),
      I4 => \^q\(2),
      O => \red[0]_i_28_n_0\
    );
\red[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => pixelHorz(7),
      I5 => pixelHorz(6),
      O => \red[0]_i_29_n_0\
    );
\red[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AE00AE000000AE"
    )
        port map (
      I0 => \red[0]_i_4_n_0\,
      I1 => \red[0]_i_5_n_0\,
      I2 => \red[0]_i_6_n_0\,
      I3 => \red[0]_i_7_n_0\,
      I4 => \red[0]_i_8_n_0\,
      I5 => \red[0]_i_9_n_0\,
      O => \red[0]_i_3_n_0\
    );
\red[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F777"
    )
        port map (
      I0 => \red[0]_i_99_n_0\,
      I1 => \red[0]_i_100_n_0\,
      I2 => \red[0]_i_90_n_0\,
      I3 => \red[1]_i_110_n_0\,
      I4 => \red[0]_i_101_n_0\,
      I5 => \red[0]_i_102_n_0\,
      O => \red[0]_i_30_n_0\
    );
\red[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D000000FFFF"
    )
        port map (
      I0 => \red[0]_i_103_n_0\,
      I1 => \red[0]_i_104_n_0\,
      I2 => pixelVert(6),
      I3 => pixelVert(7),
      I4 => \red[0]_i_105_n_0\,
      I5 => pixelVert(8),
      O => \red[0]_i_31_n_0\
    );
\red[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \red[0]_i_106_n_0\,
      I1 => \red[0]_i_107_n_0\,
      I2 => \red[0]_i_108_n_0\,
      I3 => \red[0]_i_109_n_0\,
      I4 => \red[0]_i_110_n_0\,
      I5 => \red[0]_i_111_n_0\,
      O => \red[0]_i_32_n_0\
    );
\red[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \red[0]_i_112_n_0\,
      I1 => \red[0]_i_113_n_0\,
      I2 => \red[0]_i_114_n_0\,
      I3 => \red[0]_i_115_n_0\,
      I4 => \red[0]_i_116_n_0\,
      I5 => \red[0]_i_117_n_0\,
      O => \red[0]_i_33_n_0\
    );
\red[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
        port map (
      I0 => \red[0]_i_118_n_0\,
      I1 => \red[0]_i_119_n_0\,
      I2 => \red[0]_i_120_n_0\,
      I3 => \red[0]_i_121_n_0\,
      I4 => \red[0]_i_122_n_0\,
      I5 => \red[0]_i_123_n_0\,
      O => \red[0]_i_34_n_0\
    );
\red[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000020000"
    )
        port map (
      I0 => \red[0]_i_124_n_0\,
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \red[0]_i_35_n_0\
    );
\red[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFF7FFFFFFFF"
    )
        port map (
      I0 => \red[1]_i_60_n_0\,
      I1 => \^q\(1),
      I2 => \red[0]_i_125_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(4),
      I5 => \^q\(0),
      O => \red[0]_i_36_n_0\
    );
\red[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800100"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(5),
      I3 => \^q\(4),
      I4 => \^q\(2),
      I5 => \red[0]_i_126_n_0\,
      O => \red[0]_i_37_n_0\
    );
\red[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFEFFFEFF"
    )
        port map (
      I0 => pixelHorz(8),
      I1 => pixelHorz(6),
      I2 => \^q\(5),
      I3 => \red[0]_i_127_n_0\,
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \red[0]_i_38_n_0\
    );
\red[0]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixelHorz(8),
      I1 => pixelHorz(9),
      O => \red[0]_i_39_n_0\
    );
\red[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => \red[0]_i_10_n_0\,
      I1 => pixelVert(6),
      I2 => pixelVert(7),
      I3 => pixelVert(8),
      I4 => \red[0]_i_11_n_0\,
      I5 => \red[0]_i_12_n_0\,
      O => \red[0]_i_4_n_0\
    );
\red[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000045"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => \red[0]_i_53_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \red[0]_i_40_n_0\
    );
\red[0]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixelHorz(8),
      I1 => pixelHorz(7),
      O => \red[0]_i_41_n_0\
    );
\red[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD0FFFFFFFFFF"
    )
        port map (
      I0 => \red[1]_i_167_n_0\,
      I1 => \^q\(3),
      I2 => pixelHorz(6),
      I3 => \red[1]_i_142_n_0\,
      I4 => \red[0]_i_55_n_0\,
      I5 => \red[0]_i_128_n_0\,
      O => \red[0]_i_42_n_0\
    );
\red[0]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC000080FF0000"
    )
        port map (
      I0 => \^q\(4),
      I1 => pixelHorz(9),
      I2 => \red[0]_i_129_n_0\,
      I3 => \red[0]_i_130_n_0\,
      I4 => pixelHorz(6),
      I5 => \^q\(5),
      O => \red[0]_i_43_n_0\
    );
\red[0]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555455555555555"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => \red[1]_i_60_n_0\,
      I2 => pixelHorz(9),
      I3 => \^q\(5),
      I4 => \^q\(4),
      I5 => \red[0]_i_131_n_0\,
      O => \red[0]_i_44_n_0\
    );
\red[0]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200400"
    )
        port map (
      I0 => \^q\(5),
      I1 => pixelHorz(6),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \red[0]_i_132_n_0\,
      O => \red[0]_i_45_n_0\
    );
\red[0]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => pixelHorz(8),
      I1 => pixelHorz(9),
      I2 => pixelHorz(10),
      O => \red[0]_i_46_n_0\
    );
\red[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \red[0]_i_125_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \red[0]_i_47_n_0\
    );
\red[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => \red[0]_i_54_n_0\,
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(5),
      I4 => pixelHorz(7),
      I5 => pixelHorz(6),
      O => \red[0]_i_48_n_0\
    );
\red[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \red[0]_i_69_n_0\,
      I1 => \red[0]_i_46_n_0\,
      I2 => \red[0]_i_124_n_0\,
      I3 => pixelHorz(7),
      I4 => \red[1]_i_91_n_0\,
      I5 => \^q\(4),
      O => \red[0]_i_49_n_0\
    );
\red[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \red[0]_i_13_n_0\,
      I1 => \red[0]_i_14_n_0\,
      I2 => \red[0]_i_15_n_0\,
      I3 => \red[0]_i_16_n_0\,
      I4 => \red[0]_i_17_n_0\,
      I5 => \red[0]_i_18_n_0\,
      O => \red[0]_i_5_n_0\
    );
\red[0]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400040004"
    )
        port map (
      I0 => \red[1]_i_117_n_0\,
      I1 => \^q\(5),
      I2 => \red[1]_i_12_n_0\,
      I3 => \red[0]_i_58_n_0\,
      I4 => \red[0]_i_28_n_0\,
      I5 => \^q\(1),
      O => \red[0]_i_50_n_0\
    );
\red[0]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000D0F0F0"
    )
        port map (
      I0 => \^q\(3),
      I1 => \red[0]_i_133_n_0\,
      I2 => \red[0]_i_134_n_0\,
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => \red[0]_i_135_n_0\,
      O => \red[0]_i_51_n_0\
    );
\red[0]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(6),
      I2 => pixelHorz(10),
      I3 => pixelHorz(9),
      I4 => pixelHorz(8),
      O => \red[0]_i_52_n_0\
    );
\red[0]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \red[0]_i_53_n_0\
    );
\red[0]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[0]_i_54_n_0\
    );
\red[0]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => \red[0]_i_55_n_0\
    );
\red[0]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(10),
      I2 => pixelHorz(9),
      I3 => pixelHorz(8),
      O => \red[0]_i_56_n_0\
    );
\red[0]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"500000000000000C"
    )
        port map (
      I0 => \red[0]_i_136_n_0\,
      I1 => \red[0]_i_137_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \red[0]_i_57_n_0\
    );
\red[0]_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => pixelHorz(10),
      I1 => pixelHorz(9),
      I2 => pixelHorz(8),
      O => \red[0]_i_58_n_0\
    );
\red[0]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005350"
    )
        port map (
      I0 => \red[0]_i_138_n_0\,
      I1 => \red[1]_i_60_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(4),
      I4 => pixelHorz(6),
      I5 => \red[0]_i_56_n_0\,
      O => \red[0]_i_59_n_0\
    );
\red[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFAEFFFFFFAE"
    )
        port map (
      I0 => \red[0]_i_19_n_0\,
      I1 => \red[0]_i_20_n_0\,
      I2 => \red[0]_i_21_n_0\,
      I3 => \red[0]_i_22_n_0\,
      I4 => pixelHorz(10),
      I5 => \red[0]_i_23_n_0\,
      O => \red[0]_i_6_n_0\
    );
\red[0]_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8880"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => \red[0]_i_60_n_0\
    );
\red[0]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FE0E"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(7),
      I2 => \^q\(4),
      I3 => \red[0]_i_139_n_0\,
      I4 => pixelHorz(6),
      I5 => \^q\(5),
      O => \red[0]_i_61_n_0\
    );
\red[0]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \red[1]_i_91_n_0\,
      I5 => \^q\(5),
      O => \red[0]_i_62_n_0\
    );
\red[0]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7700770000007F00"
    )
        port map (
      I0 => pixelHorz(8),
      I1 => pixelHorz(6),
      I2 => \red[0]_i_69_n_0\,
      I3 => \^q\(5),
      I4 => \red[1]_i_91_n_0\,
      I5 => \^q\(4),
      O => \red[0]_i_63_n_0\
    );
\red[0]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404044404440444"
    )
        port map (
      I0 => \^q\(5),
      I1 => pixelHorz(6),
      I2 => \^q\(4),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => \red[0]_i_64_n_0\
    );
\red[0]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000557FFFFFFFFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \red[0]_i_69_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => pixelHorz(6),
      O => \red[0]_i_65_n_0\
    );
\red[0]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(10),
      I2 => pixelHorz(8),
      I3 => pixelHorz(9),
      O => \red[0]_i_66_n_0\
    );
\red[0]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFFFFFDF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => \^q\(0),
      O => \red[0]_i_67_n_0\
    );
\red[0]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(3),
      O => \red[0]_i_68_n_0\
    );
\red[0]_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \red[0]_i_69_n_0\
    );
\red[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD0FFD0FFFFFFD0"
    )
        port map (
      I0 => \red[0]_i_24_n_0\,
      I1 => \red[0]_i_25_n_0\,
      I2 => \red[1]_i_34_n_0\,
      I3 => \red[0]_i_26_n_0\,
      I4 => \red[1]_i_33_n_0\,
      I5 => \red[0]_i_27_n_0\,
      O => \red[0]_i_7_n_0\
    );
\red[0]_i_70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \red[0]_i_70_n_0\
    );
\red[0]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000005500000055"
    )
        port map (
      I0 => \red[0]_i_138_n_0\,
      I1 => \red[0]_i_133_n_0\,
      I2 => \^q\(3),
      I3 => \^q\(5),
      I4 => \^q\(4),
      I5 => \red[0]_i_140_n_0\,
      O => \red[0]_i_71_n_0\
    );
\red[0]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAAAAAAFFAAAAAA"
    )
        port map (
      I0 => \red[0]_i_70_n_0\,
      I1 => \red[1]_i_60_n_0\,
      I2 => \^q\(4),
      I3 => \^q\(5),
      I4 => pixelHorz(6),
      I5 => \red[0]_i_53_n_0\,
      O => \red[0]_i_72_n_0\
    );
\red[0]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00040005CCCCCCCC"
    )
        port map (
      I0 => \red[0]_i_141_n_0\,
      I1 => pixelHorz(8),
      I2 => pixelHorz(6),
      I3 => \^q\(5),
      I4 => \red[1]_i_117_n_0\,
      I5 => pixelHorz(7),
      O => \red[0]_i_73_n_0\
    );
\red[0]_i_74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pixelHorz(8),
      I1 => pixelHorz(10),
      I2 => pixelHorz(9),
      O => \red[0]_i_74_n_0\
    );
\red[0]_i_75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => pixelHorz(7),
      I2 => pixelHorz(8),
      I3 => pixelHorz(9),
      I4 => \red[0]_i_142_n_0\,
      O => \red[0]_i_75_n_0\
    );
\red[0]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222202223222"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => \red[0]_i_143_n_0\,
      I2 => \^q\(4),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \red[1]_i_91_n_0\,
      O => \red[0]_i_76_n_0\
    );
\red[0]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF8A"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(1),
      I2 => \red[1]_i_60_n_0\,
      I3 => \^q\(5),
      I4 => \red[0]_i_39_n_0\,
      I5 => \red[0]_i_125_n_0\,
      O => \red[0]_i_77_n_0\
    );
\red[0]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFEEEEEEEE"
    )
        port map (
      I0 => \^q\(5),
      I1 => pixelHorz(6),
      I2 => \red[1]_i_60_n_0\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(4),
      O => \red[0]_i_78_n_0\
    );
\red[0]_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(7),
      I2 => pixelHorz(8),
      O => \red[0]_i_79_n_0\
    );
\red[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E20000"
    )
        port map (
      I0 => \red[0]_i_28_n_0\,
      I1 => pixelHorz(7),
      I2 => \red[0]_i_29_n_0\,
      I3 => pixelHorz(8),
      I4 => pixelHorz(9),
      I5 => pixelHorz(10),
      O => \red[0]_i_8_n_0\
    );
\red[0]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAAFAAAFFA8FFAA"
    )
        port map (
      I0 => \red[0]_i_140_n_0\,
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \red[0]_i_144_n_0\,
      I5 => \red[0]_i_53_n_0\,
      O => \red[0]_i_80_n_0\
    );
\red[0]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000888A8B8A"
    )
        port map (
      I0 => \red[0]_i_145_n_0\,
      I1 => \red[0]_i_146_n_0\,
      I2 => pixelVert(4),
      I3 => \red[0]_i_147_n_0\,
      I4 => \red[1]_i_74_n_0\,
      I5 => \red[0]_i_148_n_0\,
      O => \red[0]_i_81_n_0\
    );
\red[0]_i_82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pixelVert(8),
      I1 => pixelVert(7),
      I2 => pixelVert(6),
      O => \red[0]_i_82_n_0\
    );
\red[0]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFFFFFFFF3FFFF"
    )
        port map (
      I0 => pixelVert(2),
      I1 => pixelVert(7),
      I2 => pixelVert(6),
      I3 => \red[1]_i_223_n_0\,
      I4 => pixelVert(5),
      I5 => \red[0]_i_149_n_0\,
      O => \red[0]_i_83_n_0\
    );
\red[0]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => pixelVert(5),
      I1 => \red[0]_i_150_n_0\,
      I2 => pixelVert(0),
      I3 => \red[1]_i_120_n_0\,
      I4 => pixelVert(6),
      I5 => pixelVert(7),
      O => \red[0]_i_84_n_0\
    );
\red[0]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000500050005000D"
    )
        port map (
      I0 => pixelVert(8),
      I1 => \red[0]_i_151_n_0\,
      I2 => pixelVert(9),
      I3 => pixelVert(10),
      I4 => \red[0]_i_152_n_0\,
      I5 => \red[1]_i_120_n_0\,
      O => \red[0]_i_85_n_0\
    );
\red[0]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \red[1]_i_84_n_0\,
      I1 => \red[0]_i_11_n_0\,
      I2 => pixelVert(6),
      I3 => pixelVert(7),
      I4 => pixelVert(8),
      I5 => \red[1]_i_81_n_0\,
      O => \red[0]_i_86_n_0\
    );
\red[0]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F0002000200"
    )
        port map (
      I0 => \red[0]_i_99_n_0\,
      I1 => \red[1]_i_81_n_0\,
      I2 => \red[0]_i_11_n_0\,
      I3 => \red[0]_i_153_n_0\,
      I4 => \red[0]_i_154_n_0\,
      I5 => \red[0]_i_155_n_0\,
      O => \red[0]_i_87_n_0\
    );
\red[0]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F200F2"
    )
        port map (
      I0 => \red[0]_i_100_n_0\,
      I1 => \red[0]_i_156_n_0\,
      I2 => \red[0]_i_157_n_0\,
      I3 => \red[1]_i_79_n_0\,
      I4 => \red[0]_i_158_n_0\,
      I5 => \red[0]_i_159_n_0\,
      O => \red[0]_i_88_n_0\
    );
\red[0]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFAFAFAFBFAFBFB"
    )
        port map (
      I0 => \red[0]_i_160_n_0\,
      I1 => pixelVert(5),
      I2 => pixelVert(6),
      I3 => pixelVert(8),
      I4 => \red[1]_i_121_n_0\,
      I5 => \red[0]_i_161_n_0\,
      O => \red[0]_i_89_n_0\
    );
\red[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF02"
    )
        port map (
      I0 => \red[0]_i_30_n_0\,
      I1 => \red[0]_i_31_n_0\,
      I2 => \red[0]_i_32_n_0\,
      I3 => \red[0]_i_11_n_0\,
      I4 => \red[0]_i_33_n_0\,
      I5 => \red[0]_i_34_n_0\,
      O => \red[0]_i_9_n_0\
    );
\red[0]_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => pixelVert(2),
      I1 => pixelVert(0),
      I2 => pixelVert(1),
      I3 => pixelVert(3),
      O => \red[0]_i_90_n_0\
    );
\red[0]_i_91\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => pixelVert(6),
      I1 => pixelVert(5),
      I2 => pixelVert(4),
      O => \red[0]_i_91_n_0\
    );
\red[0]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF700FFFF"
    )
        port map (
      I0 => \red[0]_i_147_n_0\,
      I1 => \red[0]_i_100_n_0\,
      I2 => \red[1]_i_74_n_0\,
      I3 => pixelVert(6),
      I4 => pixelVert(7),
      I5 => \red[0]_i_162_n_0\,
      O => \red[0]_i_92_n_0\
    );
\red[0]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \red[0]_i_163_n_0\,
      I5 => \red[0]_i_58_n_0\,
      O => \red[0]_i_93_n_0\
    );
\red[0]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \red[0]_i_128_n_0\,
      I1 => \red[1]_i_138_n_0\,
      I2 => \^q\(4),
      I3 => pixelHorz(6),
      I4 => \^q\(5),
      I5 => \red[0]_i_164_n_0\,
      O => \red[0]_i_94_n_0\
    );
\red[0]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FEFEFEFEFEFEFE"
    )
        port map (
      I0 => \red[0]_i_165_n_0\,
      I1 => \red[0]_i_166_n_0\,
      I2 => \red[0]_i_167_n_0\,
      I3 => \red[0]_i_168_n_0\,
      I4 => \red[0]_i_169_n_0\,
      I5 => \red[0]_i_170_n_0\,
      O => \red[0]_i_95_n_0\
    );
\red[0]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000098101010"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \red[0]_i_29_n_0\,
      I3 => \red[0]_i_137_n_0\,
      I4 => \red[1]_i_60_n_0\,
      I5 => \red[0]_i_46_n_0\,
      O => \red[0]_i_96_n_0\
    );
\red[0]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444F4444444"
    )
        port map (
      I0 => \red[0]_i_171_n_0\,
      I1 => \red[0]_i_52_n_0\,
      I2 => \red[0]_i_172_n_0\,
      I3 => \red[0]_i_173_n_0\,
      I4 => \red[0]_i_174_n_0\,
      I5 => \red[0]_i_175_n_0\,
      O => \red[0]_i_97_n_0\
    );
\red[0]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D0CC0000"
    )
        port map (
      I0 => \red[1]_i_167_n_0\,
      I1 => pixelHorz(9),
      I2 => \red[0]_i_127_n_0\,
      I3 => \^q\(5),
      I4 => \red[0]_i_20_n_0\,
      I5 => \red[0]_i_176_n_0\,
      O => \red[0]_i_98_n_0\
    );
\red[0]_i_99\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => pixelVert(6),
      I1 => pixelVert(8),
      I2 => pixelVert(7),
      O => \red[0]_i_99_n_0\
    );
\red[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBBA"
    )
        port map (
      I0 => \red[1]_i_2_n_0\,
      I1 => \red[1]_i_3_n_0\,
      I2 => CO(0),
      I3 => \red_reg[1]\(0),
      O => D(1)
    );
\red[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(8),
      I2 => pixelHorz(10),
      I3 => pixelHorz(9),
      O => \red[1]_i_10_n_0\
    );
\red[1]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FF01FFFFFF"
    )
        port map (
      I0 => pixelVert(2),
      I1 => pixelVert(0),
      I2 => pixelVert(1),
      I3 => pixelVert(5),
      I4 => pixelVert(3),
      I5 => pixelVert(4),
      O => \red[1]_i_101_n_0\
    );
\red[1]_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => pixelVert(1),
      I1 => pixelVert(0),
      I2 => pixelVert(2),
      O => \red[1]_i_102_n_0\
    );
\red[1]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"777F"
    )
        port map (
      I0 => pixelVert(2),
      I1 => pixelVert(3),
      I2 => pixelVert(0),
      I3 => pixelVert(1),
      O => \red[1]_i_107_n_0\
    );
\red[1]_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => pixelVert(4),
      I1 => pixelVert(3),
      I2 => pixelVert(2),
      I3 => pixelVert(1),
      O => \red[1]_i_108_n_0\
    );
\red[1]_i_109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => pixelVert(5),
      I1 => pixelVert(4),
      I2 => \scoFace/geqOp396_in\,
      I3 => \scoFace/leqOp394_in\,
      O => \red[1]_i_109_n_0\
    );
\red[1]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \red[1]_i_40_n_0\,
      I1 => \red[1]_i_41_n_0\,
      I2 => \red[1]_i_42_n_0\,
      I3 => \scoFace/leqOp549_in\,
      I4 => \scoFace/geqOp552_in\,
      O => \red[1]_i_11_n_0\
    );
\red[1]_i_110\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15555555"
    )
        port map (
      I0 => pixelVert(6),
      I1 => pixelVert(0),
      I2 => pixelVert(1),
      I3 => pixelVert(2),
      I4 => pixelVert(3),
      O => \red[1]_i_110_n_0\
    );
\red[1]_i_113\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => pixelVert(2),
      I1 => pixelVert(0),
      I2 => pixelVert(1),
      I3 => pixelVert(3),
      I4 => pixelVert(4),
      O => \red[1]_i_113_n_0\
    );
\red[1]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => pixelVert(4),
      I1 => \red[1]_i_74_n_0\,
      I2 => pixelVert(3),
      I3 => pixelVert(2),
      I4 => \scoFace/leqOp404_in\,
      I5 => \scoFace/geqOp406_in\,
      O => \red[1]_i_114_n_0\
    );
\red[1]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => pixelVert(1),
      I1 => pixelVert(2),
      I2 => \red[1]_i_120_n_0\,
      I3 => pixelVert(0),
      I4 => \scoFace/geqOp448_in\,
      I5 => \scoFace/leqOp446_in\,
      O => \red[1]_i_115_n_0\
    );
\red[1]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010111111111111"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      I2 => \red[1]_i_299_n_0\,
      I3 => \^q\(1),
      I4 => pixelHorz(6),
      I5 => pixelHorz(7),
      O => \red[1]_i_116_n_0\
    );
\red[1]_i_117\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F7F7FFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \red[1]_i_117_n_0\
    );
\red[1]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0B0F000"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => \red[1]_i_63_n_0\,
      I2 => pixelHorz(10),
      I3 => pixelHorz(9),
      I4 => pixelHorz(7),
      I5 => pixelHorz(8),
      O => \red[1]_i_118_n_0\
    );
\red[1]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \^q\(4),
      O => \red[1]_i_119_n_0\
    );
\red[1]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(6),
      O => \red[1]_i_12_n_0\
    );
\red[1]_i_120\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixelVert(3),
      I1 => pixelVert(4),
      O => \red[1]_i_120_n_0\
    );
\red[1]_i_121\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixelVert(3),
      I1 => pixelVert(4),
      O => \red[1]_i_121_n_0\
    );
\red[1]_i_122\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => pixelVert(4),
      I1 => pixelVert(2),
      I2 => pixelVert(3),
      O => \red[1]_i_122_n_0\
    );
\red[1]_i_123\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixelVert(4),
      I1 => pixelVert(5),
      O => \red[1]_i_123_n_0\
    );
\red[1]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000778817E8"
    )
        port map (
      I0 => \red_reg[1]_i_180_0\,
      I1 => P(6),
      I2 => \red_reg[1]_i_180_1\,
      I3 => P(7),
      I4 => \red_reg[1]_i_43_0\,
      I5 => pixelVert(10),
      O => \red[1]_i_127_n_0\
    );
\red[1]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545001077C71151"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_92_0\,
      I2 => \red_reg[1]_i_125_0\,
      I3 => \red_reg[1]_i_43_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_128_n_0\
    );
\red[1]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7788887717E8E817"
    )
        port map (
      I0 => \red_reg[1]_i_180_0\,
      I1 => P(6),
      I2 => \red_reg[1]_i_180_1\,
      I3 => P(7),
      I4 => pixelVert(10),
      I5 => \red_reg[1]_i_43_0\,
      O => \red[1]_i_129_n_0\
    );
\red[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECECECECECECECE"
    )
        port map (
      I0 => \red[1]_i_45_n_0\,
      I1 => \red[1]_i_46_n_0\,
      I2 => \red[1]_i_47_n_0\,
      I3 => \^q\(3),
      I4 => \scoFace/leqOp513_in\,
      I5 => \scoFace/geqOp516_in\,
      O => \red[1]_i_13_n_0\
    );
\red[1]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990090990069090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => \red_reg[1]_i_43_0\,
      I4 => \red_reg[1]_i_125_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_130_n_0\
    );
\red[1]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000800FF00F700"
    )
        port map (
      I0 => \red_reg[1]_i_92_0\,
      I1 => \red_reg[1]_i_181_0\,
      I2 => pixelTrigVolt(2),
      I3 => pixelVert(10),
      I4 => \red_reg[1]_i_44_0\,
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_132_n_0\
    );
\red[1]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8EE3E0080AA2A"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_92_0\,
      I2 => \red_reg[1]_i_181_0\,
      I3 => \red_reg[1]_i_44_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_133_n_0\
    );
\red[1]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF700080008FFF7"
    )
        port map (
      I0 => \red_reg[1]_i_92_0\,
      I1 => \red_reg[1]_i_181_0\,
      I2 => pixelTrigVolt(2),
      I3 => \red_reg[1]_i_44_0\,
      I4 => pixelTrigVolt(3),
      I5 => pixelVert(10),
      O => \red[1]_i_134_n_0\
    );
\red[1]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0960090990099090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => \red_reg[1]_i_44_0\,
      I4 => \red_reg[1]_i_181_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_135_n_0\
    );
\red[1]_i_138\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      O => \red[1]_i_138_n_0\
    );
\red[1]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEFEFEFEFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \red[1]_i_139_n_0\
    );
\red[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAAAAAABAAABAAA"
    )
        port map (
      I0 => \red[1]_i_50_n_0\,
      I1 => \red[1]_i_51_n_0\,
      I2 => \scoFace/geqOp504_in\,
      I3 => \scoFace/leqOp501_in\,
      I4 => \red[1]_i_54_n_0\,
      I5 => pixelHorz(6),
      O => \red[1]_i_14_n_0\
    );
\red[1]_i_142\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      O => \red[1]_i_142_n_0\
    );
\red[1]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBFF0400"
    )
        port map (
      I0 => \red[1]_i_147_0\,
      I1 => \red_reg[1]_i_180_1\,
      I2 => P(3),
      I3 => pixelTrigVolt(2),
      I4 => pixelTrigVolt(3),
      I5 => pixelVert(10),
      O => \red[1]_i_144_n_0\
    );
\red[1]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444D4DD4D"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_48_0\,
      I2 => \red_reg[1]_i_140_0\,
      I3 => \red[1]_i_147_0\,
      I4 => \red_reg[1]_i_92_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_145_n_0\
    );
\red[1]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AAAAA55655555"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red[1]_i_147_0\,
      I2 => \red_reg[1]_i_180_1\,
      I3 => P(3),
      I4 => pixelTrigVolt(2),
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_146_n_0\
    );
\red[1]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222282288888288"
    )
        port map (
      I0 => \red[1]_i_366_n_0\,
      I1 => \red_reg[1]_i_92_0\,
      I2 => \red[1]_i_147_0\,
      I3 => \red_reg[1]_i_125_0\,
      I4 => P(3),
      I5 => pixelVert(8),
      O => \red[1]_i_147_n_0\
    );
\red[1]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008000AAAA2AAA"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_43_0\,
      I2 => \red_reg[1]_i_181_0\,
      I3 => \red_reg[1]_i_92_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_149_n_0\
    );
\red[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222202222222"
    )
        port map (
      I0 => \red[1]_i_55_n_0\,
      I1 => \red[1]_i_56_n_0\,
      I2 => \red[1]_i_57_n_0\,
      I3 => \scoFace/leqOp537_in\,
      I4 => \scoFace/geqOp540_in\,
      I5 => \red[1]_i_60_n_0\,
      O => \red[1]_i_15_n_0\
    );
\red[1]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EABF802A802A802A"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_49_0\,
      I2 => \red_reg[1]_i_43_0\,
      I3 => pixelTrigVolt(2),
      I4 => \red_reg[1]_i_49_1\,
      I5 => pixelVert(8),
      O => \red[1]_i_150_n_0\
    );
\red[1]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F00800080FF7F"
    )
        port map (
      I0 => \red_reg[1]_i_43_0\,
      I1 => \red_reg[1]_i_181_0\,
      I2 => \red_reg[1]_i_92_0\,
      I3 => pixelTrigVolt(2),
      I4 => pixelTrigVolt(3),
      I5 => pixelVert(10),
      O => \red[1]_i_151_n_0\
    );
\red[1]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006A956A950000"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => \red_reg[1]_i_43_0\,
      I2 => \red_reg[1]_i_49_0\,
      I3 => pixelVert(9),
      I4 => \red_reg[1]_i_49_1\,
      I5 => pixelVert(8),
      O => \red[1]_i_152_n_0\
    );
\red[1]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008000AAAA2AAA"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_92_0\,
      I2 => \red_reg[1]_i_181_0\,
      I3 => \red_reg[1]_i_52_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_156_n_0\
    );
\red[1]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA803FEA80002AAA"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_52_0\,
      I2 => \red_reg[1]_i_181_0\,
      I3 => \red_reg[1]_i_92_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_157_n_0\
    );
\red[1]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F00800080FF7F"
    )
        port map (
      I0 => \red_reg[1]_i_92_0\,
      I1 => \red_reg[1]_i_181_0\,
      I2 => \red_reg[1]_i_52_0\,
      I3 => pixelTrigVolt(2),
      I4 => pixelTrigVolt(3),
      I5 => pixelVert(10),
      O => \red[1]_i_158_n_0\
    );
\red[1]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6009090909909090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => \red_reg[1]_i_52_0\,
      I4 => \red_reg[1]_i_181_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_159_n_0\
    );
\red[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888A888888"
    )
        port map (
      I0 => \red[1]_i_61_n_0\,
      I1 => \red[1]_i_62_n_0\,
      I2 => \red[1]_i_63_n_0\,
      I3 => \scoFace/leqOp581_in\,
      I4 => \scoFace/geqOp584_in\,
      I5 => \^q\(0),
      O => \red[1]_i_16_n_0\
    );
\red[1]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1115555544400000"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_137_0\,
      I2 => P(0),
      I3 => P(1),
      I4 => \red_reg[1]_i_300_0\,
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_161_n_0\
    );
\red[1]_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45551000C7775111"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_92_0\,
      I2 => \red_reg[1]_i_125_0\,
      I3 => \red_reg[1]_i_160_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_162_n_0\
    );
\red[1]_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666AAAAA99955555"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_137_0\,
      I2 => P(0),
      I3 => P(1),
      I4 => \red_reg[1]_i_300_0\,
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_163_n_0\
    );
\red[1]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009090906909090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => \red_reg[1]_i_160_0\,
      I4 => \red_reg[1]_i_125_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_164_n_0\
    );
\red[1]_i_167\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \red[1]_i_167_n_0\
    );
\red[1]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000778817E8"
    )
        port map (
      I0 => \red_reg[1]_i_180_0\,
      I1 => P(6),
      I2 => \red_reg[1]_i_180_1\,
      I3 => P(7),
      I4 => \red_reg[1]_i_58_0\,
      I5 => pixelVert(10),
      O => \red[1]_i_171_n_0\
    );
\red[1]_i_172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545001075CF1055"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_58_0\,
      I2 => \red_reg[1]_i_125_0\,
      I3 => \red_reg[1]_i_92_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_172_n_0\
    );
\red[1]_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7788887717E8E817"
    )
        port map (
      I0 => \red_reg[1]_i_180_0\,
      I1 => P(6),
      I2 => \red_reg[1]_i_180_1\,
      I3 => P(7),
      I4 => pixelVert(10),
      I5 => \red_reg[1]_i_58_0\,
      O => \red[1]_i_173_n_0\
    );
\red[1]_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990090990069090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => \red_reg[1]_i_58_0\,
      I4 => \red_reg[1]_i_125_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_174_n_0\
    );
\red[1]_i_176\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880222A"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_124_0\,
      I2 => \red[1]_i_349_0\,
      I3 => P(3),
      I4 => pixelTrigVolt(3),
      O => \red[1]_i_176_n_0\
    );
\red[1]_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20CFBA20008AAA"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_345_0\,
      I2 => \red_reg[1]_i_181_0\,
      I3 => \red_reg[1]_i_92_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_177_n_0\
    );
\red[1]_i_178\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57A8A857"
    )
        port map (
      I0 => \red_reg[1]_i_124_0\,
      I1 => \red[1]_i_349_0\,
      I2 => P(3),
      I3 => pixelTrigVolt(3),
      I4 => pixelVert(10),
      O => \red[1]_i_178_n_0\
    );
\red[1]_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0960090990099090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => \red_reg[1]_i_345_0\,
      I4 => \red_reg[1]_i_181_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_179_n_0\
    );
\red[1]_i_185\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D52A"
    )
        port map (
      I0 => \red_reg[1]_i_137_0\,
      I1 => P(3),
      I2 => \red[1]_i_349_0\,
      I3 => pixelTrigVolt(3),
      I4 => pixelVert(10),
      O => \red[1]_i_185_n_0\
    );
\red[1]_i_186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545001077C71151"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_92_0\,
      I2 => \red_reg[1]_i_125_0\,
      I3 => \red_reg[1]_i_64_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_186_n_0\
    );
\red[1]_i_187\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6665999"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_137_0\,
      I2 => P(3),
      I3 => \red[1]_i_349_0\,
      I4 => pixelTrigVolt(3),
      O => \red[1]_i_187_n_0\
    );
\red[1]_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990090990069090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => \red_reg[1]_i_64_0\,
      I4 => \red_reg[1]_i_125_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_188_n_0\
    );
\red[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD55555555"
    )
        port map (
      I0 => \red[1]_i_28_n_0\,
      I1 => pixelVert(4),
      I2 => pixelVert(3),
      I3 => pixelVert(2),
      I4 => pixelVert(1),
      I5 => pixelVert(5),
      O => \red[1]_i_19_n_0\
    );
\red[1]_i_190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08888888A2222222"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_124_0\,
      I2 => \red_reg[1]_i_300_0\,
      I3 => P(0),
      I4 => P(1),
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_190_n_0\
    );
\red[1]_i_191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20CFBA20008AAA"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_189_0\,
      I2 => \red_reg[1]_i_181_0\,
      I3 => \red_reg[1]_i_92_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_191_n_0\
    );
\red[1]_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5552AAA2AAAD555"
    )
        port map (
      I0 => \red_reg[1]_i_124_0\,
      I1 => \red_reg[1]_i_300_0\,
      I2 => P(0),
      I3 => P(1),
      I4 => pixelTrigVolt(3),
      I5 => pixelVert(10),
      O => \red[1]_i_192_n_0\
    );
\red[1]_i_193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0960090990099090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => \red_reg[1]_i_189_0\,
      I4 => \red_reg[1]_i_181_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_193_n_0\
    );
\red[1]_i_194\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(7),
      O => \red[1]_i_194_n_0\
    );
\red[1]_i_195\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_195_n_0\
    );
\red[1]_i_196\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \red[1]_i_196_n_0\
    );
\red[1]_i_197\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(6),
      O => \red[1]_i_197_n_0\
    );
\red[1]_i_198\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_198_n_0\
    );
\red[1]_i_199\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_199_n_0\
    );
\red[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFD0000"
    )
        port map (
      I0 => \red[1]_i_4_n_0\,
      I1 => \red[1]_i_5_n_0\,
      I2 => \red[1]_i_6_n_0\,
      I3 => \red[1]_i_7_n_0\,
      I4 => \red[1]_i_8_n_0\,
      I5 => \red[1]_i_9_n_0\,
      O => \red[1]_i_2_n_0\
    );
\red[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002AAAAAAAA"
    )
        port map (
      I0 => \red[1]_i_28_n_0\,
      I1 => pixelVert(4),
      I2 => \red[1]_i_74_n_0\,
      I3 => pixelVert(3),
      I4 => pixelVert(2),
      I5 => pixelVert(5),
      O => \red[1]_i_20_n_0\
    );
\red[1]_i_200\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \red[1]_i_200_n_0\
    );
\red[1]_i_201\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_201_n_0\
    );
\red[1]_i_202\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_202_n_0\
    );
\red[1]_i_203\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => pixelHorz(7),
      O => \red[1]_i_203_n_0\
    );
\red[1]_i_204\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_204_n_0\
    );
\red[1]_i_205\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_205_n_0\
    );
\red[1]_i_206\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \red[1]_i_206_n_0\
    );
\red[1]_i_208\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_208_n_0\
    );
\red[1]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \red[1]_i_36_n_0\,
      I1 => \scoFace/geqOp466_in\,
      I2 => \scoFace/leqOp464_in\,
      O => \red[1]_i_21_n_0\
    );
\red[1]_i_210\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(9),
      O => \red[1]_i_210_n_0\
    );
\red[1]_i_211\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_211_n_0\
    );
\red[1]_i_212\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_212_n_0\
    );
\red[1]_i_214\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_214_n_0\
    );
\red[1]_i_215\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_215_n_0\
    );
\red[1]_i_216\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_216_n_0\
    );
\red[1]_i_218\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(9),
      O => \red[1]_i_218_n_0\
    );
\red[1]_i_219\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_219_n_0\
    );
\red[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => pixelVert(5),
      I1 => \red[1]_i_28_n_0\,
      I2 => \scoFace/geqOp478_in\,
      I3 => \scoFace/leqOp476_in\,
      I4 => \red[1]_i_79_n_0\,
      I5 => \red[1]_i_80_n_0\,
      O => \red[1]_i_22_n_0\
    );
\red[1]_i_220\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_220_n_0\
    );
\red[1]_i_223\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => pixelVert(5),
      I1 => pixelVert(3),
      I2 => pixelVert(4),
      I3 => pixelVert(2),
      I4 => pixelVert(1),
      O => \red[1]_i_223_n_0\
    );
\red[1]_i_224\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF80"
    )
        port map (
      I0 => pixelVert(2),
      I1 => pixelVert(1),
      I2 => pixelVert(0),
      I3 => pixelVert(4),
      I4 => pixelVert(3),
      O => \red[1]_i_224_n_0\
    );
\red[1]_i_226\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(9),
      O => \red[1]_i_226_n_0\
    );
\red[1]_i_227\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_227_n_0\
    );
\red[1]_i_228\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_228_n_0\
    );
\red[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \red[1]_i_81_n_0\,
      I1 => \scoFace/leqOp416_in\,
      I2 => \scoFace/geqOp418_in\,
      I3 => \red[1]_i_28_n_0\,
      I4 => \red[1]_i_84_n_0\,
      I5 => \red[1]_i_85_n_0\,
      O => \red[1]_i_23_n_0\
    );
\red[1]_i_230\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_230_n_0\
    );
\red[1]_i_234\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555555510000000"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_92_0\,
      I2 => \red_reg[1]_i_87_0\,
      I3 => pixelTrigVolt(1),
      I4 => pixelTrigVolt(2),
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_234_n_0\
    );
\red[1]_i_235\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55150040D53F4055"
    )
        port map (
      I0 => pixelVert(9),
      I1 => pixelTrigVolt(1),
      I2 => \red_reg[1]_i_87_0\,
      I3 => \red_reg[1]_i_92_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_235_n_0\
    );
\red[1]_i_236\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA65555555"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_92_0\,
      I2 => \red_reg[1]_i_87_0\,
      I3 => pixelTrigVolt(1),
      I4 => pixelTrigVolt(2),
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_236_n_0\
    );
\red[1]_i_237\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009090906909090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => pixelTrigVolt(1),
      I4 => \red_reg[1]_i_87_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_237_n_0\
    );
\red[1]_i_239\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008000AAAA2AAA"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_92_0\,
      I2 => \red_reg[1]_i_238_1\,
      I3 => \red_reg[1]_i_181_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_239_n_0\
    );
\red[1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \red[1]_i_54_n_0\,
      I1 => \red[1]_i_86_n_0\,
      I2 => \scoFace/leqOp495_in\,
      I3 => \scoFace/geqOp498_in\,
      I4 => \red[1]_i_12_n_0\,
      I5 => \red[1]_i_89_n_0\,
      O => \red[1]_i_24_n_0\
    );
\red[1]_i_240\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA803FEA80002AAA"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_181_0\,
      I2 => \red_reg[1]_i_238_1\,
      I3 => \red_reg[1]_i_92_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_240_n_0\
    );
\red[1]_i_241\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F00800080FF7F"
    )
        port map (
      I0 => \red_reg[1]_i_92_0\,
      I1 => \red_reg[1]_i_238_1\,
      I2 => \red_reg[1]_i_181_0\,
      I3 => pixelTrigVolt(2),
      I4 => pixelTrigVolt(3),
      I5 => pixelVert(10),
      O => \red[1]_i_241_n_0\
    );
\red[1]_i_242\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6009090909909090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => \red_reg[1]_i_181_0\,
      I4 => \red_reg[1]_i_238_1\,
      I5 => pixelVert(8),
      O => \red[1]_i_242_n_0\
    );
\red[1]_i_246\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555540000000"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_300_0\,
      I2 => P(0),
      I3 => P(1),
      I4 => \red_reg[1]_i_137_0\,
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_246_n_0\
    );
\red[1]_i_247\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060609066F06096F"
    )
        port map (
      I0 => \red_reg[1]_i_180_0\,
      I1 => P(6),
      I2 => pixelVert(9),
      I3 => \red_reg[1]_i_92_1\,
      I4 => \red_reg[1]_i_92_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_247_n_0\
    );
\red[1]_i_248\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA95555555"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_300_0\,
      I2 => P(0),
      I3 => P(1),
      I4 => \red_reg[1]_i_137_0\,
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_248_n_0\
    );
\red[1]_i_249\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6900006900966900"
    )
        port map (
      I0 => \red_reg[1]_i_180_0\,
      I1 => P(6),
      I2 => pixelVert(9),
      I3 => \red_reg[1]_i_92_0\,
      I4 => \red_reg[1]_i_92_1\,
      I5 => pixelVert(8),
      O => \red[1]_i_249_n_0\
    );
\red[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF75FFFFFF"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => \red[1]_i_90_n_0\,
      I2 => \red[1]_i_91_n_0\,
      I3 => \scoFace/leqOp489_in\,
      I4 => \scoFace/geqOp492_in\,
      I5 => \red[1]_i_10_n_0\,
      O => \red[1]_i_25_n_0\
    );
\red[1]_i_251\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80002AAA"
    )
        port map (
      I0 => pixelVert(10),
      I1 => P(3),
      I2 => \red[1]_i_349_0\,
      I3 => \red_reg[1]_i_124_0\,
      I4 => pixelTrigVolt(3),
      O => \red[1]_i_251_n_0\
    );
\red[1]_i_252\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8883EEE80002AAA"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_92_0\,
      I2 => \red_reg[1]_i_93_0\,
      I3 => \red[1]_i_349_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_252_n_0\
    );
\red[1]_i_253\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80807F"
    )
        port map (
      I0 => P(3),
      I1 => \red[1]_i_349_0\,
      I2 => \red_reg[1]_i_124_0\,
      I3 => pixelTrigVolt(3),
      I4 => pixelVert(10),
      O => \red[1]_i_253_n_0\
    );
\red[1]_i_254\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6009090909909090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => \red[1]_i_349_0\,
      I4 => \red_reg[1]_i_93_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_254_n_0\
    );
\red[1]_i_256\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_256_n_0\
    );
\red[1]_i_258\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_258_n_0\
    );
\red[1]_i_259\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_259_n_0\
    );
\red[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3337777777777777"
    )
        port map (
      I0 => \red[1]_i_90_n_0\,
      I1 => pixelHorz(6),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \red[1]_i_26_n_0\
    );
\red[1]_i_260\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_260_n_0\
    );
\red[1]_i_264\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_264_n_0\
    );
\red[1]_i_265\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_265_n_0\
    );
\red[1]_i_266\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_266_n_0\
    );
\red[1]_i_268\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(9),
      O => \red[1]_i_268_n_0\
    );
\red[1]_i_269\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_269_n_0\
    );
\red[1]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => pixelVert(5),
      I1 => \red[1]_i_28_n_0\,
      I2 => \scoFace/leqOp482_in\,
      I3 => \scoFace/geqOp484_in\,
      I4 => \red[1]_i_96_n_0\,
      O => \red[1]_i_27_n_0\
    );
\red[1]_i_270\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_270_n_0\
    );
\red[1]_i_272\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_272_n_0\
    );
\red[1]_i_274\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_274_n_0\
    );
\red[1]_i_275\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_275_n_0\
    );
\red[1]_i_276\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_276_n_0\
    );
\red[1]_i_278\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(9),
      O => \red[1]_i_278_n_0\
    );
\red[1]_i_279\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_279_n_0\
    );
\red[1]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => pixelVert(8),
      I1 => pixelVert(9),
      I2 => pixelVert(10),
      I3 => pixelVert(6),
      I4 => pixelVert(7),
      O => \red[1]_i_28_n_0\
    );
\red[1]_i_280\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_280_n_0\
    );
\red[1]_i_282\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_282_n_0\
    );
\red[1]_i_283\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_283_n_0\
    );
\red[1]_i_284\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_284_n_0\
    );
\red[1]_i_288\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(9),
      O => \red[1]_i_288_n_0\
    );
\red[1]_i_289\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_289_n_0\
    );
\red[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444444444444444"
    )
        port map (
      I0 => \red[1]_i_97_n_0\,
      I1 => \red[1]_i_36_n_0\,
      I2 => \red[1]_i_98_n_0\,
      I3 => \scoFace/geqOp430_in\,
      I4 => \scoFace/leqOp428_in\,
      I5 => \red[1]_i_101_n_0\,
      O => \red[1]_i_29_n_0\
    );
\red[1]_i_290\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_290_n_0\
    );
\red[1]_i_292\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_292_n_0\
    );
\red[1]_i_293\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_293_n_0\
    );
\red[1]_i_294\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_294_n_0\
    );
\red[1]_i_299\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(5),
      O => \red[1]_i_299_n_0\
    );
\red[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \blue_reg[0]\(0),
      I1 => \blue_reg[0]_0\(0),
      I2 => \red[1]_i_8_n_0\,
      O => \red[1]_i_3_n_0\
    );
\red[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \red[1]_i_102_n_0\,
      I1 => \scoFace/leqOp410_in\,
      I2 => \scoFace/geqOp412_in\,
      I3 => pixelVert(4),
      I4 => pixelVert(2),
      I5 => pixelVert(3),
      O => \red[1]_i_30_n_0\
    );
\red[1]_i_301\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80882A22"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_124_0\,
      I2 => P(3),
      I3 => P(2),
      I4 => pixelTrigVolt(3),
      O => \red[1]_i_301_n_0\
    );
\red[1]_i_302\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20CFBA20008AAA"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_300_0\,
      I2 => \red_reg[1]_i_181_0\,
      I3 => \red_reg[1]_i_92_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_302_n_0\
    );
\red[1]_i_303\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"758A8A75"
    )
        port map (
      I0 => \red_reg[1]_i_124_0\,
      I1 => P(3),
      I2 => P(2),
      I3 => pixelTrigVolt(3),
      I4 => pixelVert(10),
      O => \red[1]_i_303_n_0\
    );
\red[1]_i_304\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0960090990099090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => \red_reg[1]_i_300_0\,
      I4 => \red_reg[1]_i_181_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_304_n_0\
    );
\red[1]_i_306\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000758A"
    )
        port map (
      I0 => \red_reg[1]_i_137_0\,
      I1 => P(2),
      I2 => P(3),
      I3 => pixelTrigVolt(3),
      I4 => pixelVert(10),
      O => \red[1]_i_306_n_0\
    );
\red[1]_i_307\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545001077C71151"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_92_0\,
      I2 => \red_reg[1]_i_125_0\,
      I3 => \red_reg[1]_i_125_1\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_307_n_0\
    );
\red[1]_i_308\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A669599"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_137_0\,
      I2 => P(2),
      I3 => P(3),
      I4 => pixelTrigVolt(3),
      O => \red[1]_i_308_n_0\
    );
\red[1]_i_309\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990090990069090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => \red_reg[1]_i_125_1\,
      I4 => \red_reg[1]_i_125_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_309_n_0\
    );
\red[1]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08000800080008"
    )
        port map (
      I0 => \scoFace/leqOp399_in\,
      I1 => \scoFace/geqOp401_in\,
      I2 => \red[1]_i_107_n_0\,
      I3 => \red[1]_i_108_n_0\,
      I4 => \red[1]_i_109_n_0\,
      I5 => \red[1]_i_110_n_0\,
      O => \red[1]_i_31_n_0\
    );
\red[1]_i_310\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545001077C71151"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_452_0\,
      I2 => \red_reg[1]_i_305_0\,
      I3 => \red_reg[1]_i_43_0\,
      I4 => pixelTrigVolt(1),
      I5 => pixelVert(6),
      O => \red[1]_i_310_n_0\
    );
\red[1]_i_311\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4054150154D53D43"
    )
        port map (
      I0 => pixelVert(5),
      I1 => P(4),
      I2 => P(3),
      I3 => \red_reg[1]_i_43_0\,
      I4 => P(5),
      I5 => pixelVert(4),
      O => \red[1]_i_311_n_0\
    );
\red[1]_i_312\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11154440333D5554"
    )
        port map (
      I0 => pixelVert(3),
      I1 => P(2),
      I2 => P(1),
      I3 => P(0),
      I4 => P(3),
      I5 => pixelVert(2),
      O => \red[1]_i_312_n_0\
    );
\red[1]_i_313\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01B5"
    )
        port map (
      I0 => P(0),
      I1 => pixelVert(0),
      I2 => P(1),
      I3 => pixelVert(1),
      O => \red[1]_i_313_n_0\
    );
\red[1]_i_314\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990090990069090"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => pixelVert(7),
      I2 => \red_reg[1]_i_452_0\,
      I3 => \red_reg[1]_i_43_0\,
      I4 => \red_reg[1]_i_305_0\,
      I5 => pixelVert(6),
      O => \red[1]_i_314_n_0\
    );
\red[1]_i_315\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4824241212818148"
    )
        port map (
      I0 => pixelVert(4),
      I1 => P(5),
      I2 => \red_reg[1]_i_43_0\,
      I3 => P(3),
      I4 => P(4),
      I5 => pixelVert(5),
      O => \red[1]_i_315_n_0\
    );
\red[1]_i_316\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1118888444422221"
    )
        port map (
      I0 => pixelVert(2),
      I1 => P(3),
      I2 => P(0),
      I3 => P(1),
      I4 => P(2),
      I5 => pixelVert(3),
      O => \red[1]_i_316_n_0\
    );
\red[1]_i_317\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0690"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_317_n_0\
    );
\red[1]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F7"
    )
        port map (
      I0 => \scoFace/leqOp452_in\,
      I1 => \scoFace/geqOp454_in\,
      I2 => \red[1]_i_113_n_0\,
      I3 => \red[1]_i_114_n_0\,
      I4 => \red[1]_i_115_n_0\,
      O => \red[1]_i_32_n_0\
    );
\red[1]_i_324\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8EE3E0080AA2A"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_452_0\,
      I2 => \red_reg[1]_i_300_1\,
      I3 => \red_reg[1]_i_44_0\,
      I4 => pixelTrigVolt(1),
      I5 => pixelVert(6),
      O => \red[1]_i_324_n_0\
    );
\red[1]_i_325\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBCC22A2AA88002"
    )
        port map (
      I0 => pixelVert(5),
      I1 => P(4),
      I2 => P(3),
      I3 => \red_reg[1]_i_44_0\,
      I4 => P(5),
      I5 => pixelVert(4),
      O => \red[1]_i_325_n_0\
    );
\red[1]_i_326\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAABCCC0222A888"
    )
        port map (
      I0 => pixelVert(3),
      I1 => P(2),
      I2 => P(1),
      I3 => P(0),
      I4 => P(3),
      I5 => pixelVert(2),
      O => \red[1]_i_326_n_0\
    );
\red[1]_i_327\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E844"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => pixelVert(0),
      I3 => P(0),
      O => \red[1]_i_327_n_0\
    );
\red[1]_i_328\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0960090990099090"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => pixelVert(7),
      I2 => \red_reg[1]_i_452_0\,
      I3 => \red_reg[1]_i_44_0\,
      I4 => \red_reg[1]_i_300_1\,
      I5 => pixelVert(6),
      O => \red[1]_i_328_n_0\
    );
\red[1]_i_329\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4221211818848442"
    )
        port map (
      I0 => pixelVert(4),
      I1 => P(5),
      I2 => \red_reg[1]_i_44_0\,
      I3 => P(3),
      I4 => P(4),
      I5 => pixelVert(5),
      O => \red[1]_i_329_n_0\
    );
\red[1]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \red[1]_i_39_n_0\,
      I1 => \red[1]_i_28_n_0\,
      I2 => pixelVert(5),
      I3 => \red[1]_i_96_n_0\,
      O => \red[1]_i_33_n_0\
    );
\red[1]_i_330\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8444422221111888"
    )
        port map (
      I0 => pixelVert(2),
      I1 => P(3),
      I2 => P(0),
      I3 => P(1),
      I4 => P(2),
      I5 => pixelVert(3),
      O => \red[1]_i_330_n_0\
    );
\red[1]_i_331\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0960"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_331_n_0\
    );
\red[1]_i_336\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008000AAAA2AAA"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_92_0\,
      I2 => \red_reg[1]_i_125_1\,
      I3 => \red_reg[1]_i_181_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_336_n_0\
    );
\red[1]_i_337\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA803FEA80002AAA"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_181_0\,
      I2 => \red_reg[1]_i_125_1\,
      I3 => \red_reg[1]_i_92_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_337_n_0\
    );
\red[1]_i_338\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F00800080FF7F"
    )
        port map (
      I0 => \red_reg[1]_i_92_0\,
      I1 => \red_reg[1]_i_125_1\,
      I2 => \red_reg[1]_i_181_0\,
      I3 => pixelTrigVolt(2),
      I4 => pixelTrigVolt(3),
      I5 => pixelVert(10),
      O => \red[1]_i_338_n_0\
    );
\red[1]_i_339\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6009090909909090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => \red_reg[1]_i_181_0\,
      I4 => \red_reg[1]_i_125_1\,
      I5 => pixelVert(8),
      O => \red[1]_i_339_n_0\
    );
\red[1]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDDDD00D0"
    )
        port map (
      I0 => pixelHorz(10),
      I1 => \red[1]_i_116_n_0\,
      I2 => \^q\(5),
      I3 => \red[1]_i_117_n_0\,
      I4 => pixelHorz(6),
      I5 => \red[1]_i_10_n_0\,
      O => \red[1]_i_34_n_0\
    );
\red[1]_i_341\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51550400"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_137_0\,
      I2 => P(3),
      I3 => P(2),
      I4 => pixelTrigVolt(3),
      O => \red[1]_i_341_n_0\
    );
\red[1]_i_342\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45551000C7775111"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_92_0\,
      I2 => \red_reg[1]_i_125_0\,
      I3 => \red_reg[1]_i_300_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_342_n_0\
    );
\red[1]_i_343\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AA5955"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_137_0\,
      I2 => P(3),
      I3 => P(2),
      I4 => pixelTrigVolt(3),
      O => \red[1]_i_343_n_0\
    );
\red[1]_i_344\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009090906909090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => \red_reg[1]_i_300_0\,
      I4 => \red_reg[1]_i_125_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_344_n_0\
    );
\red[1]_i_346\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBFF0400"
    )
        port map (
      I0 => \red[1]_i_349_0\,
      I1 => \red_reg[1]_i_180_1\,
      I2 => P(3),
      I3 => pixelTrigVolt(2),
      I4 => pixelTrigVolt(3),
      I5 => pixelVert(10),
      O => \red[1]_i_346_n_0\
    );
\red[1]_i_347\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444D4DD4D"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_140_1\,
      I2 => \red_reg[1]_i_140_0\,
      I3 => \red[1]_i_349_0\,
      I4 => \red_reg[1]_i_92_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_347_n_0\
    );
\red[1]_i_348\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AAAAA55655555"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red[1]_i_349_0\,
      I2 => \red_reg[1]_i_180_1\,
      I3 => P(3),
      I4 => pixelTrigVolt(2),
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_348_n_0\
    );
\red[1]_i_349\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222282288888288"
    )
        port map (
      I0 => \red[1]_i_714_n_0\,
      I1 => \red_reg[1]_i_92_0\,
      I2 => \red[1]_i_349_0\,
      I3 => \red_reg[1]_i_125_0\,
      I4 => P(3),
      I5 => pixelVert(8),
      O => \red[1]_i_349_n_0\
    );
\red[1]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777770707077"
    )
        port map (
      I0 => \red[1]_i_118_n_0\,
      I1 => \red[1]_i_116_n_0\,
      I2 => \red[1]_i_10_n_0\,
      I3 => pixelHorz(6),
      I4 => \red[1]_i_119_n_0\,
      I5 => \red[1]_i_41_n_0\,
      O => \red[1]_i_35_n_0\
    );
\red[1]_i_351\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008000AAAA2AAA"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_181_0\,
      I2 => \red_reg[1]_i_92_0\,
      I3 => \red_reg[1]_i_58_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_351_n_0\
    );
\red[1]_i_352\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EABF802A802A802A"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_58_0\,
      I2 => \red_reg[1]_i_49_0\,
      I3 => pixelTrigVolt(2),
      I4 => \red_reg[1]_i_141_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_352_n_0\
    );
\red[1]_i_353\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F00800080FF7F"
    )
        port map (
      I0 => \red_reg[1]_i_181_0\,
      I1 => \red_reg[1]_i_92_0\,
      I2 => \red_reg[1]_i_58_0\,
      I3 => pixelTrigVolt(2),
      I4 => pixelTrigVolt(3),
      I5 => pixelVert(10),
      O => \red[1]_i_353_n_0\
    );
\red[1]_i_354\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006A956A950000"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => \red_reg[1]_i_49_0\,
      I2 => \red_reg[1]_i_58_0\,
      I3 => pixelVert(9),
      I4 => \red_reg[1]_i_141_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_354_n_0\
    );
\red[1]_i_355\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"154015407FD51540"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_44_0\,
      I2 => \red_reg[1]_i_180_2\,
      I3 => pixelTrigVolt(1),
      I4 => \red_reg[1]_i_143_0\,
      I5 => pixelVert(6),
      O => \red[1]_i_355_n_0\
    );
\red[1]_i_356\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4050150554553D0F"
    )
        port map (
      I0 => pixelVert(5),
      I1 => P(3),
      I2 => P(4),
      I3 => \red[1]_i_147_0\,
      I4 => P(5),
      I5 => pixelVert(4),
      O => \red[1]_i_356_n_0\
    );
\red[1]_i_357\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54440111D5554333"
    )
        port map (
      I0 => pixelVert(3),
      I1 => P(2),
      I2 => P(1),
      I3 => P(0),
      I4 => P(3),
      I5 => pixelVert(2),
      O => \red[1]_i_357_n_0\
    );
\red[1]_i_358\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"105B"
    )
        port map (
      I0 => P(0),
      I1 => pixelVert(0),
      I2 => P(1),
      I3 => pixelVert(1),
      O => \red[1]_i_358_n_0\
    );
\red[1]_i_359\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95000000006A95"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => \red_reg[1]_i_180_2\,
      I2 => \red_reg[1]_i_44_0\,
      I3 => pixelVert(7),
      I4 => \red_reg[1]_i_143_0\,
      I5 => pixelVert(6),
      O => \red[1]_i_359_n_0\
    );
\red[1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDD55555555"
    )
        port map (
      I0 => \red[1]_i_28_n_0\,
      I1 => \red[1]_i_120_n_0\,
      I2 => pixelVert(1),
      I3 => pixelVert(0),
      I4 => pixelVert(2),
      I5 => pixelVert(5),
      O => \red[1]_i_36_n_0\
    );
\red[1]_i_360\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0606600690900690"
    )
        port map (
      I0 => P(5),
      I1 => pixelVert(5),
      I2 => P(4),
      I3 => \red[1]_i_147_0\,
      I4 => P(3),
      I5 => pixelVert(4),
      O => \red[1]_i_360_n_0\
    );
\red[1]_i_361\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8444422221111888"
    )
        port map (
      I0 => pixelVert(2),
      I1 => P(3),
      I2 => P(0),
      I3 => P(1),
      I4 => P(2),
      I5 => pixelVert(3),
      O => \red[1]_i_361_n_0\
    );
\red[1]_i_362\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0960"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_362_n_0\
    );
\red[1]_i_366\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969696969966969"
    )
        port map (
      I0 => \red_reg[1]_i_180_0\,
      I1 => P(6),
      I2 => pixelVert(9),
      I3 => P(3),
      I4 => \red_reg[1]_i_180_1\,
      I5 => \red[1]_i_147_0\,
      O => \red[1]_i_366_n_0\
    );
\red[1]_i_367\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EABF802A802A802A"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_43_0\,
      I2 => \red_reg[1]_i_238_0\,
      I3 => pixelTrigVolt(1),
      I4 => \red_reg[1]_i_148_1\,
      I5 => pixelVert(6),
      O => \red[1]_i_367_n_0\
    );
\red[1]_i_368\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF002AC02A8000"
    )
        port map (
      I0 => pixelVert(4),
      I1 => P(3),
      I2 => \red_reg[1]_i_148_0\,
      I3 => P(4),
      I4 => pixelVert(5),
      I5 => P(5),
      O => \red[1]_i_368_n_0\
    );
\red[1]_i_369\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC2AAAB8880222A"
    )
        port map (
      I0 => pixelVert(3),
      I1 => P(2),
      I2 => P(1),
      I3 => P(0),
      I4 => P(3),
      I5 => pixelVert(2),
      O => \red[1]_i_369_n_0\
    );
\red[1]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000DFFF00000000"
    )
        port map (
      I0 => pixelVert(0),
      I1 => \red[1]_i_121_n_0\,
      I2 => pixelVert(1),
      I3 => pixelVert(2),
      I4 => pixelVert(5),
      I5 => \red[1]_i_28_n_0\,
      O => \red[1]_i_37_n_0\
    );
\red[1]_i_370\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BC08"
    )
        port map (
      I0 => pixelVert(0),
      I1 => P(0),
      I2 => P(1),
      I3 => pixelVert(1),
      O => \red[1]_i_370_n_0\
    );
\red[1]_i_371\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006A956A950000"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => \red_reg[1]_i_238_0\,
      I2 => \red_reg[1]_i_43_0\,
      I3 => pixelVert(7),
      I4 => \red_reg[1]_i_148_1\,
      I5 => pixelVert(6),
      O => \red[1]_i_371_n_0\
    );
\red[1]_i_372\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660606090060606"
    )
        port map (
      I0 => P(5),
      I1 => pixelVert(5),
      I2 => P(4),
      I3 => \red_reg[1]_i_148_0\,
      I4 => P(3),
      I5 => pixelVert(4),
      O => \red[1]_i_372_n_0\
    );
\red[1]_i_373\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1118888444422221"
    )
        port map (
      I0 => pixelVert(2),
      I1 => P(3),
      I2 => P(0),
      I3 => P(1),
      I4 => P(2),
      I5 => pixelVert(3),
      O => \red[1]_i_373_n_0\
    );
\red[1]_i_374\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0690"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_374_n_0\
    );
\red[1]_i_378\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000778817E8"
    )
        port map (
      I0 => \red_reg[1]_i_180_0\,
      I1 => P(6),
      I2 => \red_reg[1]_i_180_1\,
      I3 => P(7),
      I4 => P(3),
      I5 => pixelVert(10),
      O => \red[1]_i_378_n_0\
    );
\red[1]_i_379\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545001077C71151"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_92_0\,
      I2 => \red_reg[1]_i_125_0\,
      I3 => P(3),
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_379_n_0\
    );
\red[1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333333333F3F7FFF"
    )
        port map (
      I0 => pixelVert(5),
      I1 => pixelVert(9),
      I2 => pixelVert(7),
      I3 => \red[1]_i_122_n_0\,
      I4 => pixelVert(6),
      I5 => pixelVert(8),
      O => \red[1]_i_38_n_0\
    );
\red[1]_i_380\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7788887717E8E817"
    )
        port map (
      I0 => \red_reg[1]_i_180_0\,
      I1 => P(6),
      I2 => \red_reg[1]_i_180_1\,
      I3 => P(7),
      I4 => pixelVert(10),
      I5 => P(3),
      O => \red[1]_i_380_n_0\
    );
\red[1]_i_381\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990090990069090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => P(3),
      I4 => \red_reg[1]_i_125_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_381_n_0\
    );
\red[1]_i_383\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08000000F700FF00"
    )
        port map (
      I0 => \red_reg[1]_i_92_0\,
      I1 => \red_reg[1]_i_181_0\,
      I2 => pixelTrigVolt(2),
      I3 => pixelVert(10),
      I4 => P(3),
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_383_n_0\
    );
\red[1]_i_384\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA803FEA80002AAA"
    )
        port map (
      I0 => pixelVert(9),
      I1 => P(3),
      I2 => \red_reg[1]_i_181_0\,
      I3 => \red_reg[1]_i_92_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_384_n_0\
    );
\red[1]_i_385\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF08000800F7FF"
    )
        port map (
      I0 => \red_reg[1]_i_92_0\,
      I1 => \red_reg[1]_i_181_0\,
      I2 => pixelTrigVolt(2),
      I3 => P(3),
      I4 => pixelTrigVolt(3),
      I5 => pixelVert(10),
      O => \red[1]_i_385_n_0\
    );
\red[1]_i_386\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6009090909909090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => P(3),
      I4 => \red_reg[1]_i_181_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_386_n_0\
    );
\red[1]_i_387\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8EEEE88888888888"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_155_0\,
      I2 => \red[1]_i_147_0\,
      I3 => \red_reg[1]_i_250_0\,
      I4 => \red_reg[1]_i_452_0\,
      I5 => pixelVert(6),
      O => \red[1]_i_387_n_0\
    );
\red[1]_i_388\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF08A208A20000"
    )
        port map (
      I0 => pixelVert(4),
      I1 => \red_reg[1]_i_125_1\,
      I2 => \red[1]_i_392_0\,
      I3 => pixelTrigVolt(0),
      I4 => pixelVert(5),
      I5 => \red_reg[1]_i_155_1\,
      O => \red[1]_i_388_n_0\
    );
\red[1]_i_389\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BCCC2AAAA8880222"
    )
        port map (
      I0 => pixelVert(3),
      I1 => P(2),
      I2 => P(1),
      I3 => P(0),
      I4 => P(3),
      I5 => pixelVert(2),
      O => \red[1]_i_389_n_0\
    );
\red[1]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004555505055555"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red[1]_i_123_n_0\,
      I2 => pixelVert(8),
      I3 => pixelVert(6),
      I4 => pixelVert(9),
      I5 => pixelVert(7),
      O => \red[1]_i_39_n_0\
    );
\red[1]_i_390\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E844"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => pixelVert(0),
      I3 => P(0),
      O => \red[1]_i_390_n_0\
    );
\red[1]_i_391\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8222222228888888"
    )
        port map (
      I0 => \red[1]_i_750_n_0\,
      I1 => \red_reg[1]_i_452_0\,
      I2 => \red_reg[1]_i_300_1\,
      I3 => P(3),
      I4 => \red[1]_i_147_0\,
      I5 => pixelVert(6),
      O => \red[1]_i_391_n_0\
    );
\red[1]_i_392\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8222888828882222"
    )
        port map (
      I0 => \red[1]_i_751_n_0\,
      I1 => pixelTrigVolt(0),
      I2 => P(0),
      I3 => P(1),
      I4 => \red_reg[1]_i_125_1\,
      I5 => pixelVert(4),
      O => \red[1]_i_392_n_0\
    );
\red[1]_i_393\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2111188884444222"
    )
        port map (
      I0 => pixelVert(2),
      I1 => P(3),
      I2 => P(0),
      I3 => P(1),
      I4 => P(2),
      I5 => pixelVert(3),
      O => \red[1]_i_393_n_0\
    );
\red[1]_i_394\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0960"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_394_n_0\
    );
\red[1]_i_396\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45551000C7775111"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_452_0\,
      I2 => \red_reg[1]_i_305_0\,
      I3 => \red_reg[1]_i_160_0\,
      I4 => pixelTrigVolt(1),
      I5 => pixelVert(6),
      O => \red[1]_i_396_n_0\
    );
\red[1]_i_397\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444D44D4DD4"
    )
        port map (
      I0 => pixelVert(5),
      I1 => \red_reg[1]_i_160_1\,
      I2 => \red_reg[1]_i_160_0\,
      I3 => P(3),
      I4 => P(4),
      I5 => pixelVert(4),
      O => \red[1]_i_397_n_0\
    );
\red[1]_i_398\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444011155554333D"
    )
        port map (
      I0 => pixelVert(3),
      I1 => P(2),
      I2 => P(1),
      I3 => P(0),
      I4 => P(3),
      I5 => pixelVert(2),
      O => \red[1]_i_398_n_0\
    );
\red[1]_i_399\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01B5"
    )
        port map (
      I0 => P(0),
      I1 => pixelVert(0),
      I2 => P(1),
      I3 => pixelVert(1),
      O => \red[1]_i_399_n_0\
    );
\red[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABBBABABABA"
    )
        port map (
      I0 => \red[1]_i_10_n_0\,
      I1 => \red[1]_i_11_n_0\,
      I2 => \red[1]_i_12_n_0\,
      I3 => \red[1]_i_13_n_0\,
      I4 => \red[1]_i_14_n_0\,
      I5 => \red[1]_i_15_n_0\,
      O => \red[1]_i_4_n_0\
    );
\red[1]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \red[1]_i_60_n_0\,
      I2 => \^q\(4),
      I3 => \^q\(5),
      I4 => \scoFace/geqOp566_in\,
      I5 => \scoFace/leqOp563_in\,
      O => \red[1]_i_40_n_0\
    );
\red[1]_i_400\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009090906909090"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => pixelVert(7),
      I2 => \red_reg[1]_i_452_0\,
      I3 => \red_reg[1]_i_305_0\,
      I4 => \red_reg[1]_i_160_0\,
      I5 => pixelVert(6),
      O => \red[1]_i_400_n_0\
    );
\red[1]_i_401\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009099009909009"
    )
        port map (
      I0 => \red_reg[1]_i_160_1\,
      I1 => pixelVert(5),
      I2 => P(4),
      I3 => P(3),
      I4 => \red_reg[1]_i_160_0\,
      I5 => pixelVert(4),
      O => \red[1]_i_401_n_0\
    );
\red[1]_i_402\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4442222111188884"
    )
        port map (
      I0 => pixelVert(2),
      I1 => P(3),
      I2 => P(0),
      I3 => P(1),
      I4 => P(2),
      I5 => pixelVert(3),
      O => \red[1]_i_402_n_0\
    );
\red[1]_i_403\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0690"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_403_n_0\
    );
\red[1]_i_408\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007F5580AA"
    )
        port map (
      I0 => \red_reg[1]_i_137_0\,
      I1 => P(1),
      I2 => P(2),
      I3 => P(3),
      I4 => pixelTrigVolt(3),
      I5 => pixelVert(10),
      O => \red[1]_i_408_n_0\
    );
\red[1]_i_409\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545001077C71151"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_92_0\,
      I2 => \red_reg[1]_i_125_0\,
      I3 => \red_reg[1]_i_422_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_409_n_0\
    );
\red[1]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA8AA"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => \red[1]_i_60_n_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \red[1]_i_41_n_0\
    );
\red[1]_i_410\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA666695559999"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_137_0\,
      I2 => P(1),
      I3 => P(2),
      I4 => P(3),
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_410_n_0\
    );
\red[1]_i_411\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990090990069090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => \red_reg[1]_i_422_0\,
      I4 => \red_reg[1]_i_125_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_411_n_0\
    );
\red[1]_i_413\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888800082222AAA2"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_124_0\,
      I2 => P(1),
      I3 => P(2),
      I4 => P(3),
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_413_n_0\
    );
\red[1]_i_414\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8EE3E0080AA2A"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_92_0\,
      I2 => \red_reg[1]_i_181_0\,
      I3 => \red_reg[1]_i_166_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_414_n_0\
    );
\red[1]_i_415\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FDAA02AA0255FD"
    )
        port map (
      I0 => \red_reg[1]_i_124_0\,
      I1 => P(1),
      I2 => P(2),
      I3 => P(3),
      I4 => pixelTrigVolt(3),
      I5 => pixelVert(10),
      O => \red[1]_i_415_n_0\
    );
\red[1]_i_416\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0960090990099090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => \red_reg[1]_i_166_0\,
      I4 => \red_reg[1]_i_181_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_416_n_0\
    );
\red[1]_i_418\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BFFF4000"
    )
        port map (
      I0 => \red_reg[1]_i_92_0\,
      I1 => \red_reg[1]_i_168_0\,
      I2 => pixelTrigVolt(1),
      I3 => pixelTrigVolt(2),
      I4 => pixelTrigVolt(3),
      I5 => pixelVert(10),
      O => \red[1]_i_418_n_0\
    );
\red[1]_i_419\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55150040D53F4055"
    )
        port map (
      I0 => pixelVert(9),
      I1 => pixelTrigVolt(1),
      I2 => \red_reg[1]_i_168_0\,
      I3 => \red_reg[1]_i_92_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_419_n_0\
    );
\red[1]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDFFFFFFFFF"
    )
        port map (
      I0 => \red[1]_i_60_n_0\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => pixelHorz(6),
      O => \red[1]_i_42_n_0\
    );
\red[1]_i_420\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA65555555"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_92_0\,
      I2 => \red_reg[1]_i_168_0\,
      I3 => pixelTrigVolt(1),
      I4 => pixelTrigVolt(2),
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_420_n_0\
    );
\red[1]_i_421\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009090906909090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => pixelTrigVolt(1),
      I4 => \red_reg[1]_i_168_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_421_n_0\
    );
\red[1]_i_423\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008000AAAA2AAA"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_422_0\,
      I2 => \red_reg[1]_i_181_0\,
      I3 => \red_reg[1]_i_92_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_423_n_0\
    );
\red[1]_i_424\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EABF802A802A802A"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_49_0\,
      I2 => \red_reg[1]_i_422_0\,
      I3 => pixelTrigVolt(2),
      I4 => \red_reg[1]_i_169_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_424_n_0\
    );
\red[1]_i_425\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F00800080FF7F"
    )
        port map (
      I0 => \red_reg[1]_i_422_0\,
      I1 => \red_reg[1]_i_181_0\,
      I2 => \red_reg[1]_i_92_0\,
      I3 => pixelTrigVolt(2),
      I4 => pixelTrigVolt(3),
      I5 => pixelVert(10),
      O => \red[1]_i_425_n_0\
    );
\red[1]_i_426\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2822222282888888"
    )
        port map (
      I0 => \red[1]_i_789_n_0\,
      I1 => \red_reg[1]_i_92_0\,
      I2 => pixelTrigVolt(1),
      I3 => \red_reg[1]_i_238_0\,
      I4 => \red_reg[1]_i_422_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_426_n_0\
    );
\red[1]_i_427\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545001077C71151"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_452_0\,
      I2 => \red_reg[1]_i_305_0\,
      I3 => \red_reg[1]_i_58_0\,
      I4 => pixelTrigVolt(1),
      I5 => pixelVert(6),
      O => \red[1]_i_427_n_0\
    );
\red[1]_i_428\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4054150154D53D43"
    )
        port map (
      I0 => pixelVert(5),
      I1 => P(4),
      I2 => P(3),
      I3 => \red_reg[1]_i_58_0\,
      I4 => P(5),
      I5 => pixelVert(4),
      O => \red[1]_i_428_n_0\
    );
\red[1]_i_429\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"155540003DF55450"
    )
        port map (
      I0 => pixelVert(3),
      I1 => P(0),
      I2 => P(2),
      I3 => P(1),
      I4 => P(3),
      I5 => pixelVert(2),
      O => \red[1]_i_429_n_0\
    );
\red[1]_i_430\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"105B"
    )
        port map (
      I0 => P(0),
      I1 => pixelVert(0),
      I2 => P(1),
      I3 => pixelVert(1),
      O => \red[1]_i_430_n_0\
    );
\red[1]_i_431\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990090990069090"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => pixelVert(7),
      I2 => \red_reg[1]_i_452_0\,
      I3 => \red_reg[1]_i_58_0\,
      I4 => \red_reg[1]_i_305_0\,
      I5 => pixelVert(6),
      O => \red[1]_i_431_n_0\
    );
\red[1]_i_432\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4824241212818148"
    )
        port map (
      I0 => pixelVert(4),
      I1 => P(5),
      I2 => \red_reg[1]_i_58_0\,
      I3 => P(3),
      I4 => P(4),
      I5 => pixelVert(5),
      O => \red[1]_i_432_n_0\
    );
\red[1]_i_433\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990909060090909"
    )
        port map (
      I0 => P(3),
      I1 => pixelVert(3),
      I2 => P(2),
      I3 => P(1),
      I4 => P(0),
      I5 => pixelVert(2),
      O => \red[1]_i_433_n_0\
    );
\red[1]_i_434\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0960"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_434_n_0\
    );
\red[1]_i_436\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8EE3E0080AA2A"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_452_0\,
      I2 => \red_reg[1]_i_300_1\,
      I3 => \red_reg[1]_i_345_0\,
      I4 => pixelTrigVolt(1),
      I5 => pixelVert(6),
      O => \red[1]_i_436_n_0\
    );
\red[1]_i_437\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBCB22A2AA8A0020"
    )
        port map (
      I0 => pixelVert(5),
      I1 => P(4),
      I2 => \red[1]_i_349_0\,
      I3 => P(3),
      I4 => P(5),
      I5 => pixelVert(4),
      O => \red[1]_i_437_n_0\
    );
\red[1]_i_438\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222ABBBC0002AAA8"
    )
        port map (
      I0 => pixelVert(3),
      I1 => P(2),
      I2 => P(1),
      I3 => P(0),
      I4 => P(3),
      I5 => pixelVert(2),
      O => \red[1]_i_438_n_0\
    );
\red[1]_i_439\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BC08"
    )
        port map (
      I0 => pixelVert(0),
      I1 => P(0),
      I2 => P(1),
      I3 => pixelVert(1),
      O => \red[1]_i_439_n_0\
    );
\red[1]_i_440\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0960090990099090"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => pixelVert(7),
      I2 => \red_reg[1]_i_452_0\,
      I3 => \red_reg[1]_i_345_0\,
      I4 => \red_reg[1]_i_300_1\,
      I5 => pixelVert(6),
      O => \red[1]_i_440_n_0\
    );
\red[1]_i_441\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2122181184884244"
    )
        port map (
      I0 => pixelVert(4),
      I1 => P(5),
      I2 => P(3),
      I3 => \red[1]_i_349_0\,
      I4 => P(4),
      I5 => pixelVert(5),
      O => \red[1]_i_441_n_0\
    );
\red[1]_i_442\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900609090990"
    )
        port map (
      I0 => P(3),
      I1 => pixelVert(3),
      I2 => P(2),
      I3 => P(1),
      I4 => P(0),
      I5 => pixelVert(2),
      O => \red[1]_i_442_n_0\
    );
\red[1]_i_443\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0690"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_443_n_0\
    );
\red[1]_i_448\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000017E8"
    )
        port map (
      I0 => \red_reg[1]_i_180_0\,
      I1 => P(6),
      I2 => \red_reg[1]_i_180_1\,
      I3 => P(7),
      I4 => pixelVert(10),
      O => \red[1]_i_448_n_0\
    );
\red[1]_i_449\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55150040D53F4055"
    )
        port map (
      I0 => pixelVert(9),
      I1 => pixelTrigVolt(1),
      I2 => \red_reg[1]_i_180_2\,
      I3 => \red_reg[1]_i_92_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_449_n_0\
    );
\red[1]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000888888888"
    )
        port map (
      I0 => \scoFace/geqOp510_in\,
      I1 => \scoFace/leqOp507_in\,
      I2 => \^q\(4),
      I3 => \^q\(5),
      I4 => \red[1]_i_138_n_0\,
      I5 => pixelHorz(6),
      O => \red[1]_i_45_n_0\
    );
\red[1]_i_450\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17E8E817"
    )
        port map (
      I0 => \red_reg[1]_i_180_0\,
      I1 => P(6),
      I2 => \red_reg[1]_i_180_1\,
      I3 => P(7),
      I4 => pixelVert(10),
      O => \red[1]_i_450_n_0\
    );
\red[1]_i_451\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009090906909090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => pixelTrigVolt(1),
      I4 => \red_reg[1]_i_180_2\,
      I5 => pixelVert(8),
      O => \red[1]_i_451_n_0\
    );
\red[1]_i_453\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"900000006FFF0000"
    )
        port map (
      I0 => \red_reg[1]_i_180_0\,
      I1 => P(6),
      I2 => \red_reg[1]_i_92_0\,
      I3 => \red_reg[1]_i_181_0\,
      I4 => pixelVert(10),
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_453_n_0\
    );
\red[1]_i_454\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60F9F99060909090"
    )
        port map (
      I0 => \red_reg[1]_i_180_0\,
      I1 => P(6),
      I2 => pixelVert(9),
      I3 => \red_reg[1]_i_181_0\,
      I4 => \red_reg[1]_i_92_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_454_n_0\
    );
\red[1]_i_455\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF900090006FFF"
    )
        port map (
      I0 => \red_reg[1]_i_180_0\,
      I1 => P(6),
      I2 => \red_reg[1]_i_92_0\,
      I3 => \red_reg[1]_i_181_0\,
      I4 => pixelTrigVolt(3),
      I5 => pixelVert(10),
      O => \red[1]_i_455_n_0\
    );
\red[1]_i_456\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600006900696900"
    )
        port map (
      I0 => \red_reg[1]_i_180_0\,
      I1 => P(6),
      I2 => pixelVert(9),
      I3 => \red_reg[1]_i_92_0\,
      I4 => \red_reg[1]_i_181_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_456_n_0\
    );
\red[1]_i_458\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808888822A22222"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_124_0\,
      I2 => P(2),
      I3 => P(3),
      I4 => P(1),
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_458_n_0\
    );
\red[1]_i_459\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8EE3E0080AA2A"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_92_0\,
      I2 => \red_reg[1]_i_181_0\,
      I3 => \red_reg[1]_i_457_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_459_n_0\
    );
\red[1]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7000700070000000"
    )
        port map (
      I0 => \red[1]_i_139_n_0\,
      I1 => pixelHorz(6),
      I2 => \scoFace/leqOp525_in\,
      I3 => \scoFace/geqOp528_in\,
      I4 => \red[1]_i_90_n_0\,
      I5 => \red[1]_i_142_n_0\,
      O => \red[1]_i_46_n_0\
    );
\red[1]_i_460\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D55A2AAA2AA5D55"
    )
        port map (
      I0 => \red_reg[1]_i_124_0\,
      I1 => P(2),
      I2 => P(3),
      I3 => P(1),
      I4 => pixelTrigVolt(3),
      I5 => pixelVert(10),
      O => \red[1]_i_460_n_0\
    );
\red[1]_i_461\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0960090990099090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => \red_reg[1]_i_457_0\,
      I4 => \red_reg[1]_i_181_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_461_n_0\
    );
\red[1]_i_463\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005575AA8A"
    )
        port map (
      I0 => \red_reg[1]_i_137_0\,
      I1 => P(1),
      I2 => P(3),
      I3 => P(2),
      I4 => pixelTrigVolt(3),
      I5 => pixelVert(10),
      O => \red[1]_i_463_n_0\
    );
\red[1]_i_464\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545001077C71151"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_92_0\,
      I2 => \red_reg[1]_i_125_0\,
      I3 => \red_reg[1]_i_238_1\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_464_n_0\
    );
\red[1]_i_465\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66666A6699999599"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_137_0\,
      I2 => P(1),
      I3 => P(3),
      I4 => P(2),
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_465_n_0\
    );
\red[1]_i_466\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990090990069090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => \red_reg[1]_i_238_1\,
      I4 => \red_reg[1]_i_125_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_466_n_0\
    );
\red[1]_i_467\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545001077C71151"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_452_0\,
      I2 => \red_reg[1]_i_305_0\,
      I3 => \red_reg[1]_i_64_0\,
      I4 => pixelTrigVolt(1),
      I5 => pixelVert(6),
      O => \red[1]_i_467_n_0\
    );
\red[1]_i_468\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4454110155D53343"
    )
        port map (
      I0 => pixelVert(5),
      I1 => P(4),
      I2 => P(3),
      I3 => \red[1]_i_349_0\,
      I4 => P(5),
      I5 => pixelVert(4),
      O => \red[1]_i_468_n_0\
    );
\red[1]_i_469\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000154035400FFFD"
    )
        port map (
      I0 => pixelVert(2),
      I1 => P(0),
      I2 => P(1),
      I3 => P(2),
      I4 => pixelVert(3),
      I5 => P(3),
      O => \red[1]_i_469_n_0\
    );
\red[1]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000111111111"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \red[1]_i_47_n_0\
    );
\red[1]_i_470\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01B5"
    )
        port map (
      I0 => P(0),
      I1 => pixelVert(0),
      I2 => P(1),
      I3 => pixelVert(1),
      O => \red[1]_i_470_n_0\
    );
\red[1]_i_471\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990090990069090"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => pixelVert(7),
      I2 => \red_reg[1]_i_452_0\,
      I3 => \red_reg[1]_i_64_0\,
      I4 => \red_reg[1]_i_305_0\,
      I5 => pixelVert(6),
      O => \red[1]_i_471_n_0\
    );
\red[1]_i_472\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4844242212118188"
    )
        port map (
      I0 => pixelVert(4),
      I1 => P(5),
      I2 => \red[1]_i_349_0\,
      I3 => P(3),
      I4 => P(4),
      I5 => pixelVert(5),
      O => \red[1]_i_472_n_0\
    );
\red[1]_i_473\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6060600906060660"
    )
        port map (
      I0 => P(3),
      I1 => pixelVert(3),
      I2 => P(2),
      I3 => P(1),
      I4 => P(0),
      I5 => pixelVert(2),
      O => \red[1]_i_473_n_0\
    );
\red[1]_i_474\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0690"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_474_n_0\
    );
\red[1]_i_476\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8EE3E0080AA2A"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_452_0\,
      I2 => \red_reg[1]_i_300_1\,
      I3 => \red_reg[1]_i_189_0\,
      I4 => pixelTrigVolt(1),
      I5 => pixelVert(6),
      O => \red[1]_i_476_n_0\
    );
\red[1]_i_477\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBCC22A2AA88002"
    )
        port map (
      I0 => pixelVert(5),
      I1 => P(4),
      I2 => P(3),
      I3 => \red_reg[1]_i_189_0\,
      I4 => P(5),
      I5 => pixelVert(4),
      O => \red[1]_i_477_n_0\
    );
\red[1]_i_478\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F070087808000"
    )
        port map (
      I0 => P(0),
      I1 => P(1),
      I2 => P(2),
      I3 => pixelVert(2),
      I4 => pixelVert(3),
      I5 => P(3),
      O => \red[1]_i_478_n_0\
    );
\red[1]_i_479\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E844"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => pixelVert(0),
      I3 => P(0),
      O => \red[1]_i_479_n_0\
    );
\red[1]_i_480\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0960090990099090"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => pixelVert(7),
      I2 => \red_reg[1]_i_452_0\,
      I3 => \red_reg[1]_i_189_0\,
      I4 => \red_reg[1]_i_300_1\,
      I5 => pixelVert(6),
      O => \red[1]_i_480_n_0\
    );
\red[1]_i_481\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4221211818848442"
    )
        port map (
      I0 => pixelVert(4),
      I1 => P(5),
      I2 => \red_reg[1]_i_189_0\,
      I3 => P(3),
      I4 => P(4),
      I5 => pixelVert(5),
      O => \red[1]_i_481_n_0\
    );
\red[1]_i_482\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660606090060606"
    )
        port map (
      I0 => P(3),
      I1 => pixelVert(3),
      I2 => P(2),
      I3 => P(1),
      I4 => P(0),
      I5 => pixelVert(2),
      O => \red[1]_i_482_n_0\
    );
\red[1]_i_483\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0960"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_483_n_0\
    );
\red[1]_i_485\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_485_n_0\
    );
\red[1]_i_486\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_486_n_0\
    );
\red[1]_i_487\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_487_n_0\
    );
\red[1]_i_488\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_488_n_0\
    );
\red[1]_i_489\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => pixelHorz(7),
      O => \red[1]_i_489_n_0\
    );
\red[1]_i_490\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_490_n_0\
    );
\red[1]_i_491\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_491_n_0\
    );
\red[1]_i_492\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(7),
      O => \red[1]_i_492_n_0\
    );
\red[1]_i_493\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_493_n_0\
    );
\red[1]_i_494\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_494_n_0\
    );
\red[1]_i_495\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(6),
      O => \red[1]_i_495_n_0\
    );
\red[1]_i_496\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_496_n_0\
    );
\red[1]_i_497\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_497_n_0\
    );
\red[1]_i_498\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_498_n_0\
    );
\red[1]_i_499\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_499_n_0\
    );
\red[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAFFAAFFEA"
    )
        port map (
      I0 => \red[1]_i_16_n_0\,
      I1 => \scoFace/leqOp470_in\,
      I2 => \scoFace/geqOp472_in\,
      I3 => \red[1]_i_19_n_0\,
      I4 => \red[1]_i_20_n_0\,
      I5 => \red[1]_i_21_n_0\,
      O => \red[1]_i_5_n_0\
    );
\red[1]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000057000000"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => \red[1]_i_90_n_0\,
      I2 => \red[1]_i_142_n_0\,
      I3 => \scoFace/leqOp531_in\,
      I4 => \scoFace/geqOp534_in\,
      I5 => \red[1]_i_57_n_0\,
      O => \red[1]_i_50_n_0\
    );
\red[1]_i_500\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => pixelHorz(7),
      O => \red[1]_i_500_n_0\
    );
\red[1]_i_501\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_501_n_0\
    );
\red[1]_i_502\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_502_n_0\
    );
\red[1]_i_503\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_503_n_0\
    );
\red[1]_i_504\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(7),
      O => \red[1]_i_504_n_0\
    );
\red[1]_i_505\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_505_n_0\
    );
\red[1]_i_506\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \red[1]_i_506_n_0\
    );
\red[1]_i_507\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(6),
      O => \red[1]_i_507_n_0\
    );
\red[1]_i_508\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_508_n_0\
    );
\red[1]_i_509\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_509_n_0\
    );
\red[1]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00011111"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \red[1]_i_51_n_0\
    );
\red[1]_i_510\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_510_n_0\
    );
\red[1]_i_512\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(9),
      O => \red[1]_i_512_n_0\
    );
\red[1]_i_513\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_513_n_0\
    );
\red[1]_i_514\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_514_n_0\
    );
\red[1]_i_516\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_516_n_0\
    );
\red[1]_i_517\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(7),
      O => \red[1]_i_517_n_0\
    );
\red[1]_i_518\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_518_n_0\
    );
\red[1]_i_519\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_519_n_0\
    );
\red[1]_i_520\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(6),
      O => \red[1]_i_520_n_0\
    );
\red[1]_i_521\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_521_n_0\
    );
\red[1]_i_522\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_522_n_0\
    );
\red[1]_i_523\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_523_n_0\
    );
\red[1]_i_524\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_524_n_0\
    );
\red[1]_i_525\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_525_n_0\
    );
\red[1]_i_526\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_526_n_0\
    );
\red[1]_i_527\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => pixelHorz(7),
      O => \red[1]_i_527_n_0\
    );
\red[1]_i_528\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_528_n_0\
    );
\red[1]_i_529\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_529_n_0\
    );
\red[1]_i_531\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_531_n_0\
    );
\red[1]_i_532\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_532_n_0\
    );
\red[1]_i_533\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_533_n_0\
    );
\red[1]_i_535\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(9),
      O => \red[1]_i_535_n_0\
    );
\red[1]_i_536\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_536_n_0\
    );
\red[1]_i_537\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_537_n_0\
    );
\red[1]_i_538\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"154015407FD51540"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_180_2\,
      I2 => \red_reg[1]_i_457_0\,
      I3 => pixelTrigVolt(1),
      I4 => \red_reg[1]_i_233_0\,
      I5 => pixelVert(6),
      O => \red[1]_i_538_n_0\
    );
\red[1]_i_539\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1540FFFF00001540"
    )
        port map (
      I0 => pixelVert(4),
      I1 => P(1),
      I2 => \red_reg[1]_i_300_0\,
      I3 => pixelTrigVolt(0),
      I4 => pixelVert(5),
      I5 => \red_reg[1]_i_233_1\,
      O => \red[1]_i_539_n_0\
    );
\red[1]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101011101110111"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \red[1]_i_54_n_0\
    );
\red[1]_i_540\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4015543D"
    )
        port map (
      I0 => pixelVert(3),
      I1 => P(1),
      I2 => P(2),
      I3 => P(3),
      I4 => pixelVert(2),
      O => \red[1]_i_540_n_0\
    );
\red[1]_i_541\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022F"
    )
        port map (
      I0 => P(0),
      I1 => pixelVert(0),
      I2 => pixelVert(1),
      I3 => P(1),
      O => \red[1]_i_541_n_0\
    );
\red[1]_i_542\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95000000006A95"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => \red_reg[1]_i_457_0\,
      I2 => \red_reg[1]_i_180_2\,
      I3 => pixelVert(7),
      I4 => \red_reg[1]_i_233_0\,
      I5 => pixelVert(6),
      O => \red[1]_i_542_n_0\
    );
\red[1]_i_543\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2228228888828822"
    )
        port map (
      I0 => \red[1]_i_850_n_0\,
      I1 => P(4),
      I2 => P(2),
      I3 => P(3),
      I4 => P(1),
      I5 => pixelVert(4),
      O => \red[1]_i_543_n_0\
    );
\red[1]_i_544\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06609006"
    )
        port map (
      I0 => P(3),
      I1 => pixelVert(3),
      I2 => P(1),
      I3 => P(2),
      I4 => pixelVert(2),
      O => \red[1]_i_544_n_0\
    );
\red[1]_i_545\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_545_n_0\
    );
\red[1]_i_548\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EABF802A802A802A"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_238_1\,
      I2 => \red_reg[1]_i_238_0\,
      I3 => pixelTrigVolt(1),
      I4 => \red_reg[1]_i_238_2\,
      I5 => pixelVert(6),
      O => \red[1]_i_548_n_0\
    );
\red[1]_i_549\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFF30882388E2000"
    )
        port map (
      I0 => pixelVert(4),
      I1 => \red_reg[1]_i_238_1\,
      I2 => P(3),
      I3 => P(4),
      I4 => pixelVert(5),
      I5 => P(5),
      O => \red[1]_i_549_n_0\
    );
\red[1]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3FBFBFFF3FFF3F"
    )
        port map (
      I0 => \red[0]_i_53_n_0\,
      I1 => \scoFace/leqOp543_in\,
      I2 => \scoFace/geqOp546_in\,
      I3 => pixelHorz(6),
      I4 => \red[1]_i_90_n_0\,
      I5 => \red[1]_i_60_n_0\,
      O => \red[1]_i_55_n_0\
    );
\red[1]_i_550\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC2AA802"
    )
        port map (
      I0 => pixelVert(3),
      I1 => P(1),
      I2 => P(2),
      I3 => P(3),
      I4 => pixelVert(2),
      O => \red[1]_i_550_n_0\
    );
\red[1]_i_551\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88E8"
    )
        port map (
      I0 => pixelVert(1),
      I1 => P(1),
      I2 => pixelVert(0),
      I3 => P(0),
      O => \red[1]_i_551_n_0\
    );
\red[1]_i_552\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006A956A950000"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => \red_reg[1]_i_238_0\,
      I2 => \red_reg[1]_i_238_1\,
      I3 => pixelVert(7),
      I4 => \red_reg[1]_i_238_2\,
      I5 => pixelVert(6),
      O => \red[1]_i_552_n_0\
    );
\red[1]_i_553\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6009066006609006"
    )
        port map (
      I0 => P(5),
      I1 => pixelVert(5),
      I2 => P(4),
      I3 => P(3),
      I4 => \red_reg[1]_i_238_1\,
      I5 => pixelVert(4),
      O => \red[1]_i_553_n_0\
    );
\red[1]_i_554\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"21188442"
    )
        port map (
      I0 => pixelVert(2),
      I1 => P(3),
      I2 => P(2),
      I3 => P(1),
      I4 => pixelVert(3),
      O => \red[1]_i_554_n_0\
    );
\red[1]_i_555\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_555_n_0\
    );
\red[1]_i_558\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_558_n_0\
    );
\red[1]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000040C0C0C040"
    )
        port map (
      I0 => \red[1]_i_167_n_0\,
      I1 => \scoFace/leqOp519_in\,
      I2 => \scoFace/geqOp522_in\,
      I3 => \red[1]_i_90_n_0\,
      I4 => \^q\(3),
      I5 => pixelHorz(6),
      O => \red[1]_i_56_n_0\
    );
\red[1]_i_560\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_560_n_0\
    );
\red[1]_i_561\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_561_n_0\
    );
\red[1]_i_562\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_562_n_0\
    );
\red[1]_i_563\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51550400D35F4505"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_189_0\,
      I2 => \red_reg[1]_i_452_0\,
      I3 => \red_reg[1]_i_305_0\,
      I4 => pixelTrigVolt(1),
      I5 => pixelVert(6),
      O => \red[1]_i_563_n_0\
    );
\red[1]_i_564\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4114FFFF00004114"
    )
        port map (
      I0 => pixelVert(4),
      I1 => \red_reg[1]_i_189_0\,
      I2 => P(3),
      I3 => P(4),
      I4 => pixelVert(5),
      I5 => \red_reg[1]_i_245_0\,
      O => \red[1]_i_564_n_0\
    );
\red[1]_i_565\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000155554503DF5"
    )
        port map (
      I0 => pixelVert(3),
      I1 => P(0),
      I2 => P(2),
      I3 => P(1),
      I4 => P(3),
      I5 => pixelVert(2),
      O => \red[1]_i_565_n_0\
    );
\red[1]_i_566\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"105B"
    )
        port map (
      I0 => P(0),
      I1 => pixelVert(0),
      I2 => P(1),
      I3 => pixelVert(1),
      O => \red[1]_i_566_n_0\
    );
\red[1]_i_567\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009090906909090"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => pixelVert(7),
      I2 => \red_reg[1]_i_452_0\,
      I3 => \red_reg[1]_i_305_0\,
      I4 => \red_reg[1]_i_189_0\,
      I5 => pixelVert(6),
      O => \red[1]_i_567_n_0\
    );
\red[1]_i_568\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009099009909009"
    )
        port map (
      I0 => \red_reg[1]_i_245_0\,
      I1 => pixelVert(5),
      I2 => P(4),
      I3 => P(3),
      I4 => \red_reg[1]_i_189_0\,
      I5 => pixelVert(4),
      O => \red[1]_i_568_n_0\
    );
\red[1]_i_569\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660606090060606"
    )
        port map (
      I0 => P(3),
      I1 => pixelVert(3),
      I2 => P(2),
      I3 => P(1),
      I4 => P(0),
      I5 => pixelVert(2),
      O => \red[1]_i_569_n_0\
    );
\red[1]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000011111"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \red[1]_i_57_n_0\
    );
\red[1]_i_570\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0960"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_570_n_0\
    );
\red[1]_i_572\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8EEEE88888888888"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_250_2\,
      I2 => \red[1]_i_349_0\,
      I3 => \red_reg[1]_i_250_0\,
      I4 => \red_reg[1]_i_452_0\,
      I5 => pixelVert(6),
      O => \red[1]_i_572_n_0\
    );
\red[1]_i_573\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E88E8EE88888888"
    )
        port map (
      I0 => pixelVert(5),
      I1 => \red_reg[1]_i_250_1\,
      I2 => \red[1]_i_349_0\,
      I3 => P(3),
      I4 => P(4),
      I5 => pixelVert(4),
      O => \red[1]_i_573_n_0\
    );
\red[1]_i_574\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBC222AAAA80002"
    )
        port map (
      I0 => pixelVert(3),
      I1 => P(2),
      I2 => P(1),
      I3 => P(0),
      I4 => P(3),
      I5 => pixelVert(2),
      O => \red[1]_i_574_n_0\
    );
\red[1]_i_575\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BC08"
    )
        port map (
      I0 => pixelVert(0),
      I1 => P(0),
      I2 => P(1),
      I3 => pixelVert(1),
      O => \red[1]_i_575_n_0\
    );
\red[1]_i_576\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8222222228888888"
    )
        port map (
      I0 => \red[1]_i_868_n_0\,
      I1 => \red_reg[1]_i_452_0\,
      I2 => \red_reg[1]_i_300_1\,
      I3 => P(3),
      I4 => \red[1]_i_349_0\,
      I5 => pixelVert(6),
      O => \red[1]_i_576_n_0\
    );
\red[1]_i_577\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6060066006066006"
    )
        port map (
      I0 => \red_reg[1]_i_250_1\,
      I1 => pixelVert(5),
      I2 => P(4),
      I3 => P(3),
      I4 => \red[1]_i_349_0\,
      I5 => pixelVert(4),
      O => \red[1]_i_577_n_0\
    );
\red[1]_i_578\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6060600906060660"
    )
        port map (
      I0 => P(3),
      I1 => pixelVert(3),
      I2 => P(2),
      I3 => P(1),
      I4 => P(0),
      I5 => pixelVert(2),
      O => \red[1]_i_578_n_0\
    );
\red[1]_i_579\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0690"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_579_n_0\
    );
\red[1]_i_581\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_581_n_0\
    );
\red[1]_i_582\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(9),
      O => \red[1]_i_582_n_0\
    );
\red[1]_i_583\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(7),
      O => \red[1]_i_583_n_0\
    );
\red[1]_i_584\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_584_n_0\
    );
\red[1]_i_585\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_585_n_0\
    );
\red[1]_i_586\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(6),
      O => \red[1]_i_586_n_0\
    );
\red[1]_i_587\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_587_n_0\
    );
\red[1]_i_588\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_588_n_0\
    );
\red[1]_i_589\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_589_n_0\
    );
\red[1]_i_590\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \red[1]_i_590_n_0\
    );
\red[1]_i_591\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => pixelHorz(7),
      O => \red[1]_i_591_n_0\
    );
\red[1]_i_592\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_592_n_0\
    );
\red[1]_i_593\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_593_n_0\
    );
\red[1]_i_594\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_594_n_0\
    );
\red[1]_i_596\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_596_n_0\
    );
\red[1]_i_597\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_597_n_0\
    );
\red[1]_i_598\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_598_n_0\
    );
\red[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFEFE"
    )
        port map (
      I0 => \red[1]_i_22_n_0\,
      I1 => \red[1]_i_23_n_0\,
      I2 => \red[1]_i_24_n_0\,
      I3 => \red[1]_i_25_n_0\,
      I4 => \red[1]_i_26_n_0\,
      I5 => \red[1]_i_27_n_0\,
      O => \red[1]_i_6_n_0\
    );
\red[1]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_60_n_0\
    );
\red[1]_i_600\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_600_n_0\
    );
\red[1]_i_601\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_601_n_0\
    );
\red[1]_i_602\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => pixelHorz(7),
      O => \red[1]_i_602_n_0\
    );
\red[1]_i_603\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_603_n_0\
    );
\red[1]_i_604\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_604_n_0\
    );
\red[1]_i_605\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_605_n_0\
    );
\red[1]_i_606\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(7),
      O => \red[1]_i_606_n_0\
    );
\red[1]_i_607\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_607_n_0\
    );
\red[1]_i_608\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \red[1]_i_608_n_0\
    );
\red[1]_i_609\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(6),
      O => \red[1]_i_609_n_0\
    );
\red[1]_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => pixelHorz(9),
      I2 => pixelHorz(10),
      I3 => pixelHorz(8),
      I4 => pixelHorz(7),
      O => \red[1]_i_61_n_0\
    );
\red[1]_i_610\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_610_n_0\
    );
\red[1]_i_611\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_611_n_0\
    );
\red[1]_i_612\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_612_n_0\
    );
\red[1]_i_613\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(9),
      O => \red[1]_i_613_n_0\
    );
\red[1]_i_614\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(7),
      O => \red[1]_i_614_n_0\
    );
\red[1]_i_615\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_615_n_0\
    );
\red[1]_i_616\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_616_n_0\
    );
\red[1]_i_617\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(6),
      O => \red[1]_i_617_n_0\
    );
\red[1]_i_618\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_618_n_0\
    );
\red[1]_i_619\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_619_n_0\
    );
\red[1]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80808080808080"
    )
        port map (
      I0 => \scoFace/leqOp587_in\,
      I1 => \scoFace/geqOp589_in\,
      I2 => \red[1]_i_63_n_0\,
      I3 => \^q\(0),
      I4 => \scoFace/geqOp578_in\,
      I5 => \scoFace/leqOp575_in\,
      O => \red[1]_i_62_n_0\
    );
\red[1]_i_620\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \red[1]_i_620_n_0\
    );
\red[1]_i_621\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => pixelHorz(7),
      O => \red[1]_i_621_n_0\
    );
\red[1]_i_622\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_622_n_0\
    );
\red[1]_i_623\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_623_n_0\
    );
\red[1]_i_624\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_624_n_0\
    );
\red[1]_i_625\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(7),
      O => \red[1]_i_625_n_0\
    );
\red[1]_i_626\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \red[1]_i_626_n_0\
    );
\red[1]_i_627\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(6),
      O => \red[1]_i_627_n_0\
    );
\red[1]_i_628\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_628_n_0\
    );
\red[1]_i_629\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_629_n_0\
    );
\red[1]_i_63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(1),
      O => \red[1]_i_63_n_0\
    );
\red[1]_i_630\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \red[1]_i_630_n_0\
    );
\red[1]_i_631\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_631_n_0\
    );
\red[1]_i_632\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => pixelHorz(7),
      O => \red[1]_i_632_n_0\
    );
\red[1]_i_633\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_633_n_0\
    );
\red[1]_i_634\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_634_n_0\
    );
\red[1]_i_635\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \red[1]_i_635_n_0\
    );
\red[1]_i_637\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_637_n_0\
    );
\red[1]_i_639\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(9),
      O => \red[1]_i_639_n_0\
    );
\red[1]_i_640\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_640_n_0\
    );
\red[1]_i_641\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_641_n_0\
    );
\red[1]_i_642\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(7),
      O => \red[1]_i_642_n_0\
    );
\red[1]_i_643\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      O => \red[1]_i_643_n_0\
    );
\red[1]_i_644\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \red[1]_i_644_n_0\
    );
\red[1]_i_645\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(6),
      O => \red[1]_i_645_n_0\
    );
\red[1]_i_646\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_646_n_0\
    );
\red[1]_i_647\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_647_n_0\
    );
\red[1]_i_648\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_648_n_0\
    );
\red[1]_i_649\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => pixelHorz(7),
      O => \red[1]_i_649_n_0\
    );
\red[1]_i_650\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_650_n_0\
    );
\red[1]_i_651\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_651_n_0\
    );
\red[1]_i_652\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_652_n_0\
    );
\red[1]_i_654\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(9),
      O => \red[1]_i_654_n_0\
    );
\red[1]_i_655\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_655_n_0\
    );
\red[1]_i_656\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_656_n_0\
    );
\red[1]_i_658\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_658_n_0\
    );
\red[1]_i_659\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_659_n_0\
    );
\red[1]_i_660\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_660_n_0\
    );
\red[1]_i_662\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_662_n_0\
    );
\red[1]_i_663\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_663_n_0\
    );
\red[1]_i_664\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_664_n_0\
    );
\red[1]_i_666\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(9),
      O => \red[1]_i_666_n_0\
    );
\red[1]_i_667\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_667_n_0\
    );
\red[1]_i_668\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_668_n_0\
    );
\red[1]_i_669\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8EE3E0080AA2A"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_452_0\,
      I2 => \red_reg[1]_i_300_1\,
      I3 => \red_reg[1]_i_300_0\,
      I4 => pixelTrigVolt(1),
      I5 => pixelVert(6),
      O => \red[1]_i_669_n_0\
    );
\red[1]_i_67\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(9),
      O => \red[1]_i_67_n_0\
    );
\red[1]_i_670\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBC222AAAA80002"
    )
        port map (
      I0 => pixelVert(5),
      I1 => P(4),
      I2 => P(3),
      I3 => P(2),
      I4 => P(5),
      I5 => pixelVert(4),
      O => \red[1]_i_670_n_0\
    );
\red[1]_i_671\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D488"
    )
        port map (
      I0 => P(3),
      I1 => pixelVert(3),
      I2 => pixelVert(2),
      I3 => P(2),
      O => \red[1]_i_671_n_0\
    );
\red[1]_i_672\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pixelVert(1),
      I1 => P(1),
      I2 => pixelVert(0),
      I3 => P(0),
      O => \red[1]_i_672_n_0\
    );
\red[1]_i_673\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0960090990099090"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => pixelVert(7),
      I2 => \red_reg[1]_i_452_0\,
      I3 => \red_reg[1]_i_300_0\,
      I4 => \red_reg[1]_i_300_1\,
      I5 => pixelVert(6),
      O => \red[1]_i_673_n_0\
    );
\red[1]_i_674\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2221111888844442"
    )
        port map (
      I0 => pixelVert(4),
      I1 => P(5),
      I2 => P(2),
      I3 => P(3),
      I4 => P(4),
      I5 => pixelVert(5),
      O => \red[1]_i_674_n_0\
    );
\red[1]_i_675\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0690"
    )
        port map (
      I0 => P(3),
      I1 => pixelVert(3),
      I2 => P(2),
      I3 => pixelVert(2),
      O => \red[1]_i_675_n_0\
    );
\red[1]_i_676\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => P(0),
      I1 => pixelVert(0),
      I2 => P(1),
      I3 => pixelVert(1),
      O => \red[1]_i_676_n_0\
    );
\red[1]_i_677\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545001077C71151"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_452_0\,
      I2 => \red_reg[1]_i_305_0\,
      I3 => \red_reg[1]_i_125_1\,
      I4 => pixelTrigVolt(1),
      I5 => pixelVert(6),
      O => \red[1]_i_677_n_0\
    );
\red[1]_i_678\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54440111D5554333"
    )
        port map (
      I0 => pixelVert(5),
      I1 => P(4),
      I2 => P(2),
      I3 => P(3),
      I4 => P(5),
      I5 => pixelVert(4),
      O => \red[1]_i_678_n_0\
    );
\red[1]_i_679\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"105B"
    )
        port map (
      I0 => P(2),
      I1 => pixelVert(2),
      I2 => P(3),
      I3 => pixelVert(3),
      O => \red[1]_i_679_n_0\
    );
\red[1]_i_68\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_68_n_0\
    );
\red[1]_i_680\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => pixelVert(1),
      I1 => P(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_680_n_0\
    );
\red[1]_i_681\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990090990069090"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => pixelVert(7),
      I2 => \red_reg[1]_i_452_0\,
      I3 => \red_reg[1]_i_125_1\,
      I4 => \red_reg[1]_i_305_0\,
      I5 => pixelVert(6),
      O => \red[1]_i_681_n_0\
    );
\red[1]_i_682\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8444422221111888"
    )
        port map (
      I0 => pixelVert(4),
      I1 => P(5),
      I2 => P(3),
      I3 => P(2),
      I4 => P(4),
      I5 => pixelVert(5),
      O => \red[1]_i_682_n_0\
    );
\red[1]_i_683\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0960"
    )
        port map (
      I0 => P(3),
      I1 => pixelVert(3),
      I2 => P(2),
      I3 => pixelVert(2),
      O => \red[1]_i_683_n_0\
    );
\red[1]_i_684\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => P(0),
      I1 => pixelVert(0),
      I2 => P(1),
      I3 => pixelVert(1),
      O => \red[1]_i_684_n_0\
    );
\red[1]_i_689\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A03EFA80002AAA"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_125_1\,
      I2 => \red_reg[1]_i_452_0\,
      I3 => \red_reg[1]_i_300_1\,
      I4 => pixelTrigVolt(1),
      I5 => pixelVert(6),
      O => \red[1]_i_689_n_0\
    );
\red[1]_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_69_n_0\
    );
\red[1]_i_690\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF002AC02A8000"
    )
        port map (
      I0 => pixelVert(4),
      I1 => P(3),
      I2 => P(2),
      I3 => P(4),
      I4 => pixelVert(5),
      I5 => P(5),
      O => \red[1]_i_690_n_0\
    );
\red[1]_i_691\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CB80"
    )
        port map (
      I0 => pixelVert(2),
      I1 => P(2),
      I2 => P(3),
      I3 => pixelVert(3),
      O => \red[1]_i_691_n_0\
    );
\red[1]_i_692\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pixelVert(1),
      I1 => P(1),
      I2 => pixelVert(0),
      I3 => P(0),
      O => \red[1]_i_692_n_0\
    );
\red[1]_i_693\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6009090909909090"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => pixelVert(7),
      I2 => \red_reg[1]_i_452_0\,
      I3 => \red_reg[1]_i_125_1\,
      I4 => \red_reg[1]_i_300_1\,
      I5 => pixelVert(6),
      O => \red[1]_i_693_n_0\
    );
\red[1]_i_694\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660606090060606"
    )
        port map (
      I0 => P(5),
      I1 => pixelVert(5),
      I2 => P(4),
      I3 => P(2),
      I4 => P(3),
      I5 => pixelVert(4),
      O => \red[1]_i_694_n_0\
    );
\red[1]_i_695\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0960"
    )
        port map (
      I0 => P(3),
      I1 => pixelVert(3),
      I2 => P(2),
      I3 => pixelVert(2),
      O => \red[1]_i_695_n_0\
    );
\red[1]_i_696\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => P(0),
      I1 => pixelVert(0),
      I2 => P(1),
      I3 => pixelVert(1),
      O => \red[1]_i_696_n_0\
    );
\red[1]_i_697\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45551000C7775111"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_452_0\,
      I2 => \red_reg[1]_i_305_0\,
      I3 => \red_reg[1]_i_300_0\,
      I4 => pixelTrigVolt(1),
      I5 => pixelVert(6),
      O => \red[1]_i_697_n_0\
    );
\red[1]_i_698\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5040051555540F3D"
    )
        port map (
      I0 => pixelVert(5),
      I1 => P(3),
      I2 => P(4),
      I3 => P(2),
      I4 => P(5),
      I5 => pixelVert(4),
      O => \red[1]_i_698_n_0\
    );
\red[1]_i_699\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01B5"
    )
        port map (
      I0 => P(2),
      I1 => pixelVert(2),
      I2 => P(3),
      I3 => pixelVert(3),
      O => \red[1]_i_699_n_0\
    );
\red[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAA88888888"
    )
        port map (
      I0 => \red[1]_i_28_n_0\,
      I1 => \red[1]_i_29_n_0\,
      I2 => \red[1]_i_30_n_0\,
      I3 => \red[1]_i_31_n_0\,
      I4 => \red[1]_i_32_n_0\,
      I5 => pixelVert(5),
      O => \red[1]_i_7_n_0\
    );
\red[1]_i_700\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => pixelVert(1),
      I1 => P(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_700_n_0\
    );
\red[1]_i_701\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009090906909090"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => pixelVert(7),
      I2 => \red_reg[1]_i_452_0\,
      I3 => \red_reg[1]_i_305_0\,
      I4 => \red_reg[1]_i_300_0\,
      I5 => pixelVert(6),
      O => \red[1]_i_701_n_0\
    );
\red[1]_i_702\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0606066090909006"
    )
        port map (
      I0 => P(5),
      I1 => pixelVert(5),
      I2 => P(4),
      I3 => P(3),
      I4 => P(2),
      I5 => pixelVert(4),
      O => \red[1]_i_702_n_0\
    );
\red[1]_i_703\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0690"
    )
        port map (
      I0 => P(3),
      I1 => pixelVert(3),
      I2 => P(2),
      I3 => pixelVert(2),
      O => \red[1]_i_703_n_0\
    );
\red[1]_i_704\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => P(0),
      I1 => pixelVert(0),
      I2 => P(1),
      I3 => pixelVert(1),
      O => \red[1]_i_704_n_0\
    );
\red[1]_i_705\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"154015407FD51540"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_345_0\,
      I2 => \red_reg[1]_i_180_2\,
      I3 => pixelTrigVolt(1),
      I4 => \red_reg[1]_i_345_1\,
      I5 => pixelVert(6),
      O => \red[1]_i_705_n_0\
    );
\red[1]_i_706\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4050150554553D0F"
    )
        port map (
      I0 => pixelVert(5),
      I1 => P(3),
      I2 => P(4),
      I3 => \red[1]_i_349_0\,
      I4 => P(5),
      I5 => pixelVert(4),
      O => \red[1]_i_706_n_0\
    );
\red[1]_i_707\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5400FFFD00015403"
    )
        port map (
      I0 => pixelVert(2),
      I1 => P(0),
      I2 => P(1),
      I3 => P(2),
      I4 => pixelVert(3),
      I5 => P(3),
      O => \red[1]_i_707_n_0\
    );
\red[1]_i_708\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01B5"
    )
        port map (
      I0 => P(0),
      I1 => pixelVert(0),
      I2 => P(1),
      I3 => pixelVert(1),
      O => \red[1]_i_708_n_0\
    );
\red[1]_i_709\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95000000006A95"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => \red_reg[1]_i_180_2\,
      I2 => \red_reg[1]_i_345_0\,
      I3 => pixelVert(7),
      I4 => \red_reg[1]_i_345_1\,
      I5 => pixelVert(6),
      O => \red[1]_i_709_n_0\
    );
\red[1]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_71_n_0\
    );
\red[1]_i_710\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0606600690900690"
    )
        port map (
      I0 => P(5),
      I1 => pixelVert(5),
      I2 => P(4),
      I3 => \red[1]_i_349_0\,
      I4 => P(3),
      I5 => pixelVert(4),
      O => \red[1]_i_710_n_0\
    );
\red[1]_i_711\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900609090990"
    )
        port map (
      I0 => P(3),
      I1 => pixelVert(3),
      I2 => P(2),
      I3 => P(1),
      I4 => P(0),
      I5 => pixelVert(2),
      O => \red[1]_i_711_n_0\
    );
\red[1]_i_712\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0690"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_712_n_0\
    );
\red[1]_i_714\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969696969966969"
    )
        port map (
      I0 => \red_reg[1]_i_180_0\,
      I1 => P(6),
      I2 => pixelVert(9),
      I3 => P(3),
      I4 => \red_reg[1]_i_180_1\,
      I5 => \red[1]_i_349_0\,
      O => \red[1]_i_714_n_0\
    );
\red[1]_i_715\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EABF802A802A802A"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_58_0\,
      I2 => \red_reg[1]_i_238_0\,
      I3 => pixelTrigVolt(1),
      I4 => \red_reg[1]_i_350_1\,
      I5 => pixelVert(6),
      O => \red[1]_i_715_n_0\
    );
\red[1]_i_716\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF002AC02A8000"
    )
        port map (
      I0 => pixelVert(4),
      I1 => P(3),
      I2 => \red_reg[1]_i_350_0\,
      I3 => P(4),
      I4 => pixelVert(5),
      I5 => P(5),
      O => \red[1]_i_716_n_0\
    );
\red[1]_i_717\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87808000FF7F0700"
    )
        port map (
      I0 => P(0),
      I1 => P(1),
      I2 => P(2),
      I3 => pixelVert(2),
      I4 => pixelVert(3),
      I5 => P(3),
      O => \red[1]_i_717_n_0\
    );
\red[1]_i_718\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E844"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => pixelVert(0),
      I3 => P(0),
      O => \red[1]_i_718_n_0\
    );
\red[1]_i_719\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006A956A950000"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => \red_reg[1]_i_238_0\,
      I2 => \red_reg[1]_i_58_0\,
      I3 => pixelVert(7),
      I4 => \red_reg[1]_i_350_1\,
      I5 => pixelVert(6),
      O => \red[1]_i_719_n_0\
    );
\red[1]_i_72\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_72_n_0\
    );
\red[1]_i_720\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660606090060606"
    )
        port map (
      I0 => P(5),
      I1 => pixelVert(5),
      I2 => P(4),
      I3 => \red_reg[1]_i_350_0\,
      I4 => P(3),
      I5 => pixelVert(4),
      O => \red[1]_i_720_n_0\
    );
\red[1]_i_721\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990909060090909"
    )
        port map (
      I0 => P(3),
      I1 => pixelVert(3),
      I2 => P(2),
      I3 => P(1),
      I4 => P(0),
      I5 => pixelVert(2),
      O => \red[1]_i_721_n_0\
    );
\red[1]_i_722\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0960"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_722_n_0\
    );
\red[1]_i_729\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545001077C71151"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_452_0\,
      I2 => \red_reg[1]_i_305_0\,
      I3 => P(3),
      I4 => pixelTrigVolt(1),
      I5 => pixelVert(6),
      O => \red[1]_i_729_n_0\
    );
\red[1]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_73_n_0\
    );
\red[1]_i_730\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4153"
    )
        port map (
      I0 => pixelVert(5),
      I1 => P(4),
      I2 => P(5),
      I3 => pixelVert(4),
      O => \red[1]_i_730_n_0\
    );
\red[1]_i_731\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => P(2),
      I1 => pixelVert(2),
      I2 => pixelVert(3),
      I3 => P(3),
      O => \red[1]_i_731_n_0\
    );
\red[1]_i_732\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => pixelVert(1),
      I1 => P(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_732_n_0\
    );
\red[1]_i_733\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990090990069090"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => pixelVert(7),
      I2 => \red_reg[1]_i_452_0\,
      I3 => P(3),
      I4 => \red_reg[1]_i_305_0\,
      I5 => pixelVert(6),
      O => \red[1]_i_733_n_0\
    );
\red[1]_i_734\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0690"
    )
        port map (
      I0 => P(5),
      I1 => pixelVert(5),
      I2 => P(4),
      I3 => pixelVert(4),
      O => \red[1]_i_734_n_0\
    );
\red[1]_i_735\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => P(3),
      I1 => pixelVert(3),
      I2 => P(2),
      I3 => pixelVert(2),
      O => \red[1]_i_735_n_0\
    );
\red[1]_i_736\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => P(0),
      I1 => pixelVert(0),
      I2 => P(1),
      I3 => pixelVert(1),
      O => \red[1]_i_736_n_0\
    );
\red[1]_i_737\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8883EEE80002AAA"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_452_0\,
      I2 => \red_reg[1]_i_300_1\,
      I3 => P(3),
      I4 => pixelTrigVolt(1),
      I5 => pixelVert(6),
      O => \red[1]_i_737_n_0\
    );
\red[1]_i_738\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B2A0"
    )
        port map (
      I0 => pixelVert(5),
      I1 => P(4),
      I2 => P(5),
      I3 => pixelVert(4),
      O => \red[1]_i_738_n_0\
    );
\red[1]_i_739\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pixelVert(3),
      I1 => P(3),
      I2 => pixelVert(2),
      I3 => P(2),
      O => \red[1]_i_739_n_0\
    );
\red[1]_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixelVert(1),
      I1 => pixelVert(0),
      O => \red[1]_i_74_n_0\
    );
\red[1]_i_740\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pixelVert(1),
      I1 => P(1),
      I2 => pixelVert(0),
      I3 => P(0),
      O => \red[1]_i_740_n_0\
    );
\red[1]_i_741\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6009090909909090"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => pixelVert(7),
      I2 => \red_reg[1]_i_452_0\,
      I3 => P(3),
      I4 => \red_reg[1]_i_300_1\,
      I5 => pixelVert(6),
      O => \red[1]_i_741_n_0\
    );
\red[1]_i_742\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2184"
    )
        port map (
      I0 => pixelVert(4),
      I1 => P(5),
      I2 => P(4),
      I3 => pixelVert(5),
      O => \red[1]_i_742_n_0\
    );
\red[1]_i_743\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => P(3),
      I1 => pixelVert(3),
      I2 => P(2),
      I3 => pixelVert(2),
      O => \red[1]_i_743_n_0\
    );
\red[1]_i_744\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => P(0),
      I1 => pixelVert(0),
      I2 => P(1),
      I3 => pixelVert(1),
      O => \red[1]_i_744_n_0\
    );
\red[1]_i_750\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A666AAAA59995555"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_238_0\,
      I2 => P(0),
      I3 => P(1),
      I4 => \red_reg[1]_i_125_1\,
      I5 => pixelTrigVolt(1),
      O => \red[1]_i_750_n_0\
    );
\red[1]_i_751\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A55595555AAA6AAA"
    )
        port map (
      I0 => pixelVert(5),
      I1 => P(2),
      I2 => P(4),
      I3 => P(3),
      I4 => \red[1]_i_392_0\,
      I5 => P(5),
      O => \red[1]_i_751_n_0\
    );
\red[1]_i_753\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545001077C71151"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_452_0\,
      I2 => \red_reg[1]_i_305_0\,
      I3 => \red_reg[1]_i_422_0\,
      I4 => pixelTrigVolt(1),
      I5 => pixelVert(6),
      O => \red[1]_i_753_n_0\
    );
\red[1]_i_754\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4054150154D53D43"
    )
        port map (
      I0 => pixelVert(5),
      I1 => P(4),
      I2 => P(3),
      I3 => \red_reg[1]_i_422_0\,
      I4 => P(5),
      I5 => pixelVert(4),
      O => \red[1]_i_754_n_0\
    );
\red[1]_i_755\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15403D54"
    )
        port map (
      I0 => pixelVert(3),
      I1 => P(1),
      I2 => P(2),
      I3 => P(3),
      I4 => pixelVert(2),
      O => \red[1]_i_755_n_0\
    );
\red[1]_i_756\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022F"
    )
        port map (
      I0 => P(0),
      I1 => pixelVert(0),
      I2 => pixelVert(1),
      I3 => P(1),
      O => \red[1]_i_756_n_0\
    );
\red[1]_i_757\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990090990069090"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => pixelVert(7),
      I2 => \red_reg[1]_i_452_0\,
      I3 => \red_reg[1]_i_422_0\,
      I4 => \red_reg[1]_i_305_0\,
      I5 => pixelVert(6),
      O => \red[1]_i_757_n_0\
    );
\red[1]_i_758\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4824241212818148"
    )
        port map (
      I0 => pixelVert(4),
      I1 => P(5),
      I2 => \red_reg[1]_i_422_0\,
      I3 => P(3),
      I4 => P(4),
      I5 => pixelVert(5),
      O => \red[1]_i_758_n_0\
    );
\red[1]_i_759\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09906009"
    )
        port map (
      I0 => P(3),
      I1 => pixelVert(3),
      I2 => P(1),
      I3 => P(2),
      I4 => pixelVert(2),
      O => \red[1]_i_759_n_0\
    );
\red[1]_i_760\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_760_n_0\
    );
\red[1]_i_762\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8EE3E0080AA2A"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_452_0\,
      I2 => \red_reg[1]_i_300_1\,
      I3 => \red_reg[1]_i_166_0\,
      I4 => pixelTrigVolt(1),
      I5 => pixelVert(6),
      O => \red[1]_i_762_n_0\
    );
\red[1]_i_763\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBCC22A2AA88002"
    )
        port map (
      I0 => pixelVert(5),
      I1 => P(4),
      I2 => P(3),
      I3 => \red_reg[1]_i_166_0\,
      I4 => P(5),
      I5 => pixelVert(4),
      O => \red[1]_i_763_n_0\
    );
\red[1]_i_764\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2ABC02A8"
    )
        port map (
      I0 => pixelVert(3),
      I1 => P(1),
      I2 => P(2),
      I3 => P(3),
      I4 => pixelVert(2),
      O => \red[1]_i_764_n_0\
    );
\red[1]_i_765\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88E8"
    )
        port map (
      I0 => pixelVert(1),
      I1 => P(1),
      I2 => pixelVert(0),
      I3 => P(0),
      O => \red[1]_i_765_n_0\
    );
\red[1]_i_766\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0960090990099090"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => pixelVert(7),
      I2 => \red_reg[1]_i_452_0\,
      I3 => \red_reg[1]_i_166_0\,
      I4 => \red_reg[1]_i_300_1\,
      I5 => pixelVert(6),
      O => \red[1]_i_766_n_0\
    );
\red[1]_i_767\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4221211818848442"
    )
        port map (
      I0 => pixelVert(4),
      I1 => P(5),
      I2 => \red_reg[1]_i_166_0\,
      I3 => P(3),
      I4 => P(4),
      I5 => pixelVert(5),
      O => \red[1]_i_767_n_0\
    );
\red[1]_i_768\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84422118"
    )
        port map (
      I0 => pixelVert(2),
      I1 => P(3),
      I2 => P(2),
      I3 => P(1),
      I4 => pixelVert(3),
      O => \red[1]_i_768_n_0\
    );
\red[1]_i_769\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_769_n_0\
    );
\red[1]_i_771\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"154015407FD51540"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_180_2\,
      I2 => \red_reg[1]_i_166_0\,
      I3 => pixelTrigVolt(1),
      I4 => \red_reg[1]_i_417_1\,
      I5 => pixelVert(6),
      O => \red[1]_i_771_n_0\
    );
\red[1]_i_772\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4050150554553D0F"
    )
        port map (
      I0 => pixelVert(5),
      I1 => P(3),
      I2 => P(4),
      I3 => \red_reg[1]_i_417_0\,
      I4 => P(5),
      I5 => pixelVert(4),
      O => \red[1]_i_772_n_0\
    );
\red[1]_i_773\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5401D543"
    )
        port map (
      I0 => pixelVert(3),
      I1 => P(1),
      I2 => P(2),
      I3 => P(3),
      I4 => pixelVert(2),
      O => \red[1]_i_773_n_0\
    );
\red[1]_i_774\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022F"
    )
        port map (
      I0 => P(0),
      I1 => pixelVert(0),
      I2 => pixelVert(1),
      I3 => P(1),
      O => \red[1]_i_774_n_0\
    );
\red[1]_i_775\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95000000006A95"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => \red_reg[1]_i_166_0\,
      I2 => \red_reg[1]_i_180_2\,
      I3 => pixelVert(7),
      I4 => \red_reg[1]_i_417_1\,
      I5 => pixelVert(6),
      O => \red[1]_i_775_n_0\
    );
\red[1]_i_776\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0606600690900690"
    )
        port map (
      I0 => P(5),
      I1 => pixelVert(5),
      I2 => P(4),
      I3 => \red_reg[1]_i_417_0\,
      I4 => P(3),
      I5 => pixelVert(4),
      O => \red[1]_i_776_n_0\
    );
\red[1]_i_777\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84422118"
    )
        port map (
      I0 => pixelVert(2),
      I1 => P(3),
      I2 => P(2),
      I3 => P(1),
      I4 => pixelVert(3),
      O => \red[1]_i_777_n_0\
    );
\red[1]_i_778\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_778_n_0\
    );
\red[1]_i_780\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EABF802A802A802A"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_238_0\,
      I2 => \red_reg[1]_i_422_0\,
      I3 => pixelTrigVolt(1),
      I4 => \red_reg[1]_i_422_1\,
      I5 => pixelVert(6),
      O => \red[1]_i_780_n_0\
    );
\red[1]_i_781\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF002AC02A8000"
    )
        port map (
      I0 => pixelVert(4),
      I1 => P(3),
      I2 => \red_reg[1]_i_422_2\,
      I3 => P(4),
      I4 => pixelVert(5),
      I5 => P(5),
      O => \red[1]_i_781_n_0\
    );
\red[1]_i_782\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9880F710"
    )
        port map (
      I0 => P(2),
      I1 => P(1),
      I2 => pixelVert(2),
      I3 => pixelVert(3),
      I4 => P(3),
      O => \red[1]_i_782_n_0\
    );
\red[1]_i_783\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88E8"
    )
        port map (
      I0 => pixelVert(1),
      I1 => P(1),
      I2 => pixelVert(0),
      I3 => P(0),
      O => \red[1]_i_783_n_0\
    );
\red[1]_i_784\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006A956A950000"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => \red_reg[1]_i_422_0\,
      I2 => \red_reg[1]_i_238_0\,
      I3 => pixelVert(7),
      I4 => \red_reg[1]_i_422_1\,
      I5 => pixelVert(6),
      O => \red[1]_i_784_n_0\
    );
\red[1]_i_785\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660606090060606"
    )
        port map (
      I0 => P(5),
      I1 => pixelVert(5),
      I2 => P(4),
      I3 => \red_reg[1]_i_422_2\,
      I4 => P(3),
      I5 => pixelVert(4),
      O => \red[1]_i_785_n_0\
    );
\red[1]_i_786\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09906009"
    )
        port map (
      I0 => P(3),
      I1 => pixelVert(3),
      I2 => P(1),
      I3 => P(2),
      I4 => pixelVert(2),
      O => \red[1]_i_786_n_0\
    );
\red[1]_i_787\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_787_n_0\
    );
\red[1]_i_789\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A666AAAA59995555"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_49_0\,
      I2 => P(1),
      I3 => P(2),
      I4 => P(3),
      I5 => pixelTrigVolt(2),
      O => \red[1]_i_789_n_0\
    );
\red[1]_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => pixelVert(4),
      I1 => pixelVert(1),
      I2 => pixelVert(0),
      I3 => pixelVert(3),
      I4 => pixelVert(2),
      O => \red[1]_i_79_n_0\
    );
\red[1]_i_790\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545001075CF1055"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_452_1\,
      I2 => pixelTrigVolt(0),
      I3 => \red_reg[1]_i_452_0\,
      I4 => pixelTrigVolt(1),
      I5 => pixelVert(6),
      O => \red[1]_i_790_n_0\
    );
\red[1]_i_791\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5401D543"
    )
        port map (
      I0 => pixelVert(5),
      I1 => P(3),
      I2 => P(4),
      I3 => P(5),
      I4 => pixelVert(4),
      O => \red[1]_i_791_n_0\
    );
\red[1]_i_792\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1171"
    )
        port map (
      I0 => pixelVert(3),
      I1 => P(3),
      I2 => P(2),
      I3 => pixelVert(2),
      O => \red[1]_i_792_n_0\
    );
\red[1]_i_793\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => pixelVert(1),
      I1 => P(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_793_n_0\
    );
\red[1]_i_794\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990090990069090"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => pixelVert(7),
      I2 => \red_reg[1]_i_452_0\,
      I3 => \red_reg[1]_i_452_1\,
      I4 => pixelTrigVolt(0),
      I5 => pixelVert(6),
      O => \red[1]_i_794_n_0\
    );
\red[1]_i_795\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060990"
    )
        port map (
      I0 => P(5),
      I1 => pixelVert(5),
      I2 => P(3),
      I3 => P(4),
      I4 => pixelVert(4),
      O => \red[1]_i_795_n_0\
    );
\red[1]_i_796\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => P(2),
      I1 => pixelVert(2),
      I2 => P(3),
      I3 => pixelVert(3),
      O => \red[1]_i_796_n_0\
    );
\red[1]_i_797\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => P(0),
      I1 => pixelVert(0),
      I2 => P(1),
      I3 => pixelVert(1),
      O => \red[1]_i_797_n_0\
    );
\red[1]_i_798\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20CFBA20008AAA"
    )
        port map (
      I0 => pixelVert(7),
      I1 => pixelTrigVolt(0),
      I2 => \red_reg[1]_i_452_1\,
      I3 => \red_reg[1]_i_452_0\,
      I4 => pixelTrigVolt(1),
      I5 => pixelVert(6),
      O => \red[1]_i_798_n_0\
    );
\red[1]_i_799\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC282B00"
    )
        port map (
      I0 => pixelVert(4),
      I1 => P(4),
      I2 => P(3),
      I3 => pixelVert(5),
      I4 => P(5),
      O => \red[1]_i_799_n_0\
    );
\red[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \red[1]_i_33_n_0\,
      I1 => \red[1]_i_34_n_0\,
      O => \red[1]_i_8_n_0\
    );
\red[1]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => \scoFace/leqOp440_in\,
      I1 => \scoFace/geqOp442_in\,
      I2 => \red[1]_i_223_n_0\,
      I3 => \red[1]_i_28_n_0\,
      I4 => \red[1]_i_224_n_0\,
      I5 => pixelVert(5),
      O => \red[1]_i_80_n_0\
    );
\red[1]_i_800\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88E8"
    )
        port map (
      I0 => pixelVert(3),
      I1 => P(3),
      I2 => pixelVert(2),
      I3 => P(2),
      O => \red[1]_i_800_n_0\
    );
\red[1]_i_801\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pixelVert(1),
      I1 => P(1),
      I2 => pixelVert(0),
      I3 => P(0),
      O => \red[1]_i_801_n_0\
    );
\red[1]_i_802\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0960090990099090"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => pixelVert(7),
      I2 => \red_reg[1]_i_452_0\,
      I3 => pixelTrigVolt(0),
      I4 => \red_reg[1]_i_452_1\,
      I5 => pixelVert(6),
      O => \red[1]_i_802_n_0\
    );
\red[1]_i_803\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60090660"
    )
        port map (
      I0 => P(5),
      I1 => pixelVert(5),
      I2 => P(3),
      I3 => P(4),
      I4 => pixelVert(4),
      O => \red[1]_i_803_n_0\
    );
\red[1]_i_804\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => P(2),
      I1 => pixelVert(2),
      I2 => P(3),
      I3 => pixelVert(3),
      O => \red[1]_i_804_n_0\
    );
\red[1]_i_805\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => P(0),
      I1 => pixelVert(0),
      I2 => P(1),
      I3 => pixelVert(1),
      O => \red[1]_i_805_n_0\
    );
\red[1]_i_806\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8EE3E0080AA2A"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_452_0\,
      I2 => \red_reg[1]_i_300_1\,
      I3 => \red_reg[1]_i_457_0\,
      I4 => pixelTrigVolt(1),
      I5 => pixelVert(6),
      O => \red[1]_i_806_n_0\
    );
\red[1]_i_807\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBCC22A2AA88002"
    )
        port map (
      I0 => pixelVert(5),
      I1 => P(4),
      I2 => P(3),
      I3 => \red_reg[1]_i_457_0\,
      I4 => P(5),
      I5 => pixelVert(4),
      O => \red[1]_i_807_n_0\
    );
\red[1]_i_808\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7109880"
    )
        port map (
      I0 => P(2),
      I1 => P(1),
      I2 => pixelVert(2),
      I3 => pixelVert(3),
      I4 => P(3),
      O => \red[1]_i_808_n_0\
    );
\red[1]_i_809\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88E8"
    )
        port map (
      I0 => pixelVert(1),
      I1 => P(1),
      I2 => pixelVert(0),
      I3 => P(0),
      O => \red[1]_i_809_n_0\
    );
\red[1]_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8880"
    )
        port map (
      I0 => pixelVert(5),
      I1 => pixelVert(3),
      I2 => pixelVert(1),
      I3 => pixelVert(2),
      I4 => pixelVert(4),
      O => \red[1]_i_81_n_0\
    );
\red[1]_i_810\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0960090990099090"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => pixelVert(7),
      I2 => \red_reg[1]_i_452_0\,
      I3 => \red_reg[1]_i_457_0\,
      I4 => \red_reg[1]_i_300_1\,
      I5 => pixelVert(6),
      O => \red[1]_i_810_n_0\
    );
\red[1]_i_811\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4221211818848442"
    )
        port map (
      I0 => pixelVert(4),
      I1 => P(5),
      I2 => \red_reg[1]_i_457_0\,
      I3 => P(3),
      I4 => P(4),
      I5 => pixelVert(5),
      O => \red[1]_i_811_n_0\
    );
\red[1]_i_812\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06609006"
    )
        port map (
      I0 => P(3),
      I1 => pixelVert(3),
      I2 => P(1),
      I3 => P(2),
      I4 => pixelVert(2),
      O => \red[1]_i_812_n_0\
    );
\red[1]_i_813\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_813_n_0\
    );
\red[1]_i_815\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545001077C71151"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_452_0\,
      I2 => \red_reg[1]_i_305_0\,
      I3 => \red_reg[1]_i_238_1\,
      I4 => pixelTrigVolt(1),
      I5 => pixelVert(6),
      O => \red[1]_i_815_n_0\
    );
\red[1]_i_816\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4054150154D53D43"
    )
        port map (
      I0 => pixelVert(5),
      I1 => P(4),
      I2 => P(3),
      I3 => \red_reg[1]_i_238_1\,
      I4 => P(5),
      I5 => pixelVert(4),
      O => \red[1]_i_816_n_0\
    );
\red[1]_i_817\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"015443D5"
    )
        port map (
      I0 => pixelVert(3),
      I1 => P(1),
      I2 => P(2),
      I3 => P(3),
      I4 => pixelVert(2),
      O => \red[1]_i_817_n_0\
    );
\red[1]_i_818\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022F"
    )
        port map (
      I0 => P(0),
      I1 => pixelVert(0),
      I2 => pixelVert(1),
      I3 => P(1),
      O => \red[1]_i_818_n_0\
    );
\red[1]_i_819\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990090990069090"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => pixelVert(7),
      I2 => \red_reg[1]_i_452_0\,
      I3 => \red_reg[1]_i_238_1\,
      I4 => \red_reg[1]_i_305_0\,
      I5 => pixelVert(6),
      O => \red[1]_i_819_n_0\
    );
\red[1]_i_820\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4824241212818148"
    )
        port map (
      I0 => pixelVert(4),
      I1 => P(5),
      I2 => \red_reg[1]_i_238_1\,
      I3 => P(3),
      I4 => P(4),
      I5 => pixelVert(5),
      O => \red[1]_i_820_n_0\
    );
\red[1]_i_821\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"21188442"
    )
        port map (
      I0 => pixelVert(2),
      I1 => P(3),
      I2 => P(2),
      I3 => P(1),
      I4 => pixelVert(3),
      O => \red[1]_i_821_n_0\
    );
\red[1]_i_822\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_822_n_0\
    );
\red[1]_i_823\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(7),
      O => \red[1]_i_823_n_0\
    );
\red[1]_i_824\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      O => \red[1]_i_824_n_0\
    );
\red[1]_i_825\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_825_n_0\
    );
\red[1]_i_826\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(6),
      O => \red[1]_i_826_n_0\
    );
\red[1]_i_827\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_827_n_0\
    );
\red[1]_i_828\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_828_n_0\
    );
\red[1]_i_829\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_829_n_0\
    );
\red[1]_i_830\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_830_n_0\
    );
\red[1]_i_831\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_831_n_0\
    );
\red[1]_i_832\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => pixelHorz(7),
      O => \red[1]_i_832_n_0\
    );
\red[1]_i_833\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_833_n_0\
    );
\red[1]_i_834\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_834_n_0\
    );
\red[1]_i_835\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_835_n_0\
    );
\red[1]_i_836\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_836_n_0\
    );
\red[1]_i_837\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => pixelHorz(7),
      O => \red[1]_i_837_n_0\
    );
\red[1]_i_838\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_838_n_0\
    );
\red[1]_i_839\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_839_n_0\
    );
\red[1]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555777F7F7F"
    )
        port map (
      I0 => pixelVert(5),
      I1 => pixelVert(3),
      I2 => pixelVert(2),
      I3 => pixelVert(0),
      I4 => pixelVert(1),
      I5 => pixelVert(4),
      O => \red[1]_i_84_n_0\
    );
\red[1]_i_840\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \red[1]_i_840_n_0\
    );
\red[1]_i_841\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(7),
      O => \red[1]_i_841_n_0\
    );
\red[1]_i_842\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_842_n_0\
    );
\red[1]_i_843\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \red[1]_i_843_n_0\
    );
\red[1]_i_844\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(6),
      O => \red[1]_i_844_n_0\
    );
\red[1]_i_845\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_845_n_0\
    );
\red[1]_i_846\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_846_n_0\
    );
\red[1]_i_847\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \red[1]_i_847_n_0\
    );
\red[1]_i_85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \red[1]_i_81_n_0\,
      I1 => \red[1]_i_28_n_0\,
      I2 => \scoFace/geqOp424_in\,
      I3 => \scoFace/leqOp422_in\,
      I4 => \red[1]_i_101_n_0\,
      O => \red[1]_i_85_n_0\
    );
\red[1]_i_850\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA955555556AAAAA"
    )
        port map (
      I0 => pixelVert(5),
      I1 => P(2),
      I2 => P(1),
      I3 => P(3),
      I4 => P(4),
      I5 => P(5),
      O => \red[1]_i_850_n_0\
    );
\red[1]_i_852\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(9),
      O => \red[1]_i_852_n_0\
    );
\red[1]_i_853\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(7),
      O => \red[1]_i_853_n_0\
    );
\red[1]_i_854\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      O => \red[1]_i_854_n_0\
    );
\red[1]_i_855\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_855_n_0\
    );
\red[1]_i_856\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(6),
      O => \red[1]_i_856_n_0\
    );
\red[1]_i_857\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_857_n_0\
    );
\red[1]_i_858\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_858_n_0\
    );
\red[1]_i_859\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_859_n_0\
    );
\red[1]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAAAAAAAAA"
    )
        port map (
      I0 => \red[1]_i_10_n_0\,
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => pixelHorz(6),
      O => \red[1]_i_86_n_0\
    );
\red[1]_i_860\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \red[1]_i_860_n_0\
    );
\red[1]_i_861\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => pixelHorz(7),
      O => \red[1]_i_861_n_0\
    );
\red[1]_i_862\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_862_n_0\
    );
\red[1]_i_863\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_863_n_0\
    );
\red[1]_i_864\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_864_n_0\
    );
\red[1]_i_868\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA9555"
    )
        port map (
      I0 => pixelVert(7),
      I1 => P(3),
      I2 => \red_reg[1]_i_238_0\,
      I3 => \red[1]_i_349_0\,
      I4 => pixelTrigVolt(1),
      O => \red[1]_i_868_n_0\
    );
\red[1]_i_869\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \red[1]_i_869_n_0\
    );
\red[1]_i_870\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => pixelHorz(7),
      O => \red[1]_i_870_n_0\
    );
\red[1]_i_871\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_871_n_0\
    );
\red[1]_i_872\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_872_n_0\
    );
\red[1]_i_873\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_873_n_0\
    );
\red[1]_i_874\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(9),
      O => \red[1]_i_874_n_0\
    );
\red[1]_i_875\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(7),
      O => \red[1]_i_875_n_0\
    );
\red[1]_i_876\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_876_n_0\
    );
\red[1]_i_877\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_877_n_0\
    );
\red[1]_i_878\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(6),
      O => \red[1]_i_878_n_0\
    );
\red[1]_i_879\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_879_n_0\
    );
\red[1]_i_880\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_880_n_0\
    );
\red[1]_i_881\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_881_n_0\
    );
\red[1]_i_882\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_882_n_0\
    );
\red[1]_i_883\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => pixelHorz(7),
      O => \red[1]_i_883_n_0\
    );
\red[1]_i_884\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_884_n_0\
    );
\red[1]_i_885\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_885_n_0\
    );
\red[1]_i_886\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(7),
      O => \red[1]_i_886_n_0\
    );
\red[1]_i_887\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_887_n_0\
    );
\red[1]_i_888\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(6),
      O => \red[1]_i_888_n_0\
    );
\red[1]_i_889\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_889_n_0\
    );
\red[1]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \red[1]_i_224_n_0\,
      I1 => \scoFace/leqOp434_in\,
      I2 => \scoFace/geqOp436_in\,
      I3 => pixelVert(5),
      I4 => \red[1]_i_120_n_0\,
      I5 => \red[1]_i_28_n_0\,
      O => \red[1]_i_89_n_0\
    );
\red[1]_i_890\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_890_n_0\
    );
\red[1]_i_891\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_891_n_0\
    );
\red[1]_i_892\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(7),
      O => \red[1]_i_892_n_0\
    );
\red[1]_i_893\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \red[1]_i_893_n_0\
    );
\red[1]_i_894\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(6),
      O => \red[1]_i_894_n_0\
    );
\red[1]_i_895\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_895_n_0\
    );
\red[1]_i_896\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_896_n_0\
    );
\red[1]_i_897\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_897_n_0\
    );
\red[1]_i_898\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => pixelHorz(7),
      O => \red[1]_i_898_n_0\
    );
\red[1]_i_899\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_899_n_0\
    );
\red[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07FF030305050000"
    )
        port map (
      I0 => \red[1]_i_35_n_0\,
      I1 => \red[1]_i_36_n_0\,
      I2 => \red[1]_i_37_n_0\,
      I3 => \red[1]_i_38_n_0\,
      I4 => \red[1]_i_39_n_0\,
      I5 => \red[1]_i_34_n_0\,
      O => \red[1]_i_9_n_0\
    );
\red[1]_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => \red[1]_i_90_n_0\
    );
\red[1]_i_900\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_900_n_0\
    );
\red[1]_i_901\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_901_n_0\
    );
\red[1]_i_902\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_902_n_0\
    );
\red[1]_i_903\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => pixelHorz(7),
      O => \red[1]_i_903_n_0\
    );
\red[1]_i_904\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_904_n_0\
    );
\red[1]_i_905\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_905_n_0\
    );
\red[1]_i_906\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \red[1]_i_906_n_0\
    );
\red[1]_i_907\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(7),
      O => \red[1]_i_907_n_0\
    );
\red[1]_i_908\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      O => \red[1]_i_908_n_0\
    );
\red[1]_i_909\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \red[1]_i_909_n_0\
    );
\red[1]_i_91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_91_n_0\
    );
\red[1]_i_910\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(6),
      O => \red[1]_i_910_n_0\
    );
\red[1]_i_911\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_911_n_0\
    );
\red[1]_i_912\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_912_n_0\
    );
\red[1]_i_913\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \red[1]_i_913_n_0\
    );
\red[1]_i_96\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => pixelVert(2),
      I1 => pixelVert(1),
      I2 => pixelVert(3),
      I3 => pixelVert(4),
      I4 => pixelVert(0),
      O => \red[1]_i_96_n_0\
    );
\red[1]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FFFFFFFFFFFF"
    )
        port map (
      I0 => pixelVert(2),
      I1 => pixelVert(4),
      I2 => pixelVert(3),
      I3 => pixelVert(5),
      I4 => \scoFace/geqOp460_in\,
      I5 => \scoFace/leqOp458_in\,
      O => \red[1]_i_97_n_0\
    );
\red[1]_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8FF"
    )
        port map (
      I0 => pixelVert(5),
      I1 => pixelVert(3),
      I2 => pixelVert(4),
      I3 => \red[1]_i_28_n_0\,
      O => \red[1]_i_98_n_0\
    );
\red_reg[1]_i_100\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_267_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_100_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp428_in\,
      CO(0) => \red_reg[1]_i_100_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \red[1]_i_268_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_100_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_269_n_0\,
      S(0) => \red[1]_i_270_n_0\
    );
\red_reg[1]_i_103\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_271_n_0\,
      CO(3 downto 1) => \NLW_red_reg[1]_i_103_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \scoFace/leqOp410_in\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_red_reg[1]_i_103_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \red[1]_i_272_n_0\
    );
\red_reg[1]_i_104\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_273_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_104_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp412_in\,
      CO(0) => \red_reg[1]_i_104_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => pixelHorz(10),
      DI(0) => \red[1]_i_274_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_104_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_275_n_0\,
      S(0) => \red[1]_i_276_n_0\
    );
\red_reg[1]_i_105\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_277_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_105_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp399_in\,
      CO(0) => \red_reg[1]_i_105_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \red[1]_i_278_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_105_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_279_n_0\,
      S(0) => \red[1]_i_280_n_0\
    );
\red_reg[1]_i_106\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_281_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_106_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp401_in\,
      CO(0) => \red_reg[1]_i_106_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => pixelHorz(10),
      DI(0) => \red[1]_i_282_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_106_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_283_n_0\,
      S(0) => \red[1]_i_284_n_0\
    );
\red_reg[1]_i_111\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_287_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_111_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp452_in\,
      CO(0) => \red_reg[1]_i_111_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \red[1]_i_288_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_111_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_289_n_0\,
      S(0) => \red[1]_i_290_n_0\
    );
\red_reg[1]_i_112\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_291_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_112_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp454_in\,
      CO(0) => \red_reg[1]_i_112_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => pixelHorz(10),
      DI(0) => \red[1]_i_292_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_112_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_293_n_0\,
      S(0) => \red[1]_i_294_n_0\
    );
\red_reg[1]_i_124\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_300_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_124_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp566_in\,
      CO(0) => \red_reg[1]_i_124_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_301_n_0\,
      DI(0) => \red[1]_i_302_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_124_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_303_n_0\,
      S(0) => \red[1]_i_304_n_0\
    );
\red_reg[1]_i_125\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_305_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_125_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp563_in\,
      CO(0) => \red_reg[1]_i_125_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_306_n_0\,
      DI(0) => \red[1]_i_307_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_125_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_308_n_0\,
      S(0) => \red[1]_i_309_n_0\
    );
\red_reg[1]_i_126\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_126_n_0\,
      CO(2) => \red_reg[1]_i_126_n_1\,
      CO(1) => \red_reg[1]_i_126_n_2\,
      CO(0) => \red_reg[1]_i_126_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_310_n_0\,
      DI(2) => \red[1]_i_311_n_0\,
      DI(1) => \red[1]_i_312_n_0\,
      DI(0) => \red[1]_i_313_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_126_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_314_n_0\,
      S(2) => \red[1]_i_315_n_0\,
      S(1) => \red[1]_i_316_n_0\,
      S(0) => \red[1]_i_317_n_0\
    );
\red_reg[1]_i_131\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_131_n_0\,
      CO(2) => \red_reg[1]_i_131_n_1\,
      CO(1) => \red_reg[1]_i_131_n_2\,
      CO(0) => \red_reg[1]_i_131_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_324_n_0\,
      DI(2) => \red[1]_i_325_n_0\,
      DI(1) => \red[1]_i_326_n_0\,
      DI(0) => \red[1]_i_327_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_131_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_328_n_0\,
      S(2) => \red[1]_i_329_n_0\,
      S(1) => \red[1]_i_330_n_0\,
      S(0) => \red[1]_i_331_n_0\
    );
\red_reg[1]_i_136\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_335_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_136_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp510_in\,
      CO(0) => \red_reg[1]_i_136_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_336_n_0\,
      DI(0) => \red[1]_i_337_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_136_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_338_n_0\,
      S(0) => \red[1]_i_339_n_0\
    );
\red_reg[1]_i_137\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_340_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_137_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp507_in\,
      CO(0) => \red_reg[1]_i_137_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_341_n_0\,
      DI(0) => \red[1]_i_342_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_137_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_343_n_0\,
      S(0) => \red[1]_i_344_n_0\
    );
\red_reg[1]_i_140\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_345_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_140_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp525_in\,
      CO(0) => \red_reg[1]_i_140_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_346_n_0\,
      DI(0) => \red[1]_i_347_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_140_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_348_n_0\,
      S(0) => \red[1]_i_349_n_0\
    );
\red_reg[1]_i_141\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_350_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_141_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp528_in\,
      CO(0) => \red_reg[1]_i_141_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_351_n_0\,
      DI(0) => \red[1]_i_352_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_141_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_353_n_0\,
      S(0) => \red[1]_i_354_n_0\
    );
\red_reg[1]_i_143\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_143_n_0\,
      CO(2) => \red_reg[1]_i_143_n_1\,
      CO(1) => \red_reg[1]_i_143_n_2\,
      CO(0) => \red_reg[1]_i_143_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_355_n_0\,
      DI(2) => \red[1]_i_356_n_0\,
      DI(1) => \red[1]_i_357_n_0\,
      DI(0) => \red[1]_i_358_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_143_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_359_n_0\,
      S(2) => \red[1]_i_360_n_0\,
      S(1) => \red[1]_i_361_n_0\,
      S(0) => \red[1]_i_362_n_0\
    );
\red_reg[1]_i_148\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_148_n_0\,
      CO(2) => \red_reg[1]_i_148_n_1\,
      CO(1) => \red_reg[1]_i_148_n_2\,
      CO(0) => \red_reg[1]_i_148_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_367_n_0\,
      DI(2) => \red[1]_i_368_n_0\,
      DI(1) => \red[1]_i_369_n_0\,
      DI(0) => \red[1]_i_370_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_148_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_371_n_0\,
      S(2) => \red[1]_i_372_n_0\,
      S(1) => \red[1]_i_373_n_0\,
      S(0) => \red[1]_i_374_n_0\
    );
\red_reg[1]_i_153\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_377_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_153_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp531_in\,
      CO(0) => \red_reg[1]_i_153_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_378_n_0\,
      DI(0) => \red[1]_i_379_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_153_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_380_n_0\,
      S(0) => \red[1]_i_381_n_0\
    );
\red_reg[1]_i_154\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_382_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_154_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp534_in\,
      CO(0) => \red_reg[1]_i_154_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_383_n_0\,
      DI(0) => \red[1]_i_384_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_154_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_385_n_0\,
      S(0) => \red[1]_i_386_n_0\
    );
\red_reg[1]_i_155\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_155_n_0\,
      CO(2) => \red_reg[1]_i_155_n_1\,
      CO(1) => \red_reg[1]_i_155_n_2\,
      CO(0) => \red_reg[1]_i_155_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_387_n_0\,
      DI(2) => \red[1]_i_388_n_0\,
      DI(1) => \red[1]_i_389_n_0\,
      DI(0) => \red[1]_i_390_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_155_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_391_n_0\,
      S(2) => \red[1]_i_392_n_0\,
      S(1) => \red[1]_i_393_n_0\,
      S(0) => \red[1]_i_394_n_0\
    );
\red_reg[1]_i_160\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_160_n_0\,
      CO(2) => \red_reg[1]_i_160_n_1\,
      CO(1) => \red_reg[1]_i_160_n_2\,
      CO(0) => \red_reg[1]_i_160_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_396_n_0\,
      DI(2) => \red[1]_i_397_n_0\,
      DI(1) => \red[1]_i_398_n_0\,
      DI(0) => \red[1]_i_399_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_160_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_400_n_0\,
      S(2) => \red[1]_i_401_n_0\,
      S(1) => \red[1]_i_402_n_0\,
      S(0) => \red[1]_i_403_n_0\
    );
\red_reg[1]_i_165\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_407_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_165_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp543_in\,
      CO(0) => \red_reg[1]_i_165_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_408_n_0\,
      DI(0) => \red[1]_i_409_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_165_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_410_n_0\,
      S(0) => \red[1]_i_411_n_0\
    );
\red_reg[1]_i_166\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_412_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_166_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp546_in\,
      CO(0) => \red_reg[1]_i_166_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_413_n_0\,
      DI(0) => \red[1]_i_414_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_166_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_415_n_0\,
      S(0) => \red[1]_i_416_n_0\
    );
\red_reg[1]_i_168\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_417_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_168_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp519_in\,
      CO(0) => \red_reg[1]_i_168_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_418_n_0\,
      DI(0) => \red[1]_i_419_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_168_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_420_n_0\,
      S(0) => \red[1]_i_421_n_0\
    );
\red_reg[1]_i_169\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_422_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_169_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp522_in\,
      CO(0) => \red_reg[1]_i_169_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_423_n_0\,
      DI(0) => \red[1]_i_424_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_169_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_425_n_0\,
      S(0) => \red[1]_i_426_n_0\
    );
\red_reg[1]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_66_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_17_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp470_in\,
      CO(0) => \red_reg[1]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \red[1]_i_67_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_68_n_0\,
      S(0) => \red[1]_i_69_n_0\
    );
\red_reg[1]_i_170\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_170_n_0\,
      CO(2) => \red_reg[1]_i_170_n_1\,
      CO(1) => \red_reg[1]_i_170_n_2\,
      CO(0) => \red_reg[1]_i_170_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_427_n_0\,
      DI(2) => \red[1]_i_428_n_0\,
      DI(1) => \red[1]_i_429_n_0\,
      DI(0) => \red[1]_i_430_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_170_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_431_n_0\,
      S(2) => \red[1]_i_432_n_0\,
      S(1) => \red[1]_i_433_n_0\,
      S(0) => \red[1]_i_434_n_0\
    );
\red_reg[1]_i_175\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_175_n_0\,
      CO(2) => \red_reg[1]_i_175_n_1\,
      CO(1) => \red_reg[1]_i_175_n_2\,
      CO(0) => \red_reg[1]_i_175_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_436_n_0\,
      DI(2) => \red[1]_i_437_n_0\,
      DI(1) => \red[1]_i_438_n_0\,
      DI(0) => \red[1]_i_439_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_175_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_440_n_0\,
      S(2) => \red[1]_i_441_n_0\,
      S(1) => \red[1]_i_442_n_0\,
      S(0) => \red[1]_i_443_n_0\
    );
\red_reg[1]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_70_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_18_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp472_in\,
      CO(0) => \red_reg[1]_i_18_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => pixelHorz(10),
      DI(0) => \red[1]_i_71_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_72_n_0\,
      S(0) => \red[1]_i_73_n_0\
    );
\red_reg[1]_i_180\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_447_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_180_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp587_in\,
      CO(0) => \red_reg[1]_i_180_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_448_n_0\,
      DI(0) => \red[1]_i_449_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_180_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_450_n_0\,
      S(0) => \red[1]_i_451_n_0\
    );
\red_reg[1]_i_181\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_452_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_181_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp589_in\,
      CO(0) => \red_reg[1]_i_181_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_453_n_0\,
      DI(0) => \red[1]_i_454_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_181_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_455_n_0\,
      S(0) => \red[1]_i_456_n_0\
    );
\red_reg[1]_i_182\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_457_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_182_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp578_in\,
      CO(0) => \red_reg[1]_i_182_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_458_n_0\,
      DI(0) => \red[1]_i_459_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_182_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_460_n_0\,
      S(0) => \red[1]_i_461_n_0\
    );
\red_reg[1]_i_183\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_462_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_183_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp575_in\,
      CO(0) => \red_reg[1]_i_183_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_463_n_0\,
      DI(0) => \red[1]_i_464_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_183_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_465_n_0\,
      S(0) => \red[1]_i_466_n_0\
    );
\red_reg[1]_i_184\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_184_n_0\,
      CO(2) => \red_reg[1]_i_184_n_1\,
      CO(1) => \red_reg[1]_i_184_n_2\,
      CO(0) => \red_reg[1]_i_184_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_467_n_0\,
      DI(2) => \red[1]_i_468_n_0\,
      DI(1) => \red[1]_i_469_n_0\,
      DI(0) => \red[1]_i_470_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_184_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_471_n_0\,
      S(2) => \red[1]_i_472_n_0\,
      S(1) => \red[1]_i_473_n_0\,
      S(0) => \red[1]_i_474_n_0\
    );
\red_reg[1]_i_189\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_189_n_0\,
      CO(2) => \red_reg[1]_i_189_n_1\,
      CO(1) => \red_reg[1]_i_189_n_2\,
      CO(0) => \red_reg[1]_i_189_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_476_n_0\,
      DI(2) => \red[1]_i_477_n_0\,
      DI(1) => \red[1]_i_478_n_0\,
      DI(0) => \red[1]_i_479_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_189_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_480_n_0\,
      S(2) => \red[1]_i_481_n_0\,
      S(1) => \red[1]_i_482_n_0\,
      S(0) => \red[1]_i_483_n_0\
    );
\red_reg[1]_i_207\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_207_n_0\,
      CO(2) => \red_reg[1]_i_207_n_1\,
      CO(1) => \red_reg[1]_i_207_n_2\,
      CO(0) => \red_reg[1]_i_207_n_3\,
      CYINIT => \red[1]_i_485_n_0\,
      DI(3) => \red[1]_i_486_n_0\,
      DI(2) => pixelHorz(7),
      DI(1) => '0',
      DI(0) => \red[1]_i_487_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_207_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_488_n_0\,
      S(2) => \red[1]_i_489_n_0\,
      S(1) => \red[1]_i_490_n_0\,
      S(0) => \red[1]_i_491_n_0\
    );
\red_reg[1]_i_209\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_209_n_0\,
      CO(2) => \red_reg[1]_i_209_n_1\,
      CO(1) => \red_reg[1]_i_209_n_2\,
      CO(0) => \red_reg[1]_i_209_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_492_n_0\,
      DI(2) => '0',
      DI(1) => \red[1]_i_493_n_0\,
      DI(0) => \red[1]_i_494_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_209_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_495_n_0\,
      S(2) => \red[1]_i_496_n_0\,
      S(1) => \red[1]_i_497_n_0\,
      S(0) => \red[1]_i_498_n_0\
    );
\red_reg[1]_i_213\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_213_n_0\,
      CO(2) => \red_reg[1]_i_213_n_1\,
      CO(1) => \red_reg[1]_i_213_n_2\,
      CO(0) => \red_reg[1]_i_213_n_3\,
      CYINIT => '1',
      DI(3) => pixelHorz(7),
      DI(2) => '0',
      DI(1) => \red[1]_i_499_n_0\,
      DI(0) => \^q\(1),
      O(3 downto 0) => \NLW_red_reg[1]_i_213_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_500_n_0\,
      S(2) => \red[1]_i_501_n_0\,
      S(1) => \red[1]_i_502_n_0\,
      S(0) => \red[1]_i_503_n_0\
    );
\red_reg[1]_i_217\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_217_n_0\,
      CO(2) => \red_reg[1]_i_217_n_1\,
      CO(1) => \red_reg[1]_i_217_n_2\,
      CO(0) => \red_reg[1]_i_217_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_504_n_0\,
      DI(2) => '0',
      DI(1) => \red[1]_i_505_n_0\,
      DI(0) => \red[1]_i_506_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_217_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_507_n_0\,
      S(2) => \red[1]_i_508_n_0\,
      S(1) => \red[1]_i_509_n_0\,
      S(0) => \red[1]_i_510_n_0\
    );
\red_reg[1]_i_221\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_511_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_221_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp440_in\,
      CO(0) => \red_reg[1]_i_221_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \red[1]_i_512_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_221_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_513_n_0\,
      S(0) => \red[1]_i_514_n_0\
    );
\red_reg[1]_i_222\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_515_n_0\,
      CO(3 downto 1) => \NLW_red_reg[1]_i_222_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \scoFace/geqOp442_in\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => pixelHorz(10),
      O(3 downto 0) => \NLW_red_reg[1]_i_222_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \red[1]_i_516_n_0\
    );
\red_reg[1]_i_225\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_225_n_0\,
      CO(2) => \red_reg[1]_i_225_n_1\,
      CO(1) => \red_reg[1]_i_225_n_2\,
      CO(0) => \red_reg[1]_i_225_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_517_n_0\,
      DI(2) => '0',
      DI(1) => \red[1]_i_518_n_0\,
      DI(0) => \red[1]_i_519_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_225_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_520_n_0\,
      S(2) => \red[1]_i_521_n_0\,
      S(1) => \red[1]_i_522_n_0\,
      S(0) => \red[1]_i_523_n_0\
    );
\red_reg[1]_i_229\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_229_n_0\,
      CO(2) => \red_reg[1]_i_229_n_1\,
      CO(1) => \red_reg[1]_i_229_n_2\,
      CO(0) => \red_reg[1]_i_229_n_3\,
      CYINIT => \red[1]_i_485_n_0\,
      DI(3) => \red[1]_i_524_n_0\,
      DI(2) => pixelHorz(7),
      DI(1) => '0',
      DI(0) => \red[1]_i_525_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_229_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_526_n_0\,
      S(2) => \red[1]_i_527_n_0\,
      S(1) => \red[1]_i_528_n_0\,
      S(0) => \red[1]_i_529_n_0\
    );
\red_reg[1]_i_231\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_530_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_231_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp424_in\,
      CO(0) => \red_reg[1]_i_231_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => pixelHorz(10),
      DI(0) => \red[1]_i_531_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_231_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_532_n_0\,
      S(0) => \red[1]_i_533_n_0\
    );
\red_reg[1]_i_232\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_534_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_232_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp422_in\,
      CO(0) => \red_reg[1]_i_232_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \red[1]_i_535_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_232_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_536_n_0\,
      S(0) => \red[1]_i_537_n_0\
    );
\red_reg[1]_i_233\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_233_n_0\,
      CO(2) => \red_reg[1]_i_233_n_1\,
      CO(1) => \red_reg[1]_i_233_n_2\,
      CO(0) => \red_reg[1]_i_233_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_538_n_0\,
      DI(2) => \red[1]_i_539_n_0\,
      DI(1) => \red[1]_i_540_n_0\,
      DI(0) => \red[1]_i_541_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_233_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_542_n_0\,
      S(2) => \red[1]_i_543_n_0\,
      S(1) => \red[1]_i_544_n_0\,
      S(0) => \red[1]_i_545_n_0\
    );
\red_reg[1]_i_238\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_238_n_0\,
      CO(2) => \red_reg[1]_i_238_n_1\,
      CO(1) => \red_reg[1]_i_238_n_2\,
      CO(0) => \red_reg[1]_i_238_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_548_n_0\,
      DI(2) => \red[1]_i_549_n_0\,
      DI(1) => \red[1]_i_550_n_0\,
      DI(0) => \red[1]_i_551_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_238_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_552_n_0\,
      S(2) => \red[1]_i_553_n_0\,
      S(1) => \red[1]_i_554_n_0\,
      S(0) => \red[1]_i_555_n_0\
    );
\red_reg[1]_i_243\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_557_n_0\,
      CO(3 downto 1) => \NLW_red_reg[1]_i_243_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \scoFace/leqOp434_in\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_red_reg[1]_i_243_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \red[1]_i_558_n_0\
    );
\red_reg[1]_i_244\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_559_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_244_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp436_in\,
      CO(0) => \red_reg[1]_i_244_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => pixelHorz(10),
      DI(0) => \red[1]_i_560_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_244_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_561_n_0\,
      S(0) => \red[1]_i_562_n_0\
    );
\red_reg[1]_i_245\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_245_n_0\,
      CO(2) => \red_reg[1]_i_245_n_1\,
      CO(1) => \red_reg[1]_i_245_n_2\,
      CO(0) => \red_reg[1]_i_245_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_563_n_0\,
      DI(2) => \red[1]_i_564_n_0\,
      DI(1) => \red[1]_i_565_n_0\,
      DI(0) => \red[1]_i_566_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_245_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_567_n_0\,
      S(2) => \red[1]_i_568_n_0\,
      S(1) => \red[1]_i_569_n_0\,
      S(0) => \red[1]_i_570_n_0\
    );
\red_reg[1]_i_250\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_250_n_0\,
      CO(2) => \red_reg[1]_i_250_n_1\,
      CO(1) => \red_reg[1]_i_250_n_2\,
      CO(0) => \red_reg[1]_i_250_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_572_n_0\,
      DI(2) => \red[1]_i_573_n_0\,
      DI(1) => \red[1]_i_574_n_0\,
      DI(0) => \red[1]_i_575_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_250_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_576_n_0\,
      S(2) => \red[1]_i_577_n_0\,
      S(1) => \red[1]_i_578_n_0\,
      S(0) => \red[1]_i_579_n_0\
    );
\red_reg[1]_i_255\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_255_n_0\,
      CO(2) => \red_reg[1]_i_255_n_1\,
      CO(1) => \red_reg[1]_i_255_n_2\,
      CO(0) => \red_reg[1]_i_255_n_3\,
      CYINIT => \red[1]_i_581_n_0\,
      DI(3) => \red[1]_i_582_n_0\,
      DI(2) => \red[1]_i_583_n_0\,
      DI(1) => \red[1]_i_584_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_red_reg[1]_i_255_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_585_n_0\,
      S(2) => \red[1]_i_586_n_0\,
      S(1) => \red[1]_i_587_n_0\,
      S(0) => \red[1]_i_588_n_0\
    );
\red_reg[1]_i_257\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_257_n_0\,
      CO(2) => \red_reg[1]_i_257_n_1\,
      CO(1) => \red_reg[1]_i_257_n_2\,
      CO(0) => \red_reg[1]_i_257_n_3\,
      CYINIT => '1',
      DI(3) => pixelHorz(7),
      DI(2) => '0',
      DI(1) => \red[1]_i_589_n_0\,
      DI(0) => \red[1]_i_590_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_257_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_591_n_0\,
      S(2) => \red[1]_i_592_n_0\,
      S(1) => \red[1]_i_593_n_0\,
      S(0) => \red[1]_i_594_n_0\
    );
\red_reg[1]_i_261\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_595_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_261_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp460_in\,
      CO(0) => \red_reg[1]_i_261_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => pixelHorz(10),
      DI(0) => \red[1]_i_596_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_261_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_597_n_0\,
      S(0) => \red[1]_i_598_n_0\
    );
\red_reg[1]_i_262\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_599_n_0\,
      CO(3 downto 1) => \NLW_red_reg[1]_i_262_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \scoFace/leqOp458_in\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_red_reg[1]_i_262_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \red[1]_i_600_n_0\
    );
\red_reg[1]_i_263\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_263_n_0\,
      CO(2) => \red_reg[1]_i_263_n_1\,
      CO(1) => \red_reg[1]_i_263_n_2\,
      CO(0) => \red_reg[1]_i_263_n_3\,
      CYINIT => '1',
      DI(3) => pixelHorz(7),
      DI(2) => '0',
      DI(1) => \red[1]_i_601_n_0\,
      DI(0) => \^q\(1),
      O(3 downto 0) => \NLW_red_reg[1]_i_263_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_602_n_0\,
      S(2) => \red[1]_i_603_n_0\,
      S(1) => \red[1]_i_604_n_0\,
      S(0) => \red[1]_i_605_n_0\
    );
\red_reg[1]_i_267\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_267_n_0\,
      CO(2) => \red_reg[1]_i_267_n_1\,
      CO(1) => \red_reg[1]_i_267_n_2\,
      CO(0) => \red_reg[1]_i_267_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_606_n_0\,
      DI(2) => '0',
      DI(1) => \red[1]_i_607_n_0\,
      DI(0) => \red[1]_i_608_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_267_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_609_n_0\,
      S(2) => \red[1]_i_610_n_0\,
      S(1) => \red[1]_i_611_n_0\,
      S(0) => \red[1]_i_612_n_0\
    );
\red_reg[1]_i_271\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_271_n_0\,
      CO(2) => \red_reg[1]_i_271_n_1\,
      CO(1) => \red_reg[1]_i_271_n_2\,
      CO(0) => \red_reg[1]_i_271_n_3\,
      CYINIT => \red[1]_i_581_n_0\,
      DI(3) => \red[1]_i_613_n_0\,
      DI(2) => \red[1]_i_614_n_0\,
      DI(1) => '0',
      DI(0) => \red[1]_i_615_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_271_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_616_n_0\,
      S(2) => \red[1]_i_617_n_0\,
      S(1) => \red[1]_i_618_n_0\,
      S(0) => \red[1]_i_619_n_0\
    );
\red_reg[1]_i_273\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_273_n_0\,
      CO(2) => \red_reg[1]_i_273_n_1\,
      CO(1) => \red_reg[1]_i_273_n_2\,
      CO(0) => \red_reg[1]_i_273_n_3\,
      CYINIT => '1',
      DI(3) => pixelHorz(7),
      DI(2 downto 1) => B"00",
      DI(0) => \red[1]_i_620_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_273_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_621_n_0\,
      S(2) => \red[1]_i_622_n_0\,
      S(1) => \red[1]_i_623_n_0\,
      S(0) => \red[1]_i_624_n_0\
    );
\red_reg[1]_i_277\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_277_n_0\,
      CO(2) => \red_reg[1]_i_277_n_1\,
      CO(1) => \red_reg[1]_i_277_n_2\,
      CO(0) => \red_reg[1]_i_277_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_625_n_0\,
      DI(2 downto 1) => B"00",
      DI(0) => \red[1]_i_626_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_277_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_627_n_0\,
      S(2) => \red[1]_i_628_n_0\,
      S(1) => \red[1]_i_629_n_0\,
      S(0) => \red[1]_i_630_n_0\
    );
\red_reg[1]_i_281\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_281_n_0\,
      CO(2) => \red_reg[1]_i_281_n_1\,
      CO(1) => \red_reg[1]_i_281_n_2\,
      CO(0) => \red_reg[1]_i_281_n_3\,
      CYINIT => '1',
      DI(3) => pixelHorz(7),
      DI(2 downto 1) => B"00",
      DI(0) => \red[1]_i_631_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_281_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_632_n_0\,
      S(2) => \red[1]_i_633_n_0\,
      S(1) => \red[1]_i_634_n_0\,
      S(0) => \red[1]_i_635_n_0\
    );
\red_reg[1]_i_285\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_636_n_0\,
      CO(3 downto 1) => \NLW_red_reg[1]_i_285_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \scoFace/geqOp396_in\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => pixelHorz(10),
      O(3 downto 0) => \NLW_red_reg[1]_i_285_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \red[1]_i_637_n_0\
    );
\red_reg[1]_i_286\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_638_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_286_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp394_in\,
      CO(0) => \red_reg[1]_i_286_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \red[1]_i_639_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_286_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_640_n_0\,
      S(0) => \red[1]_i_641_n_0\
    );
\red_reg[1]_i_287\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_287_n_0\,
      CO(2) => \red_reg[1]_i_287_n_1\,
      CO(1) => \red_reg[1]_i_287_n_2\,
      CO(0) => \red_reg[1]_i_287_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_642_n_0\,
      DI(2) => '0',
      DI(1) => \red[1]_i_643_n_0\,
      DI(0) => \red[1]_i_644_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_287_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_645_n_0\,
      S(2) => \red[1]_i_646_n_0\,
      S(1) => \red[1]_i_647_n_0\,
      S(0) => \red[1]_i_648_n_0\
    );
\red_reg[1]_i_291\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_291_n_0\,
      CO(2) => \red_reg[1]_i_291_n_1\,
      CO(1) => \red_reg[1]_i_291_n_2\,
      CO(0) => \red_reg[1]_i_291_n_3\,
      CYINIT => '1',
      DI(3) => pixelHorz(7),
      DI(2) => '0',
      DI(1) => \^q\(3),
      DI(0) => \^q\(1),
      O(3 downto 0) => \NLW_red_reg[1]_i_291_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_649_n_0\,
      S(2) => \red[1]_i_650_n_0\,
      S(1) => \red[1]_i_651_n_0\,
      S(0) => \red[1]_i_652_n_0\
    );
\red_reg[1]_i_295\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_653_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_295_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp404_in\,
      CO(0) => \red_reg[1]_i_295_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \red[1]_i_654_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_295_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_655_n_0\,
      S(0) => \red[1]_i_656_n_0\
    );
\red_reg[1]_i_296\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_657_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_296_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp406_in\,
      CO(0) => \red_reg[1]_i_296_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => pixelHorz(10),
      DI(0) => \red[1]_i_658_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_296_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_659_n_0\,
      S(0) => \red[1]_i_660_n_0\
    );
\red_reg[1]_i_297\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_661_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_297_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp448_in\,
      CO(0) => \red_reg[1]_i_297_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => pixelHorz(10),
      DI(0) => \red[1]_i_662_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_297_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_663_n_0\,
      S(0) => \red[1]_i_664_n_0\
    );
\red_reg[1]_i_298\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_665_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_298_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp446_in\,
      CO(0) => \red_reg[1]_i_298_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \red[1]_i_666_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_298_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_667_n_0\,
      S(0) => \red[1]_i_668_n_0\
    );
\red_reg[1]_i_300\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_300_n_0\,
      CO(2) => \red_reg[1]_i_300_n_1\,
      CO(1) => \red_reg[1]_i_300_n_2\,
      CO(0) => \red_reg[1]_i_300_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_669_n_0\,
      DI(2) => \red[1]_i_670_n_0\,
      DI(1) => \red[1]_i_671_n_0\,
      DI(0) => \red[1]_i_672_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_300_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_673_n_0\,
      S(2) => \red[1]_i_674_n_0\,
      S(1) => \red[1]_i_675_n_0\,
      S(0) => \red[1]_i_676_n_0\
    );
\red_reg[1]_i_305\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_305_n_0\,
      CO(2) => \red_reg[1]_i_305_n_1\,
      CO(1) => \red_reg[1]_i_305_n_2\,
      CO(0) => \red_reg[1]_i_305_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_677_n_0\,
      DI(2) => \red[1]_i_678_n_0\,
      DI(1) => \red[1]_i_679_n_0\,
      DI(0) => \red[1]_i_680_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_305_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_681_n_0\,
      S(2) => \red[1]_i_682_n_0\,
      S(1) => \red[1]_i_683_n_0\,
      S(0) => \red[1]_i_684_n_0\
    );
\red_reg[1]_i_335\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_335_n_0\,
      CO(2) => \red_reg[1]_i_335_n_1\,
      CO(1) => \red_reg[1]_i_335_n_2\,
      CO(0) => \red_reg[1]_i_335_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_689_n_0\,
      DI(2) => \red[1]_i_690_n_0\,
      DI(1) => \red[1]_i_691_n_0\,
      DI(0) => \red[1]_i_692_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_335_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_693_n_0\,
      S(2) => \red[1]_i_694_n_0\,
      S(1) => \red[1]_i_695_n_0\,
      S(0) => \red[1]_i_696_n_0\
    );
\red_reg[1]_i_340\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_340_n_0\,
      CO(2) => \red_reg[1]_i_340_n_1\,
      CO(1) => \red_reg[1]_i_340_n_2\,
      CO(0) => \red_reg[1]_i_340_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_697_n_0\,
      DI(2) => \red[1]_i_698_n_0\,
      DI(1) => \red[1]_i_699_n_0\,
      DI(0) => \red[1]_i_700_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_340_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_701_n_0\,
      S(2) => \red[1]_i_702_n_0\,
      S(1) => \red[1]_i_703_n_0\,
      S(0) => \red[1]_i_704_n_0\
    );
\red_reg[1]_i_345\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_345_n_0\,
      CO(2) => \red_reg[1]_i_345_n_1\,
      CO(1) => \red_reg[1]_i_345_n_2\,
      CO(0) => \red_reg[1]_i_345_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_705_n_0\,
      DI(2) => \red[1]_i_706_n_0\,
      DI(1) => \red[1]_i_707_n_0\,
      DI(0) => \red[1]_i_708_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_345_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_709_n_0\,
      S(2) => \red[1]_i_710_n_0\,
      S(1) => \red[1]_i_711_n_0\,
      S(0) => \red[1]_i_712_n_0\
    );
\red_reg[1]_i_350\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_350_n_0\,
      CO(2) => \red_reg[1]_i_350_n_1\,
      CO(1) => \red_reg[1]_i_350_n_2\,
      CO(0) => \red_reg[1]_i_350_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_715_n_0\,
      DI(2) => \red[1]_i_716_n_0\,
      DI(1) => \red[1]_i_717_n_0\,
      DI(0) => \red[1]_i_718_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_350_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_719_n_0\,
      S(2) => \red[1]_i_720_n_0\,
      S(1) => \red[1]_i_721_n_0\,
      S(0) => \red[1]_i_722_n_0\
    );
\red_reg[1]_i_377\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_377_n_0\,
      CO(2) => \red_reg[1]_i_377_n_1\,
      CO(1) => \red_reg[1]_i_377_n_2\,
      CO(0) => \red_reg[1]_i_377_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_729_n_0\,
      DI(2) => \red[1]_i_730_n_0\,
      DI(1) => \red[1]_i_731_n_0\,
      DI(0) => \red[1]_i_732_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_377_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_733_n_0\,
      S(2) => \red[1]_i_734_n_0\,
      S(1) => \red[1]_i_735_n_0\,
      S(0) => \red[1]_i_736_n_0\
    );
\red_reg[1]_i_382\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_382_n_0\,
      CO(2) => \red_reg[1]_i_382_n_1\,
      CO(1) => \red_reg[1]_i_382_n_2\,
      CO(0) => \red_reg[1]_i_382_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_737_n_0\,
      DI(2) => \red[1]_i_738_n_0\,
      DI(1) => \red[1]_i_739_n_0\,
      DI(0) => \red[1]_i_740_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_382_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_741_n_0\,
      S(2) => \red[1]_i_742_n_0\,
      S(1) => \red[1]_i_743_n_0\,
      S(0) => \red[1]_i_744_n_0\
    );
\red_reg[1]_i_407\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_407_n_0\,
      CO(2) => \red_reg[1]_i_407_n_1\,
      CO(1) => \red_reg[1]_i_407_n_2\,
      CO(0) => \red_reg[1]_i_407_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_753_n_0\,
      DI(2) => \red[1]_i_754_n_0\,
      DI(1) => \red[1]_i_755_n_0\,
      DI(0) => \red[1]_i_756_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_407_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_757_n_0\,
      S(2) => \red[1]_i_758_n_0\,
      S(1) => \red[1]_i_759_n_0\,
      S(0) => \red[1]_i_760_n_0\
    );
\red_reg[1]_i_412\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_412_n_0\,
      CO(2) => \red_reg[1]_i_412_n_1\,
      CO(1) => \red_reg[1]_i_412_n_2\,
      CO(0) => \red_reg[1]_i_412_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_762_n_0\,
      DI(2) => \red[1]_i_763_n_0\,
      DI(1) => \red[1]_i_764_n_0\,
      DI(0) => \red[1]_i_765_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_412_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_766_n_0\,
      S(2) => \red[1]_i_767_n_0\,
      S(1) => \red[1]_i_768_n_0\,
      S(0) => \red[1]_i_769_n_0\
    );
\red_reg[1]_i_417\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_417_n_0\,
      CO(2) => \red_reg[1]_i_417_n_1\,
      CO(1) => \red_reg[1]_i_417_n_2\,
      CO(0) => \red_reg[1]_i_417_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_771_n_0\,
      DI(2) => \red[1]_i_772_n_0\,
      DI(1) => \red[1]_i_773_n_0\,
      DI(0) => \red[1]_i_774_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_417_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_775_n_0\,
      S(2) => \red[1]_i_776_n_0\,
      S(1) => \red[1]_i_777_n_0\,
      S(0) => \red[1]_i_778_n_0\
    );
\red_reg[1]_i_422\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_422_n_0\,
      CO(2) => \red_reg[1]_i_422_n_1\,
      CO(1) => \red_reg[1]_i_422_n_2\,
      CO(0) => \red_reg[1]_i_422_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_780_n_0\,
      DI(2) => \red[1]_i_781_n_0\,
      DI(1) => \red[1]_i_782_n_0\,
      DI(0) => \red[1]_i_783_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_422_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_784_n_0\,
      S(2) => \red[1]_i_785_n_0\,
      S(1) => \red[1]_i_786_n_0\,
      S(0) => \red[1]_i_787_n_0\
    );
\red_reg[1]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_126_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_43_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp549_in\,
      CO(0) => \red_reg[1]_i_43_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_127_n_0\,
      DI(0) => \red[1]_i_128_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_43_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_129_n_0\,
      S(0) => \red[1]_i_130_n_0\
    );
\red_reg[1]_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_131_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_44_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp552_in\,
      CO(0) => \red_reg[1]_i_44_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_132_n_0\,
      DI(0) => \red[1]_i_133_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_44_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_134_n_0\,
      S(0) => \red[1]_i_135_n_0\
    );
\red_reg[1]_i_447\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_447_n_0\,
      CO(2) => \red_reg[1]_i_447_n_1\,
      CO(1) => \red_reg[1]_i_447_n_2\,
      CO(0) => \red_reg[1]_i_447_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_790_n_0\,
      DI(2) => \red[1]_i_791_n_0\,
      DI(1) => \red[1]_i_792_n_0\,
      DI(0) => \red[1]_i_793_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_447_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_794_n_0\,
      S(2) => \red[1]_i_795_n_0\,
      S(1) => \red[1]_i_796_n_0\,
      S(0) => \red[1]_i_797_n_0\
    );
\red_reg[1]_i_452\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_452_n_0\,
      CO(2) => \red_reg[1]_i_452_n_1\,
      CO(1) => \red_reg[1]_i_452_n_2\,
      CO(0) => \red_reg[1]_i_452_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_798_n_0\,
      DI(2) => \red[1]_i_799_n_0\,
      DI(1) => \red[1]_i_800_n_0\,
      DI(0) => \red[1]_i_801_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_452_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_802_n_0\,
      S(2) => \red[1]_i_803_n_0\,
      S(1) => \red[1]_i_804_n_0\,
      S(0) => \red[1]_i_805_n_0\
    );
\red_reg[1]_i_457\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_457_n_0\,
      CO(2) => \red_reg[1]_i_457_n_1\,
      CO(1) => \red_reg[1]_i_457_n_2\,
      CO(0) => \red_reg[1]_i_457_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_806_n_0\,
      DI(2) => \red[1]_i_807_n_0\,
      DI(1) => \red[1]_i_808_n_0\,
      DI(0) => \red[1]_i_809_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_457_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_810_n_0\,
      S(2) => \red[1]_i_811_n_0\,
      S(1) => \red[1]_i_812_n_0\,
      S(0) => \red[1]_i_813_n_0\
    );
\red_reg[1]_i_462\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_462_n_0\,
      CO(2) => \red_reg[1]_i_462_n_1\,
      CO(1) => \red_reg[1]_i_462_n_2\,
      CO(0) => \red_reg[1]_i_462_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_815_n_0\,
      DI(2) => \red[1]_i_816_n_0\,
      DI(1) => \red[1]_i_817_n_0\,
      DI(0) => \red[1]_i_818_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_462_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_819_n_0\,
      S(2) => \red[1]_i_820_n_0\,
      S(1) => \red[1]_i_821_n_0\,
      S(0) => \red[1]_i_822_n_0\
    );
\red_reg[1]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_143_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_48_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp513_in\,
      CO(0) => \red_reg[1]_i_48_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_144_n_0\,
      DI(0) => \red[1]_i_145_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_48_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_146_n_0\,
      S(0) => \red[1]_i_147_n_0\
    );
\red_reg[1]_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_148_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_49_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp516_in\,
      CO(0) => \red_reg[1]_i_49_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_149_n_0\,
      DI(0) => \red[1]_i_150_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_49_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_151_n_0\,
      S(0) => \red[1]_i_152_n_0\
    );
\red_reg[1]_i_511\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_511_n_0\,
      CO(2) => \red_reg[1]_i_511_n_1\,
      CO(1) => \red_reg[1]_i_511_n_2\,
      CO(0) => \red_reg[1]_i_511_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_823_n_0\,
      DI(2) => '0',
      DI(1) => \red[1]_i_824_n_0\,
      DI(0) => \red[1]_i_825_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_511_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_826_n_0\,
      S(2) => \red[1]_i_827_n_0\,
      S(1) => \red[1]_i_828_n_0\,
      S(0) => \red[1]_i_829_n_0\
    );
\red_reg[1]_i_515\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_515_n_0\,
      CO(2) => \red_reg[1]_i_515_n_1\,
      CO(1) => \red_reg[1]_i_515_n_2\,
      CO(0) => \red_reg[1]_i_515_n_3\,
      CYINIT => \red[1]_i_485_n_0\,
      DI(3) => \red[1]_i_830_n_0\,
      DI(2) => pixelHorz(7),
      DI(1) => '0',
      DI(0) => \^q\(3),
      O(3 downto 0) => \NLW_red_reg[1]_i_515_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_831_n_0\,
      S(2) => \red[1]_i_832_n_0\,
      S(1) => \red[1]_i_833_n_0\,
      S(0) => \red[1]_i_834_n_0\
    );
\red_reg[1]_i_52\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_155_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_52_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp504_in\,
      CO(0) => \red_reg[1]_i_52_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_156_n_0\,
      DI(0) => \red[1]_i_157_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_52_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_158_n_0\,
      S(0) => \red[1]_i_159_n_0\
    );
\red_reg[1]_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_160_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_53_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp501_in\,
      CO(0) => \red_reg[1]_i_53_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_161_n_0\,
      DI(0) => \red[1]_i_162_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_53_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_163_n_0\,
      S(0) => \red[1]_i_164_n_0\
    );
\red_reg[1]_i_530\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_530_n_0\,
      CO(2) => \red_reg[1]_i_530_n_1\,
      CO(1) => \red_reg[1]_i_530_n_2\,
      CO(0) => \red_reg[1]_i_530_n_3\,
      CYINIT => '1',
      DI(3) => pixelHorz(7),
      DI(2) => '0',
      DI(1) => \red[1]_i_835_n_0\,
      DI(0) => \red[1]_i_836_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_530_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_837_n_0\,
      S(2) => \red[1]_i_838_n_0\,
      S(1) => \red[1]_i_839_n_0\,
      S(0) => \red[1]_i_840_n_0\
    );
\red_reg[1]_i_534\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_534_n_0\,
      CO(2) => \red_reg[1]_i_534_n_1\,
      CO(1) => \red_reg[1]_i_534_n_2\,
      CO(0) => \red_reg[1]_i_534_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_841_n_0\,
      DI(2) => '0',
      DI(1) => \red[1]_i_842_n_0\,
      DI(0) => \red[1]_i_843_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_534_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_844_n_0\,
      S(2) => \red[1]_i_845_n_0\,
      S(1) => \red[1]_i_846_n_0\,
      S(0) => \red[1]_i_847_n_0\
    );
\red_reg[1]_i_557\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_557_n_0\,
      CO(2) => \red_reg[1]_i_557_n_1\,
      CO(1) => \red_reg[1]_i_557_n_2\,
      CO(0) => \red_reg[1]_i_557_n_3\,
      CYINIT => \red[1]_i_581_n_0\,
      DI(3) => \red[1]_i_852_n_0\,
      DI(2) => \red[1]_i_853_n_0\,
      DI(1) => '0',
      DI(0) => \red[1]_i_854_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_557_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_855_n_0\,
      S(2) => \red[1]_i_856_n_0\,
      S(1) => \red[1]_i_857_n_0\,
      S(0) => \red[1]_i_858_n_0\
    );
\red_reg[1]_i_559\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_559_n_0\,
      CO(2) => \red_reg[1]_i_559_n_1\,
      CO(1) => \red_reg[1]_i_559_n_2\,
      CO(0) => \red_reg[1]_i_559_n_3\,
      CYINIT => '1',
      DI(3) => pixelHorz(7),
      DI(2) => '0',
      DI(1) => \red[1]_i_859_n_0\,
      DI(0) => \red[1]_i_860_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_559_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_861_n_0\,
      S(2) => \red[1]_i_862_n_0\,
      S(1) => \red[1]_i_863_n_0\,
      S(0) => \red[1]_i_864_n_0\
    );
\red_reg[1]_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_170_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_58_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp537_in\,
      CO(0) => \red_reg[1]_i_58_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_171_n_0\,
      DI(0) => \red[1]_i_172_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_58_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_173_n_0\,
      S(0) => \red[1]_i_174_n_0\
    );
\red_reg[1]_i_59\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_175_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_59_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp540_in\,
      CO(0) => \red_reg[1]_i_59_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_176_n_0\,
      DI(0) => \red[1]_i_177_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_59_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_178_n_0\,
      S(0) => \red[1]_i_179_n_0\
    );
\red_reg[1]_i_595\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_595_n_0\,
      CO(2) => \red_reg[1]_i_595_n_1\,
      CO(1) => \red_reg[1]_i_595_n_2\,
      CO(0) => \red_reg[1]_i_595_n_3\,
      CYINIT => '1',
      DI(3) => pixelHorz(7),
      DI(2) => '0',
      DI(1) => \^q\(3),
      DI(0) => \red[1]_i_869_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_595_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_870_n_0\,
      S(2) => \red[1]_i_871_n_0\,
      S(1) => \red[1]_i_872_n_0\,
      S(0) => \red[1]_i_873_n_0\
    );
\red_reg[1]_i_599\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_599_n_0\,
      CO(2) => \red_reg[1]_i_599_n_1\,
      CO(1) => \red_reg[1]_i_599_n_2\,
      CO(0) => \red_reg[1]_i_599_n_3\,
      CYINIT => \red[1]_i_581_n_0\,
      DI(3) => \red[1]_i_874_n_0\,
      DI(2) => \red[1]_i_875_n_0\,
      DI(1) => '0',
      DI(0) => \red[1]_i_876_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_599_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_877_n_0\,
      S(2) => \red[1]_i_878_n_0\,
      S(1) => \red[1]_i_879_n_0\,
      S(0) => \red[1]_i_880_n_0\
    );
\red_reg[1]_i_636\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_636_n_0\,
      CO(2) => \red_reg[1]_i_636_n_1\,
      CO(1) => \red_reg[1]_i_636_n_2\,
      CO(0) => \red_reg[1]_i_636_n_3\,
      CYINIT => \red[1]_i_485_n_0\,
      DI(3) => \red[1]_i_881_n_0\,
      DI(2) => pixelHorz(7),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_red_reg[1]_i_636_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_882_n_0\,
      S(2) => \red[1]_i_883_n_0\,
      S(1) => \red[1]_i_884_n_0\,
      S(0) => \red[1]_i_885_n_0\
    );
\red_reg[1]_i_638\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_638_n_0\,
      CO(2) => \red_reg[1]_i_638_n_1\,
      CO(1) => \red_reg[1]_i_638_n_2\,
      CO(0) => \red_reg[1]_i_638_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_886_n_0\,
      DI(2 downto 1) => B"00",
      DI(0) => \red[1]_i_887_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_638_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_888_n_0\,
      S(2) => \red[1]_i_889_n_0\,
      S(1) => \red[1]_i_890_n_0\,
      S(0) => \red[1]_i_891_n_0\
    );
\red_reg[1]_i_64\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_184_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_64_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp581_in\,
      CO(0) => \red_reg[1]_i_64_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_185_n_0\,
      DI(0) => \red[1]_i_186_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_64_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_187_n_0\,
      S(0) => \red[1]_i_188_n_0\
    );
\red_reg[1]_i_65\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_189_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_65_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp584_in\,
      CO(0) => \red_reg[1]_i_65_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_190_n_0\,
      DI(0) => \red[1]_i_191_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_65_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_192_n_0\,
      S(0) => \red[1]_i_193_n_0\
    );
\red_reg[1]_i_653\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_653_n_0\,
      CO(2) => \red_reg[1]_i_653_n_1\,
      CO(1) => \red_reg[1]_i_653_n_2\,
      CO(0) => \red_reg[1]_i_653_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_892_n_0\,
      DI(2 downto 1) => B"00",
      DI(0) => \red[1]_i_893_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_653_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_894_n_0\,
      S(2) => \red[1]_i_895_n_0\,
      S(1) => \red[1]_i_896_n_0\,
      S(0) => \red[1]_i_897_n_0\
    );
\red_reg[1]_i_657\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_657_n_0\,
      CO(2) => \red_reg[1]_i_657_n_1\,
      CO(1) => \red_reg[1]_i_657_n_2\,
      CO(0) => \red_reg[1]_i_657_n_3\,
      CYINIT => '1',
      DI(3) => pixelHorz(7),
      DI(2 downto 1) => B"00",
      DI(0) => \^q\(1),
      O(3 downto 0) => \NLW_red_reg[1]_i_657_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_898_n_0\,
      S(2) => \red[1]_i_899_n_0\,
      S(1) => \red[1]_i_900_n_0\,
      S(0) => \red[1]_i_901_n_0\
    );
\red_reg[1]_i_66\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_66_n_0\,
      CO(2) => \red_reg[1]_i_66_n_1\,
      CO(1) => \red_reg[1]_i_66_n_2\,
      CO(0) => \red_reg[1]_i_66_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_194_n_0\,
      DI(2) => '0',
      DI(1) => \red[1]_i_195_n_0\,
      DI(0) => \red[1]_i_196_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_66_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_197_n_0\,
      S(2) => \red[1]_i_198_n_0\,
      S(1) => \red[1]_i_199_n_0\,
      S(0) => \red[1]_i_200_n_0\
    );
\red_reg[1]_i_661\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_661_n_0\,
      CO(2) => \red_reg[1]_i_661_n_1\,
      CO(1) => \red_reg[1]_i_661_n_2\,
      CO(0) => \red_reg[1]_i_661_n_3\,
      CYINIT => '1',
      DI(3) => pixelHorz(7),
      DI(2) => '0',
      DI(1) => \^q\(3),
      DI(0) => \red[1]_i_902_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_661_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_903_n_0\,
      S(2) => \red[1]_i_904_n_0\,
      S(1) => \red[1]_i_905_n_0\,
      S(0) => \red[1]_i_906_n_0\
    );
\red_reg[1]_i_665\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_665_n_0\,
      CO(2) => \red_reg[1]_i_665_n_1\,
      CO(1) => \red_reg[1]_i_665_n_2\,
      CO(0) => \red_reg[1]_i_665_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_907_n_0\,
      DI(2) => '0',
      DI(1) => \red[1]_i_908_n_0\,
      DI(0) => \red[1]_i_909_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_665_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_910_n_0\,
      S(2) => \red[1]_i_911_n_0\,
      S(1) => \red[1]_i_912_n_0\,
      S(0) => \red[1]_i_913_n_0\
    );
\red_reg[1]_i_70\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_70_n_0\,
      CO(2) => \red_reg[1]_i_70_n_1\,
      CO(1) => \red_reg[1]_i_70_n_2\,
      CO(0) => \red_reg[1]_i_70_n_3\,
      CYINIT => '1',
      DI(3) => pixelHorz(7),
      DI(2) => '0',
      DI(1) => \red[1]_i_201_n_0\,
      DI(0) => \red[1]_i_202_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_70_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_203_n_0\,
      S(2) => \red[1]_i_204_n_0\,
      S(1) => \red[1]_i_205_n_0\,
      S(0) => \red[1]_i_206_n_0\
    );
\red_reg[1]_i_75\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_207_n_0\,
      CO(3 downto 1) => \NLW_red_reg[1]_i_75_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \scoFace/geqOp466_in\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => pixelHorz(10),
      O(3 downto 0) => \NLW_red_reg[1]_i_75_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \red[1]_i_208_n_0\
    );
\red_reg[1]_i_76\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_209_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_76_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp464_in\,
      CO(0) => \red_reg[1]_i_76_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \red[1]_i_210_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_76_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_211_n_0\,
      S(0) => \red[1]_i_212_n_0\
    );
\red_reg[1]_i_77\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_213_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_77_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp478_in\,
      CO(0) => \red_reg[1]_i_77_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => pixelHorz(10),
      DI(0) => \red[1]_i_214_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_77_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_215_n_0\,
      S(0) => \red[1]_i_216_n_0\
    );
\red_reg[1]_i_78\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_217_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_78_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp476_in\,
      CO(0) => \red_reg[1]_i_78_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \red[1]_i_218_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_78_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_219_n_0\,
      S(0) => \red[1]_i_220_n_0\
    );
\red_reg[1]_i_82\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_225_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_82_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp416_in\,
      CO(0) => \red_reg[1]_i_82_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \red[1]_i_226_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_82_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_227_n_0\,
      S(0) => \red[1]_i_228_n_0\
    );
\red_reg[1]_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_229_n_0\,
      CO(3 downto 1) => \NLW_red_reg[1]_i_83_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \scoFace/geqOp418_in\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => pixelHorz(10),
      O(3 downto 0) => \NLW_red_reg[1]_i_83_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \red[1]_i_230_n_0\
    );
\red_reg[1]_i_87\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_233_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_87_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp495_in\,
      CO(0) => \red_reg[1]_i_87_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_234_n_0\,
      DI(0) => \red[1]_i_235_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_87_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_236_n_0\,
      S(0) => \red[1]_i_237_n_0\
    );
\red_reg[1]_i_88\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_238_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_88_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp498_in\,
      CO(0) => \red_reg[1]_i_88_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_239_n_0\,
      DI(0) => \red[1]_i_240_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_88_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_241_n_0\,
      S(0) => \red[1]_i_242_n_0\
    );
\red_reg[1]_i_92\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_245_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_92_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp489_in\,
      CO(0) => \red_reg[1]_i_92_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_246_n_0\,
      DI(0) => \red[1]_i_247_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_92_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_248_n_0\,
      S(0) => \red[1]_i_249_n_0\
    );
\red_reg[1]_i_93\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_250_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_93_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp492_in\,
      CO(0) => \red_reg[1]_i_93_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_251_n_0\,
      DI(0) => \red[1]_i_252_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_93_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_253_n_0\,
      S(0) => \red[1]_i_254_n_0\
    );
\red_reg[1]_i_94\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_255_n_0\,
      CO(3 downto 1) => \NLW_red_reg[1]_i_94_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \scoFace/leqOp482_in\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_red_reg[1]_i_94_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \red[1]_i_256_n_0\
    );
\red_reg[1]_i_95\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_257_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_95_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp484_in\,
      CO(0) => \red_reg[1]_i_95_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => pixelHorz(10),
      DI(0) => \red[1]_i_258_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_95_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_259_n_0\,
      S(0) => \red[1]_i_260_n_0\
    );
\red_reg[1]_i_99\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_263_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_99_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp430_in\,
      CO(0) => \red_reg[1]_i_99_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => pixelHorz(10),
      DI(0) => \red[1]_i_264_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_99_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_265_n_0\,
      S(0) => \red[1]_i_266_n_0\
    );
signalBRAMCh1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(7),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      I3 => pixelHorz(6),
      I4 => pixelHorz(8),
      I5 => pixelHorz(10),
      O => addrb(5)
    );
signalBRAMCh1_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => addrb(0)
    );
signalBRAMCh1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => pixelHorz(8),
      I1 => pixelHorz(6),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      I3 => pixelHorz(7),
      I4 => pixelHorz(9),
      O => addrb(4)
    );
signalBRAMCh1_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      I2 => pixelHorz(6),
      I3 => pixelHorz(8),
      O => addrb(3)
    );
signalBRAMCh1_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      I2 => pixelHorz(7),
      O => addrb(2)
    );
signalBRAMCh1_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      I1 => pixelHorz(6),
      O => addrb(1)
    );
v_activeArea_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^e\(0),
      I1 => v_activeArea_i_3_n_0,
      I2 => v_cnt_reg(4),
      I3 => \v_cnt[6]_i_2_n_0\,
      I4 => v_cnt_reg(1),
      I5 => \^v_cnt_reg[7]_1\,
      O => v_activeArea06_out
    );
v_activeArea_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => v_cnt_reg(10),
      I1 => v_cnt_reg(9),
      I2 => v_cnt_reg(0),
      O => v_activeArea_i_3_n_0
    );
v_activeArea_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => v_activeArea_reg_0,
      Q => v_activeArea,
      R => \pixelVert_reg[0]_0\
    );
\v_cnt[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^v_cnt_reg[7]_0\,
      I1 => s00_axi_aresetn,
      O => \v_cnt[10]_i_1_n_0\
    );
\v_cnt[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \v_cnt[10]_i_5_n_0\,
      I1 => \^h_cnt_reg[10]_0\(0),
      I2 => h_cnt_reg(4),
      I3 => h_cnt_reg(3),
      I4 => \v_cnt[10]_i_6_n_0\,
      O => \^e\(0)
    );
\v_cnt[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => v_cnt_reg(10),
      I1 => v_cnt_reg(9),
      I2 => \v_cnt[10]_i_7_n_0\,
      O => \plusOp__0__0\(10)
    );
\v_cnt[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \^e\(0),
      I1 => \v_cnt[10]_i_8_n_0\,
      I2 => v_cnt_reg(7),
      I3 => v_cnt_reg(6),
      I4 => v_cnt_reg(5),
      O => \^v_cnt_reg[7]_0\
    );
\v_cnt[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => h_cnt_reg(2),
      I1 => h_cnt_reg(0),
      I2 => \^h_cnt_reg[10]_0\(2),
      I3 => \^h_cnt_reg[10]_0\(1),
      O => \v_cnt[10]_i_5_n_0\
    );
\v_cnt[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => h_cnt_reg(6),
      I1 => h_cnt_reg(5),
      I2 => h_cnt_reg(7),
      I3 => h_cnt_reg(1),
      O => \v_cnt[10]_i_6_n_0\
    );
\v_cnt[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => v_cnt_reg(8),
      I1 => \v_cnt[9]_i_2_n_0\,
      I2 => v_cnt_reg(7),
      I3 => v_cnt_reg(6),
      I4 => v_cnt_reg(5),
      O => \v_cnt[10]_i_7_n_0\
    );
\v_cnt[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => v_cnt_reg(8),
      I1 => v_cnt_reg(9),
      I2 => v_cnt_reg(10),
      I3 => v_cnt_reg(0),
      I4 => \v_cnt[6]_i_2_n_0\,
      I5 => \v_cnt[10]_i_9_n_0\,
      O => \v_cnt[10]_i_8_n_0\
    );
\v_cnt[10]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => v_cnt_reg(1),
      I1 => v_cnt_reg(4),
      O => \v_cnt[10]_i_9_n_0\
    );
\v_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => v_cnt_reg(0),
      I1 => v_cnt_reg(1),
      O => \plusOp__0__0\(1)
    );
\v_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => v_cnt_reg(2),
      I1 => v_cnt_reg(1),
      I2 => v_cnt_reg(0),
      O => \v_cnt[2]_i_1_n_0\
    );
\v_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => v_cnt_reg(3),
      I1 => v_cnt_reg(0),
      I2 => v_cnt_reg(1),
      I3 => v_cnt_reg(2),
      O => \plusOp__0__0\(3)
    );
\v_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => v_cnt_reg(4),
      I1 => v_cnt_reg(0),
      I2 => v_cnt_reg(1),
      I3 => v_cnt_reg(2),
      I4 => v_cnt_reg(3),
      O => \v_cnt[4]_i_1_n_0\
    );
\v_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => v_cnt_reg(5),
      I1 => v_cnt_reg(4),
      I2 => v_cnt_reg(3),
      I3 => v_cnt_reg(2),
      I4 => v_cnt_reg(1),
      I5 => v_cnt_reg(0),
      O => \v_cnt[5]_i_1_n_0\
    );
\v_cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => v_cnt_reg(6),
      I1 => v_cnt_reg(5),
      I2 => v_cnt_reg(0),
      I3 => v_cnt_reg(1),
      I4 => \v_cnt[6]_i_2_n_0\,
      I5 => v_cnt_reg(4),
      O => \v_cnt[6]_i_1_n_0\
    );
\v_cnt[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => v_cnt_reg(2),
      I1 => v_cnt_reg(3),
      O => \v_cnt[6]_i_2_n_0\
    );
\v_cnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => v_cnt_reg(7),
      I1 => \v_cnt[9]_i_2_n_0\,
      I2 => v_cnt_reg(5),
      I3 => v_cnt_reg(6),
      O => \plusOp__0__0\(7)
    );
\v_cnt[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
        port map (
      I0 => v_cnt_reg(8),
      I1 => \v_cnt[9]_i_2_n_0\,
      I2 => v_cnt_reg(7),
      I3 => v_cnt_reg(6),
      I4 => v_cnt_reg(5),
      O => \v_cnt[8]_i_1_n_0\
    );
\v_cnt[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => v_cnt_reg(9),
      I1 => v_cnt_reg(5),
      I2 => v_cnt_reg(6),
      I3 => v_cnt_reg(7),
      I4 => \v_cnt[9]_i_2_n_0\,
      I5 => v_cnt_reg(8),
      O => \plusOp__0__0\(9)
    );
\v_cnt[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => v_cnt_reg(0),
      I1 => v_cnt_reg(1),
      I2 => v_cnt_reg(2),
      I3 => v_cnt_reg(3),
      I4 => v_cnt_reg(4),
      O => \v_cnt[9]_i_2_n_0\
    );
\v_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \pixelVert[0]_i_1_n_0\,
      Q => v_cnt_reg(0),
      R => \v_cnt[10]_i_1_n_0\
    );
\v_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \plusOp__0__0\(10),
      Q => v_cnt_reg(10),
      R => \v_cnt[10]_i_1_n_0\
    );
\v_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \plusOp__0__0\(1),
      Q => v_cnt_reg(1),
      R => \v_cnt[10]_i_1_n_0\
    );
\v_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \v_cnt[2]_i_1_n_0\,
      Q => v_cnt_reg(2),
      R => \v_cnt[10]_i_1_n_0\
    );
\v_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \plusOp__0__0\(3),
      Q => v_cnt_reg(3),
      R => \v_cnt[10]_i_1_n_0\
    );
\v_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \v_cnt[4]_i_1_n_0\,
      Q => v_cnt_reg(4),
      R => \v_cnt[10]_i_1_n_0\
    );
\v_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \v_cnt[5]_i_1_n_0\,
      Q => v_cnt_reg(5),
      R => \v_cnt[10]_i_1_n_0\
    );
\v_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \v_cnt[6]_i_1_n_0\,
      Q => v_cnt_reg(6),
      R => \v_cnt[10]_i_1_n_0\
    );
\v_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \plusOp__0__0\(7),
      Q => v_cnt_reg(7),
      R => \v_cnt[10]_i_1_n_0\
    );
\v_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \v_cnt[8]_i_1_n_0\,
      Q => v_cnt_reg(8),
      R => \v_cnt[10]_i_1_n_0\
    );
\v_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \plusOp__0__0\(9),
      Q => v_cnt_reg(9),
      R => \v_cnt[10]_i_1_n_0\
    );
vs_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \^e\(0),
      I1 => vs_i_4_n_0,
      I2 => v_cnt_reg(10),
      I3 => v_cnt_reg(9),
      I4 => v_cnt_reg(0),
      O => \v_cnt_reg[10]_0\
    );
vs_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => v_cnt_reg(4),
      I1 => v_cnt_reg(2),
      I2 => v_cnt_reg(3),
      I3 => \pixelVert[6]_i_2_n_0\,
      I4 => v_cnt_reg(9),
      I5 => v_cnt_reg(10),
      O => \v_cnt_reg[4]_0\
    );
vs_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \^v_cnt_reg[7]_1\,
      I1 => v_cnt_reg(2),
      I2 => v_cnt_reg(3),
      I3 => v_cnt_reg(1),
      I4 => v_cnt_reg(4),
      O => vs_i_4_n_0
    );
vs_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => vs_reg_0,
      Q => vsync,
      S => \pixelVert_reg[0]_0\
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
aMT3usC6uizzcwnzOCX4OsS16Ob+YxFcsGovFpFklbnaIaD1S0lVdxenTwHPp6ByIEi+ehwr6Rgg
z/3AlTheI5NFTM8ihiMA18/wmUxI7EbaftJACA1LykUKCuj5myy0T+DACuv3sGYIZS38TZTZnnBC
FGAlvTZmRWs+JzneH3o=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lR9ZerhYSAb39nzEkeYvhnwEs5t9y/+yTDf8KuoUtR1BGeHZq8pA/YxtjzQLtaOW1R1IQUb0FtSI
e3CYAb7WHYbIjcpw3vKHvW1SqcGn9CMGa556CYKmD2oF12Kow8xRaFvMSBUVxX7HsHxNWnRd+PU1
+C0YayU2KFIY/7Yl6cZ5luAzhw/6SW3PFYUIyyqWy5MCIXweHOwQR2IpQEdlDur5nluN7i7BeB+i
fxwwHh8TU/g7T4mhZFkiTuBKdLAtQOjxWxzqTMxgcuAjlTylY16FgMFOASdvvSbqBZJjbxMdVloU
rYjS8O/8rWktv8GXcaIdBJ2BRj01q7jsChsbwA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Qvl63GHz9mq2xOB7elt/vAQ7URLGdD1Lkcz7f3Wtw31dwjjjbP62Ny/Jr6OmBIheWlgejx38qxAT
TrHiiEyjKmGcnPn1Tn2n+cH4RAxCbOFnCI9n6+YsYMTe9JkplGhGGr39SkFgJz0I2IKpPsuqTjCj
rhf49TAryNMQeRpREJA=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MA+9Ro+dh339m0iZrkKbqTKN8gQ5xkxN/SPCfhkOn+5jjgCTS5IOKLHil+HsZDjX333ebxnornwG
MOBxyEdFfLM8SA+bs2r41J/j0af2VVMmCM3hOh8JmZxB4X9Jg/glegNCbvwzqxMbOQNEy+zt7j5t
TFVD82RtPFmYVVYZZyll/WvAA+0aVpyjzLCIM1GznFky0RWLv65Wp4MJJnNRRrtG3muMznVO/u2s
tACsJ9jzv9M0IlMYjYH9BixhG6cZX02I4LEXXaPkhdOINlMMhsbArXtc9NphzmS4bY1/1yF1D6YD
EKLyS2Sr3HDl0O/lefN+jvfG8iKuVl55PNNrVQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
wpMTg7STjFkUDhOqdNPa0FHXTnHQgKmhvqDv+rRVBvMiQ8O7u8oj7ibITq3o+jugJsMJ60B410gQ
JFTcqCJKYmYJvqi8rPLLOYDmFG6ZLP/Ixr3n62IyIaCeDltBahi3yV009QN0X+iuzuFCL+Y7g9ff
IvAgyBly+Z3Itv2H9EJMZPMl17Sa7IkgjmWqzVXIKNMKn0iDVYsQw6ZgzQDYQ8N8IvTIEggU3/lh
6Nf0hV0ev3qOv/2P+4w0U766Ux3yLuzPJSI7bKm3/ip9NjhOytxOiKKqVXhKG8dzbbuS5u3EE/eq
q6YxkL7gpvNltVqqBnJB6vHSyWrD6+MqsCtR9A==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Q7Q4SSp70lxFryaopuic9VVP/Ire0pSsPEIMYdURBAczC7ShkuYeV02U7L3BlAiyBE4vBKcwYSQd
cWiaj8sVP7q4kxoRHKxLV1R5PIO6l4DsLWE2E+1MLyUPME0w5KTular/oX8EPCJ5n/8VCtW7x4Vf
dpeyki1/IAPJkAyi3zVZKHzgKhEwnZaZZtZYuMWoPZMt4V38sAcE42Raf+7yfFWG5HO74JY6iEnW
gJeRk58K+avB/XLF2/j2RQZfjTYizrprT2tUMBK6e7DRWZZtk8AOcsMhUikev44IFGNbNXjP8BXC
0J3y3P7pCFT6l+saU83nRwi/H25fSA34diJtNw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
a/8ooC+s+6nfvfa1+oBhsvYWLJjFgp83DI1kNyOi5Am+ugPbGRmgGZudfyo6yw6Yd5gGbLm5aToQ
5G4cGF5HaXD5TU6A0ZZFMTIbzFLE76JMjjIxX8JcaJIZpSmrXqlru8l5gDINUEAmwUY3mRQnjcGJ
0Z+kMRH8iAEF+gEviPiFZSBbJeOPqivIS217kimQJX3BeNbNPQTP+GUidcRywpGMh5avxtA0kDRO
F9SoCSyTm9hr2v9hsK1IUAYQLb7n2/R+z5YNKNzt1oN4qgJH1wZfdI8if2K8+ohyOdnxrrgJOWdj
cOqr7cGqEOYfBMTIQeHVZzb7NGWVN+9B8XSUaQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
FLPvOUNRWNW2GU+FEGmt2XWthOT5bY/31DRbol2cUmEGNF6b2XzpCosNKGx/o2n6sQvGP39KRFCs
nJu0ihe2dUGee9nEZZUcpwPjnEfXVI3yJaRVYy8iL+rm59lXq0jX4sjAPieDvv8shgAnoXLTZGlq
K+2c1JhaHt+nFi27TDrYar/+P8nP1MhocOS7BjzCvSs0foEXj92/qD+71Sm/LqGr8cjlH2qTJJ8B
ynxoH6iT+bksVA2VbtPT9o6h1kJ/zwP4wcsL9l+qSlJhd4GI11JPux26DlNyIi41WmufQcfiT0PB
r6O9+0E9lV9ODwKdjaxfZRK29rjKeq2yr0jWhMV38XKKqHAJli7MIypGRXcCo+u89H87KgYt+ebw
s3foIqCe0JKR57WzI8VD6XdNtOL8eBxK539oemx4vkE0cGYECZKYru6A2hPeZOYDD5eyWSUlQl1R
EciK49WM8HnssyRVcmE6di6bISMbVi0TZG/v98bz+9UZa8DtqMVYH0tz

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fphquQOeFuqByo36Gh2C1zEC1J6u9swSMbMzsKldIvLm+SZ6/hr/N8KJ/G2vBABzX6UtbVuP1ZXx
AxdftP4Aqis1B3Bs6989aQG9eo0SOHA7r6aFLtFb3qoD5Pvqw4aVNU4z4EtTpFpn/jCWD21lKROf
q5X32HRfFq1jwqod+9vIbUNRRzz5y9VHvXfacZlxDazSPmcCF4hxB1KqWqT44KmYVkDedgkgnYgb
ZGidHnTb3W7C8tSqC9ac4kNJCL429QndtddweESJNlpX+65pt9Irok9pkOodwoj0QScswOIFjhBZ
/GrzZLQcFWiD3gXRU4DazzxQnGdRH4qEIRWziw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
1lUYYHPCt1BUJOvcBbgMU2GSQiqfxItz4ntieMaenjrtsE9SLwaU6xB0tBl8Atw5yP/RRNww1kX/
9uZbTz5He3r9mPVt+mGxB4N3f9BbCrQRb4USVPgKO/+vWUfMQERGklScy0+fz75WuxH74CjRUoDI
8iyssb2cUNnfDe13jIoI8gM1w4w/Pkxkmb6Mef53QMxacHAWEZeytcH3fuL/adO263D8P90U3XJv
vBXJmbjkRVi9qzjBzfMxuOy2KbZaZgR3BLzaffIfFnMwg/Rb8sGls5pQsZv5jL2wk3+Bj3OXBYdd
pDyjGoalJBzObKzd/t15kNHwY4FXYFcZLQPncw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YRmSEzaa2WFVvMH1BwWc1TIUpVbzSEIP0VbI6n0sEgct/X4PiTfMQmK1jBVCaISIzwBxscKQwZOt
mb/nmINGg6I7ih39LSbBMtx6cdCUiyaLkPeRbqfyPpKhvnUIFmdKVvTd1dYzxeOeuDnhSVaBaAcN
3lngSg7lIbmhLIGjC29yQrBTiLArbVZi6IRGronMK51e3UrYa6GspsznhiuRcXjEb4bHKrJ2CM5Z
BUwA+E9949sQgyOagFZbLVle2ESbwBaoxcAPn2gxfRHlT0leqyLgUGDZLsfArzGzw9BTGzyEG2TR
XOrKFNYRfMXMrnGsBM7acIelY4LdAMgsKgDH/A==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 36048)
`protect data_block
lMP7qUdrWUd51fdiP/4Ud7Bkmb9aMtGMRV7cBZQ69Bvlj84eh1w0RWn54iUocEPulvzoAkB+jYcX
FueS6LefdzPsQbZh307LE/vxASk2hnv1NKZ01oodKTCCxu2CLw8308CBpVGaU86/W+UW70lqwUYn
Wjxd3msFGPHbv8/3LppOvTYgXQHoXhIOJNl/biK5CeVnLmEgYPPy4/qrd4jPj7WzqgTpJgwvAL2C
hnPhIYPI87FMHcoyIjt6sf9yTkLn3q1T/RFzesNgltmHGbEtmEQy11sFUENHD0451voHyXMN/fwe
oQ3+KVul+oIz6kn3HwwKzfn6w3aO65ZSN1wApECVKijEcDBwuxBa+e65dxovaGlmUSCse/W6SLAj
Pm0bYgiiDQQpjsiR8Owx6Re2R50O5RQeoEewOqXHyNdIJZqBBiJwqtp//PgVa5J+bvsv+WvVnU10
VKJU3i2+8Hozucj8vp8mQ6L4eexXCLi839jtSoSLaNCkqs0i5jUYLMz6ju78oJNmov0HjA6rRx8d
TAo9k3F+PtgdmpU7z6BcCnsYaTGYd/FbGjxcIxPeJ1VYBGlN9MX0aRX0BnE+mB41I4t/J6cYYpRP
s2MUMkKUTZKTkXDX7Nq0hL1K1uhYd93CzULLibg3eqEXiMu/sWn2yGyOriCz4qb9gVfDKbMFMbCc
EQjWcrMxp4QCXH7MGN4vgrv75HAXurmHAgLnhfHNOdPdQTmCD1FKtOGZfCPScdQdGKYXJLIN0UOX
k9pytGEvKsEDNMRWSe2yQsInrsKvlgZ8HFSMhBWsaOAi71RbbhSevkJFi63Y96u47U4g9sv2Q6Iz
5ragG2GKRpPPb5hN7oF1iVDOUI+tR1UrQNLU/1FwcU6L6/U6qTA3bTzIqVK0q+efNrgCX6c2l53O
MpLyFYfPvWZwe5YqF3PsUsFKsShAEWmK8mi7Zv3VONH+KeB/UxHY4OEBPB5gUQiUkC4SM2BggGqr
5ELXvcnZLpyiN2/I6glXy3haBZ4NAgxb2El3BxHKqxjGigdpWuPEWjPR4Gxv6mPyXhP+1fd/X5me
0YAd7RovXnBnISPKtgO/tyHR1EMP8APrlr4EmRGwMOoEnkJCSBdNAJevJsmRbL9APQ69iCQssS+a
Ajq4mcvSVs6Lmkyr3URx2SIyVhvpD/9ChYENT9Env/yGzMjzSyBZKvM+MlYZEXvJB9nICiuD7hbK
/q44Uak0icxI0pYV6/SnjHVM7uGKYmUQciV0O/8RUTPYuE30y1SQUKuIKjOVM/bwc7qIgaacNx2Z
SCyTK7mw9ZyVf+ruBUw9jmY6SQtWFkhOISL7YMzHtKOSWKzMnBP8qqJbAgx2CQ2/mkEcXuTb/gKt
WrTv7q9ndwzLG4M1O5EOIsVHZu6tw+lzx59y8GZh5B9jQtzRN8jsgcSF4x1gbCnRCVn1Wmkp3Gba
p+REE6NR9ggLojgNIZsLLe8w5jajpCyp7jhafdENxcTZ4T+DVyxKQD6WwmZooXUMd6kGQ3fxdlkH
gfNfGtvaL2ObZJxlm/tIQcAcqKtaV7pgPmwZcCuR41VYO3vdsE98d/0Wn8lU6thwXWhPFbSgf2bi
CuPYTpotXJEODMp8neSKJBob5tW2B9Q21+GZbODxkxYzBj+8Yc2Ea+Ikr9uI4CWLQsf3zQJr4YHl
qWDvZQ/Nyi6pp6C6IoeyuXn0ZpwepO9vcm5StkbIUPpO5uu6LfQzlUHZrXDpVMPIsKUbY/dzcczx
j8P/LQOHlsuSv0gdQupm+i8GWQQW7paEU8SO8XXfp40vQNhnQWM3TkT4kvE4KWgojuZW5ZnIIoIs
y2//bUA7Gp+TE9Xhc8xw2W3ARxo9r4YcX6KmA2mndAS++BYDTYlpxLpcXppl9KiZn4O+2u9/9Rfv
O+dV7ELa0InIDQyZ4wFpJXz8nqJuHDWaE4qPeAb6EFo3Yzk3Qj7qEE1NRhVsd5a3aydA9vIjY1O8
hUTs2RoxRF8HWSExQvSZR4hnKyM0BWn0qaUcuWhC8umq8a24f9LdwGq/v6rxI7i65rMa9vQlfxkg
WHPKW2kBHZ9BD3mxHWMVwObfBtg1WeiElqaKFBIhIdJawyFHqEHnZ9Sr0LwfpdAfd4pkcCSJ40kc
CGKFRy4bGGXm5SnKVfiH9Qo/ABVqFxu1yWoXs22eXhcCqqO1vkbqn1KwdWDhfbCOiVE9cUo43ZdK
4ldt1JwD7W2u+P9jqR32WkPbDBMg5FmH+cDuCFPq4kF4s3C+uGOXcuErGq+g//ncDsjNQelevHXn
4AHp66BrE+BRWEKGv7Unyi4gbcy4andtLojASPboIskxEnRuZuQr/VMH2zQssSjDa5Q3ouSwY24K
SHkH3mOphBcebp2W2i3kFtj/R3bHwsccl/OHg39yrNATJtGbl6fi/ZnWp9fxf46baU3YqguZJfHt
4XZ+S1lkp6jgVNbBpr7vy0U97N29DZFk1OqDnvTE10JMCihMbo12MWGVfaqa1vhb6oaJdnJYMXPk
mEbqSvdAd1I98i2I2Gw5qoCxGVVwCNb86Vvq2bKPlBZj4f8f/aB+JhOUDOK6eu/HA3ja/yrogOPp
DvLfe+FitVJeLz7dxdfcP/2va/tgv9S7QJ2e/pMYmb+DHkwVtK5eJHk6HkOr8eCqFfhxf4fEpEsj
F9j2FGDjjYexZpd0ORQXyGzKjfu60lL6OSpsN+PP4d0oKBDjmit4Hoxl/UAmw3xcpuMyF4qrkA6w
zTZoc/72IBQiXCia5Z1EKvdcT9e7YvA+SpcW6+1PP/ZSSqppvAW1NwvR//qOVS97UYTW1VICr0U2
mjtFy5JccMnObXuSk3NoQ4+aM0PR+XxKsP0tsQ0oig7BwYax57A4Ai9mqEzGOo8EGyj1C59ZKqAO
dMhbsuTQFAl71YvucfwlZmgTgTKzfi84NvwtP3kKYRWJl2BQI0L4BE1D3IRgnTlDcZ+X7j6i3xCP
EpKJh4qAImoV9zbK+5cTCWv8/I7A9xA4SbMAKqnjCDhvGqTTkGhL9xHTZ6PjOp7p/76qC8qGJJhb
NC6ldNMsiKvzpqRCyY4C/QNXaHZYKKzeEoXwcjiexnUTVYQJ44U1lKcW9F9KMe1Cm0LDEAieQs7t
Irw4+5FhdC9vzteuFyZ93mxF9i1jY7QQWmCi98CHZO0xEugFlwcyxg8pFrxc84UDJq9KaGDvg6mI
4waVsn3Py5gV4baXcoOci0Y04umGvszGiqvS8LRnQXizXSlETHR5F/50noY8XVp+926n/5o36owa
z3FhHBeiU5dgI1PsMLwuTAJymwlTvqrkskQLNptoliuwSGwtHlXJm+USvw/rhPRsusuH81A0YpqT
us0gJb7O+yQ/8Ou9femVH78F2kiFXWFaPWYVW+U4p70PcnCZR8yzd0JRlIJ6Ylyzw+NLJz/n1yor
GK+X0dT755foL6zZW2EwImWq9wYPDOjeu1sXyku6JX23wA+FVK6xFtEeawibz23Q5Kfk8kVqSxyJ
6+m0NLvh/miEajGzRr6x3mWl9/KLeaV7XPTWOkkdl2c4UCYJM52MKHSmsqmwKHgqf4OR3XaqgM37
cIOzASyvJopucoMbkO4EMWifIvkxwzDlxtSbeOxLIlnLiOhhgJGK6l1otofUHuYdstb/+RHl4qzy
s8mP/UyrGR4AhN+6LZoW5ziTkHGUGZRY9Hv0YPHFQepadRsI2UYjz0xsPiRZc3WXBxSLypfjZ35R
mLxzPcVmShyU9d20JBS9IOVqAaqROe1h9Ff9/GGFgHOWzWufoKyeK7S6KqZOoJwLpfe4U6IhEDbi
wIPBeccI7H4cYrZUZsOyokE+y77SEL/KlGjUsr5q/byaDuyEsJrBNv6f0kO8rnqkhR5oyP1L66Ek
0Fslffros3iFrYHvh/gHiOUiSHyt9NTXG3f3gVBLqT18h1cSBJFGUdPgcj9BglroLhFwXy1DAlmA
CU8KFFm6qYYomgwKIj3//Y/oDRPjKSthkVbDL+/gws7eDY9C0T95EwvrmDYMCZLwZnqGVw4IB+Hz
SFnbmByhpbehQ0rBj0uRXowNC1WSqrUbB2jl9wmULp9AZaJg6kvf/CLIt44aTLRff5BKNDExTwQG
yPYcO2MzwqMHSosc94PTHK7H23pwMni0PnLKCtkLVDxastDjmisI4QoIw5VBwm7ipdQPEpZIg1Js
VavWgoBXE+GI5dttH7Owzf5sWS9Ln4RhXtvPfgafl03WiwVkpf/blyvfa0kz+TOS2SaufwCzyDAQ
TuGDIv2ZFUHRftbAdc0xOR42kUaeA20G8hLRLriAq06dYQyhYsVb0YlZ5R4SIGmX1oceXw3T2kdE
maw9IIND0TD9IcKUxqdzs/4EUodfxLadK9dS3N2YY/bWa0mcF2olZzfDvfvLxEGubnHKdq6a2How
MzcXbH7cQAaL2W92U1CptK01Uc0dpi/4+2nDG8RK6GK+kZ7JuIIRDTr/mDz4YH/9A+HuGPAElYII
05PgtlMdFW9WtpS6zE1/MVNAmm2hoWhOv/4Je/ZEsPLGj1vQz61FyM34T3cx9/2sEgUzJ+sY/Q09
4rAELwDMc8OcJu3oYEYTWqvJ1mp0khZsHF66M/uyfmz+uJn/Y4LLUQi9Gs0RHG1AM4pslkyRfB93
735udPukA4Vyhm9mMINhv+EYi7XPrCp4a+/MJEIyLNyNsTjbewjnqE7hrs8QwS6Cp81OkeKz3qVZ
Zr/nzsUq/tVwWViCP+yiC/TuYvlqqePS1JCLlwAPrp0qYjx1mO5aPdGXL/nkMguqVo1S9DLjfeV+
qxc+IoC1fzaMZCtWLBar8/vKKPIBQwV8amR+mEw8raWsPGoLcaWshm5SAFNsuvxf2W8bdlJx5bP2
MBtOJ1BJ28rEDo9VTaav1c2lyfEgI7APknDalauix49CUagMqKmfMOnfwSBtiBKClKheHiq495xl
wN9FUHw/WF1G85hIB80OsilWHGvBPbuc/z9FKRMwE/llBFOZTQ4hWap80P2ivgNvcO3Z4qyi6hGk
/FvjfSkE9Zh5jOtCqexsV8WZMrQlsVI4zIxNInG/BFKSm7DcHQYDizLvBH0Q0beB6Py1jF+paFKG
V6IiUW3ATQSSL9AxjJq/2XHcnrbOyKMzCmz5BTYUi0RyiwaaEw1QFSApVqngYUiv+1pAAo/sYjus
ajhBgYZz6KH5XLTkPTJjvUDY7rFaqTZRQmGB7rwbqbJcuMpLPKEMgCVamuV5IoRqwYkiSkB/YL0C
HBDMyh0zpqNTrEbGvqjZvlUwMl1Mq/oVJJDUgRkn144arg+3FjoZp4d9fLXj97zy8kFHs8pIhQPK
ezUmNfay5PabCs8YjlB7sld0lZubnn7kAXw0Xnsvoq+3on/n/jVyHEAAtYI11aGT1PeyLYkKImr8
KaiwQiARxt6c6K0vb4ScU16ynEZTEF+BsTsXTkAF4DkeQZou4QzvtwO5ru2RngMzZpMvzgxNvhWz
/IOrRC23PDJM1bX3OuIFrXbDjbfzqvm41Ma7bVliXSY3NMy/OcDvWdSKqflI35D0wGocjaaAr4kY
pI4nJP16kYwRbpvfcZNLpRArBKJ8uYBN0JSH8JB2TkZBDrcMomDWRQTmkam0RsouJ0BtgtNXSXRO
6aL6m1nqTdnh5d5yO61kwG2nrtFzXXN329ISekhhUHuDCc/nb15Qak476caLyFB+weeA6cstMTgj
a9Lh46RH56xEneblAuLfuBhiXdT4+yM5klkujBiCNfz+1ZDk3xAWbs68uYh1EB39C7GOc0XUku/y
queKj1Af2qD2sQWCP0r2JxB1bzh0cTp2SUWkicy0pUMraNdbQ8V+aHIKikSWWEWYDsVApA53ADRj
XzTOqlhyAR6WM4JeeDRkIQEhiTL0A5LO/JLNXL39qBv5XZT0ZEE8snkRI9O3nmNE+YKXkkWbFqXx
70TjdHtkJb2iM7X5FoejaXoayvYgbKhy0KY06rGsWMi0bBK7fqF9/fiRsut/X6Tf8NjrBjPrd1XA
HllR/BZbb6zVWIvwWafAcLMa743nlpqtWqwz39ssTObOTvn9N4pI3o+/26sSjK1F3WcUESnfzrv+
U7+9FIN+WVsbtHMgGFpyCWmA/2YXjPyWqK4QO8muzNTiT1XZei93cTBGOAr7He6zU57Jsm2a7WUv
PId4IhH9uIj4J/N5Kcg77G8zb/Sntu2ct0EipON/B5JibCZMNRNiFj/o+HZ1vEUIUOF20WWHxaYT
NfDL5SkLaKsC9d1UGlrseXH2C8lMh3DUYV2M9JIWnDOlIEtn5BpawN9dnSJ6qs8GBR5QK/HSijzj
/Ge0CWZAwvtdHESWWRgAdA10QEYq4kTaAH3znl34X7p2NJY7/3r5oITTwXF7T5tuw16dwamlvL99
pSutQyazAkWXPk6I7Foz43t24IS4cbD9u1arrh5UetBRA1Kcr8m5opVDtQ+PY8O00J/WzlTd5f3s
FXDXr+gi3vqanOYsZBSldvHGD456dFui0Sk+RB+hNJ5d46o5vxVzFoZrr2XRRrj1QTWrt2LuZ1L2
2wtt+WE0x/9qBrwJbeRgghNWZTbIfl8GsTSZ9cucUSo8NwlkNizXP+NornchMBtvBW74tkKGsYzZ
RnkM/fMbanCdDsCwm4yA/XGddGtYrxdKMVdMbK9i4oR9qV7JlGyUYt+ALG5wf1L9Gn6g3r51gfgR
CCzjb7LbGqVAIiDWbCBF49PnKjVktvkx/ngR9XyLS3FtzlB2HmGo1z03NcbE2qi0PuELbGavzx8i
DPydaNx5KO1m8FXQfj+Jjgxj2mFkr6U9TenPUvyaHfLHDHeM9YXx9Jk77jpjDxXENY6IesA5Rmva
dQu0vacOsQWaVe4k8d0mn2sbwpSosaNdOXrQtCcKYXwKq6QzOhWc5Br/aq7iBonN+kMYBVjMc+87
1ddQid74SB2Su7mjn5opedQ3YM8qOGb+IFvFxmCxbDyH86EYuJ0wWFDZW6n64LB8ov+lFry/kvoQ
iJ84ZXLm69FciqId2ljRT7LPT0E4BJcs6ZeeIVfhxSCpZRniT0t0QFC/lUmV1+p3uCAQHnwRJ/uZ
p021+ZOfcK/A67BfFyq5wnThFrp3HmK8FpOPYVjUOZx8KHdKZHTjaHYrTZk1i89Qb6LLe/D4Lbq8
Z6XWpsDQzJj2VgA7+phO2zOVjzivvJP1E6sNJGwTMQuObjjbSkEEH3ZQUwzpuc49alWVCNshgqBU
rT++2eQ/1YkWUfMXlAct8BDmnJXp81cleJigxo7rlntYUHnW9YP1XM13Bp3xNWDnFDSUSN6lAa+p
f5xb7wdSQS7bNVr8PBhRVNeabCROuVrc+kRKF/AW3iKISTCeIDJ3QB0IIwoiWofUMxcMHTmojGG/
+pmrEi3SU97VBaFOMLA63DXfZFUkt16MnqRVDnKfwBpOWyHMd8lucs+j6VoYvmkYKxAP14oYZ6fA
Cy/+RKcuLr482ph6Sn6DXyF2tUvrlSj/a5HU8uvMoNNc+EU3PfI7eLMI5hOQccNEPxTxVUEkNH2y
RlXznk8/viPe6COL5WcWcO683tWrtm7iluGxjWKRYPw94428xXvO28ZO6xPlQntn5Djla2jFFWqq
WdNcDEuIa4oufamx+V+Wy6C9wAulm1oEoZN5DRpkamz0RXf6UKHrYz4VGz+P3YMbvRZbp6rcDIP/
K8S7YfOmQfrNz7ZL+xueyeDdoRB2vkDwzXRmfy8Owzt4alVqnMAClHJf4lAjww0HXeYKgRCZ6Kfj
sRJy+OfqssYDgvzxd3xeZtar9ciw5u7CESIUAn3VVrXgBolBk/SIjrNR01H7h0hw9A7GwM6XMKXY
GInfVXfEnhJWQppAUxWH53JRU4KfaC/y/y5xVBhnqW1yj1xJ51J8JScEn3rKvkdd1PWByxKZ29fj
z6aSGxp6fxZEW8d97eP9c0/Uxy95P0097t6jyMMlp05KLJ54LMoVFm0VEQyk8Y8cCO+tS3BN3KcL
T9oXPtR4S7bOqMhLaQw6wE3N3H6i9RAA0fTY31jjc9P8Gm7JOEhR7h/Tr9uw7JzryV8z57O/IK4y
pXsH2LrpbsBo/geElb1WY8RmF6AwlMs919AlkC85DqzNq1Qeq3r4Znt3ZCpgBMff9Il8QQnTPjL1
+V0Z4TG6nQ7OThEKpt7d0b3ud682/lQuKcDh0xJ3twJpX0a/tt/jBGk9mzUXrSi/Bf8+ZP4i2RLT
Sbb+uq4Ne+edqKDIGMY6ns/PEQIXntiFDj4Qj6PHda6RAyyxGTADKlcq7l1dl5vuofOCA3jff5XP
L5q1TIhGD3+6ioAcW3VJI1TuBnMbh7WRnQ7g+n1uxW33btrh/DRhMzkWkRmcPNltHTpJP65SA5i6
4get59S/S0u0VECJ9wOri4uJYTAtAZTwkHmgYb37hSIW574c9Rzpi89EaZdnYZI2Xw97ZqigyXfs
kZz2HgBp70/av0fOajfz/Sq0CXHbL6Q2z2Lrx04KJ8LMwxXeEBIkhAF1OhzLkrK6Y5O6rNcA2bfe
vtuDH+gSGQQOEa7hIddrdIuEixmdyhRh06s2p6UDGIOgCzCaqJto+dmUmtFTkAe28HKAbM307IMp
mZRwustoU9Xmlb2IHsVAbhfMtz5zWEQukKkBvJATkiJJEKafg9MFx9mtBigENuMCgW1oDvRTHULE
zzHqUGGbTGsp5BTSAfDw7C/dN/lPnJmfOAUfHENa2hlb6UBp3jJ8G9ylxqaGnBAmyzXRX5olaCZP
KxEuevXpVw4NZu+HQVJ+osqnZkPJXuSlfgm/Rqu1Qe3cG7wu8Q8PtFTmA2xLa87/DcDlztj2bI5i
EM4kG2am16/UY2+6bVOBUJBXkqz3iL1i6nGcGdmNUAacgVN45el8b4jWBeFPLDnEkxqkNdK4ghiD
xOOa5SGDnz+fKH8DEhVNqM+fUOtC7S1gWmikk9Uj8XAQXQOdUlyXtRRC0K0CG9/7Tw0MwAWArRiH
PMIpIzkUM+Uo+GpzOaCMtdxIpM6o3l4G38yF+yJk4ok9onb3L5KdV0TcAPL26D4tlUAVkjBs+Fl/
/RNCet9hHFHAR6nyB6/OulkpYMI7oIOH4BYe+THZMmjvczhOfQFYa9uL9jY0qWEy4OlSRX539MY4
sDOaiEinkoOnLwf8YozYhzm/HMmIHEOfQ4lWSQ8uGWqP0ECURkrNWHK3lhLHQwRhlSVuuuS/5gcU
qhwmXyU13I8RfnNw4IjDT77IA0ywEuTKpYW2DjFo//lpFlu6FwamEIpX9OHzInvN5yH+7Tq+vSoh
Y+Fzx0qKf7TmGDQTtYUHn2fyLhbk4bST3FO/O4GM/uKHcNDD05RS2GjYSEL+9ZhjcARQN8N6J/ps
H/haiN+EG/UlaKp6eZ2CnIc2vti4ccwvatzCXEbv8RA8ly6oWnNvrrEUpig872SWuzCGKgRncEN7
ghMfRv2cOzlXXN3dRzr5o34eclAkGLwqDj8X2Y4TaqAswdx8dAuxbxTgqwklGeQQOcSzUtuBPM07
1FRwktmZeMVpwaIbi/anoOqfFQdKKamyWh1ku98189vhMyv/Er9wbMfXZJh4djxO+pkNW6uqgV9j
u/ElyU96bdTFdzSGl0IfHZ9i9G3yWTSjJZxjJHK0Bukd2kXYfgvK+4wL6oEkP9HluAviTfeabnYo
08feXmZpf4ROaXV0uQXf2TnEZjq1uHmQueCSMxofWfbSm9k+F8M/N0bY5VJYimoxkCycgrmSvzBn
is3L1uG+nk88PlHoO4hReAAW9G/CjMvkId551LYGWeFZgr2iwEsFXFTvJvhpaH7BkixF0+gPVOs/
Bs9mQj9jqoEuamneHhUsu2+mCJjsgqOBncLI/47NGvjOkjEIcs35D62nBcSCZwqmOSXhYadAqF7r
RRYkMvYRetqUxTl1zr0x0MjOp8j+lefbQ1HIJSwVP33T0oolPpOD2UPD+Vd4kbj5sADbQ4SjOnyO
secpTaknY1Zdv8vAGAiUNAzK/8sp7mSLgi/FVGJ1rwsH8Mip6/xF68OYiAkgdvSSIJnWzUEOopaQ
AtKII/y6MVANTEGUklM/e1U4rC3QbTSE1VMZ+CMsWZ77pQeBL8sTaMP0gACRmt2h4421p2ERGsp3
JlBBqH6hBDD+0L9cH3kIdov4os6IdUXkjZQVPsEbN/Z46Vx0d4oah6CNnHy4c4rXlZOD32NZsXiY
gwdrJPwnryVh+HbFJEk2rz4Px+Dzn9v8EfvfDj2ElW17XEJOlEjgAh0JTqQifnMiKYU7d20CdiNw
91mwzA3ZlYYQf9lqwmW4W4e1nPjpoD0oS/BNPIV5Qy11m3SHI7u+xQZvR5IfOgF7zjOmY+K38Zql
J99OEFT46MowGngwqLnplFwTMBqknmrwhxHyjr8BHFnPiHhhWnsgLfp74xNxLfDiHa94ysFmFbkP
YLdfq/F6NSVyy7J0opfUglSkZSxhWugM/H7Yy1xzP5SPu54645nQnoMLeyQwv9AXUp0j0D6ls+DW
8M5mFhZTcjpHN8RkRrwsg/30xCbpNyKpWRC626UbgdFGe89LHRz0eVeqMp9VGAsjyH2imD1hr6ur
H39pbmEMDDdB8mCbKSKAxFn9Gz5h/z7QOJJTa9Q3s0NKhgFWPcvTattdAZjxaPSbCgUPa9+S1jSU
w1B4i3X5eOMMtZvmbdHvMTBY/U3gbEttd+5aY1+LLUrLRTigifJZCM9q/e6s7bG9HZ4/9GRdr4wT
RECdTiysdilwXJySsQNQIDo1d6USfdeMP/Bgwh427GG55af8rlASqsnWnYSYN6BQbrogEZ5h/OkQ
eVrDAjQyFKGVvbawNYmpzHW+LTMgYbLG5j5efJcbiyJT7vFDwZdD1tpJ+9kpMa+xyqYtNj9bFIqI
0t2oJMTHvchg6a/W2IurUl9JZdioFsJnDA04HJcfqjkdprqg6jucveuy7LnXFGWSNC9XudOpmO42
y7+N2nSYTStfPqGgwwXxGgri9pKRn0Bg9KGElQnrLDkbU8oe8xMq3MvVTdjrQ3NPQEllJ2G2IjIl
bPzIECyziw4MkR2ueauoxTfAjUNsrWR4rWnwgiTIKm24cIGS8xw8TwCb11+t/kmvHNYlAeneEySN
CQLgIKMCRm4GkDinYOP5mzMpR/ANyqBU4aeA82/yl6bnzNFGVBJf90yokC09+15gKCv5UXy9jFDn
D+ESft+RsQCDf5QXNTtqE0gFUw06Lw1y8LfLTUcGERb8SfLXN0izNkE+0qmp5xn9esBp3KBhPr1F
Z6bXvp8fomhzhivj2Dbi+BPFFVuUsDomgFV7auDOwBMUK3fWM4ubECRWOAisNky0mSKbHk+541sm
BDMkiexajF5RiZLHaC07cAWmXJIs18YEJfAY4uVCR4om+s8g3yeIBQNwxPuuqag8GJkbsBNm7TUw
FpBV8tiXlOqvtWe6lZ08+2UiJfkBolHNdoxXNk6iS/g+Vj+uv2T70yfAi1S3gXohKiDWxpRHF5W8
2fWBUR81cJNIj2451YP60D6qkxixlx9mm4c9UJ4gwM+o2xcbgyw8f543NM1OJ79eLMziMC88a3Kx
5zNqb0kQmyRFCe8S8TZvN2daSaqDS5f7kfXps7zAkTCDtnWVVmnoGWZihmC9FbByPzkWUHynYynE
H93LLO3Z9mJ0vCm92n+5uDr5HjqwYRdzWh4fEsoTSre2IkCUGCqZNU2YAba6sl+8NbsCAV7P5iXH
IOhyR/aoaTJ+Xxq/RYrKSIKWg4jkWVFnpQe307slRiRcHfJytHXBg4aFoGll2ZpJRx2J02vruw+2
J16nGOcsrKP4qUeJjn5SPHBiLKiHXCsSTjqZieYMDlQy646jJVWc+9jkr6+2heuHgxrhz5YdsgTq
oBxMkOH7k8WdtH/j5/4WH8SKJpspMKS6/WKfBdwMtx7iQXs0liZCwfPp2BvzIcTqGsQGmL0q1rmb
TuRzMAx8jppzWjNpDrx3adarfQQYu4LBpmukhkApGLOqUI9s0z69neATuvSG+Ooiafh2OTqLCubU
BYloDTNTN24Sohq9zZ9ujwC9hGnhbBZw4QRyO41vpFuZ6j/33sRoJQ56i/uiPisRMC6GkETtNMEY
aMZA1Xy0tAug8vOO2p2/m03rh97AZmJ9x4I1YQkoNXEvT7cdQPQSbSu8AIDo1ER2a/id2R1aQGrM
Z1h9M4S2HUqoLfkH6gRZfvEy6RnPgUwrNVPSWxm0Y5w80atQzwj02ajFQl4ekxbm+168EIdot4Lr
fBhA7GCcaaa64UroSn9UNd6gSpJtplgXLPBvdgxcrNvem7t4SdJE4UgqHb8/WHOhCeOzupm6srTL
3Vw4mB0FUkU2lghoOa22vB7/Dpx5O83aOAWqQ6Y/E4cz58LLr30uZZWRKppoRVRfNAp+WPe+tuut
HiPpy/rSKfCn2qDf/mj6+DiGkOOYclC1PElhY0g7GL4HA4i/NOoCYTRp8M2IEjkWCYo6wMM8d7EZ
fdpJ/CynwziCLOQ4sOK+50fLoJCKt+CiMEusczxJsuTNV3Ui80/TYMXHWOejSi5skUdSw0/SQVTi
xbyIwNLZp/CLiaFNUpr9x+od4ObGO2NrJFNrBiIVhmZDoQTkmqr6By0WJC9PWSvED3OnoD7rn0ox
K4PEvppCUDtZAZGfx/naaBbgQ89xPVncK4EXpQ7o1ckGt4Gjqs2USr4H4CSHvDRgHbW6Kc/7a8ke
uatzBIxxX1KXeVR1aPSd4EcGbr4qM6bk/gfP9GzthPW01aT78CqfBdjFutP7ZE4y8I60E8Lj3Z95
EVAZ7wWJZvi800SV49/T2BkHgf9PQE/mhOHEUWVoMt1NTT1lKdEe+HERInhpSyDNUH1UGX6FPJTk
qffCp6Y+EEvvuG/lB5VyQBZbbSjmL8j/isMxVMA21XFUtAyunmnz4Nx4NqmGHVaOb4ojyInBYXt4
UUVKIPh9gb1lxlsIk4QUiQctEdR44hC+jBCtWFG7NjdQB1VIGYaaLFNRRbgaIO+zhUDtUyzIS28Z
BXTpzYt1Ygx7EgbYBH8WM8Xtc+AFth3zU5OzkqsrWq8OUyjiFWogVh1HUY0ybV//WVwtY+NmymB0
Cfvc+FAz+6l40jbKsb9FR7k5JzrszirEVmA0yd8h3z6MF4fPEW2p3us5GhLALdxRnMAaR3XmsE4R
JMw+wGgof8rMCqnHBQ0G/Dap6v7eru/TfPHjf+pNL+u6wCcjEsHLrtx3Yq11Yvo+c4cRt/QNwaJN
bt92eY4fg/k9ujLFKofoF6KZxQK4OmpXzSw2fYDux08lgSs1zQ4tgPVbeXMEkTmuyfZOfyiQdDe0
0eUjqo9gDB6f5xUp2JPvbemksrNyWefNG+XQZOI2qBQV9DmWQQFahw7c1HMhckxRztt6nwgSQ5uX
VPVhBX4cspx2z2IIb/zUlejN2MUekdwQ33axPjRZIagLmwRF5rkNe5Ux2LqEtNMrS2F6JJUyO7hr
zjMqFca3yVG286GbqU2cqFesmC4rg3iXLjzg+ecnCmvbNFVzpDtszFxCQXMihJKrF7g/ccIEPG+7
+AMGsti4ttBdkswnmGwVn7RVU7Z7APG3S4e7nb7pTGP4/DcxkJHdaPbqCMdSJkQhr6MFydm8rChr
6WpeLuZE9kvZTspeSW2TDl13EdJagJK8K+8j00EVXuJysFFzO+7ZQ7LWRhJ24mud2p/LoLxYxFsC
ZlOfxjdweCfKH4QxLmR8p98DTcfuDCCGKjOehYS8FD5yPdSYcxvK7ckWmVX7SnRoa6L07uhKfEO/
ceGM3kLo9QQ9mbr9VRbn+lr60hJFbmQXiC+6gY3KknYrw4oZfDk/JZVheAO4ijq9Ey6TrtwURrTf
hjlimBGCMPBX+uAFS+lsihPEs5BilDqHWxs74j/8Eq7cJWpabb6lKEsrZP8BjMHJ+PvUybhnQS6O
FFsku8kNT8T2mb2RwdWHEQIo1hGr7S+slJ26zEP95YlXxetetQktnq0ZXmF3KQBoJhtegcFPG0ti
s2Fx56p5380iwGP2EdFriq04QDA8hQcZ7Tzoea2rf6vOr+OBV3RqPwboBHX5jfGcPmmKZVUpkRjN
jmD42h5JVsMzVw48w7CSgxIRBI9l70ImpRYzUSbtRnp/WfWegsSq5KVrqsdXazxon8s8pwEaZz4s
G7Ygx1+YhpfweAIGn9O7W4lV8bCMLhBKhC4XBzt8ISFU24A1UX3v1qj0+blsE38N44w1AkHvL0lV
qxBdHp1TejLb4LsdJkMCK1Yipu5VFiJd7NsMJWejAXVQVR3txrX3o4zxYj5ab/qUM3ClE33bknVy
QN0xS5ae+jhhPOqBa3IW8h6byBqMaW30NB9inEOUF9UlkfUHRHpuyH7XycWi83kgqG1hd61UGC0q
Fb1f6eJ4563N7e5H0lFl9+RruAVduKLNz65w8F1cSCxvOCAzM7YVSOYwq5CJ87DuJTLouj7SXo25
yk2pvnOhaH38oOhAHvShMyFPWatuaNGtQuLE7jy09yMVNHKn3/DvBVisD125+f7GQSEqfvQ5PaDb
SxKm4/SvL0CSMEOzdU6Nx5mY1CDb9pqqFdTI/KTLYwIFAYj23/XrXqXI6Q8D7qmPjKsopArAgVKS
5pnmOSQcx7T6ywZp0nOftBJTQPLK9qNWPE+goDI6Xc8G5HipFUiPIma/lYi9Ievtq5RXif3m6NkL
3ZPZcteuAS2bcVANMVXyC6Dfqy7MBUatQ8lKhY+vx/Ox8o3T6CrQin9QBKJYwIoEmaty/w6gfFWZ
MCCRSWCj4lmjnqHp0wukPTormgmGitTi7ikbbRAZkFq1/klgX0+6koAS72RNIyIcNNeOZ0+WQnkz
4rnb3h3URBEFq418PRHFOxRFuvZBopLEJnPSt8bwFuuRMM2+90Blf+gjZpz3mMxMg52A60yJc5bY
jXZuT3fPHZggDhDgdnqR/gqTJL34wWzX12jPoijxJjyhyWvYIU3syGlDf/MPWz6TtwsncZVee55y
Q71hKNWaA8OesFH+6C+eAUgTpBJqUXGtK6vE858bFvRyQKWxYiy6woaN4GePYu1IZY0ziRyslvTx
2/DBPva0r+htIAODF01qoOUQI++91kqF7fg8J9agKB8JkO0QKrO6n2iTI1xBCtEWmkwtTp55HZPh
ldN+e5g3mCba5aBf0p0RpqMUvQ2a3V0YS4qMnBau/3niJGw0PXBa9S8fxD5MmgaCoUUhdmnFGdWu
zT6wNi81UH6VhBGEEPBlF2cLRbeeuRKyHUnGINAprt9ijCUqXZGA8WJW/6kup4IxG/y5bsILMOAX
BLKEuRx2OcKNiJHWqmsi+bZ5LZKGi3WnUT7yUV2067eTDaM9BxoGj3k16i0hwJ4YxrNAfJEvIiFv
MlWiHcrEQX5cELR9AK4b57H8dF3evka41gWt7wEYhw6VKCdNSc7VjDC4gI1+GwCrBm7FlPiWWXTN
MuMqcTwOY/mASrSUJkPpa3iOhT0F6KXiBbJObSJd58NwYIlHwm/Aa7QkqNP2gFWXrcD4zvvIbHqq
P9DqxUEIlLLrrHTzR50XRhUK0ib8YgOIU2jaZtBLOwYsK6iOO0CZ5j64wBinW027VolJ2bSrZbhz
qyIWtLdCx77x/M7ylQ03UQ/O+Mm0JETu/6zZmf9nicLTkFESkGQWDAIGGx7M6X8eswlAnwIVRvF4
WualtlzgSBgvcFjuz1/xvy2wx/yduGOnBLFm7sG3h0QM4/tjl4kKeGYDDFIqd+aYyzJ1B8Adz24T
EoNr8unuaSbJQF5vNuG/aw4YpSjxpKIuP7KYjzSNJFAOYJB7h30j2fo/5z8ybk8g79elQld/qNtv
t1F5eDf02uuK0XQ6LirLtMfXWlVozQ7J1xlpCtJBNEW6vysc1lEfjEwbC7tDoa3aWOZjZreEBHri
0fdt2kS5TLhpYM8vT42G1UEhoBq77lqNjSpvHb+yLldXnv/sZ4rgVKOGtbGEbOsnyHsMrw2pIDb3
GSuebrpiwTWQuB2mwfn/2cAErpyinA4EJqXR5CY2WkNzzxYxhFl2krNpUfNM6tUlfC2AFPPRacDu
23woSzKndwoln+vkt4TYkPksyrSrJlETC4qOH5DY65OoFtpbTsThmY+QC74qvSJySJA/9Al6lXzB
EhDmOvyFb9OpF2DRFnWb8kEWJ/UvTN89rE6sfU17q39gdui/8YxvOxhG3cTbkHlYY8dX0w+gfamM
YyIcaJrid4amGv1FpKpUHNU07M2g8dSpROw0ues3ZJJboy4ElYlOBgCqCz4VvG2jibw24IdQghSG
arRduEpCFVUsA+ehG/LJcwGrVSF5B3qLj6KHYfVU6LompeE4/xJGR3ytv0KXlS0KDx5BlLToQpV4
j8CQQzxN/kJ4MzgmRryfkQM5XsyfsRia7hOC6ggOPZQdIlylwsnIKKGgdUC26lKHkUugJx1OXW1M
X/1GEmMMH6UP4ia0H4pytiSvg576j4AyuuWoXWR5QISg9ogEOpQpm8nZl6Oo+YXz6N9T05ScVUSX
h7oDwufmBwercLlVcwWIYJqJfpCy1IRSTMcpBoEjz2boDhh6unADQAVmVJoSaN6/JdzMEy7JN4b+
TMeGD2WbN2Z24xe/fdz3jXcwboxmeZ57wXcCsGq6sG/9r0gZsAfX+RrfYgWw4oDfMFi2M86ApwOV
dCmb55DVjINrgJKeJeH52U6KuT6YHf9vIzBi/DozrW8f65os9LIjZS1e4mxv92DPmC/25YYYWfjV
Bp2irkSqERQ7PMwbsACmOG7XbJ3St6+dL9X1U4WwXMbaiB6AUg38OyqnGMMzx5Nm+EtnVDw+cRqq
mjWv4/gwv7OIBdQLWb7eikJ/h6i7GUdXp2PYtAjXQfr2Py04BTa/xbF2lnghNOiaAKeNF0MV8oFv
xKjf/N+XXY1IaN9sOULbnshN1B8agaJGb2dHj2D3ZMyBy7pGaItRPoUq4wl4vBp3MUzpfyn2GtV2
UBA1yc4AWbFnary6BTaU20HQJHwdKOhIyX7KofdPY2BP74xbGEIy/3sszq9Jj8mPdNxSPXpaWKYz
UzR+fSsILlnuVS2vUhsZ1qdltiVAW4gLZLHkgjvwo/JWnI4jTK7KRMXpHrYKV7ZMk6wIzWHfOGQH
ZzH82uCxdpi/jkLIjgnibsyhoIHg5kNfBxvICDll6HXmIzvgKAg3PEJ4vEJoH8y4qpgd15sdxDFR
bZvSvTQkrP1BpyoNBOYCUb3lpwrTHJ9ONV6Ge9iVsfWzTfFCBoZOP+0Ro8aOOWfYw0i7KZcxg3Z3
8eQZdcPesrh14akxw06whsNapxqLP079cPk5Aq4iTqlgF+rJ2OdtWfykgDLs1kgbqJwSgit5nx1o
mXraP4oNcKWhq8irCRywNV0vvNkLWfz+hWPUatJDp7gcz4A5CEQjtbyoC3AXo2+MYS4IXqZGOJ/P
Exm5bsRWJ3CbNZwbsjL+kGRAn9FGCG1sWoFavaMD2s+3YrIgPIBZdbFDFm5lkmCq0YBivh43kK0k
PKAIs3X8tDPA+/U7n5zqP+pbtymN2Dl4zHuD2IeR6ZGiIFKkWDcaOEwVRxAVe+osMKtkY8tL+VtU
ucPMCngvwY1mYPTdkn9VVG5JJ129Tkr067/gIJWu0mjiwUfAhp78RWS+fnM7Ws7vw9BdCzBUaYcW
BDrNsEAos5w/4Wz/QDYVYSd3YtIePJjrZXIUglt9DqWFOql5Yr+RiF3UyFrlgHlyz3LRarw/Qghl
67T/62BqeXKB6E2ejCpuEZ24NTABN0jtH+LS0TMMbB18m/c4Dp2RLEU7tx0qbkaw/DDDbefjZM/L
VJmV7G/6cWbdFhfFp/6IuVaXJKXoDFHzIKKjhKMbyevt8g4kD8ohd+WTYJCEVMSErZjaKQot5iE6
kiFc+7k2HZiUMWrtVrETj66ZTqpH/xBH9OHyjhPnkitJQ9vcEdwxcv8PojCwME3yiyYGB/O8xDIY
GIFOk2SN2oNuT70ZSot+RaPzg342Zt7cvF58wJh3P8Y+HZe+e6RLEl8poaqCi1uGjGRYT8/t3CrM
L8n8oCJg0f6Qn+NyrTtO0wUObXnaJgeGaFqE1RXjICCtWdIM+9Nd+nOFN207RPoU+zqvGOOxmHDv
nXETbpEXZiBk6I3fooEWYJtsQiZCp6SDKMFkEfoLTCNx38t/4UhO40+EFDnKyO+6tIN3PqSrkNVH
4+41hM0lUMU8JGq/lQHQ/j9x5HR7yVIKcPG9TkAWCfSMLeUe/vN+cHNACekSot2MeTmcdESqlA9l
6IyLYHKByZjv/horJvb/KN6mWL8Jl7CPfNnIyoNRMJQzpvSJEeelCOvtpQZAiSUzHC71zmAYlkQ4
QQC9Vhg9gI1S2JA3xtiMF2sKrQxbYDM3gnJUOZO6FVxFpkFLF6AMnccnZN4rQ8Yx2q3FiSK6EBDa
HJuS1cdV73sS9Al9LLRUK/N7/Sd1vFiYgSdgx4c/QLd4oYUv+3fObbFkZNqvjiWYtJ6tW6fr3b8P
4AjxhoB3JWb8ppmpt9RfENlQbclz6LQXBRtdvftFqk4W26h4FJhBazFxpKyG8uL06AsmpC25LoKD
2WB4SSLATqY90icg57P6TTCWYgOXJpTHKnTgAquuHiUkHVtbht2bhQMOD+uip37fNZU7bdQLuNfF
NzsiMZMolLCeSnfo6Bq9ABFe8KdfHBDK5DjkBIcBYtfmlk0wPZhRfA0SPMiiSqg0ZN3yacg2RuEQ
xxAZBkDgSyq+GELYEUiNzv4n+3lqryfrzRjAKaRZpEb7JZtDxG+3rB/6KDg7w5DttMQloLPENX1G
3Qz7owtMVAdjpafv16op7gEG6Walr1u2DktI3zgy/TiYuRiNgOzLCo8wJSmKVwXeMgJG/pcTikgA
SbEyBQkv94DfnUXI2Zw80Tse/NSJsWFqTIQ/2GXVBUm9/9gs4UEPf10VqsXY6hO8k6PNoRHaSTqO
oDFNwVorQt0tDdpSF/vt6I4SirCh/SSlEykgDHC9n40WciyTAKVXwJCCQU412o3ZmJ+AfKcwgqZF
IMfq99o+DPHAmLjWjBfa5FRKF2SY/fjEWmWHz65kR0W6RWsRBpdBd9RsBhe0/gnFgQNBqqdbI9XI
10jM49fRVjBBiJwi0Fcrq/HlQRpmvtTORqY6qJSnAo46J2wZ2rkIkZE5tMWld9RARS3/2s1mC/lP
mUdXfkY0fZHaUNNXDuHQplfB8NFuYt37+yLa7yM4U1ts00+odjpBVZ1vo4XZv2OgavccVo1Gdt/J
vgXr0wnj1FAiRh9z6/tGKMAtopSA1N96xi9PJvYhXVbPdgpzdGRplZQWtYE1hMIIoMChFQTyjMxT
aU74qnI2kZqu6WWOsglqEpFCVtKvY7hmILNAYefW4jVx9Z1AldQlMxKieV9VwSP1CZQCkk2GxoKV
JAtD9Gd0KO+RJ25ieMQlByHMeoUoMq2SMO6EZLvmlOtJaTDV+jZGA1weRooCjXJ2o22D/Fr2GzCb
x9N5+sFrtSingI5eWJ0uErMWHrGzcT9s8/ORA2b5/m01UBMhSneCgskWALbWd7UjaLG27hxeueQ9
xkptFUjpzzAUpsxBLtuzturiBmWCdPJoVIdTE8wu8FkJ5p4LOPFSMot7WWc8rSmbVmiYbn7Vr9VL
DCAvnmZ4nW/WqHhIdDuNHFZHx0XEA8eYLm+ZWqMQV+wpym0ZJ0IgMmAHdmmfgshN7bleqyNKCzk1
+C5C18vIB3Qpr7O4LMpMzpbO1b6IFD391yaXLeJzNedPVCiwMq9ep86uHbwZHZhrPLj8s3BPEFME
cZqjk3KmmxSuyQmouTwj2MNMfiEB2zkIOBzyfJ6Gf+7fifmvoXM2YeK22asuspKGpVMkZFZD73Px
LhumEJIGw66EIP+aYOwbKYjGu/IfXwXPXgWeYX/AQwOBzAs0n5GwiChYFmqGS8sHUKZO2boXjd+w
mWIoly/IPg+IsSabYTuK5dQL6xm0fExN7nIinpIopvMnkS+SbvGlecwHyfNSaBfnU/xots8CL701
G0Fp7shVnyPDYvHaACnCtGPfTsefDWgkvY0TZaxLbn2L+H1M7wRMkfm1jjgVMTRJgBkkk9oOUYNg
ZVPONY0ocMjPEqnP9zFcBIeb4vifcYQzMqJ4Vz7t1CA+WcmZdQoWuOUMLWN7VM+ZSv6eR7qyhd6J
uLg3bULhY/DTrhDDuoVY7PRQThobwoUuie6bOa1asj2Sb+5v7kOdpNOxv/KKk9blrGbIsFCACVFI
dkGOj9rxlgyHmMblRmVu6PSwKDqYdfgpO3Z16ICbt89wNimS6wzf5zGd1ZfKySnXRM/AhRLgiV8j
qAK8l3E+fAZ9CDK3n7oeMs+Dfs7kQk/6EbCdCVoDkNlkkI70idIoKcw+IIt36UFvWAPmd25hbkGB
qN6Ys1cKVxKwwbZ8waBCC4FzwJzXxI0AJvAHC2n2moo+yVL48rHG8guc9I4KLAfEk5NIS9dcVRBF
fDVepAwcYhl0F7TB8q/Z8wAzRk1yubrtCVjMTTP9aVRiiYH4Hfc7AlgBoXPTrILQkjcUeYbpZBsc
wb7KXMdmM/9RXFkSccxvfQtO8RseKfFisjP6fod7OocPAL/xbjEBQCCQfJGBNo/iXpkBdkDRdi4l
s/nvk0YNBXHya/vRECJJKpyfC/Ll6lg93fMbiKH6YE/HjH9nujS1ibwAxFtaLK8vf6R9/ilvKD3n
hTo1IgeWqlLl4EX0KYOTUKnaMPC/0F9gSs/tEPbsS3dZzKunmbrDwhyHgYeB/AWRMVLADUk5Zqdr
bsVlNLXiRWLEJA2J9vfihNC85Sb7G2YzwN5QPGbiA8PwmVDJjNOLi3dboSucOA6GHgW/Hde5sXto
wQaVzybQ2T5G9wH3FqiZBYThIKXXfNUbVxnEYAJSiYD+aJ37u0RkZS2p1k1GbcNFice7JU2QATRw
xlzHWmCVVOGjV/PFcu6JSq4WvnERAtqLc/aA+4sqDW+L53ezK1QfmMDCgL08TjJG2Q2qBE2bsorb
DTcPzeBOJWEg7r+fohaYIjX1cMtY7GFTV/0uDZTXpSnZ02LC48y+e2wDP1qPdBURYzxCgZcBxjl/
wXuDY7XAYFXFDEj7kag/JHyr3mnQeSCfcq18Ffo19PYlu0CchSms6ZTPmp0xXMo/gsEGAYmk827t
QyXnwCCFAlHikF9bD/dMNMp2M2/B9pIrEptdzGeRsDps5uSwK2dkxpKt//EeI6rmOBtX2XWC8k9k
XwHYov0Tk0j27MyInV/8W2eUsxcsDEZOjyq/7cDNOJHP1uftgxfsGJaQfCmnLYAdi6b+mFcPY6Pd
zmaZpkpk5HvcpDdV+x0WdnAu4vTdI2T7CgrQfHGHIFWYePIrarL02YT961R+BQU2X5cvYHIVw4SX
DRHrYKJCUw8Jl1R0Yy+WJZdVnNh2dwM0iJcTpT/BPDt8Hl1EA7Lm0oOrO0e5e127p+ZOrHMIGljs
U8FtYagcoJhERAmjyd/CL+u4mEHRSlq9XHv+mEnIEnWLeBmXGSWyEH0FjTCyGxhMb6BlDtEjkwx1
xqiB5xGGkOLEW9ZS2OqXgGTsBK+72rytXBpW35sLGrP+HD0gzVEpAnxlwx42vF+G4H+PLxIi3TXB
HMf+LWBQ8F4sTFrBpd5KUdof3DcOV87Bi2823MLAO5VacPN0qyDDLEaRX4qjC2RzUnL+iepvvvFD
hfSIGlIdkzwc9Z2No1i/yQIrACIDswoIRvyiA/+Ben63jR4AWOTnnplLIFiv15EvdGTe9gE819zm
fmnQdoBSVGgYMemw/7ipWezsTNMMkgrudrr3DBpVXuEXznOjpW1Ei6x/6JcPBTtMif8nQtWqQteg
gIAhwvkVAOnfDLiWxkhg2KtaybhcF9bl1Ct/zTqcCooKoAZS0XnJZEffhu22bu7BxEomVI4xIFxR
9bJRDT1AFG8MJtLbDsrFT3PCMKMtud1e7DD9zJ/f9TWnWoanpCmnAx2Q54WuXy702+tLPmwQ2k4u
qJoL3OL/mkAez35ULXa3XJallX0x7nExceXMOeSSIAD/eia8wazsLe30SEPqAuLR91wQhyinsUv3
5gQHiRhjMpewqa0bF9wdWqq+DBapi8lCsAYZ3yz0m/9IpAqLGC8V6HBt1Ppw0B3M0UpEbbkDLdu+
A7i7iPef4AMx+edkpraJikS5Q46RX2TZhk34Qv0034J87mfl5FSAtDAtKs/QtzSGMRbtCowKxxMD
3eAO8HjEZl8TJG37iuWhPvPNR++ayM3pjOG9rSgiJPmm6L/KaiHS1MoFEefzvYkP+4U0piKo6sda
CDFNCT2SC0/keRKUZ+ul9Jog1KalSBxEXf3RpeqZuPn75DOx6OLGXBueGQCcOXq46R2+Jvjr0qrS
VEeXw6Bb9RlbS4mrx3oMk6eS0bnvwugkaH3npst1hy6H/CeynmSyEV0qBAhdAbaqxeKjJOng5hb/
T7G0r/gkRxZELCCdcvg2ztJaTVGUsuDSlEez2Tf4PA85/lfYUNGsTE56gDiyKM1rD6UGadLp1rV1
AtdSFwtYpSXjoVOnKDv5/uW+3fRWyUKWflJ3dWIb5Zk4zXAs6fLnynJXn0p5D50Ccj7zt+afi0is
QmX7VhJhiC0A/ogMGQ4T4OXD1c2kDCPmOmA+Rl+nw2KYOi4mXKUYqBeJY9yy2JX5fWjAtrqLkzaL
X7tGsyHz0Sosjj5NRE8rqu9zB66oTdAn3X6DdQyzEvke/DjnLQdaFjQGCP4CFWr7cyKhl+0uZCcL
R4mDpHLLhfBC6A8mg91/94oXCSrM9QXVD/nPwU+bn/MbyCW5msq52guahpNnNw+Jv54dXPhaWvQz
gFRaQwv2+AdrJfqJQskmoAUh93hJWsWBN2ZN2g0I04QjcGsCPkMQ1epEN2ybgVklsv8fc4JEWPrf
7sjXvar09ppCgslcqlZ+/sXb4MBaQsZ1Eyl1jQWarTYthp/+0Ofl/JStmufwL/iP4FIdO2xKDFDP
q8cdVD+htMkyz0CgiTX/erf9MI59GJdPUp0gsxIKoT01ncah37SU3nqmn6QfWolg3rgebqlNXJTS
WlkKGv9cBZr2fjH5wt/7ptKK3MRRhTaUVUb0GmPkkey0ZsbK/PKXFJ4kPgJJYTtM6aAi2eRa4OH/
mDnCZ2DXckxa0Szqwg5VNs3bjr92q93xAJvPjWPrIG5mWwD41I3J0udBYkmjLvuGhg2ERvuLlnEH
pFzmMGErWhbV+vgVjYJ4MKN0WoqQM5+YdDPZNvuNb5e7rd1Ye932XKgbrg6dfIvrjOF7AYj1jR3E
0hLve5wANgZV0j1XuE/XHx1vnd/yfWS/ekM83kvyvFQOWtLtMGdwF4hoo7jJUXroX7c8RwAxW/9H
1oYHUIOmYNQDmxZxp6CEAQtiaMzf1q5TxKpjBWZ2KFJRByVSyqE09ND5VNhbQfOg5aMPMjKk9DYY
wc/A9jwP6f+RB7Y85lm+YK7sJ3wFRYMjvSwPoflJH/uM6ejYR78LF4yy9i2sJqb8UAMbznP6l8dO
+1g6bCkVeax3+sNQ/YvE7jMucx4Eh3BDUs23qqIC7vJ+2M0evjzX5XEJEi9aAX6pXZEbEVMBo32Z
WvipeNr0pEzkN6vSwfMtWuvxOJUOPjXiuqBjUsxctTtYfWw0ojG3HIJD94YczGlIdVkbYTERIK6U
Tw7s6BHlv4AWTcD8R9ODxrbBXxVQuEJ5A0b1vhlikiUfLrRGTSGvlQjL7CkWwfIL0IjbDfUcgq+/
9+gTOs9MY9U3oJkNNxLUgJ0BSTPObWM9wjXl0FRJqSc9tzqUYO6vrCg8GEOcAzilAYlqtWT9vTtK
60yXseGGdOzUswmhoNgUeu0ImPTtEKwh0lhoAV2mmNzt4pLenH10P8VUIJsrUm0nie4jegr6KlIN
DbczdCUveTsT9y7q9fikB1wdKBHSen8uhzdwSTo0l9C52f9D1NbL0JHTdZd+aCaqW2JJsQfgSqbo
gHzcZfokUhd321/tBewS3FKzdcFix/TJ8ocQNzsv7R6j0yuNsFWMggBwGdaT206cczlGq42Qj7X3
b/2zJURWxW06YqdCOGcZWFk6BAo2KSOw8fW1DR23gN5mq46oYVdijK2tis1UHpGkwui0xX29bEA4
7+qeQoabCdqa7DEDkyNxSe5U0hgTNhwt+WP7iscgtcpzF7zyEeL/HMHlMYmsTYBOIbZG9teDxJkv
CCgm0MR9/JrppgS6b9a1/udCVLH/Da23Myturdt0CdqR+aTO5yPtJn53/dWcZEYf5Sj/QljmcvDo
vaGuVCiDZm/WPgrdpvjivBr1BCPiIu8JyVhyVtOJDnaJUG7jlef5LihvPbraQEdo6gOWx432QQ3Y
jBlDW1gyX1ssB3FX6m//HV2tR337Alx1XQS/GNJGeL6lEda1R7XIdQKTogZ+PM6/ewqPw/TngRg0
TEG4WrXJZXjrQiUoU66z5xiHdlN5mcOlsgQVAilmuaW89u6ZDBB6I3biAH9aVIqpTTwF5H3TlPDl
qYCZGVuTyHAlSB1L+kTkEgC/2C5fCDPuvGxgTem0PLZ8UMsTTAwHgwVUb6zJPNzoCN07jvhLK3bz
OsT8cFNb33UOZFqgvZOOOioXg+mChF6gFBJIt5wG3+F0+STFbzNR1e+bsiu4SdQUyMXyDFvLhuxI
ZX83Qiz9FyWvQMnliiqyk2nvMWgkammfMSLNMmkjbiXQO0EVZOikSUfcsYHxN6PywFhWxfTwrb4i
PUCjGrc1nimI9LcdTCydghsExgkuzkxwqVnpJV6/oqjSEDlwCOZMJCT2rB5XS65VHOAp91Fgv9aG
qNut0UL0jcHsp7EVRQv01+74Xdqd17s8fXU8dnB6Qcwb4jDI09VXYIyZlUc9hmxvmJ5C+7gDsPxg
+EKAS15AsqJZ5juFLZE9LRtlKdxdgoCuaPs64ItzSuFshdxrOrxoaCEymt23+rTUUPuBCubNre1L
/Ns+xoOgZ+B+yx/LGq/orviw/n9yucIVhPeGCGa8QiYfXHeSKDsRbY/F1wcYlr03hr6b9/n+HXQB
DkdM3/di+uoQAttKcjOLA12w2yoQlB/qyyOQKg9CSgeLXbVK8b/T9yxSz4R2SoYfMsy9t9KUoufk
oIqlhjFpj/YaNWutD35yykblM3D0fnqUm/UPmcpWiAbfuRJLZtfB71zR2kfIuS9s8YapkCGKCRRY
0m2JkLNDJsw/QRIa7N8/g3jpHNDsX+hX9J97s0pRQy1dUgvmnhmCLtqNDcWjCLcVatsffeo6ks7V
iqYcgoNRdb6RCdoDjpN44ymBiXtYTs0ectrpxN/et8q3aMetZgAFFIRK/Ge0Dab1njHFhpNVLLiE
U6V4950ENmd4J0ELRmiWdz31LNUVDSB+7SwjjKlwl3awEmYCZAWVCLjErMZ+w5VXJ6tx60j1UZRG
Jfd+VyjVVT1yYPJFyx9LVS3IjGdnq2c6Bv0it+T3lgP4CEPhO+K09uyhYid4NswAkPDseKxrS/t2
gy7q0Csm+WVgNzRD7dcR0ey1B65KZ4pxTWqOmmlFxzGpjvIx43WwJymAIfkrNWyANrmhQO1NcOQq
WWIpAISmrzkU51+4bbje6smKcc+qe0yqRNP8Shj21a7OEb1uMfhMR3D+sWuthUOzVGcTWP60gLgR
TNaefxvy2WkEWMTlrq6PNgU4+bGqe0SBE2r9wm+c6cx/nanes4wu0T5lEJUawd4AJi3cWhy89Bif
q32MY+Nvq17SLuhyrgzMe2j3+l3hNbWOiIXrve7P3eQRrWSZ8H/Ey1dQg6EVltQEu4LmmYkwgiDn
B0JwA9xnde/XH4dZRqLFlwjSD2DLuySAORCKjltVDD7AB/DHlPtZ1jpzRtTKFHv1KdHMZDjMD6/7
sr9b451MlIhmMyWaTgx1Cl1fShTPFo5fou0OPYX64/lK931+wwO88rbbvaQB2sx+oA+8xeKQTHLu
xh1nppysTyZKeqGJnpW+Q8r9CXfOhciPgWaja27oyvglz6nE3xHRObTHXQEwIvOy3tOPKTA/J74U
L9XyOPpLI5YvGTKbrzzbhOdrE1U6jaYIZG/bda6o+6jCB46pydJZBWpXGyLM9HtIBb1JW1k12FFV
ND69lJx6UqIN7zYUSDhfUC4pqXaUaQuSdnbksCE2iiTGijSK+KNiAwQ1L97/RWxxoK8/DBz1JPNR
TP1xSM5DfIcOH06hE5ue5hl5djIy4I55cNdjLEk8G6bZF3FxqOUOiTH/IlqiHGmSGyAnFxa3pFnw
ZwwWLDwDxN8bHZIaHZHxINF6gFnbfSuhWBf/bv4SJg7DlZbAuccyX5l8poJzuMAmzjVA+WVw4GWR
RdKWHJ/GjA5aeYtF9x+cxvdq4wuhqnFDvTkWH7fCsMHZ8oY+EWulJI5hEznjIl6Yn/OUA3OiIPKZ
VuBhFDaJxFBQkCLSgQViKMRRidaJsx/LFHNHB/4uqtMLuV3yeEC8B+gPyWTSRP6OUtwn7bXaz/gH
n9zWgyHl0h8xSBzMlVy0IZ3YelhhpoWG3ODKJoD+NIaPvX84rvwilBOfGqJy+j8cM4upppu1u/Ku
D25g9wlUDWT5LqMWEk7wkuqXFkFfSShd8Yyg2x3eUsMkyqYcWeGFtjSGkfP7klz3qY2uVZBiuO3S
6Z0j8XWPJ4idbmr8qCUKVMI6d1E3gYh/ZpTOnSoTBN5dzUx0ApAlHWHxI2sdzPJbTMLXYHCcH2oF
KxKKu9ZEArur3pfgY9mhcin5UQmDLNMtJgArP2gPxiDtslj6+At32e3Db/v9vk/fTBwxUfa3Aeh4
gAH4aTOddVew4a0+AzwM/YUiivE73gaO1xVTrz9Xo+4E6c4hy/Uw8JKhz+IOYuJbg91zvd1xRTLW
v7mV95ftb33byTcdgZ3/r5kX00S9XFpJ7N0d76zF+5CrU0oshv+sW/SMicBT4/lfKqipNlkR7fTY
uE9UXOe9s0mnRQqCUOxPusH8J+F4KsHlp1bwCvwHoAi77+ziCIg/uQBR149X94/jGU8lURVZELtT
XAnZTsS7sC0d5M5tkYJeVFEQR8GC5O0NCF4ssl4a5S0OEaqzE4/jvh0PD/xcjMUef+YAbb5g7BKt
f/hk3lbYAKwhqgnQZPG31ZAAvmB7rQKUH0hzzAzamBLXCQsbGRtSfBOIUsW+zLJ5TvPJEzxaSvlw
4R8gc0zCgc674j7HMuI+dUsDoCrYebTEvaBzApLN2aolZaGjuyzXIF70CuTs7mK3NKtFp3WqeDzt
9ZuigMOlSi3DLsq0i1QcQwvd/BW+9rKoLsCoOmg29yE0xBWn+qga1N9dBHGcmZvCI7+czxOsXvJi
qOJSGP/J1ZOMbFstMN7K2BVCywhsS4A2bW4Uy1+OOgS/CPIJ/FUMzUbkPPS2ZgFj1Lp0Fdvr9G6v
/yHetVAsxs5ejet77qg6cMQ0qoWbTvCPAkzIAm5oVjSngPvxe8HAXRyzBgyW6gkbPjZh6dMvREy8
JoUNHPqgbYrhzKuu+FiqCZUbEcfE4XdLYVlqGzxYPDl4QgIC3+ZDkOTDbAoN75VSXdsAoZd7Kvkr
W75jT4zkFN4raD8U50KaTYtF2BBWsTmPRA3IYetgq66WCI3CWCE8q2o9FfrgDqIml1L3rP/Ea7qx
MIzqkMk4R+5zDirILuIA1E6YQswUZIn+1vu8ibYyyIChaPcd0wx3lLXB//JkscJRvNR8jjtnkKR+
Zm+v6dlAnKC3//wV/lLmAavth+5KUgipm1B2SPJ5XRQSxYA5cA8cGCzqeCBmECpgzmVn9T4sqGdQ
RlqQA2lqjJBgsEfvMKlFXkdlZfAYCIoBjIeV6ve1Tu8McdxJeDjSUIUg67N+wY/rQ9zSCRdoAcPL
Gi28N8dC6ioS6MnA4TutiSmeGesqOjyy2JJqNc0DnSIDBdi/iMaFRVzbHSPVETuD7O1c7+OfVS8k
rxpfSUd4mzp9jIO3ThEwMtdiWuG0LQBuz91P7asVAfVhd+8BV/KUaNZe9qtLhFcGBZTwHrWNpxgp
TYiOOaRzhl0tz1jyOQp+hTcbDUQpKUDICMSdzx3gpIEhRiy7tKnhWMnt/U3FDI1qBeJ8WWUK7h+P
cV+1sT6M+RIXhd4kcDVznhAWvg3vnpovyY9M2ULixT5orDr1KHNt8LWFpOAr4sn53QU6tBWYjgAM
bfPUKBI/LSSgh88Pb7X56eCtZpo+0NVjdDMsLhiKJFsmLBEBfW2o+v7BYP5ZuhOfP98bpW7VAiNe
+dYK999ODxbQR6x+1V2EZV+F4sCErASqFaenoo0tDtTsu2zyUigSXI85qoLt5TEWxg3BxOY/fvT+
Ci3lTOv2o289v2vEARiDD38YG3tzdYPDq22tmphsQuzb3l6yBWTKe91h1CG/fdx7rM+nRsqPQ9nZ
wgbBQSFSNtzOtx8ddocQE9Vocpe+2lSutujqgVJkBrtB5U13VBNwhTBbSTytVGVEocuw1epgmf4P
S8tz1Fi8hz087PPQaPx7fh3nOiKCBbBzwWzYNXqvt8qLlpmaCl58sdjN+W/clkxb9CFgx13ZeQBy
GOwd3kAkLccJ52BRIqIKN7W6mxbAoUG3vGbUUIrVEOw2hFHrDnrPpr8EZsHN0jJ86C0MshlhbeED
yur8TqOsswf4d7eScbOv/PM8Cgq16Cxhl09Jg5ivajpKSIi/OUzbBI40WliP6aOSCBf76SCRwM52
+1l38dLZtlEhdH72FOJH5UBsgJ6CZW06A4oZ/2o99w/0mvDtYF+3i/qlRZrYbqaw0uf8rpEjjxjX
dWEeB23xrH0GCe4MNio9UI69p2jjvymHufDH0yFh3KUZ44FJASXShmEhx83nzUUnREwkwJUpAs8A
dLhMB32wzWOv/Qw6zGn+BcJdWeQsg9R+p6Y6X6vqTAJBUUxfgXOUokyRbMpRTLx0Sk6Gqpk8kBPv
VilFVyNIGOnGQkiWlIWR4o4TMkzAPD3bQtnkPTaY350P5+rywzh0VG3jcV+SG0Jz2KzwBG46VXT2
hNUY2Gf/45mcqquBKsag6k8iUybUFOCakrtQ5pPvtilLwMQz/GvCDAVVkoLX9Ca7Utpd/wOZW7B0
YgP0RVt17j/IbN7S5WN+7ldvn5bJdAh7fcAOYA4IW8iRC5YLPCij46UDAr2gfMmEo6Q3frCBDKE3
2TixMDiMmAfsrfXfeSeKCM1kBGZ5taJMyYHMz4XxINXBu7+C1CHh2dtdAwoylODKKFYcFXSpQ0Hq
DBjcv4leqEtUu6wHLIgqr1y0kUGU6URLRr4XoQ3VyYEcmQEwuXB/wJ7cse0u4lbZs3EKYBH3Fn/v
k1U7DaBP0w47P89vG5lqysLTUL4wyxtxOAJkHBURWuIGpLiRVfta+BQllzqdiTQIHVJFlvsHGttQ
46dZYJvCwzmEAFb0YXqStri3TBY+mOjqFJ0w0P9CRbvJ978uMUrVBEkTD5E8lFmQhV/6sQ5qcYhD
qi1OQejoKRq+8d5RyU3MZlyCzUyGyX2F16JJeheiIysKJpheilCcM2D1thbIIND6gp6SsiYtUTPH
59YVsgJgf0Edkksp20AFgcMB/dLS9j1+t5pfThOowH77wujJXs0C4iAePz9jDx+2QC6TJJ0+/O1t
xMK/n+YVjWYG7asK2EGYUX76DTgzp9IxTFFd26N7wUS7YweDUAP9xVv+XazCQrGxnnwkLU8KnGbT
f5BUOZUG7KKZTfK/W9XCLl7if+koewu7UmJyEWofKVumz6H08G0BnfXh/S1u9ymw+SPBV6JfyAhW
mxCf2HM0MZQRfqtQmxbhEAiBgdAS7I2v40UAHqUX/91e64j0FqwkJjbFJ5MWolAdH8r/uvEbspfL
/y+vlT7/zKnuujRIqmMDNK8HBar04Bx7uoao/Nb8xNKqPXd8I7W0f8l2tcUWBXzFLAcPLY1/qrN3
NSx/Xg44lc8wREC5YhgIsedILb5tPfB+irwXGuFw4vOTD4MAIf4uIkknQpBCTQD6E73HLYhhuVL9
mvux38eJEM+EbIpKJe4XYJksSvGbToaPPMg58NnPFcEkBAN02tHOaKL7iqrXKouRsblZamBbXDwd
J29X4pVtbPMju1HvEGfcPiE+Fv76XeFn9ZowkFLSI1RCvKcoJ+Xg5A+XLQjxj8iVcH8KbB5+UDSv
M+RTbWTWyjZyn4R28kvIecO47y217k+ESnmjZEGe5OOsn8hyBtavKuDZbgA4zPIaAxXN/wRaskaB
aZY2U9JC0D0Go312PUkP+sZMRciV1Xf7uzc4chNOJSawIH+Oqv/XtRgmHzOBPu6IqEBUo4ocQf+e
/jzHW1plvLjHu43PG138I3q0BXuE7ILElte5EriAKaEwrMK1xPvW8P/qS+BCf+4NLgVNIItPbiS8
a2ZwKkpBqdquLGmZ3pDZEKMRgwkywgTUFxgRmw6Lt4RJWvhkzf7MR9GPzWm85CzD1lz+1wbSnQDR
uVcT9tb1lF6L3z3XeQbT5ZXsEUoPhhOBL/ateaIsgLukgM4GGhUcJIHp1F9LBxXFpdTXhJytfR+w
+T4iFX76lLKInBblnEvD89no5wfiJesNUxE2EF1p43KhYShuLmloF7qLbZV7nVOS3/jBEd7TPHfh
7aFOVQ/VRIOfKCMR0DpszVeHAlC3ErZdLGr1t/U/1eMb+Rs2me9HKXoqMlDjqBFA+ovognPvO0BO
mDVfuIwRVwgmvpzLF1gFEkCWrvtDSZMl5b96qA1susKiDra0MvFJHYGYQh+zGsBG2we4GrQOXYtF
fHSXrYOZcbCtV7oKw7dqAvxcHaNkHErcuER0FB02E09snY6W0bMdjNmxDaW/iB+2UWNyb+ECktpm
3W5RtjqX7S/V96yHMjG+bIqBrpJCH12uYzwkwE7x5Y9Y7Nf/VpRnhwKKIeY9BxSJyJz4Pt6uNRBJ
odx2TQkWBJwTD8WRh829pQx+1A5HO17IteVLBpG3Gi29ZnYRn5U1u8lYdbmjuu2hh9c750eoWFqX
s29z/6wKiNwvMm379dn6WchRY2sc/yPEHhm6/3emTnp9ASONK8CLNzc4Oy6ifk7MPnORZX7FHaBk
ILc1Q9sS3stjFpHyhquQUwkeuqNe6nDYwEIwrPw7j9jR5PdPOOl2n46fPCdhwG5nY1eiQy7bVlCe
NK484WhkyTEs8eq0Y7V/eCJTu/3m3AQlUkB77whVDA25WdIVxQe0uaAqFYa88Arvb4IM0YyuNjIe
VD5seSUfVMOk8OxgA2N8xZngvG2bLbm8VrYhh+wQv40eWEUAM7HATwQ8QGWPF8CXruzauJ7aNcnJ
U/0XfZgXGWWvUEEevUfmh5jKlrGz22pP+jm6Pi1dhzp/h67bdlY2M0yEhkk/2KUqVbu5lLbnd1+y
F3aUY50L3uliNvQ7hFtmbZ1ErPP+p+Wmdr7id93ada5k3jbo0J2rmerHF0X26QHIu032pNQ2ipWm
Q70Q3Ux79u23z+pwvVrXqdnOn6xRj0db9g8vkeLc5L2cXfziQwgF3I/HtF6eQ3PIfg5Ip1mZEhUL
B8qxcBDh1sikEEzNaHf62R0YX+ThcmpWJrWxXlIO6XMv4EPPwc/Rha9OR9irf+p0RFcJujOLidwe
NGSyfwzd5qSocwzmiyKrLGBMt678a2Es80o53t+NV+saQoO8vw4WwH1VsqD9yhf0ib5GtBiTYMZF
EtZfUrdcIlLT0YCExMksax5CuaH9c3FauxEHBU02JoTmUq+/VMLzMzPIl8cybPcYOH1J3GYm1nee
zLxTDlT9bXQ5I8vC9/z/Ba+P4RgCTxE3M2OY+BtWHCdRq+8fARMa9/tkgv64b1/ML16OWsXccW4L
/ZzSwm4zY9ybfFIozZNUOp0m+r8F8a6giWaVqppToD/BJbhizRbEd1WUhwq+/VBovMZxdxzdN4Ls
H4zaWlvzEn6oNviMLZD32uhnsN5Lc9thhclpHi2fW0QmEeAxD4foSjJzZe1Ddr/epXWuTYyIVDpR
P2Sn1mdDGx74JSLeZ56QTWTnjwBVa7+ly4qrbrXog3/DA5kQ6H79OnAEwv3Qm5NhbuttutpO/4Aj
LwnzAG3kVmYQ39ZsEpXp+StZo9b717aVVqixeBzrQr5s8yM3ZuunzeI9kC1TX6qtbNRfTbl34VCo
7TOaMd3HvM4WtZ/5I/FXyVheCYgQrPJuJDUwcESAYaQ7RNxUps+X0wbXqDShlNUOCpyEt8vFb/sd
uRswpBQSBtOEdkWAlMVHZh5o68OM73waV5kn0u5zcwkvglI5x0IdHF5Dci6sz/55q5Fgj2Pfu5Ma
xOCdLE1P92ihCULqUialfBM6EZCQsDj0+Ka17mAnQRDFcoJhLHvaaKYCkQiAog81UoBDaI3n9xcl
MRDSCmiawOrlERPBmzjLhnEjLYaT44QjL+p4rWnaLxwbnNQ/3yIO1ElydHK7j+hBPWotL9kUYDvw
lTd1dqmiYl6qlZuNRuz1qURVp+DKkSlnBSp3KNy5gmwUjuvzO0uj0f54No+WkkEutww/mffdOyI1
a/NpSibC59rrsqk6UmrWKGK/MMobLx03qeTV+mzeY94If2B8N+XS4oABnlFQyyOL2+5xSTUyTXBx
u07xV6AiLUsoNBBW0YW02DekhGyQFk6Gty6a6fC9NuD2+kMdJ8rfzbNA9d/csYMlmtklkG0Ezb9L
+j70zscOycanNkKgTaHPZ+ADeka3YZIX0XoC7hNTVHgzx7L2c9WzBg/WQQDNxPo9tNWw6xbiO59V
2zQLRxfpXK2g1g00Za+vpGbfsp4a1Acg46IPylFFZusSFjsAWi//SmdL0M4cx7mkOMnaHvoC5HMw
w5iowmjlJxhivQam9UVPmfycKR3/B1uX6DQ+KDjwLuiswHR8D5O7h5Oq5FiA9mCtrwi3loGTSVGR
VuhfErJgovhi/QZQ+V622CMWnSQlTWquaKZzg9HgtKxMuBC93kzWtEkzJ2HZsTIzlzB5igPEtc4I
gNTVh757bxKZxuKSeysBNlhbKIL0Vu3KdJ7UxiHAaphib4sx/0f9n71qKgMNCMOpl8YdlKQA+Hlw
gtQN4TTKoXsR8ZuRChIp0kf1bFJ0bYCzA2NiXHNBj4wQe6Mb9UrKzTNiNK8uytz11qNENt0DUBtm
ZNKyUgDA/lks2AODNLlDSL3V6IiG2Cj7fwCtBtOjUgteimdS8sxGirYduCJjYEM/DdroiHX3+GYC
jU34zpYwo8le+zK15fxj4Hnd/c4b6IKVjwNQFxtKdgvZvdQ84UjSw5qxj1d79JYb37XRH1dQYNYb
/TIgq/UwlEEC+dfJLqCsT1LbLhfZfIKnPdMXwydA07CjNhc3fZJiHGi9XkaHzmLPfOiVqXG92mLI
hNIuxpPlYP5MaWuuBhG+QA1nH0ipPYxUX4xkjyaeOJSBVUPboBDWnsY31dtENeg2QQRSULVjaAPF
gIHw+hbG7SIKJMowKxpbM2ykjEnZupMCY1H0LxKw/dNGaDzZh7HE0N4RTR8aXlr61xSK7u4rbK7w
/+hYDZnXnZHVgP9Cy/3uknrJfgRb5hS291KFL5HXXBBzllWrc0DfQpjVvF2ayTt6pkHD0KqXvtzb
upLK0s983JkXddottmthXEXAUQGfiHKs8WgWmpvQWkZs7ml9ZsIHBkaItvSHARZihQU6ZBXDzHIp
AO+7GbVUlVaGuDS7o6p7TsA4PKAhbxX4q0bkFUGe8HgPsOREecFXHxKwDcEbv0NnQobtDwGe+RJJ
BqE64B8qvc0hhaenLn8qj4L4qA58ZWrhbScMJQW0cboXW0pI5x3csV5KK+Qg7DN3Z/g7RPA/r40c
KvUZqlini+NqiQvosL2r4FLaLB3Vbdg9Yzt06iZ5CfuVodpfOpQ+kjlqxrCHEe0F22yO7kW2+9OD
LVY0Aa5NW10pBqaxl5S97RUAr9xm+7mv3UBZaAHklMiiMN7pMUExOXEBLiu3+XG74aI0v27TrxVX
5qIHtSrdxOyAKsvn9v7AhdjXw4RZElpnO07R+qSaq9GDL1yy0p9H9Qh5kIrQZJVJBJEY9XYTYBUd
OdPQjAOsUfVvNS0NIMjNhM4EOwYOqBEWOOsvnKgAd7J+G/TUEGDH2jCyMxEqAYSLE3AO2lhI7BXh
oAfk+k/3NLS6J9NR6LoGKdlSv/bYictsDbEEWiTEZjlJGQPAzbYncSNgIDA1JF181jEZSBmAePAV
fkJyw+xHlZGkLj5aW+eQfj5PKMeUx1FEuPA7nVXSyMWxU5N4uWET7lKUvlenq7YEQCjt3Agz6pgZ
k+RRwvL3YMySRjHcA8WDYhd1hd210TebZEiB0YHsnwOVTpj2g8djkFisFmtkFF5AiQ0qeNcqh2q1
eLnqu8NHUw+aUQJLrutsbHSUGfKHZ/6pAuOY2AQEnbA9Dfqc3p21apYvPULNWjLBocU4BAaFDJvy
KGbBBivHFlrLdNBDFX/eZf1IavxFC3ODybi4Dsvrj9MQY8morpElP8quAaPf6WSN3EoFecBY1Eew
r/GARCY1P2SbXbA5YDQs5MtaeA9oxeLQNDcVa2wTjx62/0wb5fDX5XIwGDyfFlxdxu5PJdxk6lJv
SAsc7a1P7UeMZ2+DXKwFauMppWF5itQydnnTSJS3wx1dm329U7OuXo1XwS1BIJzqJF+UaXv6PrbY
zmQKjjroU6rmplCFNQic26nHONT9xxoo5HWhj9pYxa/cQd5fUr4xnf4eE1To98V3cWCrs3ksn32K
0KuZfCMmKfqHIFu+p7IFgDJa7zSI0nS6jHgPiH5aoe5SqbvStTb4z26tYfVhHRo2HH/2GLH8tvP7
NOvGiErJ39Akiksxh/LU1IZe+qX+49cqdSXmhi4L4t3cDR0LD9vc90KLAWpNVcMj47r6lrpl3Bf9
TA5UDetaPhVAk1GE65vzZpVBYGutKMJG6biAV4O8bpllo9zQXYbTv+UUqgcz87V4UMTnQK4o5fzX
zNUBvU3nSQc4wCXnWE1zdNqPH3881jVDwpLgzf9IDUFkBL4XgbDSPz6T/1Jq4YLichXpYd5LN75f
D6wdD5uo1T4EwIuzh4pUnVw0vcKAqWWB7Jjx4tKvEftEa6w9BIMOXJA51oaM+xSNPvJKO4cpB+Q3
eXse6syF5+W0ydUJqmRF5wzwIx6wcgdrJEL8orT3qQ7nh2RA+KIaS5UFhEGb+HJWXXF97YBlaKFq
t/iUhuAW8GIGW8yBHOthBEq60eCw6JqDDF6k6elkEM+TAkhu8/ybcA+x22BsNtYdzzgIEzZpn/A/
BgE4itD2yEDWYRZE25ME9a5lnQbLY5aNkugn9RRrLrdhMVC8ye38p7x0ijXA27nyTAS/2uBVf8To
XnL/kH8qE0rZ4Y7LgVji1yUMVuz8+u1gEloXZwdMKYLWsFsQZylZSocHe7oW0LD0ZboSNNwkMmJt
zD2ibUb1ulFheOYIAmoIE4jys5fMKYQVa5Qqpxa91pKIdKQoQUljl9+4pNYMdPbtytCggiILYYC5
ZYdydlBaZ3JwxI0gcc3WYRuBwNHaFtZ4H7Wk++QEyfBFSwXPCZHF0l1u9F0YiLrzKx7Oi5NW51Qh
FCS9VtBDO22dH12Opg5VzIdOCm/R6VayQi76dPeiEaT0CWV9epk+VptzRGVtxTKcWfijkyYjSMxa
daF6jMkuB6kHWUdtygLAzmW6lOtCMrOqmVvV5hLNO+7J1w6H6OpAL2LjkroimCIw1KbhCLUADgj+
6xLs37Yhq1a88F3TUbTLraPuHuOtPjJdPZiYM8KFKCY3/auY/1Jlb8xJGcmlx1UYZVOZVGWZRyna
tR6MWnS320tIkGNbLMwuNnH7B4g81Imdx+TJ40+idv4MGJZSra/GMs+iDcJvbT7+gpJgKstBhu8s
lb6Z0EcI7AFyAOmvYQP2sXrovgbjyLYDagAOuoO+sbjMxXZIFCqC4eSyX+UrTxu4JkyQ5mbu1BOf
f8uztaLZzHiSniOXyHydOS2+NgoKbyyxhTXbuXvhWrsf59n2JrKizFlZAd6/7yvMxTrzNAX6ZX0O
pgD4fhH3Pv68tyLWA2cbnFGpxATw/NNKfPtdXjghNFP6LN4J9/HIlBi+hHNoUHkBfUJ1D90mY8nK
n738I+BEWBlbjAx2VqCmnL1DwSpx4AVh9usi0TWqsMM4rZzV8fS/CYulC7wPmSU+0x2EgQdGb+QD
aBYO29IhRnXI7PlwFTALTaXv3vMBIacAq25DvpOR6KlF8L77jFktEjy10li2KhDkP5Ud1E0uYRLT
4OqUcdVOy3xgpmnC2kSS2ZeS1RXfXeI3w1xJGI6zPUcjOGulrGvzC3Q34Uxf7BIeYXbRfR2tXRJT
ABch5wFoKfEe04SimmDCssqlJBUsjN2rZfV0IxoG5wAhOhd1k7RgrksUNcfJDwTDkvKf96C5dD4P
bdIITX7OTiXcMmEhm4dxpfbrP07Uwrtls7/6iuegR656ZevuSVhQAE33InMWWcB38q4lV1UE9YgD
8AGscn4ZlwzvUw+5L3YzE0JBtLWhXV4xSPRoLHqWA6XxLyDyNBaKZnwTjNROlx8fYoZs4OJJnqIQ
IlzvHlvMi0lrto0bTPBJWUKAX7MnbVn3EouB6I6JAJLRNXxne4hA567ZagxcjwC6Car8vZitKR/H
HVryEkuFgKhf7R9iHPitaSDsFlMRwFJOTVcVLY+irUAb8CyHdcmewpFS7wQcHkUhxg3/f13EgP3F
F7AdgsRj0e/tKCthBJXd02hZiwg5yYx3UFE445khyM4N70rbqxU6wDeermt8hJjIF8+niqULkX9x
H0p0wv68WhTSN8o4O97nn7lY7JeW0P7GvtfanYSSWM4WKXUxF09Yezf7CtgN6SIl9+J+XFYqQj8B
/a1TkjsMo5cdjTXIXpnTV+bMhUZrSmkHsDDBjY46e67wZwJfHDWqRFH6IjNFy6Ugq3GlBJKqqPA/
SMFt7BYHCHmFa5Oc5AthZgntQ/Wa37o+LaoOPd3Q9lgX35wPvs9juKmWo2OFMPYlr4aiJwAdQzt5
tSwDOjN2kQYq+gKBUg63MRTBdjiUvJ0ZHjVKEBrmniXE5GcggWWQBSki8TlHXCOZOXvCwGxwXdUp
PFmcFGfPtq7Ido9tJJYGCViUZpjd9mGQ6Mqbeqe9cmUlQ29fnI4aW+xjbvcjm1Y/J4ztEkLlZP9i
/lTDi4+cCSMH2b926sgO4lPIbBAoy3ZQhvSLdPC3dZXWA2f0mQtJ45S2AppVEbnLqSFlGsU6XfHo
3HhTgVNIGSSLEDPa+ao5ZRwLnGhNi15yzK3dBl9boQVmwuTuD6wyjZ154r4yZG6aooASwcMqW+w0
WRyvAqi1ZA31PN70fUn2trQRZF6T+e2ZUdIzn1l9w/stPY/wPw36OAfHwIt72Q0jJ4tvzehNSX9W
AleCBqWeHWPenAg+Z0FT4xUR0XhTijwvgm94gOvxnrHgrojUomBWjiIQxFUpYntvXfuXo+FhdwB0
FQMctqnQqH7Seyf4UXq45Yv1O21+ZIVaHMYADFi4SXpHZcZfta82ioKBXNh8u9OUsrBvOa8jzy1j
nuGmGyVUW3HhlWKyLynA2Tu79JIMg1dEwyskxVg3ybwT3rADPKrgw82pRojKXnSgy3afFpwDEdJQ
2yOVqP3Y1cjbTcxWFCDnqGbE1gxo8E5U/Ek/tv8pK4Miy3vHMDw+Sxqy/LUNmvfON4UU6Ax21KE1
ZgqPea9NU09qukF8VgPY6JYLzryywsTDxDvWpSx7mXpvjmzP3TeJEmlDihkFN4FM5VHvxKZapLv3
2p6e9KfIjgVBIQmSY35QLhGH7X3KihsdSpkFJ4tsI+qHUojVzBksTQqwrT5Y43lsSfltWG+zdmBm
RM6ApAJzpZKxAP6cf9r6Pcns+aodfW7XlurQgpNgyycF3yu/koHaQRv64pWZUY8RlyUwp94sZ15I
VKJxWuhEnpUx4B67QM73Kd8f9DdLjV/FcMhjJgAIJVmBWIq5vkgJAhIDv7R9yuoI2Grl8n8tBxby
J+1kxJtvOIKfsrB8Swnt6jVL9bj0Vj/za5ReeUDwZ7opc5QNazgOTIUlXXW4wnE3QWKIO8vd4z6X
Xfcf1KOL2frnehbvhInS/+pKwvrMF/Zlluo6inVTEJDkJAOtylYDuNJI2IM5SgUCufax8jiJ9DvU
z8bGdyaqc0D0q0JNHmAbqMmispNhAKAHXTQOrE//hjUgi7tEeFBdw01SKvK8XGEoqSjUZgI35yAf
xj1iOUBwsCzxwFnKEyJDjihweSgXJXPrDD4if35YCE4FzJiQfQ5HMXJTrZd7IsU1r3+C8FL6PRTO
sDI3cVIxN4FDkjXvbqNoUENsEYttePGYE7/pkTdxjIHUjNaiHQ/OpWMT6j/gukgzYspcHepk355j
yvw4FZ5J0/84WYfouLMRdRGLme5eUR9ao/zm+5qNHcBhRPfL4pKGQKzxkUwaFt9wtxbkLit/zT6w
Wp4bgWTtMoZLyPhkRosHESOluM4UAPFi9hKj63Ter5V/ReNC4HoM2Fo/KCeE91F4WEY9cAk2Hn2b
24zfOxmKbF6V46wzQ6B2CgKmdmghML91mGtf0oUPRScJFOGqQ8KIftN0TJHJxE/zNSNyu4b6A7gi
EReMiXJmfKt/gyLnwPU4ti+HtSqg5UvA7CqO4mGvA9S3h0jprS2VvXUCkA1FsD3su6lOysB5UIHC
Pg9Tmxswlntpvv/Je1QU0av0ZaWsi+CaCl3EliEHswrQSCbtqGqu8TOzgmu9tzUuAN8CnrGKT9Y/
dvw0d6hUl3imU0BhRVZ04iUqNx3eOhXy+Y363GV0B3Q1fbVTUG0Y4eE0kcK6gaEyEzZXa2GkUgWR
/5K54oCoXEFW43s3aBQaXpWVIT/i6kN5dkDJLVQH8qNHXCpTUChlsrAFlzmp9dTP0sN94GVy56KJ
tG9jaXOXx5y6GnOyo+M1wP2Q/mThHThSL2kBol+A7gxYLsnZSKjFlRvnCSV5Qc4CPwwRWwTRuMep
uaKLiJLAN4io3z/rEbeTmZTikfhy2NEDmnP61NeC8dW/TF886eoJ5/Rd1l2crn7eINK2ybFrD2us
tvZJHhuZRCXpGIbgoFjx7SBboQvs91X8xsWsfPxDrP7ZbHP2R+j1sbkWdPTaDWhNXzeeFTVAcLxr
adMNWPXCKKNgbEVc64KLlG87GZJECos19YQCGAnlSo1pQz539oBnWQNXN1uK0fi44f3DmBgthBzI
Gq2W7yfhCbI68M1pfl2kqL9OuSSIDnCN3oE6pUlrCCQiiWKGZLSBp7dWTcNYcjGAj+L430oAOKMx
7UjmNUAZ8WMnv/ycb/Z+FKPUahWnNsIwRuLyn0WuzySNPn5gQ+MJ9VDgwBreKiwqMMt7SKbsUg18
W1DMKGTynXA1Pw2Hp6YA9KdoZcc4rKmuhXF2E/ymj1KNlROhGP/NdDKOoXEh2qDQAf569i16DV3S
kN/RqNGF/gAvcG3i9mGonTI7d+lH1XQRQoMMq82URrBSXOWECpzcO12xA85dCJWrD2Fzi8jTiKD0
AyW9DlNTTKi94dYBivTXEfz0yipcLri9Thyub8NiI6+BzxjnoTfBZJKo/SS2iuv8UXE5WF4Q0Ut3
i6RN7RS/UdrAUiR11JrNhVxG5w4A/asfIr/mY93e0Vx7oLm6G/Ge+GfGHm1E1OW8W/IaR51WMh28
BLhd+tFZIR5JNRMKfoHNt+ZOijh+Bp7/iKvXzaipQaK0Uk762TLEOPmUQmdRPuvcGHwqld1vL9C1
Qlwd+m+/Q4Q803mXGMr9qjMw1ykQCYabug0gWVJoKc/WRzU5rXQo1oLZtJn9g/MtZJoxpJy5L8lx
/gcCq6OjXKElex/ufjMmRfdTRtcNbKqIYowQ43DI1IJXZh4mwLo8qQogcDM2FjHFCMtc2KzKtwFN
W8yh4QfZYY6mq7sGvwPpUs88mTfTbDiwhYOsxS4T0B0CbD4MDF60DBHJ7C67EOgGbb9D4MPZVx5S
IxOUwvV8zWCd47XAQptgCDp4Hsdzpxg6hOiaj1aOFb9mmULi6dvVJPEql9kGjDml2yQ25dpuAPjS
NOiedAYaFIzSBf6qPFVTnCXgl5b4SrBTuHhvQaZ8RwDFrm1KTtJE21xZX0tXosX88f5Zi0yLAOTz
oxag1lBjkGlzJ1lRN+hq5CLOVeZAvNUsREvP+t4qN8wtkIbqGNrlTXsvmfxY2U5B7Ze4akrUfBXI
6LotOgnlBQ/SKM6D9EpfYFZF7/WzHNG13hS0YVG76FHo5+0ciPhywW9icrWaZ51V3YgN2N6Vlh8l
Nqi9a/4YORZnxzG9mmn3wJoqmadiPRpCJ0Op2Y3NuJ3QNLsNGQeCZzcfDs1IQFZf/0+UJSMDw2ld
RCtiApEXPLABOmKpKKlfEreOjbeGn41J9MIRhW++xMW5/YKRYe+lQmCPr7DUrgVHNv09hjCMhsa5
vMUX++lzMSQdoLdFCgOa4uPZ7NAOD1ac53UnWbL/FrolWGoC4WiRpqrG135qGDovfI9eSw8G5CXp
1i9PDRdNZOo2upg9M8OF+AqpdEThoQ+QUIW/UJLyfzW8kmTse1KJhjQEGEo0AFeMxhf574XZs2AS
9EVMtreHAr1HmffsTQjdBrM8ONCHx44Hd/f5vMXHZ2Ar4J3uAjmCGGInZcSJEZuNhD8RT0gzOSDz
JGWnI0KdUsSgXtXf2msL5gF4SJEMEohFV/o/OcMJiIjizTRV+gJQF3Lvu+/+n2E81zxkH3WM5KIn
mpNNHVrwJNqrXywZioDtA7nG49RgMdcLwRtw/ozxt7g/9A+DmOH+IFmsGQcvCf+dQ86w1Pv0okVK
n9j3x5n9Tk0gAmFW3XUVAzAtMwYUVFtkuilV8F/UgdhzRsYiVINZyH/gsvTIU9zC+CTBFf7EohG3
/oWWZVikaCLgcWkcMlzFQKciV2sYL/LdBb2cm4YKBV/3KKE5A+5OwOc6Z8V1cujhMkrDy8rD/sY4
nPF+OfNz/cR1AQsCRKd5L2IM5D/l9MOlTBsVRdMKvR6eHLnRLLxh0ZPNv1SQlEPsd0bGjP6HNI7y
dEX++itxPqYO8Dznwyxk9V5vgJq0Tc308cy/CyOBqlMLpbhS+aVTC+mW052I30LyxHqW9OmkqBID
pPhVqjr2WH4pvT+nVohOcR4D9BVqykhEUC48qw+RaynP7Vp75XtpP4Koncvj88t4tz1CdzDjrOQc
pGZM3RbQCdw/Ve/1jf1gaFDmQxih9/6rYdu9S5kC3YS4BlnWkJVUgyvsm0sKWgeN9Z5Gtffn9SKm
42q+P24QFSf+0eesc5isb8CjyjFnH7yyet4/y79qHcQlK38YvDcuISx55lR/id5+ITDBbEXm3/7y
AkCEfV0DE5mDPKWRwshsnuZ+KhTxyVUCB1wQntHqneK+ICUijS9h5DbdQSFv8CFmE3g17ZI32bsO
qTXrXuzok6Xm+Ig0zQ4xApeZUNdfQLeGYsxi1a4gLMb2UVOOK2GXM4hqgHE/AcxWzr10UpopXFUH
e+TK4CXx3dw9YZmrmF1V/oMdGpJAoxwOMMFOQPRsgLSDWT3LiDfiZ+sDL5nFNHy+1o32UGdmVn/g
hLjaMxoXjbQKffOuk/yEg8iR1E3pe1L1qm9I8Dj6i5YzJVVL4/jp+/1C5VEAdaD185rH5Omkz6uM
ACG6l/qOC6auNEQxcjfpjtwP2SsRexRPy1V/sgXEb8ztZPG1IsaFo2X8fm6m6seLQ0vLu5WQ/rhp
EFwahwEDnoUi0x+/NJF8xViKVDfawhkbPyVFKV++vYWNdi3TFR6xCvsb9+lE6HKfSbIf+bqUfdeP
YZo+eIL9olll+VzDiG2Pt1zetYn1rcTZR0ueunXrZyCpZJ5Xik9YtVE7GvTIYeTi80LvU0hUTfTG
Z/xZY7QZOcbkWSe07klsdyLhbxZNNFRKVvByPNnL5XxbUomCraBcAhdoB+hVndRZI1/swg/1ReMd
1VY0HdfYrrK00JL4zrY4wdUvyFBSSjv0lJSyZiDW91dCbM2XVAuqgQwxGdRwgrfBUe2CUu4tN5dt
eqm5Que+wM6+3M9awCJozTbGJj/t+/ILRJTptCdRT91KGrdIVR9axZMbUoOVzqOzZjHZV41ZJSN7
mQXGLE/rpxP2jwhg+av+7X0ZcLUQVtMJT9VUd/JQ9aSIQan0sbhnqKavaUTuASGr8ZSdH/k4Ioic
ADEuv/LJ8gMR2dUUSc54A0Q+ffQipCQ8W9Ylub3J9CmADE3OGIVBKgIWAcj3vf/vA/LKLM7lbQ0z
TUgUK/YbsakAuj25nX0tcpPCiVXr87SGX3Vaw31LSfvziSCqaC+YM+vj1H1lsHlKsR9jRI1NMIN4
xPbSZlLkDQPK+ketx8/Dn4GrON0TUNdf/ATIjV/juoQI0Iz0vFhPYpiaX1gwYLXRcgPFg0yXkLKq
S9xcuvxaWz0Zr1ApbHH/m6pItbRtDxsLdegjImgLLR5NjYQ85vueC1yIvrlwtP0dSVzdnlNHxRBr
M2SDvowvDXT/8PMSxHz4oLnsli9LqQb88WR8ds/nF+bwgXyWRULWx2tXkQNdBsPvAif/kk27llfg
wHot5Fx3hb9SoXR0ljQE7ZI/tecztYqP6kJBmwaURpRfEtN4v6qMABYQiy8NMYPIVKaufPiyPvPV
gG2JT36q6gEr+VuLSJFgrr0akdfDM1JSZfwcUFeRD4HE1UmtF4whBvdKnL2HoGzn8wgL2CbCel4Q
CFFiKLkUvOqb9yNB2E3+989fgfujjRpWr/jq2AMLWtWcOgwcApM7/1JxagYWo/a0c258KjItP50Z
1i3gMo97toUjraRBR0Vmo+f4gzwZYhNbW2GW/ak7a4GgzciPVrNgLLrPsdd+VxOqGPkQJ6IUZjNJ
lqlvcRvrnKXlA/X6szo+9iT0hzQrtDiOvY0LhQKX2GxSrB1UFp+DZBQq6jrrJXCMKcwAQVX0ALRE
ZxnrmubsV9kzthLWSmAIzi8la61Kx5YKqO1BkPE4pKIqlHXwY8VbA5N5GyOCW1Bc6wgUkRjuS9NR
U3YXGAvslISVuiELpWeS9HjOda5RPJ47XKhyHK55OT5bMoh4n3VeZoR1o7z65O4/7duZLuX/AvNp
KEk3APK3rXhIpPlFsdIkFx/hQCKtzYz4rmOzFik3JMf9H+/YMcktAk8IMjulrdFCrmYOzbeX1VdN
ueH+3QKRTh78PGURaYWN0Spz+NBeXkIL2c8X/eCq7hubkFgdbnglL/kaL5U28q5vOW4ApO20yi67
duK0WMJiuhmk98GoBQwyfoKBhDDu+7tBkZPlFLI0rpqpoAN2H2OzKcVt9Y7HMRgBx4/F+f3Ema8V
8mGDoBjWCboUrNvZE6E4oRY8MumyxF4Y0QTU/mLPuo2MOuWjvczAedJ8v1+VA6UKO+3n3dKeLnqU
XFV/o73SRkthXszuI5oSu6ws992uXMYkJstoa84O7gdIQDw1D7q+euvX8MIlbdXmkFfCFMlBgVMi
2g43oMSCMH6+YI+ojVQJbF1eYWnW/79xDXPx/DifkMgcGry6nQzBX9Ctme4Cc9YGfj1FDtiEKtXb
J6VgQbdVmmBWSD85qlBNAnlDqdHFAcNldsRqF+1X0itUF8sz7KxlB3iRgU99q4eVffSihEcPOlxQ
RtDGDyNYYA7MWhKupQECStuU6azqQeqdLUbVxvLRxdpEd6+mj9SN1lz87rjOZ9qkaHxGnFo2xgBE
XGVuiTFfeIiaJCXb8ju1U3edE/WnSXLJvwGbzpJuyfmRJ7CXcBVZlD4C9eGfZpUd0qX+niS+7OeQ
sQsSzu7aW0uNTokVi7YmjVmxI98yKVc6XIx4/p5mPD7eDYuoo4pIfMq9gsWGRQ1wd14UowB4658e
P+QXYTjuf3SRwmZZ59nBT4g5/Hp+0VUW6eV1dF7XD8VOEYzn1ZWEVH3dBmnyqcnJCLqGor92uqdb
BBlI7S544phQUE+0cVdyZSZNksVVO6pFxySQ+XEh1xJZd4lrvLYC/ydhuy2cao5etNe5tYS1ffug
4WuhJnuVWyZj9tVFs+2OZTKTMYFpTqGAF2JYDc3pQAkcfWbYjoJef4Uh5YXDaF7FLBUJFcTDP4yg
NTt5HZlavtRdPEljvnUtjSmncWPFn8iQci9PG4kNrPX5SCblTTifo2TAhNWu4pUxjmYWo/wyv1kh
oXuXMnklreNsduuNxSeHpYx30cEBTOIkoKrbZBtZO36nB3q5z3IiHjAuM0cLJGnyqcPPjW15a5K8
v0Tj2ucKBExd7q+MBhl474QUXUZub1Xu6faq+Ht7gcEA6htXcq4vlCj+6zqMvw4rMIKIwazKWG6V
le2EyIIht523+PL4/xrgCryMCu8BLmKOtKHQ9jnOVY+qt6LjgJopLOsa8v5I2ofDlROXC0rPBHY7
jQC6KRt2EJ82SS53wcxMGIltlqb0ooVp3uVLwkGnSHtMG6TXPHnpjI2Fc+wEtOJ+WrNznMxrsb1D
jG2PcCxw9Bz9YNCM46fzqkpK+c6pdv2Q4GlRgVEuAbdH+xIhEofA6UJ7K+6xJI+5ZK0ysraW3hg0
ug4BMxLeRWa9c8PSHm5ZwCpGSCYKrzlelrptfXzUZ1CWUmOJg5X5lpZM5aNjYW+PdSwAMRRAqm4S
uyYaIIBcoknfXA9u5H43wnVKvwQ+NbbY7lAi1Hf7TqSV6krIH620S/1oheb7iWATmN5aVGoShl9m
0TtMyxv00UHonvcuYOhvqHOISvGYGHVnWcOxvLdqTiCyaIPMJJ5P5AN4DwwJ/vFLEwMddJtEcsaX
k2gb0OZqdD3FjX8DUVGjJqJ/gK2wiUB4Sn7ktSEpVvtcACJdTrk41XPaUflcyrpmOWI7kIXLNSSz
4qn4GvNTid/+DvS+4uKfPPZcuc0Tvl9DBkBxrfINNZWgL6f7eBRzcj9X28qAuJ0bW00M/+bz6r34
AyCVj/8UjetGOwNwQIzPmXe5rDIVW0tx42hfQyqV1Auu6/EEJcOy6mJWuC76J67QNx8WYqXziH1z
3bTZ33dkgILntdecQVxATHhOK3aB2ItSQfZOu/3FxsR2r97AMwcPG4t30s3ukf43a1bDOXImVAJs
UtXkxqa4/MDoPgV0iRkcoA/IB0f3ji5U4kiF6got4pa2ktJJpBBU4Z7MPDOmX6Qu+TU3dUvphCI2
eqe71F+NBlVpVJ0dNnOUw29zcyTae95bHXwJKR7qu6LK/pgb9RSktBGnCV4XDHLxdYbr2qo9P8Az
XaZk7YP8sohEsNKYQWWwe6smLc/aV+3W659LxAAMIuqB6yKpZ9Kux9TuwKrsUKSmGI3bK0SVAvLz
svp7a88RPRCQokzENePPi4pfzFnO6j14/IFW1bnmA1JDGZt8yHoxf5D/bMjccSAoPveL7EEI9k4O
5d9c0t7qa2wlAtidrlV3Gv6yer4sNq6sqsoMAvkZ+u48TEmI8Fa9yW7R0lujx5muYVGSM9/BVDEt
JTWhOw1MuvPTy1iu46rCRoSnjuBE8FqAB9c251BzwGmhEG6ZHQ9TeB41vgGqd3YSnMtaKSyht/jY
pcRVx6OMNarQpVRBcqhqINghYPW/frSHzHrcTHnK9Ravp0sByA9umHkozFbkuwX8kx3xjr1hRrFd
mS+/wsc+lZApYudvcJvFFYqPAiFOpYNN7vqX658CGyoyOvvAbc/UOfzX8HrLr7O1+zI+341GjY89
xf4MjlHltHMvqZfEhQNdOhEMLBEb8ooIWW2AZBpJEm6N2+1ckoZu4c7UVQhJJmjbnfPyGNUVOze0
9aP/x349BFiZ83fLIuRJtxLD/HPnUdGeGdwNEqBgxjjH+9FDGiC9NF5Y0aHR5b1tpQWH/4ZVZ24L
Vu5Mb7ekC9KtJWF5oLJ0ZSw/WEYP1yNgHjuXJemFvPyhJwV8lTOKclmiUbdzeuU6YSzTWcBfkZ+R
57eUqZHCUDhhUrQeMPX0+j1qfVG+5s3up2f6xB1cwtHR0SyAnkhR5fMbZsUIpJBCyOAQCWffqi+0
yWRa4IrQq9EQ0lSvqzyHWVw5TE9TYCcBQ14dD7DLy2+Bcwov5CMClqIsMxclBUDqg5U/IOlOoVhw
ivrlDpPEbw43OHmOmpjb91QBni5MkdwkuLSHLW7FTtxI/fP+TNvhpB4R+ZBsvX3F2eFcpEEm0uhs
BNh8fA1HzKxmO3K0i/JdIilPWshf0nc0dGUAlHz2sRa1/pxbQXeYMv2Cj/gQSVr41DS0TjPb7L8a
tyKRqHf5/Cy5ZQ2fSPFAweYGWK229jNVlNNovYARVGM3zkDDhSeGSH0S9YX3Q/81r/NvdUoKN6oy
az3NFnZ0JaQzM/vady4nrTjpPNYyno9uBJbJ+hRqMvaCoZlMtOd3G8cpPZRT1js6nD4D6HtC1ZoH
LdduYWMRfxZQHQOFrowXawvBnWD5tTIBRC13tm0Ie6nTEUUIPk8K3plTFHBE8fX/ws+NFV5xoUQC
q+eX8G1UV/Ay/mE8b3CQ1qZP5MVlbEe7J38Rwt5VyjLsRstvWKh9XibGufAx3xd5VvrTNL+hgQr3
JV/Ne5S6PRvB0kfN08Po3jtFnmh9jisZ1HLwfqXBT9Hn/046/1CRsMTqoS1jr8Ita0NtdTqAGg9a
9Z4T2gBjSE+UgAFo+puZNMWdTe/HgTxS4/Ie8QlVDpjcm/llA6IHiP/K5umfguIdgDOLikd4sb/R
MLpRr2slNSwLR/4ZZLWQ+XIcbWaCZgr879/ii0mwEdPVxA3nFV1BnKSKLjDLjI91VG0aAx+lAOw6
1FgxuN/lzTdZILjW7epLhHdaW4GDeKFPbZjhYA+kffzvJXL6fKAHHHag701XMSBvUeu+CG/HzZGm
ac/nu4UUJhHu93vbANtD5wwsyXP1qwDZJVeRz0iPkbjYsL8ciR/6Xv+7yR5VXtjqZqR0O7lYtjJI
lkFlfHCvEUIWdcNv7jAJZYgiR+vYBzO7pFL1taRZWRN4dewbvpxlqEVQ3p8rxmaLtR/kuPl9/lzl
Q9BCLAIKeUumT0S91Xp7t1sGJ88qOoxj7Nt+zFoNrY5Z/0gH0fpIWXZFDnsYpTtCMdonQo54Ck6C
fSz23jCE7qZ+Gqqj9FrLit6tu4TXAKTsd3iDJ9+Zn/kyyPgvurNnIdzS2x2flJPNgyut+2XFAzeP
6LWM1Q9uSSlyZK0QNTctBw9+jedhqP6HIjRernPWHrzgaFwsGx/+q8hrNGnGZ0yi0ic3o0EGHiH/
3mu8fxCwars8OqRpbaBahIaiN0Tbuyep+lR9bnuj23gvD/Anr9iIGmezle62mym2IuvRMsrxIBHB
HOG4OKq/qlahMEKUACzn3+rOWhZ6GqklkOaJ06vONDKBqJAS7h5PxCpd3Cs7iwpxIFa6j+wy05aa
a9fV3LkhXNHDm3jXzulPLO2iEgjGMR+nMT+1YmicW5RRaDhdnR2/IVDl+Le3Lq9qLWWGH/BJi08J
mtUo8jZ1kKkeS2HIzzZIRweQ7JE66rbMvD0s2UjJRAjmfgjJ5NiRzpRfZ7wxHzNoZhYSjnzW0vt2
NOC/KIy8Y8z/w8zDMXsERzEG0rLRU4ZknwDWjvdgvUbb7CoMYWwPQzCZ1YGuoeAzsN1eVwbGk8Zd
VBWOipimmljUWp5XhRo9HmImsm66AIh/gOJEE7FWtXkXiAoZpvcGdTPBwLgmn6uAAkc8cz5NAhBW
tFswTMJ17a/KuDJlftFy1sxtRVEpbuy+V6J1mwvdcQ8BCLFUlJdEfkw3XpQOYVqSXBGJNIzq3RTi
/ny4gZqQqihjPQU5YijvqVl393lJaeGkqzfLICsTYoGu5j9eIgh148AFDbe/YrFIdIOePeIaiCtz
clm37hG/43MTP17GyYGkxbYD8SVWgT+W2C6C1zctUOX7x9EyPKmema2SRRPiCV4S/lTBA/1NNp1f
el9mhrPCWnGF1qP4wcIa2OW/uxelK4zctzjCxr0nnzr2FhPSGUBkssX5LXgzsnwgGw8khwOrn+Zk
8z5+cVBhanomRu72s7+PTfDhyFw5KGdjIsJO3mMJaA15UsD3iwXJLnqOF0CjaZeQoikSIMDdS7v9
VYjhWCyaRQJM4fv8KmgcMz+wjl9SDSrXH4k5uItfjVfEgBa/1rJplFwp/eQQwSEr6e5l5laFs8JH
mSxfombYxMYEaMkFEDLAW+0gQDyMhkT3
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_1_clk_wiz_0 is
  port (
    clk_out1 : out STD_LOGIC;
    clk_out2 : out STD_LOGIC;
    resetn : in STD_LOGIC;
    locked : out STD_LOGIC;
    clk_in1 : in STD_LOGIC
  );
end zyncoscope_oscope_0_1_clk_wiz_0;

architecture STRUCTURE of zyncoscope_oscope_0_1_clk_wiz_0 is
begin
inst: entity work.zyncoscope_oscope_0_1_clk_wiz_0_clk_wiz
     port map (
      clk_in1 => clk_in1,
      clk_out1 => clk_out1,
      clk_out2 => clk_out2,
      locked => locked,
      resetn => resetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_1_hdmi_tx_v1_0 is
  port (
    TMDS_DATA_P : out STD_LOGIC_VECTOR ( 2 downto 0 );
    TMDS_DATA_N : out STD_LOGIC_VECTOR ( 2 downto 0 );
    TMDS_CLK_P : out STD_LOGIC;
    TMDS_CLK_N : out STD_LOGIC;
    data_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    pix_clk : in STD_LOGIC;
    pix_clkx5 : in STD_LOGIC;
    rst : in STD_LOGIC;
    pix_clk_locked : in STD_LOGIC
  );
end zyncoscope_oscope_0_1_hdmi_tx_v1_0;

architecture STRUCTURE of zyncoscope_oscope_0_1_hdmi_tx_v1_0 is
  signal TMDSINT_0 : STD_LOGIC;
  signal TMDSINT_1 : STD_LOGIC;
  signal TMDSINT_2 : STD_LOGIC;
  signal ade_reg : STD_LOGIC;
  signal ade_reg_qq : STD_LOGIC;
  signal aux0_dly : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal aux1_dly : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal aux2_dly : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal blue_dly : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal c0_reg : STD_LOGIC;
  signal encb_n_3 : STD_LOGIC;
  signal encb_n_4 : STD_LOGIC;
  signal encb_n_5 : STD_LOGIC;
  signal encb_n_6 : STD_LOGIC;
  signal encb_n_7 : STD_LOGIC;
  signal encb_n_8 : STD_LOGIC;
  signal encb_n_9 : STD_LOGIC;
  signal encg_n_1 : STD_LOGIC;
  signal encg_n_2 : STD_LOGIC;
  signal encg_n_3 : STD_LOGIC;
  signal green_dly : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal hsync_dly : STD_LOGIC;
  signal red_dly : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rst_i : STD_LOGIC;
  signal srldly_0_n_37 : STD_LOGIC;
  signal tmds_blue : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tmds_green : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tmds_red : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tmdsclk : STD_LOGIC;
  signal vde_dly : STD_LOGIC;
  signal vde_reg : STD_LOGIC;
  signal vsync_dly : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of OBUFDS_B : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of OBUFDS_B : label is "DONT_CARE";
  attribute BOX_TYPE of OBUFDS_CLK : label is "PRIMITIVE";
  attribute CAPACITANCE of OBUFDS_CLK : label is "DONT_CARE";
  attribute BOX_TYPE of OBUFDS_G : label is "PRIMITIVE";
  attribute CAPACITANCE of OBUFDS_G : label is "DONT_CARE";
  attribute BOX_TYPE of OBUFDS_R : label is "PRIMITIVE";
  attribute CAPACITANCE of OBUFDS_R : label is "DONT_CARE";
begin
OBUFDS_B: unisim.vcomponents.OBUFDS
     port map (
      I => TMDSINT_0,
      O => TMDS_DATA_P(0),
      OB => TMDS_DATA_N(0)
    );
OBUFDS_CLK: unisim.vcomponents.OBUFDS
     port map (
      I => tmdsclk,
      O => TMDS_CLK_P,
      OB => TMDS_CLK_N
    );
OBUFDS_G: unisim.vcomponents.OBUFDS
     port map (
      I => TMDSINT_1,
      O => TMDS_DATA_P(1),
      OB => TMDS_DATA_N(1)
    );
OBUFDS_R: unisim.vcomponents.OBUFDS
     port map (
      I => TMDSINT_2,
      O => TMDS_DATA_P(2),
      OB => TMDS_DATA_N(2)
    );
encb: entity work.zyncoscope_oscope_0_1_encode
     port map (
      AR(0) => rst_i,
      D(1) => encb_n_5,
      D(0) => encb_n_6,
      Q(9 downto 0) => tmds_blue(9 downto 0),
      ade_reg => ade_reg,
      ade_reg_qq => ade_reg_qq,
      ade_reg_qq_reg_0 => encb_n_3,
      ade_reg_reg_0 => encb_n_4,
      c0_reg => c0_reg,
      c0_reg_reg_0 => encb_n_7,
      c0_reg_reg_1 => encb_n_9,
      data_o(13 downto 6) => blue_dly(7 downto 0),
      data_o(5 downto 4) => aux0_dly(3 downto 2),
      data_o(3) => hsync_dly,
      data_o(2) => vsync_dly,
      data_o(1) => vde_dly,
      data_o(0) => srldly_0_n_37,
      \dout_reg[8]_0\ => encg_n_1,
      \dout_reg[9]_0\ => encg_n_2,
      \dout_reg[9]_1\ => encg_n_3,
      pix_clk => pix_clk,
      vde_reg => vde_reg,
      vde_reg_reg_0 => encb_n_8
    );
encg: entity work.\zyncoscope_oscope_0_1_encode__parameterized0\
     port map (
      AR(0) => rst_i,
      D(1) => encb_n_5,
      D(0) => encb_n_6,
      Q(9 downto 0) => tmds_green(9 downto 0),
      ade_reg => ade_reg,
      ade_reg_qq => ade_reg_qq,
      \adin_reg_reg[1]_0\ => encg_n_3,
      c0_reg => c0_reg,
      data_i(0) => data_i(0),
      data_o(13 downto 6) => green_dly(7 downto 0),
      data_o(5 downto 2) => aux1_dly(3 downto 0),
      data_o(1) => vde_dly,
      data_o(0) => srldly_0_n_37,
      \dout_reg[0]_0\ => encb_n_8,
      \dout_reg[3]_0\ => encb_n_9,
      \dout_reg[4]_0\ => encb_n_7,
      pix_clk => pix_clk,
      \q_m_reg_reg[8]_0\ => encg_n_1,
      \q_m_reg_reg[8]_1\ => encg_n_2,
      vde_reg => vde_reg
    );
encr: entity work.\zyncoscope_oscope_0_1_encode__parameterized1\
     port map (
      AR(0) => rst_i,
      Q(9 downto 0) => tmds_red(9 downto 0),
      ade_reg => ade_reg,
      data_o(12 downto 5) => red_dly(7 downto 0),
      data_o(4 downto 1) => aux2_dly(3 downto 0),
      data_o(0) => vde_dly,
      \dout_reg[0]_0\ => encb_n_4,
      \dout_reg[5]_0\ => encb_n_3,
      pix_clk => pix_clk,
      pix_clk_locked => pix_clk_locked,
      rst => rst,
      vde_reg => vde_reg
    );
serial_b: entity work.zyncoscope_oscope_0_1_serdes_10_to_1
     port map (
      AR(0) => rst_i,
      datain(9 downto 0) => tmds_blue(9 downto 0),
      iob_data_out => TMDSINT_0,
      pix_clk => pix_clk,
      pix_clkx5 => pix_clkx5
    );
serial_clk: entity work.zyncoscope_oscope_0_1_serdes_10_to_1_8
     port map (
      AR(0) => rst_i,
      iob_data_out => tmdsclk,
      pix_clk => pix_clk,
      pix_clkx5 => pix_clkx5
    );
serial_g: entity work.zyncoscope_oscope_0_1_serdes_10_to_1_9
     port map (
      AR(0) => rst_i,
      datain(9 downto 0) => tmds_green(9 downto 0),
      iob_data_out => TMDSINT_1,
      pix_clk => pix_clk,
      pix_clkx5 => pix_clkx5
    );
serial_r: entity work.zyncoscope_oscope_0_1_serdes_10_to_1_10
     port map (
      AR(0) => rst_i,
      datain(9 downto 0) => tmds_red(9 downto 0),
      iob_data_out => TMDSINT_2,
      pix_clk => pix_clk,
      pix_clkx5 => pix_clkx5
    );
srldly_0: entity work.zyncoscope_oscope_0_1_srldelay
     port map (
      data_i(9 downto 0) => data_i(9 downto 0),
      data_o(37 downto 30) => blue_dly(7 downto 0),
      data_o(29 downto 22) => green_dly(7 downto 0),
      data_o(21 downto 14) => red_dly(7 downto 0),
      data_o(13 downto 12) => aux0_dly(3 downto 2),
      data_o(11 downto 8) => aux1_dly(3 downto 0),
      data_o(7 downto 4) => aux2_dly(3 downto 0),
      data_o(3) => hsync_dly,
      data_o(2) => vsync_dly,
      data_o(1) => vde_dly,
      data_o(0) => srldly_0_n_37,
      pix_clk => pix_clk
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
aMT3usC6uizzcwnzOCX4OsS16Ob+YxFcsGovFpFklbnaIaD1S0lVdxenTwHPp6ByIEi+ehwr6Rgg
z/3AlTheI5NFTM8ihiMA18/wmUxI7EbaftJACA1LykUKCuj5myy0T+DACuv3sGYIZS38TZTZnnBC
FGAlvTZmRWs+JzneH3o=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lR9ZerhYSAb39nzEkeYvhnwEs5t9y/+yTDf8KuoUtR1BGeHZq8pA/YxtjzQLtaOW1R1IQUb0FtSI
e3CYAb7WHYbIjcpw3vKHvW1SqcGn9CMGa556CYKmD2oF12Kow8xRaFvMSBUVxX7HsHxNWnRd+PU1
+C0YayU2KFIY/7Yl6cZ5luAzhw/6SW3PFYUIyyqWy5MCIXweHOwQR2IpQEdlDur5nluN7i7BeB+i
fxwwHh8TU/g7T4mhZFkiTuBKdLAtQOjxWxzqTMxgcuAjlTylY16FgMFOASdvvSbqBZJjbxMdVloU
rYjS8O/8rWktv8GXcaIdBJ2BRj01q7jsChsbwA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Qvl63GHz9mq2xOB7elt/vAQ7URLGdD1Lkcz7f3Wtw31dwjjjbP62Ny/Jr6OmBIheWlgejx38qxAT
TrHiiEyjKmGcnPn1Tn2n+cH4RAxCbOFnCI9n6+YsYMTe9JkplGhGGr39SkFgJz0I2IKpPsuqTjCj
rhf49TAryNMQeRpREJA=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MA+9Ro+dh339m0iZrkKbqTKN8gQ5xkxN/SPCfhkOn+5jjgCTS5IOKLHil+HsZDjX333ebxnornwG
MOBxyEdFfLM8SA+bs2r41J/j0af2VVMmCM3hOh8JmZxB4X9Jg/glegNCbvwzqxMbOQNEy+zt7j5t
TFVD82RtPFmYVVYZZyll/WvAA+0aVpyjzLCIM1GznFky0RWLv65Wp4MJJnNRRrtG3muMznVO/u2s
tACsJ9jzv9M0IlMYjYH9BixhG6cZX02I4LEXXaPkhdOINlMMhsbArXtc9NphzmS4bY1/1yF1D6YD
EKLyS2Sr3HDl0O/lefN+jvfG8iKuVl55PNNrVQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
wpMTg7STjFkUDhOqdNPa0FHXTnHQgKmhvqDv+rRVBvMiQ8O7u8oj7ibITq3o+jugJsMJ60B410gQ
JFTcqCJKYmYJvqi8rPLLOYDmFG6ZLP/Ixr3n62IyIaCeDltBahi3yV009QN0X+iuzuFCL+Y7g9ff
IvAgyBly+Z3Itv2H9EJMZPMl17Sa7IkgjmWqzVXIKNMKn0iDVYsQw6ZgzQDYQ8N8IvTIEggU3/lh
6Nf0hV0ev3qOv/2P+4w0U766Ux3yLuzPJSI7bKm3/ip9NjhOytxOiKKqVXhKG8dzbbuS5u3EE/eq
q6YxkL7gpvNltVqqBnJB6vHSyWrD6+MqsCtR9A==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Q7Q4SSp70lxFryaopuic9VVP/Ire0pSsPEIMYdURBAczC7ShkuYeV02U7L3BlAiyBE4vBKcwYSQd
cWiaj8sVP7q4kxoRHKxLV1R5PIO6l4DsLWE2E+1MLyUPME0w5KTular/oX8EPCJ5n/8VCtW7x4Vf
dpeyki1/IAPJkAyi3zVZKHzgKhEwnZaZZtZYuMWoPZMt4V38sAcE42Raf+7yfFWG5HO74JY6iEnW
gJeRk58K+avB/XLF2/j2RQZfjTYizrprT2tUMBK6e7DRWZZtk8AOcsMhUikev44IFGNbNXjP8BXC
0J3y3P7pCFT6l+saU83nRwi/H25fSA34diJtNw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
a/8ooC+s+6nfvfa1+oBhsvYWLJjFgp83DI1kNyOi5Am+ugPbGRmgGZudfyo6yw6Yd5gGbLm5aToQ
5G4cGF5HaXD5TU6A0ZZFMTIbzFLE76JMjjIxX8JcaJIZpSmrXqlru8l5gDINUEAmwUY3mRQnjcGJ
0Z+kMRH8iAEF+gEviPiFZSBbJeOPqivIS217kimQJX3BeNbNPQTP+GUidcRywpGMh5avxtA0kDRO
F9SoCSyTm9hr2v9hsK1IUAYQLb7n2/R+z5YNKNzt1oN4qgJH1wZfdI8if2K8+ohyOdnxrrgJOWdj
cOqr7cGqEOYfBMTIQeHVZzb7NGWVN+9B8XSUaQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
FLPvOUNRWNW2GU+FEGmt2XWthOT5bY/31DRbol2cUmEGNF6b2XzpCosNKGx/o2n6sQvGP39KRFCs
nJu0ihe2dUGee9nEZZUcpwPjnEfXVI3yJaRVYy8iL+rm59lXq0jX4sjAPieDvv8shgAnoXLTZGlq
K+2c1JhaHt+nFi27TDrYar/+P8nP1MhocOS7BjzCvSs0foEXj92/qD+71Sm/LqGr8cjlH2qTJJ8B
ynxoH6iT+bksVA2VbtPT9o6h1kJ/zwP4wcsL9l+qSlJhd4GI11JPux26DlNyIi41WmufQcfiT0PB
r6O9+0E9lV9ODwKdjaxfZRK29rjKeq2yr0jWhMV38XKKqHAJli7MIypGRXcCo+u89H87KgYt+ebw
s3foIqCe0JKR57WzI8VD6XdNtOL8eBxK539oemx4vkE0cGYECZKYru6A2hPeZOYDD5eyWSUlQl1R
EciK49WM8HnssyRVcmE6di6bISMbVi0TZG/v98bz+9UZa8DtqMVYH0tz

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fphquQOeFuqByo36Gh2C1zEC1J6u9swSMbMzsKldIvLm+SZ6/hr/N8KJ/G2vBABzX6UtbVuP1ZXx
AxdftP4Aqis1B3Bs6989aQG9eo0SOHA7r6aFLtFb3qoD5Pvqw4aVNU4z4EtTpFpn/jCWD21lKROf
q5X32HRfFq1jwqod+9vIbUNRRzz5y9VHvXfacZlxDazSPmcCF4hxB1KqWqT44KmYVkDedgkgnYgb
ZGidHnTb3W7C8tSqC9ac4kNJCL429QndtddweESJNlpX+65pt9Irok9pkOodwoj0QScswOIFjhBZ
/GrzZLQcFWiD3gXRU4DazzxQnGdRH4qEIRWziw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
1lUYYHPCt1BUJOvcBbgMU2GSQiqfxItz4ntieMaenjrtsE9SLwaU6xB0tBl8Atw5yP/RRNww1kX/
9uZbTz5He3r9mPVt+mGxB4N3f9BbCrQRb4USVPgKO/+vWUfMQERGklScy0+fz75WuxH74CjRUoDI
8iyssb2cUNnfDe13jIoI8gM1w4w/Pkxkmb6Mef53QMxacHAWEZeytcH3fuL/adO263D8P90U3XJv
vBXJmbjkRVi9qzjBzfMxuOy2KbZaZgR3BLzaffIfFnMwg/Rb8sGls5pQsZv5jL2wk3+Bj3OXBYdd
pDyjGoalJBzObKzd/t15kNHwY4FXYFcZLQPncw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YRmSEzaa2WFVvMH1BwWc1TIUpVbzSEIP0VbI6n0sEgct/X4PiTfMQmK1jBVCaISIzwBxscKQwZOt
mb/nmINGg6I7ih39LSbBMtx6cdCUiyaLkPeRbqfyPpKhvnUIFmdKVvTd1dYzxeOeuDnhSVaBaAcN
3lngSg7lIbmhLIGjC29yQrBTiLArbVZi6IRGronMK51e3UrYa6GspsznhiuRcXjEb4bHKrJ2CM5Z
BUwA+E9949sQgyOagFZbLVle2ESbwBaoxcAPn2gxfRHlT0leqyLgUGDZLsfArzGzw9BTGzyEG2TR
XOrKFNYRfMXMrnGsBM7acIelY4LdAMgsKgDH/A==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2064)
`protect data_block
oATirtLWhFkggStV+Hd1GIFTRZL9fLPfFEDc7D5uUzygA5Vo/6ImgLkfrHrYpri+muvKI7uoX6nF
1i64etq1+WglG2OyVp3rd2YIhbsH5TULAj3Qm6/+hIXKggoGEkvEkSYDXq9m+nVsjVuVCXS5QStg
BPPD5awuZjhGMEJCn7amiehijmeuFIdc820InWTcRUugoXgxtm+BWwKkvhh21BKlgvHuNOniMX2G
zgEKeGocCTbWpguI/ORRXb65nsG9UeHHEuWYnhsN0yEI11WXxksZ6lSzTJXyErKlxrlaZdCDctAd
CQG0yvx8/7N8NeeaLjxTspWMLGF26xKuyxbZs9EFOdV5MJEORlaECxFaa2FrqD66ucFfqOLeV9Xi
P3DIAssUATHsXVH9FYTYHzRgUDWcBFkRR83KdIhIKO5z0qyMXBVR9/cmcsO+BRHebXibksDAhLYr
3J7qwFSI9Jhp6pa5R6euqHXbGNzPHQKD1m9kQRxs/coVSJDCaobcPv8uRIe1Ic0YJgOUagd8nIEK
j3jnuf0wLJgUNRiUniD7/+an/IQQiVwgYe35naXVEWsDbsSnibvuPbNt1ee5+dvdjPOSKXeT21FX
XJkbGZcssariwAOnYCxD7O8XecP3/aroPbZvQHEJILuJnmKwiOxPEBkUg4TTtsv+ji+sFMewklw2
BdjIpYgh5iW1O5FkwiH87e7V7gppJUis4WTQGVbqmq0mw+Vb8xCTM5v6eAXV8FgKkYs8PF3q+7R8
Z08IA7zq1242GzGNqbM7hqe0MYLoKvti+/U/+q1rm7u3Irq2cSda0Ku7ESekvvywJpZRvVwNb2GU
8RhLDUwECiZpJ/bXbj6SMNYUctQbnbYSph8Zwp/U4hzB1DknB8iGTsieCaCmWrYvwYAujUhPyjRP
oVPETs4VC+QxKQeRr9IWYIM8TmNKWiSHBPQ427E3VOXZejXXYQKwiB8mrrxo+zZwlcE+10acNdcf
oylutcwYMa8KcA7AI1ixr6Qdkv8YyJ4IRpsMwfvMrs0WXe4XzvTPXdZ5CZL7Qb6dXzEQBZz6Xpwd
Zq9mEsNqKcPPfm2mO4i6FTpVxNx85aH3CmNOaZvKx1YHrvrX6FBKRnfBboRoIyCYPRLYGnCVxKbJ
kc6jY1zyuzGPKbUtQq3xyQC6KpcQypAYOeb43wEQo3VA1f9HeNgUe4CKO8p+jlHTPc4ucGM1G8+W
XaJr6vQuu6KImcubF6GmBYkuXAo6bTSYkQiBDswBV3EGBb+oIApAxNQpHf+SNWB/+lrFRclRTfBM
LWXN0uROzM8rMKR6Lj6Qi08RSAmRusqAnTfj+kYOyaUVjQFabkqpQL7j9eO8BZQYkAZRsjlTj/Of
aDK235+h7nn3DjiEelxCWkSN31bT/214UPnfGYHtUYooE5CE95D1C76bZfShooYwQPzWXdMC2mrl
j5yg9046cAn7iYtDZF2LAzCXeGTG2f+BlxTI7DOF/3JldG4V6n5AuVNYtiiPY84U8j74jnNZ8Bw1
l4AwkehKhwnYHZNUt2UkE1uUG973jjiXiEhUyyWle+XbSiU86IIN4m1W2c3YLaMRuYZ59p1ZreKA
PAFfGg4/GH7vzzDe83GeUzUa7AfLaICaqMLfluJiogATFI/AQFp9DoRYF0Zh3PGYRaLTYx3+s37d
p7NOHxthSNJwHXZKaKRucLY23Ta4VelJvj6DW5wAFDlzfLnyyRu/yAC2e0Xanj8lzy7aRuvooeUn
6XFwKEAHKEKkzJOemmFCQOorRukTG6x7AkqChO+qCkmmnIM9qoxFzBNjwTbl7OHMwAosdzldivKh
sJ5wZsWMnNqp0I25VXhxwgOTX1h1bXPh4NMEgTcnmorYhR5DIBHQnxyDToTazhWunoIRFi9FWZ3l
0+7bEm3v49/GM76wDOjxC4ud8pbp4+jR08jBquprlzB03XctgB85sVGZJhspori31usg/Alwo/SC
92TUe1JzqZ6jaDOOGlcM/5JkhmspE1R1mh5cEiVQlxNEIXshIpvI1h/e+sgyut5O2yORfoyXHnBs
yUa85PELZ03bi0dVDOdZURGLSJ4CNPOJYITXf/Jt5fOeQbN7RJoSDzi7Ki6adyJxRmH7xAnYf69+
xH8nIBZekIJb6r2mj7EOkDxD+tugzha6RjGCI4II9MhhIZnOICcbBNaplB5miT6OEOPU2RY/2Aa8
LVdIMzfDhLgwolPexHRJwr29U2YZEjIkeL1NnHq8pHcq6C3ePRu8lolTBo3E7GJjLLS9hRbhvENc
XEie5w+r9EbhzxXH6fIBCFjvHQdNuZXTUt+s4JM138sdaCmXRu8zaUTvK3BwX47HmpjErVKHm9+O
10yerKAQZ/8v6yptL6kKWaKDahjbUxPn7oV5FJtF3R4V7xZ4mVvDmqbNQ9Vemh/tjORBbn+g0Kfm
13rjCgpEinbr0AoDjdKRpgfWCdrFMjpD6uJowHYKKtzL9FAGFle7kNo2NWYY06VcKyqwhDrs021S
0LlQMaHWYmViAqUFn9JkTddut780T177qIZlSgsmP44DQ2EcTn8KpbB8yad05v2iFq74du86XClZ
V3mKsZqQ4uDSqxuNcWF2Omftoky9lUSOGEuTD+3a9Qz3auH3oFXSzjVAdSES4I3DNF4C8lAaFfdG
UdDmEVx5PxBjTSucfEsGLvowCp2avh7twjxctfKCt0Ihp1xsmhCnryAymCzNjQ9bGfjk/Wb7soze
yXQ6+Wc58rOUfKLD
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_1_hdmi_tx_0 is
  port (
    pix_clk : in STD_LOGIC;
    pix_clkx5 : in STD_LOGIC;
    pix_clk_locked : in STD_LOGIC;
    rst : in STD_LOGIC;
    red : in STD_LOGIC_VECTOR ( 7 downto 0 );
    green : in STD_LOGIC_VECTOR ( 7 downto 0 );
    blue : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hsync : in STD_LOGIC;
    vsync : in STD_LOGIC;
    vde : in STD_LOGIC;
    aux0_din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aux1_din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aux2_din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ade : in STD_LOGIC;
    TMDS_CLK_P : out STD_LOGIC;
    TMDS_CLK_N : out STD_LOGIC;
    TMDS_DATA_P : out STD_LOGIC_VECTOR ( 2 downto 0 );
    TMDS_DATA_N : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zyncoscope_oscope_0_1_hdmi_tx_0 : entity is "hdmi_tx_0,hdmi_tx_v1_0,{}";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of zyncoscope_oscope_0_1_hdmi_tx_0 : entity is "package_project";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of zyncoscope_oscope_0_1_hdmi_tx_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of zyncoscope_oscope_0_1_hdmi_tx_0 : entity is "hdmi_tx_v1_0,Vivado 2023.1";
end zyncoscope_oscope_0_1_hdmi_tx_0;

architecture STRUCTURE of zyncoscope_oscope_0_1_hdmi_tx_0 is
  attribute x_interface_info : string;
  attribute x_interface_info of TMDS_CLK_N : signal is "xilinx.com:interface:hdmi:2.0 hdmi_tx TMDS_CLK_N";
  attribute x_interface_info of TMDS_CLK_P : signal is "xilinx.com:interface:hdmi:2.0 hdmi_tx TMDS_CLK_P";
  attribute x_interface_info of pix_clk : signal is "xilinx.com:signal:clock:1.0 pix_clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of pix_clk : signal is "XIL_INTERFACENAME pix_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute x_interface_info of pix_clkx5 : signal is "xilinx.com:signal:clock:1.0 pix_clkx5 CLK";
  attribute x_interface_parameter of pix_clkx5 : signal is "XIL_INTERFACENAME pix_clkx5, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute x_interface_info of rst : signal is "xilinx.com:signal:reset:1.0 rst RST";
  attribute x_interface_parameter of rst : signal is "XIL_INTERFACENAME rst, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of TMDS_DATA_N : signal is "xilinx.com:interface:hdmi:2.0 hdmi_tx TMDS_DATA_N";
  attribute x_interface_info of TMDS_DATA_P : signal is "xilinx.com:interface:hdmi:2.0 hdmi_tx TMDS_DATA_P";
begin
inst: entity work.zyncoscope_oscope_0_1_hdmi_tx_v1_0
     port map (
      TMDS_CLK_N => TMDS_CLK_N,
      TMDS_CLK_P => TMDS_CLK_P,
      TMDS_DATA_N(2 downto 0) => TMDS_DATA_N(2 downto 0),
      TMDS_DATA_P(2 downto 0) => TMDS_DATA_P(2 downto 0),
      data_i(9) => blue(0),
      data_i(8) => blue(1),
      data_i(7) => green(3),
      data_i(6 downto 5) => green(1 downto 0),
      data_i(4) => red(0),
      data_i(3) => red(1),
      data_i(2) => hsync,
      data_i(1) => vsync,
      data_i(0) => vde,
      pix_clk => pix_clk,
      pix_clk_locked => pix_clk_locked,
      pix_clkx5 => pix_clkx5,
      rst => rst
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
aMT3usC6uizzcwnzOCX4OsS16Ob+YxFcsGovFpFklbnaIaD1S0lVdxenTwHPp6ByIEi+ehwr6Rgg
z/3AlTheI5NFTM8ihiMA18/wmUxI7EbaftJACA1LykUKCuj5myy0T+DACuv3sGYIZS38TZTZnnBC
FGAlvTZmRWs+JzneH3o=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lR9ZerhYSAb39nzEkeYvhnwEs5t9y/+yTDf8KuoUtR1BGeHZq8pA/YxtjzQLtaOW1R1IQUb0FtSI
e3CYAb7WHYbIjcpw3vKHvW1SqcGn9CMGa556CYKmD2oF12Kow8xRaFvMSBUVxX7HsHxNWnRd+PU1
+C0YayU2KFIY/7Yl6cZ5luAzhw/6SW3PFYUIyyqWy5MCIXweHOwQR2IpQEdlDur5nluN7i7BeB+i
fxwwHh8TU/g7T4mhZFkiTuBKdLAtQOjxWxzqTMxgcuAjlTylY16FgMFOASdvvSbqBZJjbxMdVloU
rYjS8O/8rWktv8GXcaIdBJ2BRj01q7jsChsbwA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Qvl63GHz9mq2xOB7elt/vAQ7URLGdD1Lkcz7f3Wtw31dwjjjbP62Ny/Jr6OmBIheWlgejx38qxAT
TrHiiEyjKmGcnPn1Tn2n+cH4RAxCbOFnCI9n6+YsYMTe9JkplGhGGr39SkFgJz0I2IKpPsuqTjCj
rhf49TAryNMQeRpREJA=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MA+9Ro+dh339m0iZrkKbqTKN8gQ5xkxN/SPCfhkOn+5jjgCTS5IOKLHil+HsZDjX333ebxnornwG
MOBxyEdFfLM8SA+bs2r41J/j0af2VVMmCM3hOh8JmZxB4X9Jg/glegNCbvwzqxMbOQNEy+zt7j5t
TFVD82RtPFmYVVYZZyll/WvAA+0aVpyjzLCIM1GznFky0RWLv65Wp4MJJnNRRrtG3muMznVO/u2s
tACsJ9jzv9M0IlMYjYH9BixhG6cZX02I4LEXXaPkhdOINlMMhsbArXtc9NphzmS4bY1/1yF1D6YD
EKLyS2Sr3HDl0O/lefN+jvfG8iKuVl55PNNrVQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
wpMTg7STjFkUDhOqdNPa0FHXTnHQgKmhvqDv+rRVBvMiQ8O7u8oj7ibITq3o+jugJsMJ60B410gQ
JFTcqCJKYmYJvqi8rPLLOYDmFG6ZLP/Ixr3n62IyIaCeDltBahi3yV009QN0X+iuzuFCL+Y7g9ff
IvAgyBly+Z3Itv2H9EJMZPMl17Sa7IkgjmWqzVXIKNMKn0iDVYsQw6ZgzQDYQ8N8IvTIEggU3/lh
6Nf0hV0ev3qOv/2P+4w0U766Ux3yLuzPJSI7bKm3/ip9NjhOytxOiKKqVXhKG8dzbbuS5u3EE/eq
q6YxkL7gpvNltVqqBnJB6vHSyWrD6+MqsCtR9A==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Q7Q4SSp70lxFryaopuic9VVP/Ire0pSsPEIMYdURBAczC7ShkuYeV02U7L3BlAiyBE4vBKcwYSQd
cWiaj8sVP7q4kxoRHKxLV1R5PIO6l4DsLWE2E+1MLyUPME0w5KTular/oX8EPCJ5n/8VCtW7x4Vf
dpeyki1/IAPJkAyi3zVZKHzgKhEwnZaZZtZYuMWoPZMt4V38sAcE42Raf+7yfFWG5HO74JY6iEnW
gJeRk58K+avB/XLF2/j2RQZfjTYizrprT2tUMBK6e7DRWZZtk8AOcsMhUikev44IFGNbNXjP8BXC
0J3y3P7pCFT6l+saU83nRwi/H25fSA34diJtNw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
a/8ooC+s+6nfvfa1+oBhsvYWLJjFgp83DI1kNyOi5Am+ugPbGRmgGZudfyo6yw6Yd5gGbLm5aToQ
5G4cGF5HaXD5TU6A0ZZFMTIbzFLE76JMjjIxX8JcaJIZpSmrXqlru8l5gDINUEAmwUY3mRQnjcGJ
0Z+kMRH8iAEF+gEviPiFZSBbJeOPqivIS217kimQJX3BeNbNPQTP+GUidcRywpGMh5avxtA0kDRO
F9SoCSyTm9hr2v9hsK1IUAYQLb7n2/R+z5YNKNzt1oN4qgJH1wZfdI8if2K8+ohyOdnxrrgJOWdj
cOqr7cGqEOYfBMTIQeHVZzb7NGWVN+9B8XSUaQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
FLPvOUNRWNW2GU+FEGmt2XWthOT5bY/31DRbol2cUmEGNF6b2XzpCosNKGx/o2n6sQvGP39KRFCs
nJu0ihe2dUGee9nEZZUcpwPjnEfXVI3yJaRVYy8iL+rm59lXq0jX4sjAPieDvv8shgAnoXLTZGlq
K+2c1JhaHt+nFi27TDrYar/+P8nP1MhocOS7BjzCvSs0foEXj92/qD+71Sm/LqGr8cjlH2qTJJ8B
ynxoH6iT+bksVA2VbtPT9o6h1kJ/zwP4wcsL9l+qSlJhd4GI11JPux26DlNyIi41WmufQcfiT0PB
r6O9+0E9lV9ODwKdjaxfZRK29rjKeq2yr0jWhMV38XKKqHAJli7MIypGRXcCo+u89H87KgYt+ebw
s3foIqCe0JKR57WzI8VD6XdNtOL8eBxK539oemx4vkE0cGYECZKYru6A2hPeZOYDD5eyWSUlQl1R
EciK49WM8HnssyRVcmE6di6bISMbVi0TZG/v98bz+9UZa8DtqMVYH0tz

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fphquQOeFuqByo36Gh2C1zEC1J6u9swSMbMzsKldIvLm+SZ6/hr/N8KJ/G2vBABzX6UtbVuP1ZXx
AxdftP4Aqis1B3Bs6989aQG9eo0SOHA7r6aFLtFb3qoD5Pvqw4aVNU4z4EtTpFpn/jCWD21lKROf
q5X32HRfFq1jwqod+9vIbUNRRzz5y9VHvXfacZlxDazSPmcCF4hxB1KqWqT44KmYVkDedgkgnYgb
ZGidHnTb3W7C8tSqC9ac4kNJCL429QndtddweESJNlpX+65pt9Irok9pkOodwoj0QScswOIFjhBZ
/GrzZLQcFWiD3gXRU4DazzxQnGdRH4qEIRWziw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
1lUYYHPCt1BUJOvcBbgMU2GSQiqfxItz4ntieMaenjrtsE9SLwaU6xB0tBl8Atw5yP/RRNww1kX/
9uZbTz5He3r9mPVt+mGxB4N3f9BbCrQRb4USVPgKO/+vWUfMQERGklScy0+fz75WuxH74CjRUoDI
8iyssb2cUNnfDe13jIoI8gM1w4w/Pkxkmb6Mef53QMxacHAWEZeytcH3fuL/adO263D8P90U3XJv
vBXJmbjkRVi9qzjBzfMxuOy2KbZaZgR3BLzaffIfFnMwg/Rb8sGls5pQsZv5jL2wk3+Bj3OXBYdd
pDyjGoalJBzObKzd/t15kNHwY4FXYFcZLQPncw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YRmSEzaa2WFVvMH1BwWc1TIUpVbzSEIP0VbI6n0sEgct/X4PiTfMQmK1jBVCaISIzwBxscKQwZOt
mb/nmINGg6I7ih39LSbBMtx6cdCUiyaLkPeRbqfyPpKhvnUIFmdKVvTd1dYzxeOeuDnhSVaBaAcN
3lngSg7lIbmhLIGjC29yQrBTiLArbVZi6IRGronMK51e3UrYa6GspsznhiuRcXjEb4bHKrJ2CM5Z
BUwA+E9949sQgyOagFZbLVle2ESbwBaoxcAPn2gxfRHlT0leqyLgUGDZLsfArzGzw9BTGzyEG2TR
XOrKFNYRfMXMrnGsBM7acIelY4LdAMgsKgDH/A==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 38048)
`protect data_block
ouYwN70vQTzIs3LUrkKcyS3GbhMcoahBbPc5KV4b6vRxiX46k0GgcF9eZCsHc1GrpHIdoERZjQ3m
z/T1AHsHR0jJ1o699jGXnAND/z41HTCz+Rp/ekRxptt5VHQ4Q+qrdE96SgZiRoqf3iY/U3zp/VaJ
HPKpwhpvvZj/DgoA4u7V/z+FMyU1NL1Dcm2MuvgJeQhryqqxTqe8t9unuJNqNzQdW/TrkwJuASD9
CV7LxRlvCbul2t9FXSRUnPjPCqvhO//uRK9t2XppQ1vuvznE9VLoQfdX6u+g62MWnSQ69jSZjqHB
7SkwNY0AsZ4snMWXCB28qF9NEuKA/rjMnF8+IYoShQqMe/6thkRlPgXvK4OSvuShe+dgHkscQWHu
SBXqK4xZaeTqAn9pZz/FcGzXyWcFcxbhyQLt70S4VEUkueVd8mL+9Y8bD+6X9r3WrnbW/XDqHuD6
luXyRp12zy3BDjCVqjfv6SA+0Ilgtq9wBaXsQhLVh1bKYwiTIpwUFzugiNPYqtwCBh4DKfymjfO7
POjXJnAjWtth/Yknrk1FsIphdSI4bbTWBkMKLRValz24sVbLZNCC65Z1xA22VKxy9cuvRXyWIRqd
xr7lbI+EftP0nws6lD8vU+Jd2m2SVL1DC+6eyRT8SGrflD3HNpcbdpGKWn+LBgCF/K0GTPDY7/iV
5wGGqwpfc2isBNRctqEsQcpAGj2LLfuldKCjgnu3H9e+x1G/g/r0Y4l/Hhs3W74r/OsVjLrc3Btp
2rCH9ktDWRU3RDAzbzy8vTHDq1R1gGz7Fp5LRa0PDTxV9o1edDtqJi+Ouinqd5tDBtHGquLTJezW
UBk8I+PaE+HKeIqelt/zd3Vd+w26j7tjce4SIRowQBGEWY4gETisNym8QLweZ6chMDPiwSKYUF9G
ojAuwblkfmVqJJ9aLQDdVVEIyUSdjDm2B4pk87rz4kqaNQ7Ni6aCVForKraePzwDYXHEN+d10O1x
BcI3frkSnGt4kL4OswirmEhZw2BbusAD6ZrwccJfvzOQhBPhP0/ZGsw8wp1iJb/HuZKfl5gWMEwp
0Jf9ML7iVjvB8vfTQNGE/JbSghvQH1/TSh5YeV4IEFq5G+yYYbMe3KSGBDfihDuca4Ru5l3/duwW
j5c4Lqix3KhR4X6rYsVZMdOGUGhUoaEpVBCjfmmrbpc6bEqdRSN6GeB877R+OtZCo/nDBYbdRv9M
EOVyoqvBood76hWAhrIn7oFvYbooj52uptQohcCu4lZCmXCaIjgbFWjUk7MdtKj1jyRDhZberNlh
L65uNOqkO7CMPY+j4xK1nMi1lEFMDaN8dHx8/EjcstTNuQN/Z1yzut1Y2qoDaq1czP4K9M4ElzbY
mi90EPV5AhkpUELBQaJNlXqffRjluISzp0X6yon2a4Ryh1jRMz4BhtERCz724/C4LWyJ3o+X0SnR
4X37HmzXQPbKzwTYuzSRWMqFVg1S6lhceUg1PRaZRdd+X3Zh9nAoND58diWewwg8KAzCYukG/KQt
4pnCjCHUV7BUx785NINkzJgu27cnOUmdNQMVj6wmwwBlRZfJNsHplVQexA+j4av7foo45JuVsGy5
i5bKvXo/+jTZZnqJ+gWMQOa3oUC7dJcXgPSQ0AV9ZSMLw3kF8bcABvjxIKWNA87uHmJRtzH6iups
YcOqu0HqFi/gamvCQGirBooRZaQDmomVkO7jGY7FSEx8Y+6Cwi7oeJsJXBK00j315PmRtw6e9lMp
y4jsF6akKgBgxLcgu39E7ObVbt5gMRaPNirdiE8s8fbSpDmFGZxTgnv1MnZ83eM3TB4jaSVmK028
Wx52VNhlulLHu7OFucd+n0648C08fczgsyl65zS6pfkJhHlL7bjDl3ERho6W/tKFzuge6w9H5Y+C
a5Ssj5wnAWqiT4QXzHTGgCiEHCfx/Nt2+xl6wJ9hnEK3k6AVxc705mvTqZD+cczCnRs8KaeTRBke
V6Ik1qlJMvvtYz7M50yM7OdvYtz7Q3SiCaN4bFN5UChieosah/2C0vmB0a+rieiET3DLhXHbXnyn
KlSZmPD0UDkX9ngzPzt2wEsXV9n5odyXOH8nTtjqNqYfh6QavGL66y4AcfFGUjPXbbcUA9TQL3k5
+sok1pjvyNe1eAtES84DI/eQiLKdVlyPLYdd8JpT3S+30nVJI45Qumz2+CAVVoLoI8fCN7HgOjYV
gju4urWyypMtGtfPCCdwyBSFLFudO5wlpjlrNdtC84la/8o+g3HTlJ5VILdD7gJfA3DQ/pcio5di
gt+wQo/pZzLJmFUx0NlqWAclvhFeKCcXfAwzozom/8w5uY+WTMZk7Z6Ms294a/P87cJbDbhVTwHF
gPey4tfRGvAv6HmdO4wzBOawaY6xRTQ7aXbvCZ1pzdgteRlTZtYClICCPOVZnDuLu9qEIHobIqxu
dGZ7sN4Q243YZctzVa5bei+COWpt188QKkDtCAnru+pmc9Qj9ArUYTX5NlOVWGaHUJF9xnEbFy5p
l/Uwb5xBRY/YhIN+4ZBnK17PYUO4wXGt1057GfA+sLwOgc+n4cIdfElQIwCG7xujZtjearWZxCLn
dmOLFGG793oX/aDBtN69LkeCxLr1ACLKQfZ1kxOgkFjCPe2Vsy0cCJ1F4QpJkCXjwyB5EvI16XRh
QVLEVgtAWctjAbwAHgXOdPHUCSS+oa+eYT1XgGDSBxkfyiBbB+M3oHGxzXHTKF5/9hzhk59n097E
xi3uTMAjB6L49a6h46XHsQqlZKCjP+3ZjVJQmsNdMHuTMhPfViKykuWZq2uxbQwa5f8MR1RL02jh
YSuC/ukKufm3Oy1AKpZEKE1JoGXYoic73Oy0MxUVxye+K0EP8u7C2JmBH3lLyVafAHSZVCUEOVL2
hUbc4DDjXE2nHBz0Gqm4PfYSLzDHfZfpRpWgtE6rKidEqlC3VAEIyD97r6cbIsV3jZ/IxCzRB0oc
wT/u6rEmdIm7xP39G1+OnF63W5A1UhofyoovtFGpd9DdTFlyCuya6qoOEOIR4PDYHXPMZx0U3SQK
itufRdBTh2sMsQmL80MysF1vurn7slnRrGvcSxatYUFuY/hfYBQGuQ+hd5bLqTTlA20AYEEw0zsX
mRR4qdGpmS9sRkn/vmiZGshdqIRrJT5vjOtoWykKXPHZ7BQTpCwxdOowDZ8Qvma5ymB41pEiH/lH
vjqHrnARy0eHUl4hW94eAI3ZuTsj03Z7/72QTfbtHYMMo/PCx/Pp2JLrMkkVnc/W3H6gLiq6u6HH
DtoASs9w9prRFv+EFXauhvAIYl329Q5CYR6zAuOeValWBOqte4zZ3SFCPpq4V9/H/bi0rUmyl6Cy
8rFJ+CCNdweSVSaXaRqmTiP2bLGsUca4LEws6xmcLPNveKq5ZoCYQXcdmKF8Yq40A2rTZ5ynP+rM
46HLvDf4cKeYsszIXsaPJZ3S9MunEztak6Sq0RsGlt2bqRO7x0bP1FmnuXTMQuwEz6bs3AiBV23m
7yR7BEBD2ic1L+LK70pHNTqmtQVqbu/+KmhLtUsgOLgWZesk5EDyhJZQ2EbdnZRxeBuAf1J2M7tW
8dUu6O1WWjP715PhZk0iPxPKmHCTyLh3zAWPt/ytZ6ESd4EBYYOxm2CRa/u+c97Q66yMJZWCRtSY
7039dBhAICg3o7dt7tU4bOckBzPR1JGSuAz06Sx8u+k9eiksu+ksf7h+cfa9ZX2wFjOVjoBSpvTg
9fZAebmPnBo0ahNWetyIgcBqom64XInaT0KDzghPG8WYELuc+dpzIBzI0W56OaPl946OppX4sZ62
35xCNXj+ztV/vBCMjL8sW0j6wedhyNNBIQ5/geShh7oXz97WK/JXF5xuhcczFQFR2OeTC14gwH+C
XbpKdRd58XhtL/6gAdSzAT2Rm53/UCfmcaNna0WCiY2XPKRmanPXZHrYHPQS3D9z6C5w/sxrRlBg
QpmsONrCB0VyB4xjGsFxwBRkqeFQaCxIatsuArUspDC9Kodk5F4YxsSOuhTd2H+nLPSSNus6dzAx
pp0AmQbteeDhkQzZwwEw5xR27Xa2smBgF68x2IvKXEKb1q6Nm5Z/eyhng3+x2x2F6s+J5QfW++S5
kygkYY8Vc5jdDZ9o/AG3qICQL4RKeqbCfUA+tySK7dKvZCUNpLIlsG6aA+O77m31WpPOS++VyVu5
1h/n4eeoJRE6YAzPv8rZLTELpHb/FVsMM9w39n7aNX6EIJ8IsXpkQriqNWCNS3y7YsK9NqC5+l31
ewcdlNwWub5aU4ggNlV+8YqMIN+dOMoPOOhHn1qBNor3EOuWnhnSua2IqkpffNs/nIxLrWV2JflH
d6FxA5VzPzIj2fpDqp53a3KBJCxz/yYfM17ywllUB73cAmCDm+VCnP89S8DqNA/F9py/N2acSWym
zmUi+W+25gMvhJkl/pR50l6qxWrBXC7dc8N5BUASQm8k1Z8l1pXQxhFWXUSRjHobiJzFwTtpdY1j
BlYeW7ev405Nz1I8vu6zoJREfLHuu8RIq/WcczWL8Sw/mLNwduWgqatHiHCZWke2hQOgEuzzSsk9
HjNS+varhTgb6lej5wjmLIfcoXfB1dFLZg+OIg5+5L5tlaF0ooA7L3XokmnTEvErIM6yWAbbxjyP
NLoNHYy/6RANUtWHGSnP4WzXNcqili7DPQQ8SLO6DKvD1OydEONW5sy6F40SmPZC9gPt1wdMMYtc
P/vSvxK8xXRoFd4GRB1Ww0b8AhxIv4kQkBBRwris7VuKl6HKtX9bAZV8DmA9FkN7WZPgWiDFHMb+
LAZuG3qdpQPKP8HOiV1zF+7YTWW1OPiI1wDYOzIbTsL3k6GXp4FhtyNDOHAQSAioGaDlX1EXaknm
qdKIlVxvZ85sj8j8haEZLVXU58PJ5aD/TSTTVsGHO5d0yzoRA8hN+mXNiUMN4wGQRTGLyV+lHfUJ
VMutzQRl941RaqktRhjyaBbwdPRRhp4O10hEgsAk3GGmMWX1bFJt27uwFuANEB4l3d68ArPNHEI4
WHnNJrcZ7jz03h48IrWpQtymXVvGODCUlsKlsE09s5oq0bybVdewrT5OJBlrdGQwMb8Lo0f7GbvY
EcLV/ua7+6a4IztGcIJRjJyETbpEPm9WDva4KTnCtQuTGiAfePi26T7/yy3KWHq5laWbcWetWpdk
ldsrl3VdWck/hDa1+ntDO3lHmqCdfg00ibc4KNLOqEoP4LsPe29OQO84Rhia/3uQpGh8AUS1tajx
uNN5gqhllenNuYWeEB3BgGZW4zeb82pTk6QC5r33pva1KKiSU8GlTJkIevkyIgMlNYD/K5VocYFG
Ldm0tAXEH2P9mN0D7tyHWpA8DjYPkWTuBE8DcyyLuDZTliDvXF7fIVrRt4A5FaodmvIdDxR6yiLz
yxa+rYqweN5VQipYNyiHfjPl7efoxe4VG6qvYHNkhlZu2ti/M/x2mwcYRmIPV59V0qnOnMaHWhKl
/VbMuraCUbvqTG8sKLVU4MavlUnFUAsxe32AKbwkI/IKkeFbzBlVC+HSa8MeGu+G1orqZDLt0/M4
ICnP0gm4XVYD+cwIq8kqOMDMFx/eHLU0wBdGdhD0yvxg4Z684y7V+8I7r/v/wz6yDdau94/BK+qU
A1V5BMK44wwLkijbrLslYfTuls9ILV8S8COmhML+7ff7EV8npWeRE9GFeHLo/lbltY9snBWZxKAA
QFEvXTOqjh586aFmiSNAwSsCm+xejGWsjrmCtsyb9RbhkzuW1o3z1vF1pbWkGLZ+JMR8VPIeC1fU
SXkFRIibfX78VP2XFtz3kW+zHhH/8amUuaIxX6PSz7pQyYD/X8KUOCE7rRS5CSC6C+PRmF+AJEzD
ilhtTe5BeTWmnkftGhWCFSgss9ofhHYy4mSlhyOniHvsjtFiP+8XHsMbADeLCPaND0/erm/f6vra
TVgU5bRsVhIJyi8pX0TboEKSMB96nMfkM06uTVwL3o3s7aVeSkPcOUpgrGbcdOXxlIGnepv+8StK
ZGSBtyirXADXhlKZ7vFRKEDrqANFlHfwzSJFJ+fuzIlb6yb0SkMO6Cs3ZcDMyeVPu+M2prvYBGxt
68iRcpgybyDsnWJWR+2XDzwavYoBdRKMPpunWmj+MS4/qKUNLaRyZ7qD06bLigsckhJH/ddXT2QR
kA9dH+vajYWO5f84H9xccV5wNIGgQ7eEjEL13jyROkikZpzxxJ6tEkhkHhO1Yo/8nqfw7O9DCdHE
e9TR5F2OpSweKld6rpg12JCfzwebfIHMioR5ls995anhpcMYe9+ul90hOgCff5XeqYFA0Y9godMX
xCEISPlJgugjfy7KznYyjmeCZY2rfIuB3snE9RJCxhQx3gDCXjFJ9FtYeUX4e4sJkGggR1imGNro
cVfg/Xc8FXzDHEFil1Vgngbqth63CL2fGI2ILXF0nv1u7IWnjPhA7MBEE5qN9Y6cey3dDy5V9TCE
F9jl8EZUtwZjPcbTONSa3ycPH2gcgrLcb98qicn/3Nqv7XhmBPKVTLrkMrpoasVL7iQklTYPKakG
ZB6VwEDKzThypQ6XoI3BF+ndD66GduFq2mNwLEaZLnO0UA0vaZXCaTdw4NdbWRNmBB9vGKYdC6E+
O5UH83V2osvnwDWDQ74s91eBnKLC4F9F9HxFjUC+7OqGG1jwPtoFDlFX3diGJq+CyGUdmfYAU6kf
H974HegpIQvvdDYC4rdNFAM7/CBZaTBi+SMkFE0VNpIKH8+5CJj2zaa5x5tB0N8GUBDwCcpAj3h7
u45HbJ5ifj7YP+G60z7u/v+00CLwVaGobEt/3S/HZGt/NrWSJgjxEmOzOW/yKaHpT9ruYusAFiwH
qmqDBnwfda+Y+HBe4VDJS22oB1rxMeiSHGkC4nRSSSP6b/T6ZzQOToJg/9M7TFMjkeUXQeXmCpWb
rR2v2FsJiZPutsJILPotdTdLXDUPlLVwqBEqzMN9sywBRFIzlps7Xc9Qr2eL606sYvV6qq7jVMD5
0TStHSUxm5xzOQ9ij4VNFIVhDpApH6xP0H3y6aaiAfthV1pI/I1+F5eiZ6lrNsGOSn96NW2AGSc1
Rx0SPiZZrDA/SLAIMqmc4ZL4foXx4gfSYjcbqpi+IbeSCQvD8TAjt8GLNjAmk56SQ53BoLGHHDH+
OuyFXoW2H6+iR4IhaOjR9Zsw09t4YkH5jvWp8en77j+uAlQFpLmZhzeddsZX9RFHMhHziGHPTTRZ
F39Md1E2Ex01UP/4pz6KsA3TYbaKIySxirGWbPtJ4O5n285y6fggOEUX6yysHl52GFEDGpnpAMCM
BKxs3JZpPvP7dzt6eBNO/VD/kHkm4Tknx4C4g793fJh6jwsxwhBaurK9pAsZbe12unCpjDSFwO/k
bVCZIMRsIj/pCYK3a+AD2CnEaYSTzhYSCTbk2CeFaotGrLtYVq969p1OP/eJXi4YUYT10CBPTD9A
PiAEUZHkxOsZehOiXXo3ou12j5Qy9MGPSSerxqCO3MbQSi45mLz49OFAiTNQ/b3fVzvZjNp5T9Aq
OxB9/PSa8EpiiLeWx8h7db+MBR6UC2raNKN+F3/CTCV99ClhbWnbnggu6YmjM3bFQUgUNkV+OZPB
BuQXCDLcra4kRmsSkCo/ORty8CsEHGqJ8ugVDXz0gZA5elF6+XrrdIzZqGhtBC0PiewnLiFR/Kl/
2pZa3kvc1TIhDR4WVJzY1/Glgxbr+95jd/FRPbN3nOwJt8iftf+UFIWfKwGyIm5W/0NBnCtnu/xr
fV+DKD7VMsPyHn76dS96B60qOIwZMpska/0az+WFHDaNkSR8LhhhzkwMHCyrVqIwr02Ct9izOla0
cRTndeRebkN/s8wu1P+zs/0ZyHLBFROvE+0OelOccyh+cvZPFosYmmEVAE5Lg/0oGBjlmCF2oylz
8B8xMfPpcccEIRc0VQ579kIfDG6O67X8SPy9Aw5rq01oBVEYGFE+5Y43jGhjN9UWOTkGOx/a7aLQ
aSR2E2L46mrXIfvINbmLxVEZQ5ZoqskM+9iuHxnRKgfrLStSYOvOtnUZ7LgvqBj/JFuMNWKvQQkd
md0C6Pv5610YoHJzN/WfalNSBfa148S8WsSufGVKxDBR5BlBjOPNGoD2pqSnkihrmMAdBfv88CJO
7Yf4pde5b67uYnOTPyCwMg+ODY2+koWPpByylExf3F8jDG7cvxitJoqojTRmFlS/XA+UjgZ5h+gX
mh5nPpsWMR/29i2zbgi70B8tZYvcaTW39EOInrvW2/7gXKbkrsCHinn7jhQJlTn6mmfRZbezWd34
oMdO7o/DdbAWVYJapdPPnujnar9uAL28FXZk6dZ7/IZUis9MvAWjCJFfSZNdWDHZaFf9oEJzWw/u
ZVcdIU2ikk7pBCBAShfGWxU7+kvQfG2yv78a7eyv4mu5rBaf/j6Kc7Cy4CKRZFXGacmLIQ/zVt9/
DXjviz656ozxdoNCXoGhPTQ8717OX4tbSdKDZLy5pi1oaGe5CHIXhAYfDRtNZ2ML4IX+USLg3DY7
247Rh+uDoC3NQPn+Aa1vX94tmLUZejFmgsfLJBpCxuplhrhuba9PE0xkPffLb/aVrsPuMzypArzZ
agCFBZHJwCA9BicJliN9g2rt6nbBsCAB8ED3ypwt9r6JFhvwZ+jVS7Wd8iNM00SgpPrHX7wSV/wt
28PCzW5l90wUBMBzuppPiQvupLKw8XGttQE4MQd0r8WBMaucvv1HvGUKTXjM5BV9nIDfDF+Ilgae
PsdLAK2ABBtpRMwPqjQe2TqUAwlO2Yk44fM/eIJKB7GfIfjcaPfTdqj9triIZ7Asjk9mtrZo0e7P
rgQ4V6vBJ8Vv9id3R4MQOOj6MafpmE4tXlp9peRjg1cQg91FJH8OKHqHATzfPWkxjjafg8Z4wLmL
zdTSSpIC0rG8C8MUzIENiLCfI4OFcrvEZVwXzIQAwZ+TFcSvwgE6b+VDgrlKjAhStInDp+8T4i/q
jt8gOat3K+5HooDtL7vYTB625lGu1JEVX3guFPGjXAXcgRV9FUh1wPADpbyqPX2mdBpakGoXtST5
eotqXO2HbvteawEPetSbV4GIuM6lmrCmoY2UloeUDC13DbYs7ooVvP7Ot8IdI1Q5YVWUF5mRzdOt
na/KeO9CR6O597/uZ0J9Fet8Hojec1di5U7zVT8AY8U9Xq/JKBUVxoVV+lYQFajTCLBnMKeiflEU
rL8JRY6SrASIpDqCSf4n3xHg4HVela+1YITlbW870j3Cc/q5DhJ61S6E0oZOVBYugLy+YE68DrJ/
71ug5HDlHyWzvnC6HPCKy/VxXjmhDTP121R9Nml0165zYqpvplKKabq7WZnDTo61sZPxzilYjI9R
/5eoDdZJjFCbY8P12CcXbOZaRa3Bby1ZM1+9q7vFnyZABGZtBb2Y6er5RC/lWN+xhryfTMzM+R4f
Aerg7loKXcEl/xcHXeUGMgdcpjfa01rH0XMTfKa2nlzULvjzrPm1sfY6FheEHbIwxuLa3Jlz9KIF
jLDCNu8TlDCw11SP+1Ubv74U1GQi8MnCBkVkJR0vV1xoo4pClDxz1nB9+dq0zJbvYl1jajTKLvwN
RHt5h1XRtx/UIKXmHVFGCzMfq6sxe0keRSiT4iOTIa3tfCe7mdtySklizUsxvgxvayvLw5vCkipz
pnQaVUJ+qRRvCzedipgLdIqyeSz7gxknBs/ny/VpGcnu371NunkHG7P5mKCw35U1km8kjspsosNr
hsDqrFYhdQQgOHsXwQisyqMr8hOieQT4cHAPEcaiBImNaVzW8wgNC8jKC4NUcw/oULft4Q87eMi4
lF65+GOkOeEXXJGG51WgQCKfUYr9vvi/kCKqYj36Q0a/KibNnXZLxM1jQtADAbWN6JXyWfgKPXzu
4eOQERkOMaS/seieA09rPeDEjx5MvBO7UrWm96wNQTqZNWrjoMEVjn9//fCE7At417vCiebsylPY
cWLqKzV3kKTiM+lEqL0asB2ui1gDZEfAlfbUaYRS7Z06ynRtEq4wGwqGBqWyKNL9IvssrAjcYFN3
4JJtp940BicH08yvYGi2Uf0ALkO+1mnfq2N7DRGFifGdC0yn6I21z0SvZ/bad/pb6hiT4b4kr3dL
/LbBUjodEX3rCQlxKLBfxCxU/vG3Ypgu0N7Ewfamyl96gtytVVRsOYW3Wj5TfnnQRPFrnlcNl4cX
FvzvDLy2sAYV0kmb1Ja5eDa6rxiaw0n6RZa3bsYspR10HqrxET5OfBsnJUCy1Hp5Zkb6z19NFS2Z
ZTw3uyExMt2QMbOi1m2Ya5BFGhFbEtDdvZlXoFPAfMEiPOJyFARZmK0sZLpSJ797HaaRDWUOX9vG
/qGU1yPBs+B5v4D+5xsjfGoEqj3CY84mPqgPOTF69yxlPb9BMt5DK9oY4stclw1LAzleHvWnAT3c
AI7nW2kV58gyoa+IOFyeDbJg7MU6PIpTMNrjddvOjdBBybbMnQDIVDwtm/x/cNPOL+58uJjQLXa2
lC4RLkjUlAQTSZ418ymOZJBUf9snoxmQydSd222iAemQk4lFsrkzBKIDiBRFqJpglGc6seaSilp2
9yT1dqG3eQNDSVJ7aDo1RkUuBuyfB5tzWdCrQYwQTA7sKNjFkW8aA96Jbdc4lPb8767FLQH2asLc
FtAmSXF0QCrvE2DNlWA+3bzCm/0W27G7nPX+dMWCuBV+k5KynSKY67sF5ebBqxsGAQksraLJxWP4
CqZHuwBXvrqJLVdEpabzbulJlsUuEC7FRBVHypGKalMp+DFEkd7J+BdH61wytfZV5SaZIb2Ahdf9
c9F6zhPsa1VFosvb2ZDVqpWdXv2C8yLnWYmpoUbEcpJhzFhxfxQBCYUlzipV4mjLaeyGCXz7u67R
gI2auA4O65YO3/L7sAVzFxlUnPm1tllvQc2nrL2vcDeKH6yCkXGIHnFpfeAtZsbYHOjEeSMhXD49
vbWhpOPdQlfyaNEpFijuPYIeMQxz4/bJ9tp6oab2f07uJciuCKG3qiTVa+vaPdC2I5IRLWwxtkfT
rL3/RjDYCjbD7KrFxHwS9mgFZcSz0oIU5wl/0WhcyHexdrs7I783/ccjN9cc+YWy/100JlQ0CpXP
O/ydhxCZcUUgdYHjpQpcIUqgzFFp76RovlPc9MORHxEupLzLf4Z4bzzFQPKY+7scBkSVjlLqXSoU
TaZ3Z0l9PsaqZTYRvfeaAPdRpI1cAXBxZkWxtTsGC7AHhBejfKFYLvvYShUPPzlqOU+q+WQPdpnS
AcoSLpm91MrBI8CtiZv+FMt5WY3YNE1EpM+fsOUvJMyiCx0hWcPaph+Nm2Wykc0Mbo+VO7bqrSf2
yG0IHKs2bk/3ZMvAtsbUdiOW/XuJV0sYwgK7IKi+aAuR0eE1WNtNqNAoo276i/9q4Z8M6ztN65Qz
FHMNZ3ZKVWuc2uYt4u/CTFBU8eGw+753YNeuSk86uZXctjXLXgzAMCZDWDz7g60i3d9B5cOtRwS0
KehDt/Lth04LSqC5zeKiELdgrfOEzR0wAdXSUvxkTHrmIXyjWSH6MLvtg89fw701O+wLs+/2hWuQ
Mo40joSxiiIYqw7WJJCwK8NMXo6FG9CgyVs3QKwaM0bip9RYRyA5MpQ7c3VxcA3ZwRyyusT6wD9y
7TOGsF9YoYRSzbku4IelAiVpTWj0eBjK8JaGvxxbFSjj4cmofj4msAbLjvqWFHzcmSyaZunlL2XV
9ln0npauaP+BNUAkVzis4CaTbZJwIOSN7r/QYI9Lx0BLS2ra3LS4kydLWMDY+8PXZpqLCu/JkzsC
HilIB5GSwgcQv0B8/Kd7on+lrlOmoy9B/AhyrGNt/xSbN7CKSLDiAMtEy5rThTGXpL54FGdq3kol
DOr9D0i0xZzT/JTzJgIVqT+xJb8jTStwCNE78L6pdtolZqDV8BXqH1p1nxDQb7H3rFKeUeG4cOlr
d7mVvvruSTuLceX0OqJvB5lLIQUKsk+Sd4rbgYZE7zV037UQi+MtaOC5hMuiruTFSe8dG46sllwH
UV2qLqhMnq23xA2hkh3YFFaM7kk0ADMxxO2sk+ZJyLglEBUao+8b2EPMaUlnoApHvYJxmMLjbA4+
/7vqZvdzbjdi5An+8sJQpBd/7vo9K0ztn+q0P9vAAgYpURW/ipXTrleyvy8/H1VLehPgMduhZfCP
OYDS8aEJkmLKPxz2TTyKmobmPSZikgMr8LoyNoXyXi6s/N+EhHhGv+eklyP1ZRGvGGF02YzW7bbN
bc0ag1yFYgb/LbCoMBE5YvPovsIooi+NaUZLIVOPb8YeBHjO+Jcw/FerfxMJM9BKIfexa5qUqfOj
YxBWHqw9tHNP7smTZNCCytGlNJitfi1iIs6AMc8nziOtoFEsO2Aq46DxpEQsJPtboLOFPTATevqJ
wt9mBxS+KmkjCeD+2CLWyFvTBlMi8o0ftCrH+aYikDFPGVVjDrJdmZ0cxy7ioxcN3mD5DF2UTx5J
4Fh1gJ8/a0GQ0+DzmsHW4pSFMaEApp/ZrTBAO7nelvWk4iOED/zEjnwJ5OUFPHe2jLfjvX27piXp
G5+fEKdozdF4OWlJmh6joyx94uFEaetfHUZDuS5sQsZVcRHDTenV/5HrBm5hfLbIcI3jQa43XXZ1
Wm5x0YZX/gh0iYyTcfMcTMlTyHncjI1GV+HtFn1r8EdDqBZgiqtxNTJIeHpuR6WMZVYijSKLX/Ej
E9fuuHL/uh7aHGF15Tc39AsxSPvSKqvZbe8CRlWYzmtfgzuiRKj7pds6jL3dxLM2PVAkTQxv8RhM
xTH+o3zHE3WC1q7Pl+6QwB0Q6LyahQlLP4WFhuvUJUS8PxdzZdNKjc/F22JmdEYJ5w14G51LPO2d
wsJbrEjflu7ocayKgXAQy3N2HOnW7lAgt6ahcnwweYIIljkvzd0PjvMg9bafXQnMrDUXEinjj6BL
weAjhNDF0bYEhfDfma4bMdB2X9/T0PgPLINlsJvus0VslcUpZLdzdzNniMsH3UlPOcSmEDm6yMgM
Q+dmyiFOgQpaPK/hfG5Iyzk62NaCXjrKm49lOChDxRIrufC1JSkrypd/p2ejIG209OAwLHxyzoQG
dYfzL3SvLBQp+RSdrcaurHQkYJNGn9edhPKQGFBtbDjp/oQ5Z1vUXeJbvsQ59IImElQVslHFNkjn
uDu+vJYf2CXOKOKVdaP1ctK35Dvb1fMrK+d6EivedO9h7JCil9XjmhXWcryfgf/WfFyzkd/NW/TZ
nM1yinVAXjUwI9vvn5ISVrw7rYDBo7gepXvDWI1Zt0E/++6Qq8XS034m0BZTAlNgsZYy7ku3MB0s
nWPvQR1RuMVY9vnwucImm7CHz18bYJaAB6cH3MkT6DbBuwOwd6PxezcJ1fUbf4R6xM62hF24ox3x
LeoCkkvu/7GjpLSlJmAdOuWLO4mrMX32Ymrs2GvSvx22CVbmdqxeTvyOSvYjXYOnCofHeva39uHf
/PIy3/eq0uLVimWF3mVeyLIT5kp4DfhQzemSFMZJKnPfKm33PT5iaY+yhm37VcwJK/W+MYHgD1XP
S8Iam8dOpz/zBgXijQU2ImnQEFICkwSoWVqeQ5s6XRK+Rwhm4nrnGrKqngaHQCCW55uw1MfE2M6n
87AHi+lVg1h5814wJYihaoXaBKVfUTjiIviWSnsBmFfZAgeq4V5yRL1uLUuLDS1YOPaqOGJZZpPo
FLMrzs3VQl1sRYEbd6CkZsxe0P4dparqKvLhJf/zcsNdalDBfubKNe9YRlxn95vygBxnoPwX3awX
74Fa987rT7hF5QBt+P29ciPnq1r+licuuO1A+6pGzQzfxtwgX6dQ0c3MbW5WGW0llCllvffrvpLa
LndeDIKUtMviS9uGHmEZrK9BEM4wWNm7G4A15y2mf5Os870Vleqj30DpqNY61tYfEkihRL4yk/f0
2T7vDCPvMgZ9nnwVYu2f2/OyYOmscGt3MiUX/+jB5C55DHNyeaSjTFDQeFa86zinNwATTcvq/s4K
cewQym/VGFJ/un6gjKvUxUGJiNW88c9Zx0bbMHu2dbiFUWfrabISi/1k+/ok9nBf0gSEEKF/tZSk
SOoaCSc09i3yoDVeAOSqVUaI6H0bhTkQcFUhez6yyRlPydrdZlaN9GmkTRgRVG5YkSn+EVYH97lN
1VmpsQ3q2oMQpWhpNvCVDRbLPM1+foGAdEof5cS3AG6h+LTek7yLLhMwPYQXQiicdmyu5WcKgRfQ
mFLfzwPv/cMCgQoXFm1G1A3RqebOufyb9rv8nrhowjHUYgA1uO5xIU1ASYqeNdhnJFAn4AFPJ2H0
7ZIMBU3Q9tMHzLOOmUOw2/lJsBqmgwS8anfLMcOtShrSDC2d83yRmFb7RUqkQn7GNonnOYKRnADk
Q0/ZolAkXeaJrqn9rUBhJ05GjWpn87AHeU3B30a6eK0fqDBOZr9/IZiQVZjS1Eba8mRkt+q+VEDw
cCTqWFLvHGeK+TluCCrGL9dRmKeleOLEja5ZwUqHXP3fF1dPO/ZZ9oAom1AqIw6e5bgrh6VYNgoZ
DtK3S9T63R7qnWXznBxYujvxT9fJP6w/ZnDqUWNxiysd843hPHuwAe+T9tfAf8wfLlhRLKDXjAz6
p6hubvXRKxzs6Ej717d1F731Pg/y3k+JLzMQncQInNAqCnHQqI6BDclc/SvK9Qj4UC1Ez39yHBPN
wcUuepW0nI9dIWBW912E1QY2uKOyrROvMvRWl9M1lqnXXEk5FCSa1MbRzIhd6/xT+512aKOtqG21
wSyAcrLFA7QCwqcYVnOy1BbYfe/fIbHjNEP6Xy9RYf+9x7IV6IsGNdkivTygdpOMtNHZbJWOiPQD
rD1+K8E3+thE99hkK0aGbQEWcL+nFXufVxEiXc0eo1jGPpjU/GFhgJTQPV2aVXg7PPJsflz1mYZx
JtA58s/Cv6I+9/P35EG/o2iWKgxzZjqo/HKBRUuOO9YQPPvBiMDLWQYFIuYVX2V0oQY3F1ZkVhnA
NRDLqYpyXPysfz49VWGmC2nYBuj7MRS4K33bFOLuk3aao6FLS0Z2rFPsT6D+irtWnt5gsRU1bqiu
KSV0rN5BTLTiadirgOVcOQvBXtqcJrLGh3fZE67mqb72HAH4y+/BZxamVCppc+UHkO/dWxtOFV7y
qxvAsQjpOLAICsBIwIYiSjJCxUg+BJZyWu2c3Vbqy4CYVR8R38Y5iICLlsb7egA3VplfpfbGtUq7
rfN49U1P8AHlkOlVslqj/w2+p4K/+hoI3IkCUwpJr35M/w5ME54x9S52Z7610a/bcHUbDC4rrKP+
rVavScCF4Iu9tOo6ndZYsFmjGNV15i94XVmjcBdwtiRhAKGQzsDpmL/wuH473dBnWpZA5QRUD7c/
fuUn+odFrZInDl3sM+kvYOn9Ty3Oyrd1OoITr5YsOlQOePeMlw3iHuldwFuiOXLTD97hU8p5JWEo
68C22peWDYoYTJ25DENhEBBjsBgZo8968Zert6l24vRJ6QVhtLr81dlYzsA3WXKAufvR7BlRhefM
yBwceni1RWIhaUReh8FC3dG269TTm84coKfxwzQm5Z+hnxJFJQG3GNZ46wPFWGzpz3H3tmj9vF4+
3tr8p3B0NRVo98ggTw62yaEEJyXBgHZtR3Szon+epM26kq4xjb/ubIbeV6TogD9GCCur2+EMqctP
121PoCtQqOlXaBYkzW1TjJ1QoFA5e9MNXkGI09wDwRfxcBCfihNxwHEiOk5mCRz+bAa/3o/hDlcw
XPe0Vk72tDAusTnrpiRPBBXUldBCH2TiGx4JgfdiUNF3ATeG4uKRIsB3H0RkhNW6Bv6l+vb4QfDh
G2HyAx4UxpUI7eHvBgA2MSWN9z0O3SwL6BDUxclAOr++5JUZ2jtgKdAZA94RQxu5uXsa2wqtwRc5
IJUVkqWzO3cLLOZA0HIcc91a1mgG+ft/PJ0/z5MLs+QflVHSlRm2IslYkmO73fh4SOIEwhxJXR28
xMoY6zK7otjbzwaeVqTOd0bQjADanx1hy+e16rXkVGyaEwVcjnkLK9TCtYJ/hbnv73qL1rSZVIH7
T0EneEjGoepmpOCwr2ekK4XhpbSL+/dMKbHsdNRNYTZJAp89f4BG5YTjoiXvMy1tsj+tXNlKuPNn
4zx1jwr7ppt2dJmdQmPplH6JWT66hAp/eqAnh5CcWoz5YujwPiLSDBWqgaKjDRweOicIKcze3JC9
yBpkaLLfGyY9aJwoAd/McBoaMoLJ27XYhWaY7ZfD9rz1MA6SKz4GODT4iUBRbPZ2OQ80hNWtQhZ4
f8qzCrRth1VrIQnGkmHS1gh75rMi/JaWmNtPv3Je6/ba42JHyaN+oYjokgfAjqR2BcByqIAvONHH
h0NEwGzcvhh226gjgLmybX6oJiJi1k2q2vbq594R/Kwg9UzcwBVe/coO0Ue8xRvhYElelnhFNjFb
Ly0sqhI+LDILtZx4XzCpj+yhH4S+fBgKV24e5Knxxy7yWiPYnhj4j13gTCMNKC3H2X4M4m1EQehw
v1DklBrNAzDyuZPVwWLiqnpN22ZV0dKIih3Ag0hg6V8VUzntZ5iHdiUuKP6HMu8iFUyVKEvcKd47
oEmJKpKIioDRcCy7UqO8ApvS+Kt9sEuUAr+MFtXD7rRGzmc3ZZbvfmix29Yajm4etV+u/WAweom9
DLpeAQh5lCrlYfp4kart+8ddGpZEV14QMGR4HsNPAYFCb7bQiS4XsrwuSUH4ra5czOK/ftIYJo7w
Q/AdkW0wqkmAd1bTZCS0m2qDWaZ6gLKGro6KVA8Xp0MotKZtTVPoOBswW36DSyQd4DsR6xoC+g4L
YnMeJ51jOrfYPVXwRXKfabFHOepeeCtYFtU4TWFgNrOh9GGRekp/4LaE/Ghioi4vN+I9bV38i9rl
Fy1OLfvIL4UfwWtGJlLKTiVY1p4CRluZhyBmI42zSu8IBZUviswO3q+HUDKLapQDQWDYsDwlbsN8
iCTE/budfeAHHMCIMRei023qj2EhuJeNoi/YXiUzT+KyWGTE3ToedXSHOSmsp005ON8VNFHlRuev
TJLaWNfwNuS6C+C+0ErNwlQx4zaOoowtqr4Y8j5uc1fr27YtlofTJmYPkVu71GDH+PaeH8QPKRw0
597VcUWDDJR6w8c/LbptdRlfmlQFXqvK0QrzJShEWX/0ohy3AIrojNnngHmjVYED8NaPLya6inl8
s4nEwACwoRQWC2kbcECIHpApbP5vzqsvPDaEFwM+VIiVvD6otojI2kCVuInz6lkmdfowCqKcPskP
nii12flO5qTBNjflEjcq4EvoecyLff6l7hpZSuil1syvzPNNQ0EN7xcY6EDbkGhk5muZHxnh/1Z3
FgvhQcmUJkBNirFyrQH64xGV5dhT5FvGU9O9hhfuG51fbb/Dvw4Q6HdFU6S0S33Wa/rfh8WBr3db
Mi7uyv7GFdzinWIENcmhUPHKCNNEYaLpWCFwmIFM5GnP9YiwWMgYyph1diRB3mVkrsGff/3288lR
QCl41h1OBJCHkAOW//AsLC9E8AnKfwkL4i1k6Q84AtQBWMPrP41d4QGN6tet4ixr8fCQlj/AzDfk
JNEf+Vm+jaeBpvJTj6lxV1mHE6Nol0U/ycNcOzCpInYABbMBHoG1NXH0EJFPJ6yX4+/+qhaN6wBD
wJhxfW+4Mm/+zqO3bzArgCcoyftNNBvXqA2xFr/oLh5JftYdnn9LfFdpdz0tl2anvY3IVc5dpP04
P9gutV1h+ekjC8N7d7F2pLUtIiMtt5EIcF/erok2KwGt3qbD43s/9/pwGbs0qm65ZG5cclyaS53K
LUjVLpJG6ZgiGhuJZdNBDfze3Pbz16/7r8o6Zni3S66Y8/ygaqL4pPesnytj3aof/eRXzXkjEQrd
+S4d6R6suxWSQ1magtZBu4Mu0aFj5M9his/U4u5BRK/4FrxqeurnWf+i5DeIBn0PUzAS7KhAydSW
6XhPY1a+iwPevqtQkWMMVbux1MdX/VHpHJc1ZGpfc+xyCErAzYE6jHoA/Y85zyUjnDCn0bBsU8Qx
/ldGzSOkiTwfiY1wvZvSjt2l5ADNFzY8stQlx7cly/Crw+SqcgMdkdGBlN2ebrPk3fUBIbgkK78k
i6vJu244IRsXB4EHFw3J1V3lGCdbp0KmnbamVi0VWOBHojg48pQV2UpeMMk64sibhEfgN91RaBnT
wFEknSQ26RK9bJdP2g1NZ0qJhvP7Pr3PgKU8m4Dda71JX+pUHxj2d7tnJit1HjyG3OnGDhUuqole
LLqg6/Nh9dZ7ZaSkNXqldmV4ljazjzUHhc7AMGqyA0sq2TFbwhoebaiQdJRoZWksDqSX3JjMAf1I
wxz0K3c36ro3AC1CJvAtFwYkPNki7dPmfZ4KFl1sAVb/zeE3EDSLUeWP2yrzqPokEXQHkz23tdlo
PwPGr35K02KphGwYce8IryidhE9EyEXwV0KMp1nxdZNZY5RR8S9L3WbnHLDOnGQ1CNCBqC3QzX4L
xOC7ErdeSxNfW0Oh6gcVGXR3+KQDeeYS85mgV34vrOiqlEITBLbu8YUxa2AkMhaxzzH+b7QKECuP
mh73+wJdj4eZ/dI6MZpBSaj15l6NOwvwLwDHy13GVH209QZdQO5UgV7PgEM58yFJuN8aLw+2hbR9
655nx4n60v0bO30wGSws00fHDbvXb51EmvbIYXUe6NScL0uNUsCxNlcJ9JYO++xVrB8Fjd5wWmQf
HrZWZO/OsrzA2rqsYWQvHHoQ3rV+Ar+v2FWsCFyP/wcFG2oxi1x5eMqMvCd1s8CKy6xhzO3ARC8M
pon27ARYr4HlfUOz3klq8oau2pXhFiS7jEihSbavgMqcBQz5kE0S91JBVWh0wNePuCzbhLhffY1A
n31bGkRrK+4bbv0/rOu/Vj4fAQQ+2iExDtbqmbkKQzFpc7sLgX1du0GeiqRkCbDaJpvg4z636udK
COhUWCc1t2RCCYpmnif4fp22h0BmbfHJ5vhan7yH74bBnRDnhbNHTU2KsC7o9YFYh/rJOPwoFTKx
O6QpmYLAT0fxvHjBYreJG/9+7jRc7SKONqva0UWZtmXjFnNlHfkWuZFOePs4FbFmbdCBnvNRFX3i
lBiwWVMj93UD2Cg3pGjlRCrVyiDbtVVuaFm2WijgVYRZk9JFpzqVa2haiUHRQUKK95oTfoSvSXdd
5lqxosnrrSrMGexs7/9EefjnEwnW7afdbW0Ls9GRd4EeMEXa4kQ7WRrQP0mQjnsij/C5136UrkXG
X3KoDfG+BzLkbfq7ZNvlq+ppg9hWeMxdUmB7KxIzpe+PPCes6ArAJ2Nq7iGAvokKBEjnre15P2rN
Yt9qma/yqGj/n5TZvwwxm1LfTAl+gkTBbct/D62rIMs3DPh6xaGy4RMBmBHLImrWueP9+a2H23dI
zDhVT/v8X8seR4lLx0KKkba/MulauRIaH41/5vJFvbUG1xeEfSXie9/pkO75NuueW0ZbaH0u0k7I
hZuYFxCReHo3ZSIW3Oq5jXw4Y/WSLLvILjXDdc3wGqeRwDpuNN0QnkfDtqY+iGmmsUyVnk0CFaiZ
IYoEZFDoKsRvFXDa5d8XGj47oQfQtqzlYRkKrPsZo7IL76H2NyV8STyp+O1N9+Iy6Y7zKkz8er5U
Hz0qsn9DB7YuTJrFaFdjiECbYqSjNaxcSoOgi0bp/KtccPPRzgmh25sQ79xtlDUPk4qBuGfyK/nE
1m1nDkEKH4lKP3LLyeJF+afJbIjoG+EdbhKjrd50s0XKRcfY5swdUQEa9g/BO81DtrFWBNGx7f6z
hLGCdAL9piZiwTFsiZ6biwVNzd2mFpgUS0WJRyv8IKXbX9A+yn0ngbXqYZo497r1fB9gOMjGKi6z
6eUxbpe4akaQCZE66N86JKTlFmvtXGmzmL+08DBYwxhpmZgbpm4rPYZf8iO68B/XjQv1XCCFGzev
QpxSAOXwgyy5GnTtSv7RVXziuoUwq9YhPwUDEUSd/nZEjbvfVsPC8OpAwgrNxugIhD02RFLxBZ/b
Cb8QUotjrBhk0H/UPgrHqX9sK6i7Fph3LXooLL4sEZ2S8hbeKtHAhARTrxvLMTKvXFQuSxSMWRZV
HnjN3spvNEX3igl5kq9/DxzuveyG4hSUghCWQaEi/vI3TAkLMNb66iVu56sn4hrjmZPafSGEscUf
9SxP8VlnCkQSTTj0q59o6n7+2F1CmMqrMzzyOieaA/5HnpeFUfMKDeditQds1rkuBus3uJupMiW2
XrpLswYS+DaVqN7c6/nzvYN5o5eI5cczvCE9gwr2PezEDmEbWTXOdUU2Xei3yeFnQoEQyyrMemyT
ShrRq2jZOL00/98tNy4iRO/d7DLpo8OK3G3d2MlDDuNCwz5CbbO5W8+phG7YFfPAf1/6fVOXiV3u
Fo5u9dU2+kCek8tJsLC2yaBAE1TlRmBTjgj988KM7Z1wY3ndNt0t051mZnaFCHgwKMPi4XdkqlM9
JiTmTpzl9gymcSz+IHYSa4BCqcZGvA45u38BVKrxcPpkW+hh5ODc+1bLm1PuHJjsqBeK0fV0M0AW
txZDyqpiSCwweI0cfPeciz3d2urT6hZvBW+Uk0V7PHcDfX2IOnGpV1SQXQga2sRV0pJ8sX/qwygS
I4Z5TAtlc4Y458KGqpvBWXeykMid66rQTgGmvRKP2HzrqECojmmIEEKWr8ad+B8dtV2qY2d6aVsD
J2t/Zc5zqxVGvP5sYHYZa1oSMuoiSS3HgkKLt4Yl2Z8yep6yNQ7nC3qG8EoAm43SH33hjwWNt1R8
GsUtaY5r+P8UWsNGegacvBkAfb8AB7uzSWT5B8V8qdCOnRiQoNs3QefZ8ui8RGmYh7ea3yhsb96I
l7FmhSyFdGi4qXcPr3FccvsxL8C0sbJlFqgXj5m6p7Le85sLhpvuhWq9Mt+3hxvuxT4geYZd98fw
LMCXEX9vjMwybN0tK7bMsZ01mFdP1qaWDKyE/zNJmtosYD8vxuh60fwF2tFter4mY3F5IB6akWLo
U3NDurvaSbHxQxBWttNkwAmty05xGHVBnWc0CjjYX/8Bki0ASfx3Dlp5YajS0pk9eZkIW4rXaoY3
8n80dC3kBq7u4eQGdpZdmOVSW4LC9FtQpu4sunncPi7i/dj9v36vZPa1WkN4QtD17X9vKZmmlOtK
05+K3BIuKe4LWDMRBPcpTp4HriGjjgYsi33RUEWEfQUCAUlPR6kCgbjKZNCFtfnnW6uijCOisihN
oG1r5Ix7AjLbIkqT2m6fMdRCp2zCeDnGY/ejd3L/tUqle9Wy5KnhVmDIjqFKnASBnX4vL+3P0meu
IPyCegjBKoarHEVAZYfTsY2mSfdSoVhkJ81z11GgBbY6+nuzjgDAdGAUXrdL8hDLPvHeIVEpAo5w
DiJBYY9L69IzoRKSr/6Ae5aYYHX5188E90GPGY3xESw8HIBft4ncx5z2diLEdiLsESVUzOXghQyZ
njkM/dLeeDFUhcMZObVEGWNhF64nsh2xz8N/aIcYUQZEVEfGWL8rvEepvAL7zGNvSgrQaljzzSLW
AiqTMd7vBhtyFH/uiPHT/wXsWLcWpmIVMm84oCz0+wTxkf3epv14HzJrTEWqrIWmytQo+cHGWWJh
S0YZowrUTl7IS52DKDhlxc32df1vaAUljcd+qIOk9WmQYvwAtukQAk9QyTjm6c1Tx/MXCUqxfRiM
nGmJsReafOdcvGjaUVQ4FtphQxsorSKuFSo/s92VAClkAPBMkuqf5f9Z/bCQD3+dvrsL+6d3Sb0X
5s3nwBOPOltJ6tyPJfWLDqmxa4zgTOlBbjpETdXBTfR/V05jRXSnH7XMMiY8tteguZCGJlESVW3x
FnSqQmmLiP0254lHS2nc+tM64TxW6p1qYY48LmzcCFuguDJtmHV9TDlwKmHONDK7jLRjUykjvAa6
EZxIWtxebA4hlDsp2WVjt00DkNEDUMzufp0PWkPBbq4hiTsOYgN9uGWcRwDUcuUehWdK++6HRkS9
hTwBdUAotHpQu3sQRAdsrhvAruZrlxh87aC/radOD2/ZnIYz7TjS2o4mSr+2ZYuFD5p/ury9U6xu
IroZI8aOSbUPZvg4V9d2KhjuVwnDSS6ziKUc4yxBCl3CrN9cd5HlleQOgCoMdbFAHlcRLjtAKn5q
tmuC20uoFNA2UEEmR/m37ttnShwyQsu8i8Rs921+tqOpaykduEitYqcKDR+houyE+s8hsY8dzqvV
lwA1zlgUxvJNboTuNTFJ69JDb8rhRlNLcgVE5dDZU2udjSrFhkAyNp6FLkRQzr7mrD1wi9GnYh4l
ZSVIMx3WN2I74nO4qlDRSzTx0x/YllCIfMuAgWmEu5fwxd2Xxg9GpGoxU9i8MIiYj4Cx/N6/7kNp
mhlOGbm59vbgYaPUwQ4cV3RnBg/y2kQo71qB9nDeYqL+1iBzqOp2LrpXXpQy4Bf5eDyDyFJJHxvx
GIop7IB+RepMXEv2+oZhMN/EfCnNSa5/vwgzxbPu6Wms6M8rAYAtgG+rvUT0SNS4eAF+Xb/8prwg
2/WWETJkNQi7zVdvPUXomFLZlsu9aPWMNp/2Y2BXESeSMFu7l2KLXgR3rXIzH+euTF7NGBfhJq9z
LK+OwoEjBgW6gtyQPYxRxC0E2akkqcp5uU/s/maylXNCKh8AsFMqBywqUe62tlhERw0S9mIr7bm9
d7O10lqptwFVK/4r9ExajrZyDaenHtQfvCoQl2niQC814m7kr6mYWyOXxNqS/CYfJZGtpQEIG/cY
/4HXLFzPFSrXt+Tqww18u1FmEWoIyzwUHihFvBt8TbLi7qnWBc0AmugHHZjh9AGkC5wmOJQ05C7K
jFa86TX904OVX0VX7MT84Gjx52o0sbTB3QwslGmvR+dRow8Y5tdyfRvB6+BKiRG0Xu1TpXDfmu3s
oxy9uep0v+SUeTc6ImBbAlCV+L3iyShla+Z2AQaowcv8K+y4Yn1AOvS0lQdWVwq3utwgt5Zjj/TB
ShgERhot/T/vS3KjYIXYZ369tTpZ7cqT9S7YFmLIM+0Hm/U+sTTKim05RoRMFtjG+1TNQI1Eiwxf
JmXnOcbcBL8F+W2qquJJcZhCXe8WJ1nfUzAZq1vlH9zu8zAfNBpttsUHp0jkXZ6gB2Zf5HhEjzGr
PYYvjB4cjfAxPHdXzt2OT1drVG6KEgiW3+POdNgkm21k5eXvLMXyRb2cO36WZtNaCSWkhzamg2Sg
S4Rvfg05MSkbs0esHqHFF4jQvAjERFXUn4/JG0yGbF8U9ZmzCSlTcHzlqHTKlMUejhLednGJ13f9
VBvwwTAVVxK6UsDLrP8O4BmXIyIfWjUfIMBZwiNYdBPUs/NK2GmpkpNKi9X+dOnpuOzta7qia2gz
5DP9KEg2bFwxiop3pNTnP4mUrn7sDKgoXMUviQffLjVBxU/R4oAA9wga6MMS7XctfIgLgTWiL2W5
nwZrnRt3YCRUAlPP5Ab7p6zroYVoaSKzBND63P+Hx0lNJIE50bLOmSuSGvjI3sjL30R0tc3DlRUZ
ejamtkvaonuHqg+jl+HihHifVx31Ld0VlXRLb3/JJZL2YzRp39RoZ2j4D9s3x3V345EZlecFUIfD
74ae7l7jATiTuJLDFT4xe2+T4f48YTM7GUiKByYbI46Jd7a19wwfeB+K+E/V7EWcUcR9RWF1O8Up
JtPAlV+X6JPvFk7woEcDTb4VKfVqb2bplC069PuaUNGbpUjhSDpuTPKmBQbIRubeisTGB8B9/Zv6
p0JMbhJiap2kewd+pDjbcvusvKS4oxq36tDEy8E9YKWL6EqiYqeyma8kNZm6C+LoHsrswXEGI7jp
Ye6wk2BUXRv/MU179kvAWMXieID+EwxetAkdt1vhLJWFy4+V+phxQBvSemTlNkfvW3XqNEkuYZ41
LrETA0I47JiCxPM2N+Tq/20OsW9eipAiUjI4x+8ASJlRlMvJ07oQfXSASkywCv8utg2hGBHbHU5k
hk4aaS317WVMccb1dEPChPT7BhVxjef8LRSGC4D1/GsFauDk6ZA1+K4ikyIvxTR45EEBV1EbTwZu
haBLAX5obk3aqg4G+RjGZztvZf3HmbABvuhyIhwrh3n+tGh8ec3VsfCdQoKVc74UQSY6I/c+LLVV
YmZGYEks6MhBCif2cZ9YIL/IOHnTzDgbeGL6rQaDy3aLlNsYcMllhpIWejZYofbq05ruBCinZc31
Oo1rkd619I5RaW+qUGOLgbUY92rQh8v1Id23As1Bcl7N4SF17X/JpCgeMr+5vG5FsnUxtmt6Gth0
NKhYabjJ7P4UcPXZ2sqWVeRY0J4TFgQGOravEEIxbAgjnTUxtwSc8xftUnpch0lSnuc9dUNxSzLZ
TtVAxKjBebSJajKrntYi0thDLwvtCroFwStgs0uVI0MAfMQoaTHRw7LjB9UqlxtOLc+JW37zhdB5
fSy+M8qG2wn5xbHQE0pjK7T+CUpDLg7Ii4aKFt/gFvj02co8kFlTyHuzi8rnf6bkwkrN/K2GAK9i
D5bZ4XvEnh0SX0/TNEU7Am22L9nPymVvTpPnG0nM/pGdOySJdCiV661Pe7nnNCV0/xf4fJLaI9e3
p8usZxmmCgens0XudDCRNvSALQ8tdOt4WmPjhFDTcVl97UxPqVrp14ZUvUAKc6I0LFYxtTb9wUIc
I5ElyvcCX2z96B1jKRSQLpObf8iQbIaE4Gvr1eYsDiJzKvevzhox0M2XwAVMIBo0M77EGmgPcoAH
nF023Rm4SYOj3wg1z4F0JM1OPP6zpmwtuHxsRVY2Lfh9OInThX8i80mkhFhZGAd8x2lwbicmoJLS
Ez3QrvnKrEBqVif5da6Y7Z+1CwvbBY0VaetRN9cWJ0pdvnr/juZsS+6pW1yhfHDmJFOA4a022Bsu
Xz2v45C5Jq+YYyCAI5VSv+By2a1lsZ4QuIfLn3t1AxFw0P2/3155sf3NurVE0/f8EOTGdK/DvIuu
/c+OwfNkpDUYiw6QcYu67ELSuPMGRMMT9CDhRyJudhQEITZcWtKKOnxd462U44lUN6u5l7Licedk
xEED5acnbO68KYVMnq2Nv6nBwrEdjQJuhi0M4Pgq8cM8+Reb149XzrafUfGX0bO+qeWIjXWzuIe3
XYIrZDKlCQWc8KvY02in9A/VOj9GDum+UUu0kBBKu8UWrOT2gl29XzteRFqSfelvOvlTQOAkslCl
qD+VVYdQTBt1z+ZdyxF7h4hErSsLN5RS86jZ4qFGyvuSyw31mP4hYYrb+ZQUsIQqjYXZ3hIlxQLk
Ljh40rdHcZxi03Gr8YeN2y6vyLphEK5fNI/vyXNodsBIunAPfEZw0E5P/ctYz/JNvSTbbJ78YNBz
EUzXBehgGpiCdLOZWK9tHiT0rzDPgdX+nOIAslMtETr5KNpNpy9hMvCIdVsm5DmNq5vwR5Q30dQZ
bOgMZA1b8SWDUXB90HHcsVnV80eVcO7xLa566km19JUUr5K3kU7rhtoLrNlfTu+iNGDk9c/prxrp
e42S84uw01Jk/JMqVa8jFUNgxVCm4Ln3ycNjyITpLzXJZg0XHcPdsmyl5A48V+JFh2PQx70OiXhj
tpCdb7br5WUI2bZtbputSVhx4v3T9D+1D6BWimmJWHOB7Mc3NGxC90Ssn6b1NxzhhEn8fXodFcnN
9M+TjyVIMm4dwLHW1BnSHuFVefF65Wf+ddgOnj9f0stx3ovlJmSbOht53aItNH7xdmddClzMnAxT
md5uvkZr0AODYmtjoUxfGT6QXkrMJAvXaFlKbO/N95XM7WiHNv5WRKDrKJQjshUYbyXgx7Jukldr
Un/GTM02lGwNbwmJVG/wtPQbx+enmsLumAZ+CWiIhPn2sFldkMIQSNrjK3rA6Pn4ACNgC5VkHvdW
4gbBDrpif/oE9XOa0q3g40bZRNssjhliWpSvOMRKZRs0xmqOyTo8ZrmnePlf5khymN01KnWrilWs
PrlAA6hIZJHOeBMEvs4XLftrCCYCx6/ijPaP+nOVqippPt3hll30g6GEug0IXhBTtYKOqNX5NuPl
2ro4jUpScGEwvgTLx9u7q91oigQ2lzPiiS/SHQdE0yqxCWA4Sf6sqIb4xqvnIsqRtJnrcWMM5StX
003l8hrgi/dJk7IJ0JdTFb+8PS9PT3pMSRn+TBE4IvyBrMEPtzTY6XOEJtKTD8n+KP5uUFS6zE30
OVipZpJPWk4H7wTNzsI08onA14X5QMQrHrP6wTG4eTm4btfyYVPbL2s9ta8R4Wk8IpNM0jeTSr7N
ae8y9qaOlgs+nHbbEmlyql0r5gBc7Co3R3SZ75Mzi5BDzJPbKGuyGTr73bwcBrH8kal0aqMhpuat
nZKUraL75GoVW1l3AOJj8Vfauyi57U60dN2kywKy/5x427zFU2X+SbwSsDbiRWHdhhYL1VIQ7T49
xexNVso8wA5wYlAWU2TSHF3vXWYPa1tbrrWW6T/OZUpl8Dv4GBbioepso3hYPCYVfrecU6JH0h38
4HCWd02KLH4BqQp1nr5Xw6ZGGhXbb70EFR96YyvOXpN5JYEu30z3rp0Jd3pBboBO3ilTaaj4o+7c
tmbxsVC3f7KsbID28icdCETCD/VjQ1XTGmJ11cxKMZUkA79lWPmq/K+njKz/bRkk7Blnk0/Ic6PK
XA3XXFW/iuRjyatqg+lUtGxDtAKwpzLIQ9w+Qnugxfn3EmgW6DFHpBFVRKI7lUbDnOF+9TYnuUmM
6J8YmdFPvxUWVU6NyhlK/S0kiQVegU2H1ZSgby7Yl6EDTxHjBenP29ufNeoDX0FHt7GkAOr6ZABs
v4CqCu9roJgat+5kU88JAHX8IyHx9O12hNSrsD+7GVRi2bw7XIelkWP8cEFYhK7+544pr/I4kFPO
m3ZcX7Zq29uUI1Gdti6AXEXng38LR7U1TTDsVD8wqlYZKxCYA4OvZZ4m+BrNXMWNP7jWm+P/rWFf
66kltS6aoOuPtxV5vNNs50IncotcvshVzEPq27W3mmdiuosXRLnYInPFx6q/Ilc3x6LLVh+O9zy/
gA0i77q4g3p1Ruv2cC5Qqu/UKV8obQMZd/6qUBcoHVeGQyqEEcq5E3TDlFgw47LsrtO6tUVGCfgy
DPdyhAJ/q07NNrEHh71MKp/c35vgcrwAn7Pxlm7TbNlfuztcg3zcOf0eA0GqVb2N04VaOpdE9Bzs
+f8Jo1cK0Akhyq9N8MF2nLKosZ7Y3AGZRjo6dqoZW3Lq2a8C/GuVHRPScPByQD3dY0RU6TzLUJPa
9HeSPCOrZoQrDfjfblgUVRKBmVndLNUsIKSp4YiVnP0cJ+ZFyzjYI6xeWjdv/X6FxqyvqQUkTo0Q
cKmGZCJRVgOGcf7Go9evXC45vNmtKfMDySlZCLtOmt6km+2s7YUv4ynmAuaG2hA+IfxD6DcZnjgm
xxbQ0lKLJFuHYnzoVmRrC1N9pZNEGn1wcbTYFmmqRdytYgYnYyZAFRbEAx+WDZJ/qI3ZTp9H3Vz2
RQBpRblotY7roTgsujt3LB8i99v1pFzOQkqXHSgxfKqsZceKm4tiY3W24YAmvCNqjBfuWMz0MyU8
gbidViAs9REPmiLjhrg4WbaMl+1FswduqwiHDTwxiJNK/D5bv3tVeVMQNHynQxtNQj+uojAW7oWS
q5ko28+bZuIfM2I41SsAztRUtBvaHzSIWtnaRefmVLHq+CdIpLJI3fIRD3kxLh6GM/E+beeMC5js
8zZIy85crJrr+3xcwji5eT4wpxse6fpYq78EZitvjCZpLn843fzoNCiANYsn0b0B6cSpnoJKiuV+
Ar2stKFjJ+VwMYA0Rp1ES7aGM0axf6IGLCsiUA6oCMDd2TymAk39LbWJdr/brRgIfNsiUupUvm+a
GjkGdkEA5S2RZc62osq7gJmH+9AFjhvW25/ubPeX9Ua9jHGncgDOKdHAGdoEDNkRVAUYnAAd9pMR
yDRA3JC7CJC+JACMlsm2s7zhtgWMnyPQGErTkP+8/xnrQ+CiGJTqqNZyUyAYOcbPDRtd/JDgW/Hq
+fodVqV9lzvTKp9jLQdKdB9AKTvExX8isjTSGBhA3M24FDsPWVwaX5A/oBUcalQc2KEZb3rRJhEC
hUl4YEf4Jll6spT3xxu6ufyNKqPalRKjzXdGnEEIgAOOMW8NutV/4jKvJtLLluyle8Os81r/uSXP
BLs4jWgtXqcyZGAuTWhk20YAT0K3IPTrIlbtpzl/a4MHaqFtr097lG9YQ7XCDejbib4VMXOfzutu
/IV061wqbFjBgDLcrNXLtNI09slSnOMgU2KQF4AvSPCavU70j55wtbgTZ2KWSNYhYvF5kFYs9PUO
ZynahV1wrxcutCAAV7EZaND2oZGaN8KQj3MlSOULhSIGKtCT7ESTMhwJ05R1lqwyLwjqgJ3cRmiJ
cF2j8vNyYqzWaH1Y+hVho0rqHHK1GGxpciMQ4+fA9HOCETxemCpcGcYW5aR+nNTfSyGlpHdHej25
oHE7Y2+dyy0XK9Pc26OKJMq30oZiRs5B/sTtKZtkvFmWgYBHIBh5JxD13xhFMPYQzHQmCNAGyv0v
XGzPZoERn0F5y9s76aXep/v5Lh6CTvHFZf26SvC240AlFA4mtTlaagTCTSOTEAfR4CyBLdfSa5gl
247rM1gVGepyr6YMD9+fPXe9pVGKdmbzVUVN61zPBqe6zk+S5ItgdrGHym35bt/nJ1+cncpW//f4
WqWxJgZHWc8IO6l1FRVGeNrJBjehijZnorsr/1EJ7U89DuFnp1XhYlSdG6PubVJ4hLnAQ6UMwQ4t
MBZvsJ4YqMLmAKyg5XlGBAwJQ8gvuKpX+pgAZaYAnqxnAfnQV/CgF5KJsvITiF3wv4xGiZwbVf0J
DWysZgfgHjIa4BOOcox1ALy0uW0t9ACF1Cj/24Ws1JzWX41XIOGrvvpVfuQglPh3sxNqW35/ZA4j
9UPuDzxI+b2rKy9oIZ/ZJ2Ja7rfo4tvrXKyK/ZeWEBGXv/LH3QoMjUnBZoOkUy9G4QUWuffwvp5z
urM+kZqb4EiDtl5C4msWlscD5JQgvs2inYnvGg0e23VmwBAracnlk5P4rEBLFX/XP77YE/RQ+qU8
M1LsxzXqjVCG8aWkx+kGdc3JvF/fSLD9QCRouJS9UyUSvzycFsfBtgI6juggXu3NuSVTqiVwdKGC
Ig7lx8PDCyl0+m9lR4VHd1cnuDw21uTesvdbKZYLK2e3LnlYoA3jQRQdkbnorUrn2f1FFgiOLfF/
4oH2eOUYW/5KVKsvSHgpL60KPA60aRXgbD0CNsR52z33ynVdmck4UvlvWplfOujCbRyzfMh3Bz3K
xITS/RfLxw3OaZv+dAfP7K6IuUHVVsRayw2yCpJJY2cDPNua7I8xeml3GFukjgGjXtnuCwTS0lQe
fUzPF9L3ywG/5y/bhbM/OZLhl7aFisJUUb3M3coHdBNo/9wVBubI3GUWdgPw7l5cFe2nBT5KxV23
Afoxz0F/R/VtnzsCPNlWoL5mh8T0qGZTqA4hAiV3T23wIhG1NN5KwAnOXKPfRaNZagU5OHYI+tb8
dgBN6a+Z4bJYbHtF8U6CChfrZ1gVGXNLbW11acxyGMVeoU1/cyujIXYTxxfPI4OdtyVaAoVgJwEP
2LepbKyYh43Y50QXXQi3gZLtpQ4mYVM1Nq5tIX0jSC/n20gRn/hYcCIGnDePJYgkBgXGdxMrXTn/
3K4t5IHFjpZiZZdVb22UdBgDq5QzP13LPCFOSgJF79Xl6E3JPRZCCj+CquIFRpQz2CszxxG+3ReV
UDlZuYsvIjFqkYCstC2IhbRjoPf/4Mpg1VBeHrFQeA6mhvWHRWuG5MjCmBJuNvCBA7ZKeH9P7PvL
RF/SKZayTaw2FemeuonHUVYaq8t+px8rt7qAN9hx7ZwmRRJA/ZgkJzfsfIxzI8PkhrYziA25d0uJ
+vmIkp31CBNfPOC/ymRjKPo/Y3tZzvIcQqDMAHaC6jv7MeIofrh9m/vqw4UfuJV8S6Kivo8E1Usq
5DlD6TSgxCLckfIu0t9rdaDxhq/VDxpmuCcldorq1yUDKcYFF33f/SkFv/zwgM6iBRLcGZOuf0ZF
9nfmAWJRFPzkkCMifQ2nVoqqVx4OEUi0khCCSP3mymjeLNq4raA6K3IXkk51+nbyS/hH73wWs3CL
DyjONeaB/8f0fiYidq8Gchd04gt+hb0muDpZzSxAF1I2xIbwdCBWHlk+Avxi/hjSqW42ZcJ12MNo
CRYYiC0kKlMksZubJwA5E/VOxIGJDcHGpEss/LoIK3/gU140Pxqfokl8Bhh0C8+xTg4WP6AnWqRi
P2xrA4jYgtoJ1JlmgL4AUf22Z3++ghJOMJoozCe+5soCtbtALKMVk5PpBbj+dm05470ui9YK3cj4
jth6+mEnvKjaFrJOfYoSr6Pyl9pFPHFdZouBmP+axodDjgaG+sxT22RCkNV1gRJrvBsom3wTA8j9
eixYgBI4z/Pazr/LAOWOz7cvHd8zdeODb9zlrYt/w6lDfXlxi8tMqYGO4tjRBpgj4W/tCzEF/81X
oJvLQ29t7AWRawcLKv3Ac5w1yc1vhgvQg1m/xhaY1EdGljIW2saPbrQ3nJt0RwzqrXmWUNZjBVPh
iK/rN0T2pS9iW5IG0X7zr8XaZ5X+Qqn84oOHOdxwRo+riqeTlbq6IXulHm8x6GhWPQfQR486TCeu
spobcm6Gg8xBB3HZiHL+/5XqACXEBVMvEJGTGBy5uJ6jbnaPxYzp19eIpdEatfJ/X+aHXcn6rlLM
yykJC+l+8Dl6bzvoapmMYnIKrUuVdsSqcLFin6Sg8cTC0zXDsrN348iSSTEl99y73WjuVMwh1xdw
TMmSLpvW3nzidwHDbOu18RiIKJuQ/XUyuc37e1RXiA8D1/Vo8t/NhtJ2r7jDGrkmH5h2Fg7de9in
WTpjYitWCZemeXbWkXMf94DUxCi26ch2RpyJVrCwsvjV7vu7pDwi5wu3UAjm3f1szDx/RAVI45Ng
Grdo++SuF5xKOHPLC+t6V2xjTahdpca6hdmrscGoPwNcttmqBaQpJpdOVJoJ6pL2xsY0MCeSL3dG
6ITEgvmSf5ACO6m4mmNlrrUI2b8ItVDWGBGNu9ScJl7m3yO90R24xl0k+flBxV+9jKnTYlcu8s5+
bbXzhFwM3XE/S6bHRpCDtuh5dtLJyOcdF61Bl5fRkOK72jXQr/sLnCyCQG3KD62GTlw6lGqBWakb
M+UZfMWI38+Elyw9BfyNhQsLJFnDawRCHtjI6QUYuAGp9dLaEyC7z8G2D2rpbI2r6BWk1qGnsess
jrLeMW8qsyoSopB6kMsh8D1LWG+b0bW/tonCJC29TVv0fpAGEFXOWhb7217AGpnMfwl/rmO88yMD
5ZPoHnQUz2CNfUqJCjg2YdcpjpNOGsHp06InVJPF6SWQnOcNnRW8h+ZEmQ4hwqSojveMmQM2yFSB
FKjpcPqkxb964FCwJ0QH9JphQM52OpiZxCD66mHL6whW8goy3+QzkztM8XmzPgWY5sDRRSNSmct/
vV4ya5FXbcPxK98FwLPlkkYKXN6EBWjYClX+ahIQTywa7TTmMR/GnpVUpzPbtIzxhDWO5YMgKlCY
psb4cGzA/E50+3/sJRxUU8uhJzxf8Qrz7AyeJ3ImEzHSJ4aKp8yI67+dj6V4AyrLiMlbpu/7ly1g
AC383e3SWrUWrKJXrjxf7x/mFPrFJ75Ye/iPUiRY64fjbI3iyiZq9Nssh99SP3xPdv+R/Yk7rYGh
2PUwi8Mancz5qw43xRtp3COPqssG9G4C+agpBg3XsLvqZPc2rG+yjWKBrrO20zQFCC/u9mti7EOw
3jE7Smm79QMvyKAX2aOMMhx/dnmKmY+Dplm1RQ60kLeiMV/CjwH5dgaPofP359/kK+pQ2waHqB3o
5o8UcDxyrlPTr4SuBNu2hszycH3GVLHAvEdxihoRBF3Krz6ScXGExaShbFo/pvg8Nla545ryNeRk
g5boFovM93LNb71wAf34mw2Oyg/j50dp2yg53HNN42xxwkrX6f9J3khzsovq9O6tkTGEfGBav2zw
9bLLI86DarY5PKysvJrhMNeTBKLWdYl3uBqE1Negm6QfpiV7m9ZiWGDr9L0XcIlqvgrATkwAFgKR
XqSINQ7YJa2VLpf8YGHHq4nAGZVM91QWEBx+D0xBc8PFgv7oyqCccJobezI92wJv9CMlDBXEPxYq
BxwgkMyaQ5wnzAtqp55oGaBRji5x1zXXW4NsWhFB4VHuh+8wUdq88NPLz+M4kHiUEyEzg+SA6fMj
LWYYj3VpEyEjsSi2EpjtPzZfjbYIOh45aihtF0W/G7ficBiVRIhDlnVIYg+z6VqN/ldob77573D8
JLfS9/qrBGQ+JnS/LxoSp20uXKfZL41LlRoFh3MeylAtliRQFaGlrT72mm5USs0GEr6D60XEQqx8
TJzkVXCJTX7pR4EtBIqqsU+XeTg5lTdI5C3fSRaYue8gbcmF1GVtAII8pk7VcsET+k4whEqEWNag
oDswk42IN3shVuDWV5eFBc8/QG7RnTVfX0+7Xnpmp12YAE3Z1PFtoskKJ7JhIFyftQO9zi31GztN
RhqB6cX60JfOKxyDNdJ42cpUKly8BqS1pMSAM61i7ifPlqQkYj+jiD4/h8ylAxf9wjnsuBWlXJDM
qcVs5r8k9qxcWNXV6BymTBlmQGD9FVb+JgDJpKN5wXik5lGN9AMn5umzF6cN/54eb+FV/MkIpGUu
l6Ac+fH+DEWT9WLPo3m9qpNh5Gn1z/GVDtXjkUl2OSzM5IottatPx8m/yaPj+g/Pjr3t7TWxVB17
wuV2P/mQMEE/kfzFkBTE9Fhn4225b8hSdTiktdYFDgP9TdLHNXsyrJgDWPKFWoatiPGrmGImHNws
8hvSEQReYVAliY6CpCmXfsgvvnYNsG7wUobjk1ZFutmj0SRXbTjEZtajqxkvBr+jJBWaiAC3oBvn
2P/MZ3+k9edUFhqBRr+W10PXyp6n0Mnd2B5OzSt6a4ZYCQFTqzfYaqgS9p8JLVGvSVTLvkeP8NbA
LocuxclrK82pyka0BsAaWkWCxU8z0EPi68r/KVwTZuWGm3/yiwF28tQveSgDZbLERX2XsFMjVFB+
jVmUS2TShjHhS4RLEZAVHbIZo2S2ViZq72jgtd+KxgWOu7X+TtJCZctOXqmaSVhxxmH4PZrU0jH0
3hz0tJE7LjO0Datz3E+GUbXBUe72lUmH01tjFH4EaLMPhOHB4L85KxmM8JNYTThSmI41w6xk2+XJ
oYZoRmbxNMLnC2ndtfu/pWTVLSObM70R/JrIzwPFXVkewwjkpWCSRf7qdUGh8dtlpOoB8jfL5iF3
a/FiNh5iiZKWwAzYsbdbhDSFSaIz/VD8vqsW1O729mSM9R3kwqhduzm6ztqe+InFtoXCJOvompEI
ZtsaYH6OGRU0Z2pZeRN1/3b4RBlocY7CShKNq71THhAWa/2xLxRPDG5xd1KyivRCW+vjmZTA2da4
BnyDGH27O0TjSqyVoCwkHxQLLFR2BfBuD1qzQPmxhTe9x7/fnmZk72BwGr3hBH622YXYaeDU4fue
h1k0hGZ86dLbxPPc7gqWNavjb/PbAMSbzNhne5S3fhjWDRXtvpWaUFKC418SYJ/2b8B/Yl4oxNc8
qnGXohnLtjvog9v9aaBSbZS7ylZ+QA5ICAQMcs/zNYmVYUja8Q2WQ8h/Y1O6d6lz+eY4lIWRdsUk
RFjScln3aWzm4v816/D5i82IosAbVrz25tp/Z32FBAKq0jPqXXsEAiAnjDQqchPl8V6Ht3XSrH4j
zkOzmY4fDrtGpWGciS+TG69i1lFHHouZ2gLEC4WmrgYijhdlo4o/bd4Xvq8PiSV5eo9lpRtj6leC
c6ODOkYKkFDosFhf9xueszxePHfnzZxMXv68H8nWPq+w6/apMx5D+53a6E217B89SQrKhwbOBjif
byPgxOU3tByXWlGp5CQbhw/RYth59FGuI8krJ3HSgqS+fevg+Fs6HW4WwRU2gElehBgDc+tapT+2
QUo2UZsj0okZhtOb0TGmJ6bVt7Y8KvSSLKsUZdGEapQsOzvaV7TdcZSFtW1NKfEpBKZtzxgJS+Vg
tnZJFRMKA84KzV6ijo9Coh5+1Ih5yy6qJNZGSpoTZa8SSkuY8bX/ggRly9hVYAkMe8zm4JAeOf5m
6sG4cVd9hnFZIyE00r0aVYJP5YCV9NHF0ozpMAs7uvfzIQg7j1yKRmFS159rnaev2rpB02rGLaYP
D59T0Jsn3Knc+RmvI60FDzG4kqpqsQgUEGEHzRnkJcqz6qaIcjDEnkkXhIZ8dmjEeQ6KXdvdBUeS
ZGwY2esHURTK5FROITicq8SMBjgZxDawlRVCr9hkVK6g4su96n4oBjLHpLS6UAKVS6eLjnjJ7sQV
snoIhYDbVPw+7tZMqbqk/h2nNGGpZfCNJwCyg9B3UEy5DX5ehwEHQBcime8wI2s4rTpVps5qUNB4
KWh2yKuggbxo+O5dbTUIL+KFlkGPZHbeo7b5G2H4GcftkijZsKyDAIJLNjJvy1JGciV9+qYytyzj
lsAjuQ7/SctXrijGBoSwKA3dMzNeDkv0YrrgR2EOHYJmR1tLEY/qFWewEebcUwlCZ04ZMc3lDl9m
xN0e/IpE99DUaS/OHTowRi6aTe0u5pB4pJjHXOSGINQ70oStLmqMB5yVXdN8zF6ZJRrgoUtF6SHS
50adiXgHISs+gqG5Ozxt2p/VVk4sTzs0wk7yRBH1xxwQb84jjcFYJHL2kBlEzGG6SN6Z9f0dVRpL
KKandLRc6yD4A/eaSYGDJf7HzNqwQDo1Nck16TzkYJCfQ76C6BeXNOaOy0i8DvCDKVH9XolIMkpj
kFc7yogDwbaqW7c+wWRZ31DAobsOPrHKgyPtozeKdK8k5JCC9CCW3S5h2iYmf3H9+sGdf/KFaAfg
OsFFQJhsmWYcHcrXRfMfZcTK1eJoH6juT1Mnq/UOL88J7OFwc6ald7Xq/U8tgDXP0flbv++AaoQy
G/zsC4yu2suQ63f4a2QEjyFGQt+Mtb9Cvh33inneOjo6Fuq8E5duKvMC//vfRDsiGDhq058/3CUq
JoBOmBOmdnSjFTRC9al9vod722MPSdWMChZYK5C/hthgUatFLe+Gv1EFuseT/eZ9dVNHUbyzg4nw
L73r7x2VtZMdZIk7rMtLdns0dxWvlIEkhdaZrXtcXAqTOTl6tQ6M6xiXd8DonxsruWaYnsPr0uXX
QJWI29c0kp/BTPjIUtuPwAuATtTYjzn4sIAeuMtNrsV8+4E/FRooPLs4Use2tCUKGTMg8isy54dt
bDApr7dwCEzvukeRgkSEK4mskYUxxtBefakEAaVq6hiFDEjJ3t98e04EemvBDFYxKMBksTIza+dy
pUtlizt+/XsYpFHD25DS6QNI/i2dHyUWRjgIwpcmX3zhHcsqSo9HGuTM8B1gyG4c8Hv4zbJ7u1rb
hFzwoFaMJoTTaR4J289kbD0+Gq3t7q/+yKq3qUvCIFp6f36xQj45PutXZZwn28moX5/qza0Q0VZ0
RBMwgHyCMTHELfcBbeX3XWMYwLS8Cpr3WyDBLncvWyniQPV06G8U/m9rSHhhDiAn76tvt4lmFTzN
nX4oWu+ByaZMGfY25EDOdJGyBhtLfBAagd7c2GfoPejwfkht+8BB0UUlNiZQO262Av+3auBGXOcS
tkZvQhk25TYVEBYKmwdhsW8wbVvkxve3cHQHblgi4L3q6n7+CHkHyqTDEfoWf0pH7UzaeO3xmT/V
eVzmeJSqTUJrjH3V+ibK5QrNdu1/oPDCj5EhnKl6vE5iWzR6Cn4CK/zdwe+EK43ZeVREmnVWknFv
VBRSRf+8ABDpT7n4PplLNciwwGeR2sfOSnXuEnBbXp0XDRbgkb6cOMP5+OXRs9cK2wQ9ifihbH0t
Y7sqVsVWgQWZsUEm6Hg16TVR73QYlohGYglPnUzQsbaaPrTd/jbh3MSPvd05ge+QfaoOGMmgIGbS
F9qD9eKGyBZ3gG7i9egrSvJZ2pCMPn0W4QUGJnFrj5v59smMYUfRZb3cbksi4QjoA9C7c/Q2Lf+6
VU2OQD20dmHU47F05i6hUaJ2yIu97dZprpLRLKWxSnQWUlEFPKnD8LtuwcAj5ZGwbalWVDjO9Ovu
J2BON6zchNfyzpx5ROWC4ZUtxZEGw3y6Ppa9bYlbyI1LOIFL7t2yNQREFZpn9Q2dAbuhDryKJYTt
0zcxfGFx/A/PGh1XQI6vIgZ8iHp35JMA6Z/4guztS8KTM2Orwe+2KnZcrAAQlw6PRU01MFqNKVpY
quuwqj7S4DSsan1NAx7E28csQCuGkeJctXEIns+QIqN13KLmXNjIkKC0YfpmlCiLVnN/Xg1yzcyc
p7p5JjCWUgx3YRlN7ypi5wgbZ0gsE9IwmqYK1QpZ6UL0c3CUES1oREej7WaQ1XdywHtDlBB2abJz
eesI74fPLus1ExJvMWcJoC3bWbWDYrG5fdHIfFhIINj5XONFPfpoC7J0L/y0gCn2oStITFUBx1J2
p0XTQd+qS/blDFuB/kZRwjRWfMhK+De6fZMYTpXKXb+wNkn+PwltP0rRz21ZzBcEezWamYe3f3ys
Km1M00nJb7Z7ObK2f4TyVDc3e+7hLQ1fOBeZ9HFwYRF60jWgsSdyvFoJc7HkJeIFcnu6SbqtSdnO
YyrNjq6AjLpINWKd3ifngZ6hCOQtWSINTUbx5wWdZjwqZZMdPD+SCjGL2XxEl7Hb2hWrdE9xDvn9
hc7+tqCkm9Ye13laVw55I8SZ9a5WhQ9Kh7RJ1SEzylLrpE0B/Z5QVGDmjGMI976gZUeYtwFQ8n+p
HVwVoo3KOk2lMrk973OhgAEt3urWyqHTtQuHPnWPosecazOJB87l5tEb4go8vRrdy+S8ZPB4xgUL
ZEsYu4FNUaIUChgurb1r7d1tQCRcm++Qf4ygIwP5Z9uinkokTDYQ5EXIRDvPOCBqmdkZQDd0dnWM
7743wojMQGVssZuSKB4emcpRFPJRujjNJmg2qOIkEcBKb5vFWdwu8WXqeLREI3x4qp/zhitPIM5b
Eylfgg686NwwynN+14tMjDk/RYBrHdfVmrXP5nqeSWulN2MqoYjwO9A2K6OYb2jQCcFFui1/dgjr
MkGgEhOBdvofmq5pVD9+9pR+uddN77m/gR5aa5Mnqig7V0NFp1bkpd0mBGSQ27wWKt2Be5SEI/k3
dLRNiNrBqhVuewyB4Ez5vyB3m2MouTAWJwl6eWvCFcNzPHSr+LJ/d7WNAeSfpFGLGBtCGZ/F1UoS
OLTDRZ4ZB5HYWo/lJWL2RDaYemrG00cDafzHJf4ITDt+DSUFXPneUglftw5oe6q2Tk70zVRAcHm2
bbNzgub+gX2NEyI8gFMBzqzKnvRnhibiI2Sl8UVP8KICF4Tbq2Gea5UBgb4QVgo+G8Rp/mZ/mhoE
Snp4fCXVvrGUKyTMY2afY8+OQVbjtsHOteNFZzF0ej62iMv3+ywl49B68JR33zjreT4wl9D1Pxhk
npryUyodtTMAgE2qyszP32fXbyiJbCqh6L8WZr0rKt73lBfw75VYP+meV26yMDMD1QhAJL0QDQQP
4/JG1850pbE5PKRycsWy0gIefKdCUDrN9jGH8z60/SiWdsM1qt/vSCVReLYmN0GtZncL6vGorDTt
Y+CHGGydCLM/2whLQbPERWKu0pg4v71761Oo4cWC8vaunpb0xIpa/5U+n8DdCJTpdeXa3/oDIy2k
iT7jxKugN+phZOBx9JEAejpPengginzlRLP69BcM+SCgZ+KCa1FOYR91CR0Zrv0uI7rx4+LEX0UN
rFRzVzE06KSwE+QfPShHZLL4it6IC4oXpnWpAQkvY/v6YzG/dszS2TDSiaVKCCnLhJ1eXdxBwAXE
yekELyF54zEEbaHdT51CKOC4Gs9AouFxC+CbSrGpnibHvS5De2xV9tXubJq3cpoEI/eS7Y8BteHY
xm5JmQ7F2Kh0QPiAdtzBsY3++mIVbXUR4KOctp3D88cWn6BQ5ww6eim15FKfd/G18y2ylqvNvVOH
XroudhZOzi7hsnONGBpI4PmvYVkJXf8WZoZSvQoDno3zgevZHYMU8vC6t6xJt7pCZ8nfvryNUdvI
Pv7I/CcUQN7O2G9XmmgxkheIgkhwZLzoNxzUhXxyoiyun3ZyMrEGZkugn2C/DQPfDoEqKmwpykXk
tF9fW9Dj5IQ0L6cUM7NAIlk2oA20gwauVRC3FlRsLA4ZTzvvioCUSzRoO1Usax4Vp8kVa4Mq/tDe
dMjYQtBbv0os5j9mc1juxFP+FD6c/QNAWYqqadXloxhVnk0glF36zzrQR64dvEZhoPO6BcGZYYjh
lcclbFZtJheIzhhjPfVIwlXJICTKPzrOaTARRFfQOFdOYDX6tIDyGf4vdoNJxxaeagqFGYK+k4DU
QU8wWmHSeAm2+LfmB0mQlOMDmAQ+kBJayczzuvhY/KH9povQFv3+m4ZstqW+VYzCXlIn9fH7g2OY
7stpDDtGu1gKH1DkR0uFqDorebxQshH0+Gge9cURw/ZXKMckAi63pDKSonzXaU54V1OQyqouwGTY
7pTCHeaLniUommZ2hrKR33UOPZSfQmSuZOSmyYzNrmyWP9a9Wgbg7g3gL+GlVAYMOCMnAu0wHtxt
MwJ6aR7jP5hv2VoViVDLjKlxChEMzLC9McBPFVnSEa3luEyrAC0WMJdqtz6tbs1Ib1KmmWR0rNjo
+cBuUKDge2QKe6HEVbNMpg5c/DfuRUQ8TJgTU5vJEVyfRet+AGwndvHpjN3CllurX4B+E9V3P2St
ZYDcTmm1ItYopTFyKWWoxI+enXHX4TR5vKqiUH9VEzNam3W2skls741/Y0QaenNarRPKMpPEeYXE
35ErvXTRHg9HuExG4D6bolImbeV/3fsDnquO2U/Z7Rv99YyKgtolJ7iVe9Vr6aAvvCH1K9t9sLHt
ZyrnPWr/KSyleREcAz8Q2wxmjMBSo7mf892n63zt3UKPnqDXvDFFqgmuBMP3xaj06CGBoey0x6dl
qJGWAbC6pcRseD00lSPtsTXvMsXDlGcg3eadTIU/SJYp05pF3FOBYwcL+jEQUA6CygT3P8is9PHl
itPH5X4RGLkX/9R70mJHft082sGXa+gi/aHjrZSl5X8ncGr/bn9mVNTZc7xr2ApVrbqmMhZ71lni
0yHf41dokVpXbGWZD9Wm0jVEPAzx/iJlkQOr9vp1qNOe/Unj0a4nOFqDGHoCt/g6AtwKSRIvUfzl
xMyq+Wa9zopsd2mvAHbEiajJlHAv9x/xBzjE6YTy/Q5RQbKgoA0nNF0xfpwZO8LJWZGLCvX+oobJ
eLXMUzQbw2ofDODL2LmgnAEkYHiIbSrgEMm25zsppndAaZKR096MQibd/EytRY1jhN6+Xl9OZo6Q
/Nz9q+hsUztjl5x+lREyZ08wLaLevWom9dnu8w5QD2A4PdW9zBj3NJDE4gEHrafDkPNWUJzbc132
9lmfsJP4NTHLdTjJ0bHVStjkasUqrySrVPzzXFzLPugFoQ/6gfETcjUfvRE8XZ4lzd0u8WSS1KxR
edZMMISa61nC+d1VONJTxX6pYVGbH0A1tV9lACYGfnHMJdq5R9usWVsQtxgFpt0XRkoLyKsQF0tf
Qsx9EZ75ocoAtYNhIrq3xxNU/10yDdFgQmUQvVPLYTOSmPrHZk9QQ6JNiBmxLGfDSYXQ/7AYEXoj
5izZ03Kz3xrn2GXLo0bfvyrb259oiMhLkOsRgr0swlbjeLl94eUe/+9vdmTIiE6FWkfCuadAg7QJ
JkmKhkyUagiV6MJoJ7bCHLt3Euzq2RvFh6Z4KC7gXTxXTCB77MR0pmW3hq+cNlmHBZy5sOc7s2nL
p0elyw0S0i308ogu1e0E0yi+YGI4FEsIeERSLdH/taIZku0xrdW2pnxjbyZrZsc24Nb58cnwjC56
AGOrxTE25Q1f7JO5fxDki19H9gR+3TqG08CZB+4x7CcAGP4HvsLRXYK/daeTPkdn3VvycaIcr8M3
wtaie2cabYStwX+kNPhJNsbVbJ2PmNX335yzyP51hgOsfT8Hz7IemgxcheJcgyjnR+p3gAuuZuSZ
N8/qFu3MfDxKBdHGq2x+3FMaoK7e3IT4dcvgJXT2mI8oIvDZMQTR+ma3U8V0My9PLrZo19tUdoxG
GXq8BfwACMLkSMWiX4omtY9uPaz/9WcmtJRLvoQODEvk5qcKwOV727yIsNFLTwc1nBusxpcS9J6W
nd5Yz7i3TeqxAvor0QywgurB4K/wCfEBsnEz2JJIa6HI/ktAHFhTbVo4lmYNm2SOaj+pWBjbdHOv
aXC3ixoquceMFZNF/d6LxjQZddmBK9myp80DeKcZyY9PfhxXEAQ9r/X2ewwrzX4/46Gt6qfGOjKK
lcWlUul6f9LmaAw8C3SSL+D0THSXheyjIKbH66K9oA448vutxiisanFoiSuzU7YxyyagVYV2GXgi
vcTWlp+PZLG2XW8pBjCbRoyDNjC/J5aR1wtudqKyLQ5Ncob6ITi9IMsqCgcEG3G5BiOGMNeT89aR
ZPnZhvWlWr4WyCSVNJCVoiPzFXVjvvj/ma+tC4sa4d8Yq5PMMjCno2lNWhSVjdh/NCkY0iqe0/n2
8GNhZ3KURJ6Z7IY7vk+9NFXvPkVDIWDXAFgWY3x2QVamAntsdyp3gfX66nxPKPR8h/TcoKO98u6s
lGPKh+kxT88Vaz2g4nDWa4bP3wv6cJ7LYNzo4Pq4eHvCnWZAhCZNvaqn/HR4Q77OhlBCyt//RK0w
Q9wC6D2Wccbg63elizSUPChaKAVhtoywMSl+dnyn1WclIKlDAif3nHQfnzdJ6ogNCvGppxjKjbTK
adFFS1mSrJ90sEgJrZ4QST3rjFvelTMAcqprfCqWrTMJOPeatmpiaZjX/dTWfinVAPMmedwx2Dxa
UPy57fA7qPyBo0CfegN64etC9di/7DmC4JBUiyohpDG/FECOZY7EjZAYMU2cX7u8UoUW6MX1lEty
75VqBcQpl+eFGVha6NdlXE8juP1Z77f1pELhnkPkd14eviNx1z6IWpJIhZUc7ugR8PxZSfCoWV/N
zhzLtP708qiGhzkHzS6M3rwdYkOfdr9yGtZWpD6xCy/nNle9pJFCrD+WLglT3S/oClNbtMa3bjpV
9+2Jk5jauS+xuwUPIpf/AEfhADjdXZcE0iGsWxQIVbfAxXWvbH77fmfcgDeW324qe9exER4AisSb
lZKVJDtbJ1tEFeiIBLao3WiP/qUPfXZWPb1nX91gX2MHUXSqzIhT4G9o8nVWnhWPxkZoguubKinD
PlDPiP2gMOgRF7R1CqE/8nAz0skaH2vwVJ0y38SnTxmemIY5VKtVELRt0+Y1ew1F8/aUPoAOk9xc
XKa0ZfQGt0pKz7BlMCSdPjnI0YHaVy4yKDtVm7HplG/GPsUJ7xOO1h+lqAQLHZdS3QVoNSxVOuVr
KQ74zzHuq8wA7OviZfI1z7y8/5ChsrqyErqS/HOWLjWsQqA8kNIEzTO+BG1QUVxVCpflq7/WhRwi
Vw6KrRHHKWLTKGVmHIf2XDO2a7gGyRCRgDvWXTx+7ROKAMh9juR0yg4eBLsPF1efRNOXPj6okVwY
E+WLsrgnL7TU/D2DIrPilg+5KtRSeLszD6YCx02JWF3j8h41O9EhkMG0j71mcpZjYmMJY0tvLzQQ
DRxFdL4RMCWbpbti+IJsTpRShxWWNFvldiejFmQt80BLEwbNWmBGuedpy23uSV+atwcHxJB9pD6j
8QWPgcqV96GSBI12KKpi4vtnbPk236uXzqBU72QzXuesgyyO5uD7Tt7GzC5WynfzO3o4fga2lBqP
Fj3e7wM3XRbi8muRyJ/OoVVmE3mbqevX/fA+Yf0R3767ZITJdAF8qZKsq9ej5CjLcQ+HZjymBxBX
J7B6u8Kdbbid8Gat1O58Geyzj6JG5M5QocfUsNYLOEg7wYfkKb13h/Q4/HR6Cs0KHPSvo2IHBoOD
nvrRH9t4/pyQ49lROX+KX5pMgjksfa04fKDw5mOJNRmP5fgiTHisWEpatUTCECobapIgRKO/hk2v
WzL9krzocpyW+IHboe4YS9qqgsQLKuwcxmqw3OS+yNQypcZlY7ug4ZsgYgRobXb/wZhqbg8+8f6x
K3SxMRyYn/g1KzX7RaJjhxeC4fvIb076VkkBhqNru+UmVTrINcnjbhapPUogwSVlW9HuROCJebrN
p/LHg6IRvuRJPam9g4TuPY/HDIBSbNOvX0eN90O+BoMulpVfHKdJi/dqCy6Bfhz58suHfJ6utLI6
pdDTtDdBkWlJhf/JdsX/8jH4w6RueDj+PCRIPlkL4VabD3khePlAuZ5G0ltLoAo2LHokIDWfFNtk
FuneLxA/gICqUilM4L40Zc5wtmStAZBpVfgqv6CxwtZlLKWod4w6vWMY4wQdJoA6KYHeFrStT5I4
nNfsFEVV4ARZpAV0qB9BJ9KDYNldFCr9+TFBXaFEV1ZMlpPRkySVFKq6Zh1y1Rvlijbd05KPOB6S
jZ+qa/unF+H5dplaSE0f1K96LsVSnoo4kT7Ddcg1KhKGyXnsQBXBZ8n8qbuSW92dmlTq713lU0d8
QnutMFLx/K9DKZa2hG0TWBXPS5sx7qQprTooIk2KMllVKRA8Y0sXeX0lh224hXdfrSnJzaL4NTja
CiS0QEWuHOC+iZKt+1KZKJV4hQq/89H0JZUsKWEF7FK3zPHAPuiVTGvieg8tokdgMuUygAt/Bujc
oiQLOJ0C2ZUEo4rOl28wbTyrAtgOtpU62SaWLsOHle1dWrA52TFev9n48rrG7XabMdmeLZPELK+x
HQTHZMtFCbzIMRMbfaQcC+FumBtLtkij8nLhyrQJ0EE6ejYY+4j085dVcAhZ0O2adXrMaHh0cIlx
p4s7RvIOipvB44hpaU7mmLVDvZzcTIvR1czuP2EnwXgx/BO7bp8D1Z004mMPZDif+NdukE35k/SI
zyK6kVXEimwSFitaqoy4GNGU2yBV38Myiw5HFQsswtdsXgY+laU2ziRld13v1M3KvqSmKyCoHE02
EFalz8ugzyhMj/3iE+4FKbB29arXBBBbk4JHkNHIBcts+++wTCrlNgD4CGD+9fEtSMfhu5gSZ6NN
EvILYZNKAUtDfTLmBUpd6rvjOlEd7RyaGpy6ErbikDAh78qGo2nexxIlqldPbsTA7D43tu6XmOUK
xwbRhSjdU/eu3BNFZ+B0Hy44fiN7+DM0PlX75Lx1Q8ItsUOvTM1XZ4Deyr+LLWyU6TSDHrjCNcKk
DD/iLdkspxafkolpS0djrQmoqBwIfbc89kNQBsOIwtmzfgJH5lAqqTBI8Xr770CyPS2tmfRlFuqv
NcYFnzrWNwhKysfHTybR6yKe98EKPcbC222K36M8wB4VQqcwCSslueVTUy15ZdMGEvFLpH+hCAoV
rEelF+Y5EtvI8Dz4h6r9RfTpVkO45qIvwHu2/zne5U/rH+Zb5NWbgnn995ZSuvS8oxyELdMNF2qx
49dkqf0dXrNcx0lVMtcPXTvKa/VN/3yP5bZyLC8Uhl/vYR/Owv2dTsH4nFSNtkYDYOVQwH8cZm5Z
9GMTQcJXUIUqeFHUxuqoVxSPIwKaeIa4+ZkFejKTbOFKP8JupHXEHPWitI+0hEeYL1cG4P78m6xS
m96RRQqVXoA5NUedaG5WjPEljBLE7zQTaUFfAzPmbIr8/SkWvY63AyxkWS9YSt23i952mz9iqOb5
0F5rDCPcRWkOmba0cA3JbgIwDQNOBr+G49hNxKlZCZlTjjzF4XUXVMESLsiYZkFx9+ADuvsMFnEJ
oqhr8Gdbq7nslKBXxWKwgcMby+e+y/BUNbx9X7+qjHH1TI424RDrpkNhwTEF86cseUXMu+lRjr/l
wHe4SYyZaztan+RH0eUpehSzHzk3+kJIr5PrM8ctAfHn2jooAvLSSmcuj3Dxpl+5M01l6692v9GB
kyvXZmgNJBiVCNBq0XxEsnxmC75ZuEYqzHZ8nG56Dq2VOgnhoz8IJhbhJu6oUIgT5JELBbAbR+Cw
qp1R+l/1XRjL1XDBwAZO2jQEj6owBjJWN7NT+xCPWq9oEde6XsgICZh/FcZW6Pd12219EN7m0rfB
XfhQ9y4blAhxHCFOH25FQB6XkTsQvlevtKf9KiZa5NRf+1wf7vTs25VCW5eXRqkko7CRQXITfMCw
eUZjCrHIL0h7C/LqzbjYDLFqII9XL2Wny2n/wjkWmZc1LtXvr6ZNrn+JFAP+ukZt4K4xgr8Bg8bS
6mMUjLHqu1v0e32XZNeRNihqaVSrwhX+j0FfMwsIhQes7B9CoRpEu8TgmcgTqvL/y6NWu6NYC+fC
/F6XArMkv1eFakADmcJ4/thXA/kmSmAb2qE63EAMcp0w6OLepggzWkOCQZhWIG9lVTmPAe0gWrME
j+ObkTXvP/SdSJTWKYKSpmGAfyg8ouH+dScZn9USHOV7RsxgRjqoS9KO2TOVQ/ohDEBETGt5ajn8
05cY+3PvBm7OAhlklzL6QLgaUuoDoAbwUdyiRgTZ5LwfY7gNfRfq0s6m0XHaI7N6oTlwYSrimL6i
2Ss9yBxNhToDyi+TghDJswJThDQhp592An/ACTaCiOg4BqQUp0354ZgdCfqBEFSB+utaDK7iy5Qe
QAXc5vJRbq1fdtMV6jW2jKjObxTr0i7wAp/gWmgf+CLgi3VunUVpoBADH/CrmEf8vLI2aWyO+MMA
SB9rfyzCvMGeCog6Z5VZWMPbjdrdsD904DXHyLQiVTYtaND4vHBu2jzxTnWhnZ7DOtPgZ+nP/TAs
s4sxc6dp7V7zzvY8UGXY6DgeMTfj6Sjf34mgwwERnHWWTW4GKNwXeZgQMoOQ8gF7BWxehbZjz575
7vPDPQtStpK0qiKzyKlaBEtHc5dRa6XkbLuQe7TTsRXJst5v5KyUCRw35w17ucI+ehdyYz8kGNaI
vSW8ePSx9I9nEmCF3b19GSx1EmPjz55MWqF+DYvg+Qzj8IoX9Ay+AuB8BDUzmeYnGG3/Vu5sXeiO
Dp5mc8dhqgGB8U/7moedlGS++WemjxwCo+sXhhYsEvQ3WWjpoG5vU5dsxKMmZYqpVtD+TE0qX85+
AdOzPlQhNgkas8JSP2IaqGZucopN3roBPfGtYtiaxle6cB37NjCxxpB6v4valA5fQSWT1r+rqCOJ
fZJ2Acd/vFkAbiCp8vjIeDcjUak84iRdFmrJ0PQaITnRm96RkpuX4XT8ewNfADwn+nkHEuD1BENx
SDKNzKhYo1chGV8n3F1zsdt3rAQfyUROd1resgX5L4R9UqQAH4I4iKjLn1EqkDynDCN+y7UNvptv
4ch/aQWNGNryrk3lVQCLFynx/P8JlL2CpZd8hokcbhYZdNu8DVA8xKG1EbaNEA3gJJxSLGRqxTQF
zQa17C35qM3UBadX3YWvTE648WtIyLxzmgFgBk8hKnGkejfsWnL37+tHpMUv9caw1xJJbJw1IjwP
o54iEJTowfASHs6KpVfSLzGQsHvxWyY2T8TTMdthEhEOc2cCkBZj4jJYT2YX03dzvShWdDdgZOoi
63R7LW5km2V0JOrG/ysKb+663MjBI5AAvREjMQJx+FtF5AbV9GPXOA7ESduC5pXxfLCDY3g2c4oS
knrhygvQjPZ6wcfArUD0jz4sgBswwEbNVbpQ4Lm30vVrarcx6DO57cd4u6lYYr5Feg7ZR7QUw3wu
hR2sS69TVynj5kUl6XFWCSv6p8jSSHmZwofSS+GPI7GWoqufyrocwOP8ApOV20OiAu1ifLMzyvXQ
Tbvz7PZl0EKlsKjOTpVtzpGr7/34CbaC/kBAMz2xd3EoIx9qCLHqy8vkeqZA6XjUx5fXD/MnmPnp
Sw0XczpeW3RtGaMuFbRTFOQaJoKxO5qFovNPwpX2iBJsfrflZHZD15vyR6RZ6gwaOGpcZ8tpvfTP
D6N4raeWAWzbVsyPBL8+i0tzJxmz06323oYn5dg9SS1I5JWb0Q+YqC7klis8YE7WcEgYOr4CBDwr
gV+em1apCHUUJbJy0IdQrou3hWTuP1pmnI3iuaDVo8NeirkbGgbPs0bCU7mmaK6+93LjWsnVER7X
Vi5idTP2Nat068VqC5UgoPFeVW1GZKv+6lRBML8Ukyw2gSY/ti50WpmLR2U3XlXtsQ5o+Hfco5hK
+hgUuUYc6kh4QeyZpl4p2HSQZolyomMB0bjACb/+hbtgLWzxo77kNxNiIg+pH/Q/1FcpQ3xSGyA7
Q+wZTIE3jYdaZPGeKhLvZ4sFPxI+iiMuw3S0oHIu6iCAf9xGjcctt2ie8CkZDJKZFQWs10PVA6ud
DS52jCmHTeBOkHIBprLE5AFBB4K6JB5aCPCRX+MCOlPSpcOGGNZy6hy/iB7OX7c9SdRm0cQIxlx4
6YSyz6j+hqwrecwzwgemXCbn9XAOxfQlFTcZKW2nsUgSKBfExa9/euGZoPF5yhAus/0ahQzaOAIq
CgENosSoeQsTEPBeD7OUiNHho3khzjrQ3LoQnVfzFQygFvR1F38rbYiznqDTkSmje25Ga3glhOjW
0Hqya8/ntGWBBf7QX2TC101INI4Zhe9iDyymUEFZR7XzWmleeQnietNLP6QgxKNv/o87sbbdTeFk
5xG2ZWs6CoHDKzfS01rcK7DP9G9d4B71RP2qNsXhSRcyqsg5TQOE+4H8Gl/v17rnoWHPioa6dvqJ
gkp5iiiHhmMHOJ5PZg1l8ypQroMpDKYfXCDWBzLwaQxJoQex7u46y0g5UB2DK7m4nhA2y7v2YF6U
Rmf7AFLwkzT1jCuUTSdIC3DcIy98wwqSKScMcPj9T8DgiwaNnbFPQ8MPc2COrvewpDqKkPjb8xKo
gkoQKQyL7btaONpGl+5JYCEYqX/rc0IC1R6TzJI/etPGyN3Sgj5wzZmhE0hNxmcPE175fbbYNDWL
8+bj+BYlHI31d/uWm40je3FkhuEaj0a1R7vcZTmmlaQZLZnET1w2NZmUqsSYVDcBhJesuK+0LoML
4QMYJJKkRV8cc2tgLdXBoz+twYQafB2INWJWIs1Ct6dMkJrYc2s9oS4pGfLABguVcFLqseNZjAxC
kfWiBsocJOu5D8+Dtuq1480Q2DzjnFHhOjV/pD4EdNTIllfRUdVVa2Xo9CJUefncX6csnTOOPKN/
jDBOP9zPu4hkBVXvEKdx7V8ILjHp7UCtEONFnq3pBfaplMZuxJCNyJI9gobZU7QTzY+pUP808iyV
ZkPk9v/jKsI7MwBN4bQ3cvSr7/Ov5iJ+2nBZee+X4nCjGKXWCmRbWNyS7ci0i3ArgIGc46lTNWNL
6jhbJHwhwG2NMTot6UGvJ5YAMGkFNRxhS1ahGsc4gVWxGZ/l0kmnPoZvt713DtfORP3BjfjSQpf0
pJTPzyyj+B4JEJoehP3Dec4ASb3hzputsGHBY4NsWQLMIcTDrVMkxScIlVrJ2Fl1xRHwJ8SLeG2k
unDFAX30qAjGPDAaqqCvgS55ioJXuKFLLv33PIk2mH9wZ2Arlf9n7zqF051oBMfgN1XmLRXxXMD4
3f/ZdpEV/NNyCgvh001V3qXSbF6o6gi30+Tt7rDVEAbdlKDOooHbJXc0sVHpLbSWMzGbvGKzKbbE
HNl5XuMOXadNIQkXmcTBng9sQ8Tq00yypqrdtVqRzftEqpHdWYIzoGMy89xsrpyKnCRneDMRld6R
WNm8ygbskt5Azk2DZkhAy4TEro/Cv8aGizZh/mgyP91NDNBayUcifax46XntGnLrbTPJNgkB8Rbw
y85gN5S9QEXXhVSQCp2sT9EQUhWwfYKCSxeIAm6dcXLOtn9THJrxZXry8zPr1IzyAacmi84XwANN
p5dybCbipGRnjrl0Wb6EohUrtzbk74k4YhftP6BeVICrtLFnOTTJU/yB7QAwvg5DCvIHNvy00aED
odbq4sxwwxUlqvF/qJeWtN/ZdnJ52JvDLzyjH+3qBIPYM8o9cBlp7q/k1rS8NoV0S8Nuth4CGoNg
sKZJqXCOm+VEQ6g01kvgBdqYuoZ3WXDADVj2r965zx68lf5TflJueQp1uVJILaS5JbhFxEsl5tAL
apSivQMh15THAk7VGsR0CaWW9Uo2spWzYQxOEJp/v+2wFnILcIWt69DCA1T14WrUgaLPznsK52tc
7j7pXZCpfNFfYbZcq8nNOFc7Wl5Mwk+aK8K87I4Z+VUPbiYThf78HAz4d494CikgsDdg0bGX9pXt
vJD3gisZ6/IQReKVp5TcMn6F+WZJUkJGh8c1aaTWWECsoOAy2p01yKe8Ycsa4eO2qJ3WbGZHEQff
kBEfYcMxFbSmvdC/PwG5zmx/78xRlG/rDPLg8fmQn7aZ8u0bgYY/4NE9WNE9Jv8QM+V0cN03u9E0
PPl1iK4B/jlQtacjFtdyZl/GIpRV+VxGr9M89vUj+7BEzq94WJtp0y/gyWRK3n6enzTLUcZvGJJl
uxv2xl7SgHYizHZuhelwnU8GqPc5GIL6zSv6xGeQiveIJwszIxRt3glsAnJR9go00L+VYbdoVmAN
9t6W1lzwtIq7hlbejAL+mmyGAFyiO8I11VKoVKkAGm6gQKqoRW8C87PedE68714lkhdpkoFV/NnR
VKLD5kTRHf8XAqtqgY4hfX2H5X/KdsYQfnoFtDqokHGy1y0T2NHQzr5i8so9GC/JOVXKlMIE38OT
z7iErKuU1UN3RV3rD4T/B/9z6KueG5hVFXb2DJTYrGMcUBtwvrElxLX9V1g/hUwmQ5yzyVsbZCi5
CDXXTPBJWrBxRLQfDtV8sx7RW+aAhp6C6LJyGXsoCw94CSF1OkuUpcyZP5sbzmYbg/dqBV/RtYaG
LsZA2zZapSzcsFdaEgFT27lJ3mHJqcehrdwCJJIDrV+C1rmBigdgOGDG1Yhn+7MSg+1n+6Jw7mXq
2By2n2hMIe6C3AH55XAMsifhIvpzDU0A5wk5dynvUPen43ktU1zHYHBfzOEwr6RppA2cV7acajj8
kxM9VMSsFC8mE1GTkoAHGzulx2Qmh1s2JLraYePxZZzkn5uSc3qJeTl5xcdVpdrRZOv1Qqo4HzZu
PIz+lIBQu0zfERiAxv8oZmciq7PzBO6JBhub/l2HDAHbxjU6pzlW7R26F6m0OYeHc2KhfNDQhiuk
+KZY2wuzSD+IHqey5SkQ00uq/crcYLMMjW7ECEW0URtbQbWy0eSb1cAKas5a2W773rznOgUDGzF5
hWG86Aep2d81bNQuEMsRmQDbYYw562F87BP8+GbQOfPF9Xw7Hr+5yHP/MCjmulvZ9a95oQa6PbHF
wFo/j4Y5Msc3uCABh8m6Bo521cRGgNEuOIVL4/p///OA47N48Hm0ImWtAHumVjX0XtQFO7aGkpUw
CliEC1mTR9dj9C2DNgVT0TRWRpn4GOslasv+ax3Rqf1ah+5b4WQnqDtTalfdUYsQ4Ev/gOS0Bu+6
H92y2QB3h+/q32EgeRiZQaUUcutrgtYnMP1lI15yEVor9D3vx0mh9zeOzk1wLChRrTnt8aVm+iYc
34hTa+XQa5SqhGN+tEtaBT428InObJsSfXsopycT++SFuM1FLSx2p03pdljpohwZ01y9QChhfDhO
ESlYjIU7wH5TG2v7RJtEmnOqt2k17ukx/T3ePVJWGMggBYLgHhwWN4Lcv9yKngdjhrp5FS5UmU0D
gHoReGKMzdzqpSh0oaGkw0mW0Sm0rlcA8DPNMoWIZg59doOWEqRbK9QNTU5RcYBKZ/jrWWUuBzGT
JJbF/PpmP5CqOjQDu1BYz99ybnqBabO72eOGhaSQSS5A5JmHjVkWwJT0rlC1/kMGLyqHtKsosW3f
kn+IEwTETXbk4iot+N6xGlofUeAClMce1vx6fYhDo9LMAQPLsxORZTsLoDcI8I6IKYy7ZD6HmDaq
1wlqYeUSPu4D4tuukHLH7WQNDTFC4Mxztvl60BmXrzLLhRPD0Eqjx+xi/6YSuokjRctDqxG6/hKM
0PpDZEBwqhTyFMqG/HaXljZFGK+k+XczbNyT+RHJ/cQm05MkD8sWAmJpXWVC+i0atgg6qf5awwj0
miBficSla+UAsrh1ORgA2gVrtep7P+C4+dQXmZrGkAyCriFM/nENy4I6eZCGOecHa41pI9g3e1Hx
DRT0f2fYm69kJLi8nptdn5tStWxbdXb/z/uHE0luB9RAb6+JFz5X48fZD5ml190mPO/oR3kRu6a/
s8nqLadWV5d6PZBPHuR1L0eNTRPXYKGTfkUG4OE0D8TBByLDWTKieKQrmXlMwwg0HgVyBcagFOX/
8gToeNHyvMACaepVWrliYe1Xm8hJ/exGCYHMLbdnhotFJ/HLq69WK+koRLrdMPXf2xInU3aCY2ap
R5cWj4TlenWVU9d7ze5i2FmwyoxPBf/+1N8XrWNZ0cC58zICgw3aulcv6l7uwSTm9UJZ+iqpBY0H
lJG6hnhZoRUnVLsfvdMVhZzj2rvaef2/j2ePEG87i451QECQLsxap9uQ7b3JnR0fmYEATSWzBilg
DtUbODf6UdC2V/lz1Ty0ezcYamlbvPcbV49t+roEG65SVsZCCnjKiaaY62c4HyQXewD0ZKiyz44P
JENAGYkiESNMzN1AskTSrX2gCoiYDV79PoIa95Ftgp2GZhpTtMEkGl42p8u6MgJofyq72N9pwUNw
jJTExhP3V4XV6SF0d3sKy9A3DKk0nuPektE7Yv7/tjNr1EMVcXBYQ5/xovEbGhIyJZ6KHYpIaEJm
QwqJae1D8b+mu4e6xsJaK//JdDAbFjF0ZhQ39z4=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_1_blk_mem_gen_0 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zyncoscope_oscope_0_1_blk_mem_gen_0 : entity is "blk_mem_gen_0,blk_mem_gen_v8_4_6,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of zyncoscope_oscope_0_1_blk_mem_gen_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of zyncoscope_oscope_0_1_blk_mem_gen_0 : entity is "blk_mem_gen_v8_4_6,Vivado 2023.1";
end zyncoscope_oscope_0_1_blk_mem_gen_0;

architecture STRUCTURE of zyncoscope_oscope_0_1_blk_mem_gen_0 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 11;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 11;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "1";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     4.7745 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 2048;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 2048;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 2048;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 2048;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute DowngradeIPIdentifiedWarnings of U0 : label is "yes";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of clkb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK";
  attribute x_interface_parameter of clkb : signal is "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of enb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of addrb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of doutb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.zyncoscope_oscope_0_1_blk_mem_gen_v8_4_6
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(15 downto 0) => dina(15 downto 0),
      dinb(15 downto 0) => B"0000000000000000",
      douta(15 downto 0) => NLW_U0_douta_UNCONNECTED(15 downto 0),
      doutb(15 downto 0) => doutb(15 downto 0),
      eccpipece => '0',
      ena => '1',
      enb => '1',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(10 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(10 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(10 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(10 downto 0),
      s_axi_rdata(15 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(15 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(15 downto 0) => B"0000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zyncoscope_oscope_0_1_blk_mem_gen_0__1\ is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \zyncoscope_oscope_0_1_blk_mem_gen_0__1\ : entity is "blk_mem_gen_0,blk_mem_gen_v8_4_6,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zyncoscope_oscope_0_1_blk_mem_gen_0__1\ : entity is "blk_mem_gen_0";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \zyncoscope_oscope_0_1_blk_mem_gen_0__1\ : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \zyncoscope_oscope_0_1_blk_mem_gen_0__1\ : entity is "blk_mem_gen_v8_4_6,Vivado 2023.1";
end \zyncoscope_oscope_0_1_blk_mem_gen_0__1\;

architecture STRUCTURE of \zyncoscope_oscope_0_1_blk_mem_gen_0__1\ is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 11;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 11;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "1";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     4.7745 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 2048;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 2048;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 2048;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 2048;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute DowngradeIPIdentifiedWarnings of U0 : label is "yes";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of clkb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK";
  attribute x_interface_parameter of clkb : signal is "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of enb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of addrb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of doutb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.\zyncoscope_oscope_0_1_blk_mem_gen_v8_4_6__1\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(15 downto 0) => dina(15 downto 0),
      dinb(15 downto 0) => B"0000000000000000",
      douta(15 downto 0) => NLW_U0_douta_UNCONNECTED(15 downto 0),
      doutb(15 downto 0) => doutb(15 downto 0),
      eccpipece => '0',
      ena => '1',
      enb => '1',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(10 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(10 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(10 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(10 downto 0),
      s_axi_rdata(15 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(15 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(15 downto 0) => B"0000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_1_acquireToHDMI_datapath is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmdsClkP_ext : out STD_LOGIC;
    tmdsClkN_ext : out STD_LOGIC;
    tmdsDataP_ext : out STD_LOGIC_VECTOR ( 2 downto 0 );
    tmdsDataN_ext : out STD_LOGIC_VECTOR ( 2 downto 0 );
    hsync : out STD_LOGIC;
    vsync : out STD_LOGIC;
    \tmp_reg[10]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    v_activeArea : out STD_LOGIC;
    h_activeArea : out STD_LOGIC;
    storing_reg_0 : out STD_LOGIC;
    \tmp_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \v_cnt_reg[7]\ : out STD_LOGIC;
    \h_cnt_reg[10]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \h_cnt_reg[0]\ : out STD_LOGIC;
    \tmp_reg[7]\ : out STD_LOGIC;
    \tmp_reg[4]_0\ : out STD_LOGIC;
    \tmp_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[1]\ : out STD_LOGIC;
    storing_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    storing_reg_2 : out STD_LOGIC;
    storing_reg_3 : out STD_LOGIC;
    \axi_araddr_reg[5]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    plusOp : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \h_cnt_reg[8]\ : out STD_LOGIC;
    \h_cnt_reg[5]\ : out STD_LOGIC;
    \v_cnt_reg[10]\ : out STD_LOGIC;
    v_activeArea06_out : out STD_LOGIC;
    \v_cnt_reg[7]_0\ : out STD_LOGIC;
    \v_cnt_reg[4]\ : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    de0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    an7606data_ext : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_out_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    hs_reg : in STD_LOGIC;
    vs_reg : in STD_LOGIC;
    v_activeArea_reg : in STD_LOGIC;
    h_activeArea_reg : in STD_LOGIC;
    storing_reg_4 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \tmp_reg[9]\ : in STD_LOGIC;
    \tmp_reg[7]_0\ : in STD_LOGIC;
    \ltOp_carry__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]_i_2_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FSM_onehot_state_reg[4]\ : in STD_LOGIC;
    \axi_rdata_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[15]\ : in STD_LOGIC;
    \axi_rdata_reg[15]_0\ : in STD_LOGIC;
    \axi_rdata_reg[14]\ : in STD_LOGIC;
    \axi_rdata_reg[14]_0\ : in STD_LOGIC;
    \axi_rdata_reg[13]\ : in STD_LOGIC;
    \axi_rdata_reg[13]_0\ : in STD_LOGIC;
    \axi_rdata_reg[12]\ : in STD_LOGIC;
    \axi_rdata_reg[12]_0\ : in STD_LOGIC;
    \axi_rdata_reg[11]\ : in STD_LOGIC;
    \axi_rdata_reg[11]_0\ : in STD_LOGIC;
    \axi_rdata_reg[10]\ : in STD_LOGIC;
    \axi_rdata_reg[10]_0\ : in STD_LOGIC;
    \axi_rdata_reg[9]\ : in STD_LOGIC;
    \axi_rdata_reg[9]_0\ : in STD_LOGIC;
    \axi_rdata_reg[8]\ : in STD_LOGIC;
    \axi_rdata_reg[8]_0\ : in STD_LOGIC;
    \axi_rdata_reg[7]\ : in STD_LOGIC;
    \axi_rdata_reg[7]_0\ : in STD_LOGIC;
    \axi_rdata_reg[6]\ : in STD_LOGIC;
    \axi_rdata_reg[6]_0\ : in STD_LOGIC;
    \axi_rdata_reg[5]\ : in STD_LOGIC;
    \axi_rdata_reg[5]_0\ : in STD_LOGIC;
    \axi_rdata_reg[4]\ : in STD_LOGIC;
    \axi_rdata_reg[4]_0\ : in STD_LOGIC;
    \axi_rdata_reg[3]\ : in STD_LOGIC;
    \axi_rdata_reg[3]_0\ : in STD_LOGIC;
    \axi_rdata_reg[2]\ : in STD_LOGIC;
    \axi_rdata_reg[2]_0\ : in STD_LOGIC;
    \axi_rdata_reg[1]\ : in STD_LOGIC;
    \axi_rdata_reg[1]_0\ : in STD_LOGIC;
    \axi_rdata_reg[0]_0\ : in STD_LOGIC;
    \axi_rdata_reg[0]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end zyncoscope_oscope_0_1_acquireToHDMI_datapath;

architecture STRUCTURE of zyncoscope_oscope_0_1_acquireToHDMI_datapath is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal L : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal addyCounter_n_13 : STD_LOGIC;
  signal addyCounter_n_14 : STD_LOGIC;
  signal addyCounter_n_15 : STD_LOGIC;
  signal addyCounter_n_16 : STD_LOGIC;
  signal addyCounter_n_17 : STD_LOGIC;
  signal addyCounter_n_18 : STD_LOGIC;
  signal addyCounter_n_19 : STD_LOGIC;
  signal addyCounter_n_20 : STD_LOGIC;
  signal addyCounter_n_21 : STD_LOGIC;
  signal addyCounter_n_22 : STD_LOGIC;
  signal addyCounter_n_23 : STD_LOGIC;
  signal addyCounter_n_24 : STD_LOGIC;
  signal addyCounter_n_27 : STD_LOGIC;
  signal addyCounter_n_28 : STD_LOGIC;
  signal addyCounter_n_29 : STD_LOGIC;
  signal addyCounter_n_30 : STD_LOGIC;
  signal \axi_rdata[10]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal blue : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ch1Comparator_n_2 : STD_LOGIC;
  signal ch2Comparator_n_2 : STD_LOGIC;
  signal clkLocked : STD_LOGIC;
  signal currGtrCh1 : STD_LOGIC;
  signal currRegisterCh1_n_0 : STD_LOGIC;
  signal currRegisterCh1_n_1 : STD_LOGIC;
  signal currRegisterCh1_n_2 : STD_LOGIC;
  signal currRegisterCh1_n_20 : STD_LOGIC;
  signal currRegisterCh1_n_21 : STD_LOGIC;
  signal currRegisterCh1_n_22 : STD_LOGIC;
  signal currRegisterCh1_n_23 : STD_LOGIC;
  signal currRegisterCh1_n_24 : STD_LOGIC;
  signal currRegisterCh1_n_25 : STD_LOGIC;
  signal currRegisterCh1_n_26 : STD_LOGIC;
  signal currRegisterCh1_n_27 : STD_LOGIC;
  signal currRegisterCh1_n_28 : STD_LOGIC;
  signal currRegisterCh1_n_29 : STD_LOGIC;
  signal currRegisterCh1_n_3 : STD_LOGIC;
  signal currRegisterCh1_n_30 : STD_LOGIC;
  signal currRegisterCh1_n_31 : STD_LOGIC;
  signal de : STD_LOGIC;
  signal green : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gtOp : STD_LOGIC;
  signal gtOp_0 : STD_LOGIC;
  signal gtOp_2 : STD_LOGIC;
  signal \^hsync\ : STD_LOGIC;
  signal longCounter_n_0 : STD_LOGIC;
  signal longCounter_n_1 : STD_LOGIC;
  signal longCounter_n_10 : STD_LOGIC;
  signal longCounter_n_11 : STD_LOGIC;
  signal longCounter_n_12 : STD_LOGIC;
  signal longCounter_n_13 : STD_LOGIC;
  signal longCounter_n_14 : STD_LOGIC;
  signal longCounter_n_15 : STD_LOGIC;
  signal longCounter_n_16 : STD_LOGIC;
  signal longCounter_n_17 : STD_LOGIC;
  signal longCounter_n_18 : STD_LOGIC;
  signal longCounter_n_19 : STD_LOGIC;
  signal longCounter_n_2 : STD_LOGIC;
  signal longCounter_n_20 : STD_LOGIC;
  signal longCounter_n_21 : STD_LOGIC;
  signal longCounter_n_22 : STD_LOGIC;
  signal longCounter_n_23 : STD_LOGIC;
  signal longCounter_n_24 : STD_LOGIC;
  signal longCounter_n_26 : STD_LOGIC;
  signal longCounter_n_27 : STD_LOGIC;
  signal longCounter_n_28 : STD_LOGIC;
  signal longCounter_n_29 : STD_LOGIC;
  signal longCounter_n_3 : STD_LOGIC;
  signal longCounter_n_5 : STD_LOGIC;
  signal longCounter_n_6 : STD_LOGIC;
  signal longCounter_n_7 : STD_LOGIC;
  signal longCounter_n_8 : STD_LOGIC;
  signal longCounter_n_9 : STD_LOGIC;
  signal ltOp : STD_LOGIC;
  signal ltOp_1 : STD_LOGIC;
  signal ltOp_3 : STD_LOGIC;
  signal \p_0_out__0_n_100\ : STD_LOGIC;
  signal \p_0_out__0_n_101\ : STD_LOGIC;
  signal \p_0_out__0_n_102\ : STD_LOGIC;
  signal \p_0_out__0_n_103\ : STD_LOGIC;
  signal \p_0_out__0_n_104\ : STD_LOGIC;
  signal \p_0_out__0_n_105\ : STD_LOGIC;
  signal \p_0_out__0_n_79\ : STD_LOGIC;
  signal \p_0_out__0_n_80\ : STD_LOGIC;
  signal \p_0_out__0_n_81\ : STD_LOGIC;
  signal \p_0_out__0_n_82\ : STD_LOGIC;
  signal \p_0_out__0_n_83\ : STD_LOGIC;
  signal \p_0_out__0_n_84\ : STD_LOGIC;
  signal \p_0_out__0_n_85\ : STD_LOGIC;
  signal \p_0_out__0_n_86\ : STD_LOGIC;
  signal \p_0_out__0_n_87\ : STD_LOGIC;
  signal \p_0_out__0_n_88\ : STD_LOGIC;
  signal \p_0_out__0_n_89\ : STD_LOGIC;
  signal \p_0_out__0_n_90\ : STD_LOGIC;
  signal \p_0_out__0_n_91\ : STD_LOGIC;
  signal \p_0_out__0_n_92\ : STD_LOGIC;
  signal \p_0_out__0_n_93\ : STD_LOGIC;
  signal \p_0_out__0_n_94\ : STD_LOGIC;
  signal \p_0_out__0_n_95\ : STD_LOGIC;
  signal \p_0_out__0_n_96\ : STD_LOGIC;
  signal \p_0_out__0_n_97\ : STD_LOGIC;
  signal \p_0_out__0_n_98\ : STD_LOGIC;
  signal \p_0_out__0_n_99\ : STD_LOGIC;
  signal \p_0_out__1_n_100\ : STD_LOGIC;
  signal \p_0_out__1_n_101\ : STD_LOGIC;
  signal \p_0_out__1_n_102\ : STD_LOGIC;
  signal \p_0_out__1_n_103\ : STD_LOGIC;
  signal \p_0_out__1_n_104\ : STD_LOGIC;
  signal \p_0_out__1_n_105\ : STD_LOGIC;
  signal \p_0_out__1_n_79\ : STD_LOGIC;
  signal \p_0_out__1_n_80\ : STD_LOGIC;
  signal \p_0_out__1_n_81\ : STD_LOGIC;
  signal \p_0_out__1_n_82\ : STD_LOGIC;
  signal \p_0_out__1_n_83\ : STD_LOGIC;
  signal \p_0_out__1_n_84\ : STD_LOGIC;
  signal \p_0_out__1_n_85\ : STD_LOGIC;
  signal \p_0_out__1_n_86\ : STD_LOGIC;
  signal \p_0_out__1_n_87\ : STD_LOGIC;
  signal \p_0_out__1_n_88\ : STD_LOGIC;
  signal \p_0_out__1_n_89\ : STD_LOGIC;
  signal \p_0_out__1_n_90\ : STD_LOGIC;
  signal \p_0_out__1_n_91\ : STD_LOGIC;
  signal \p_0_out__1_n_92\ : STD_LOGIC;
  signal \p_0_out__1_n_93\ : STD_LOGIC;
  signal \p_0_out__1_n_94\ : STD_LOGIC;
  signal \p_0_out__1_n_95\ : STD_LOGIC;
  signal \p_0_out__1_n_96\ : STD_LOGIC;
  signal \p_0_out__1_n_97\ : STD_LOGIC;
  signal \p_0_out__1_n_98\ : STD_LOGIC;
  signal \p_0_out__1_n_99\ : STD_LOGIC;
  signal p_0_out_n_100 : STD_LOGIC;
  signal p_0_out_n_101 : STD_LOGIC;
  signal p_0_out_n_102 : STD_LOGIC;
  signal p_0_out_n_103 : STD_LOGIC;
  signal p_0_out_n_104 : STD_LOGIC;
  signal p_0_out_n_105 : STD_LOGIC;
  signal p_0_out_n_90 : STD_LOGIC;
  signal p_0_out_n_91 : STD_LOGIC;
  signal p_0_out_n_92 : STD_LOGIC;
  signal p_0_out_n_93 : STD_LOGIC;
  signal p_0_out_n_94 : STD_LOGIC;
  signal p_0_out_n_95 : STD_LOGIC;
  signal p_0_out_n_96 : STD_LOGIC;
  signal p_0_out_n_97 : STD_LOGIC;
  signal p_0_out_n_98 : STD_LOGIC;
  signal p_0_out_n_99 : STD_LOGIC;
  signal pixelHorz : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pixelTrigVolt : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal prevLessCh1 : STD_LOGIC;
  signal prevRegisterCh1_n_0 : STD_LOGIC;
  signal prevRegisterCh1_n_1 : STD_LOGIC;
  signal prevRegisterCh1_n_10 : STD_LOGIC;
  signal prevRegisterCh1_n_11 : STD_LOGIC;
  signal prevRegisterCh1_n_12 : STD_LOGIC;
  signal prevRegisterCh1_n_13 : STD_LOGIC;
  signal prevRegisterCh1_n_14 : STD_LOGIC;
  signal prevRegisterCh1_n_15 : STD_LOGIC;
  signal prevRegisterCh1_n_2 : STD_LOGIC;
  signal prevRegisterCh1_n_3 : STD_LOGIC;
  signal prevRegisterCh1_n_4 : STD_LOGIC;
  signal prevRegisterCh1_n_5 : STD_LOGIC;
  signal prevRegisterCh1_n_6 : STD_LOGIC;
  signal prevRegisterCh1_n_7 : STD_LOGIC;
  signal prevRegisterCh1_n_8 : STD_LOGIC;
  signal prevRegisterCh1_n_9 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rateCounter_n_0 : STD_LOGIC;
  signal rateCounter_n_1 : STD_LOGIC;
  signal rateCounter_n_10 : STD_LOGIC;
  signal rateCounter_n_11 : STD_LOGIC;
  signal rateCounter_n_12 : STD_LOGIC;
  signal rateCounter_n_13 : STD_LOGIC;
  signal rateCounter_n_14 : STD_LOGIC;
  signal rateCounter_n_15 : STD_LOGIC;
  signal rateCounter_n_16 : STD_LOGIC;
  signal rateCounter_n_17 : STD_LOGIC;
  signal rateCounter_n_18 : STD_LOGIC;
  signal rateCounter_n_19 : STD_LOGIC;
  signal rateCounter_n_2 : STD_LOGIC;
  signal rateCounter_n_20 : STD_LOGIC;
  signal rateCounter_n_22 : STD_LOGIC;
  signal rateCounter_n_23 : STD_LOGIC;
  signal rateCounter_n_24 : STD_LOGIC;
  signal rateCounter_n_25 : STD_LOGIC;
  signal rateCounter_n_26 : STD_LOGIC;
  signal rateCounter_n_27 : STD_LOGIC;
  signal rateCounter_n_28 : STD_LOGIC;
  signal rateCounter_n_29 : STD_LOGIC;
  signal rateCounter_n_3 : STD_LOGIC;
  signal rateCounter_n_30 : STD_LOGIC;
  signal rateCounter_n_31 : STD_LOGIC;
  signal rateCounter_n_32 : STD_LOGIC;
  signal rateCounter_n_33 : STD_LOGIC;
  signal rateCounter_n_34 : STD_LOGIC;
  signal rateCounter_n_35 : STD_LOGIC;
  signal rateCounter_n_36 : STD_LOGIC;
  signal rateCounter_n_37 : STD_LOGIC;
  signal rateCounter_n_38 : STD_LOGIC;
  signal rateCounter_n_39 : STD_LOGIC;
  signal rateCounter_n_4 : STD_LOGIC;
  signal rateCounter_n_40 : STD_LOGIC;
  signal rateCounter_n_41 : STD_LOGIC;
  signal rateCounter_n_42 : STD_LOGIC;
  signal rateCounter_n_43 : STD_LOGIC;
  signal rateCounter_n_44 : STD_LOGIC;
  signal rateCounter_n_45 : STD_LOGIC;
  signal rateCounter_n_46 : STD_LOGIC;
  signal rateCounter_n_47 : STD_LOGIC;
  signal rateCounter_n_48 : STD_LOGIC;
  signal rateCounter_n_49 : STD_LOGIC;
  signal rateCounter_n_5 : STD_LOGIC;
  signal rateCounter_n_50 : STD_LOGIC;
  signal rateCounter_n_51 : STD_LOGIC;
  signal rateCounter_n_52 : STD_LOGIC;
  signal rateCounter_n_53 : STD_LOGIC;
  signal rateCounter_n_6 : STD_LOGIC;
  signal rateCounter_n_7 : STD_LOGIC;
  signal rateCounter_n_8 : STD_LOGIC;
  signal rateCounter_n_9 : STD_LOGIC;
  signal red : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sampCh1_int : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sampCh2_int : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sampReadyFlag_int : STD_LOGIC_VECTOR ( 0 to 0 );
  signal scoFace_n_0 : STD_LOGIC;
  signal scoFace_n_1 : STD_LOGIC;
  signal scoFace_n_10 : STD_LOGIC;
  signal scoFace_n_11 : STD_LOGIC;
  signal scoFace_n_12 : STD_LOGIC;
  signal scoFace_n_13 : STD_LOGIC;
  signal scoFace_n_14 : STD_LOGIC;
  signal scoFace_n_15 : STD_LOGIC;
  signal scoFace_n_16 : STD_LOGIC;
  signal scoFace_n_17 : STD_LOGIC;
  signal scoFace_n_18 : STD_LOGIC;
  signal scoFace_n_19 : STD_LOGIC;
  signal scoFace_n_2 : STD_LOGIC;
  signal scoFace_n_20 : STD_LOGIC;
  signal scoFace_n_21 : STD_LOGIC;
  signal scoFace_n_22 : STD_LOGIC;
  signal scoFace_n_23 : STD_LOGIC;
  signal scoFace_n_24 : STD_LOGIC;
  signal scoFace_n_25 : STD_LOGIC;
  signal scoFace_n_26 : STD_LOGIC;
  signal scoFace_n_27 : STD_LOGIC;
  signal scoFace_n_28 : STD_LOGIC;
  signal scoFace_n_29 : STD_LOGIC;
  signal scoFace_n_3 : STD_LOGIC;
  signal scoFace_n_30 : STD_LOGIC;
  signal scoFace_n_31 : STD_LOGIC;
  signal scoFace_n_32 : STD_LOGIC;
  signal scoFace_n_33 : STD_LOGIC;
  signal scoFace_n_34 : STD_LOGIC;
  signal scoFace_n_35 : STD_LOGIC;
  signal scoFace_n_36 : STD_LOGIC;
  signal scoFace_n_37 : STD_LOGIC;
  signal scoFace_n_38 : STD_LOGIC;
  signal scoFace_n_39 : STD_LOGIC;
  signal scoFace_n_4 : STD_LOGIC;
  signal scoFace_n_40 : STD_LOGIC;
  signal scoFace_n_41 : STD_LOGIC;
  signal scoFace_n_42 : STD_LOGIC;
  signal scoFace_n_43 : STD_LOGIC;
  signal scoFace_n_44 : STD_LOGIC;
  signal scoFace_n_45 : STD_LOGIC;
  signal scoFace_n_46 : STD_LOGIC;
  signal scoFace_n_47 : STD_LOGIC;
  signal scoFace_n_48 : STD_LOGIC;
  signal scoFace_n_49 : STD_LOGIC;
  signal scoFace_n_5 : STD_LOGIC;
  signal scoFace_n_50 : STD_LOGIC;
  signal scoFace_n_51 : STD_LOGIC;
  signal scoFace_n_52 : STD_LOGIC;
  signal scoFace_n_53 : STD_LOGIC;
  signal scoFace_n_54 : STD_LOGIC;
  signal scoFace_n_55 : STD_LOGIC;
  signal scoFace_n_56 : STD_LOGIC;
  signal scoFace_n_57 : STD_LOGIC;
  signal scoFace_n_58 : STD_LOGIC;
  signal scoFace_n_6 : STD_LOGIC;
  signal scoFace_n_7 : STD_LOGIC;
  signal scoFace_n_8 : STD_LOGIC;
  signal scoFace_n_9 : STD_LOGIC;
  signal shortCounter_n_0 : STD_LOGIC;
  signal shortCounter_n_10 : STD_LOGIC;
  signal shortCounter_n_2 : STD_LOGIC;
  signal shortCounter_n_3 : STD_LOGIC;
  signal shortCounter_n_4 : STD_LOGIC;
  signal shortCounter_n_5 : STD_LOGIC;
  signal shortCounter_n_6 : STD_LOGIC;
  signal shortCounter_n_7 : STD_LOGIC;
  signal shortCounter_n_8 : STD_LOGIC;
  signal shortCounter_n_9 : STD_LOGIC;
  signal shortd0 : STD_LOGIC_VECTOR ( 5 to 5 );
  signal signalBRAMCh1_i_11_n_0 : STD_LOGIC;
  signal signalBRAMCh1_i_12_n_0 : STD_LOGIC;
  signal signalBRAMCh1_i_6_n_0 : STD_LOGIC;
  signal signalBRAMCh1_i_7_n_0 : STD_LOGIC;
  signal signalBRAMCh1_i_8_n_0 : STD_LOGIC;
  signal signalBRAMCh1_i_9_n_0 : STD_LOGIC;
  signal \^storing_reg_0\ : STD_LOGIC;
  signal \^tmp_reg[10]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^tmp_reg[10]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^tmp_reg[30]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^tmp_reg[31]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal trigVolt2Pix_n_4 : STD_LOGIC;
  signal trigVolt2Pix_n_5 : STD_LOGIC;
  signal trigVolt2Pix_n_6 : STD_LOGIC;
  signal trigVolt2Pix_n_7 : STD_LOGIC;
  signal \triggeredCh10_carry__0_n_1\ : STD_LOGIC;
  signal \triggeredCh10_carry__0_n_2\ : STD_LOGIC;
  signal \triggeredCh10_carry__0_n_3\ : STD_LOGIC;
  signal triggeredCh10_carry_n_0 : STD_LOGIC;
  signal triggeredCh10_carry_n_1 : STD_LOGIC;
  signal triggeredCh10_carry_n_2 : STD_LOGIC;
  signal triggeredCh10_carry_n_3 : STD_LOGIC;
  signal \triggeredCh10_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \triggeredCh10_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \triggeredCh10_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \triggeredCh10_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \triggeredCh10_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \triggeredCh10_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \triggeredCh10_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal vidSigGen_n_14 : STD_LOGIC;
  signal vidSigGen_n_15 : STD_LOGIC;
  signal vidSigGen_n_16 : STD_LOGIC;
  signal vidSigGen_n_17 : STD_LOGIC;
  signal vidSigGen_n_18 : STD_LOGIC;
  signal vidSigGen_n_19 : STD_LOGIC;
  signal vidSigGen_n_25 : STD_LOGIC;
  signal vidSigGen_n_26 : STD_LOGIC;
  signal vidSigGen_n_27 : STD_LOGIC;
  signal vidSigGen_n_28 : STD_LOGIC;
  signal vidSigGen_n_29 : STD_LOGIC;
  signal vidSigGen_n_30 : STD_LOGIC;
  signal vidSigGen_n_31 : STD_LOGIC;
  signal vidSigGen_n_32 : STD_LOGIC;
  signal vidSigGen_n_33 : STD_LOGIC;
  signal vidSigGen_n_34 : STD_LOGIC;
  signal vidSigGen_n_35 : STD_LOGIC;
  signal vidSigGen_n_36 : STD_LOGIC;
  signal vidSigGen_n_37 : STD_LOGIC;
  signal vidSigGen_n_38 : STD_LOGIC;
  signal vidSigGen_n_39 : STD_LOGIC;
  signal vidSigGen_n_40 : STD_LOGIC;
  signal vidSigGen_n_41 : STD_LOGIC;
  signal vidSigGen_n_42 : STD_LOGIC;
  signal vidSigGen_n_43 : STD_LOGIC;
  signal vidSigGen_n_44 : STD_LOGIC;
  signal vidSigGen_n_45 : STD_LOGIC;
  signal vidSigGen_n_46 : STD_LOGIC;
  signal vidSigGen_n_47 : STD_LOGIC;
  signal vidSigGen_n_48 : STD_LOGIC;
  signal vidSigGen_n_49 : STD_LOGIC;
  signal vidSigGen_n_5 : STD_LOGIC;
  signal vidSigGen_n_50 : STD_LOGIC;
  signal vidSigGen_n_51 : STD_LOGIC;
  signal vidSigGen_n_52 : STD_LOGIC;
  signal vidSigGen_n_53 : STD_LOGIC;
  signal vidSigGen_n_54 : STD_LOGIC;
  signal vidSigGen_n_55 : STD_LOGIC;
  signal vidSigGen_n_56 : STD_LOGIC;
  signal vidSigGen_n_57 : STD_LOGIC;
  signal vidSigGen_n_58 : STD_LOGIC;
  signal vidSigGen_n_59 : STD_LOGIC;
  signal vidSigGen_n_6 : STD_LOGIC;
  signal vidSigGen_n_60 : STD_LOGIC;
  signal vidSigGen_n_61 : STD_LOGIC;
  signal vidSigGen_n_62 : STD_LOGIC;
  signal vidSigGen_n_63 : STD_LOGIC;
  signal vidSigGen_n_64 : STD_LOGIC;
  signal vidSigGen_n_65 : STD_LOGIC;
  signal vidSigGen_n_66 : STD_LOGIC;
  signal vidSigGen_n_67 : STD_LOGIC;
  signal vidSigGen_n_68 : STD_LOGIC;
  signal vidSigGen_n_69 : STD_LOGIC;
  signal vidSigGen_n_7 : STD_LOGIC;
  signal vidSigGen_n_70 : STD_LOGIC;
  signal vidSigGen_n_71 : STD_LOGIC;
  signal vidSigGen_n_72 : STD_LOGIC;
  signal vidSigGen_n_73 : STD_LOGIC;
  signal vidSigGen_n_74 : STD_LOGIC;
  signal vidSigGen_n_75 : STD_LOGIC;
  signal vidSigGen_n_76 : STD_LOGIC;
  signal videoClk : STD_LOGIC;
  signal videoClkx5 : STD_LOGIC;
  signal \^vsync\ : STD_LOGIC;
  signal writeAddress : STD_LOGIC_VECTOR ( 8 downto 3 );
  signal NLW_p_0_out_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_0_out_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_0_out_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_0_out_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_0_out_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_0_out_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_0_out_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_0_out_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_0_out_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_0_out_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_p_0_out_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_p_0_out__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_0_out__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_0_out__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_0_out__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_0_out__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_0_out__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_0_out__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_p_0_out__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_p_0_out__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal \NLW_p_0_out__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_p_0_out__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_0_out__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_0_out__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_0_out__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_0_out__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_0_out__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_0_out__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_p_0_out__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_p_0_out__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out__1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal \NLW_p_0_out__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_triggeredCh10_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_triggeredCh10_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_triggeredCh10_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_triggeredCh10_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[11]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \FSM_onehot_state[16]_i_1\ : label is "soft_lutpair175";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_0_out : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out__0\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out__1\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of signalBRAMCh1 : label is "blk_mem_gen_0,blk_mem_gen_v8_4_6,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of signalBRAMCh1 : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of signalBRAMCh1 : label is "blk_mem_gen_v8_4_6,Vivado 2023.1";
  attribute CHECK_LICENSE_TYPE of signalBRAMCh2 : label is "blk_mem_gen_0,blk_mem_gen_v8_4_6,{}";
  attribute DowngradeIPIdentifiedWarnings of signalBRAMCh2 : label is "yes";
  attribute X_CORE_INFO of signalBRAMCh2 : label is "blk_mem_gen_v8_4_6,Vivado 2023.1";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of triggeredCh10_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \triggeredCh10_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \triggeredCh10_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \triggeredCh10_inferred__0/i__carry__0\ : label is 11;
  attribute CHECK_LICENSE_TYPE of vgaToHdmi : label is "hdmi_tx_0,hdmi_tx_v1_0,{}";
  attribute DowngradeIPIdentifiedWarnings of vgaToHdmi : label is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of vgaToHdmi : label is "package_project";
  attribute X_CORE_INFO of vgaToHdmi : label is "hdmi_tx_v1_0,Vivado 2023.1";
begin
  CO(0) <= \^co\(0);
  SR(0) <= \^sr\(0);
  hsync <= \^hsync\;
  storing_reg_0 <= \^storing_reg_0\;
  \tmp_reg[10]\(6 downto 0) <= \^tmp_reg[10]\(6 downto 0);
  \tmp_reg[10]_0\(0) <= \^tmp_reg[10]_0\(0);
  \tmp_reg[30]\(0) <= \^tmp_reg[30]\(0);
  \tmp_reg[31]\(0) <= \^tmp_reg[31]\(0);
  vsync <= \^vsync\;
\FSM_onehot_state[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^storing_reg_0\,
      I1 => Q(4),
      O => storing_reg_1(2)
    );
\FSM_onehot_state[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^storing_reg_0\,
      I1 => Q(7),
      O => storing_reg_1(3)
    );
addyComparator: entity work.zyncoscope_oscope_0_1_genericCompare
     port map (
      CO(0) => \^co\(0),
      DI(1) => addyCounter_n_13,
      DI(0) => addyCounter_n_14,
      \FSM_onehot_state_reg[3]\(0) => addyCounter_n_15,
      \FSM_onehot_state_reg[3]_0\(0) => addyCounter_n_23,
      \FSM_onehot_state_reg[3]_1\(0) => addyCounter_n_24,
      Q(1) => \^tmp_reg[10]\(6),
      Q(0) => writeAddress(3),
      S(3) => addyCounter_n_27,
      S(2) => addyCounter_n_28,
      S(1) => addyCounter_n_29,
      S(0) => addyCounter_n_30,
      \gtOp_carry__0_0\(2) => addyCounter_n_16,
      \gtOp_carry__0_0\(1) => addyCounter_n_17,
      \gtOp_carry__0_0\(0) => addyCounter_n_18,
      \gtOp_carry__0_1\(3) => addyCounter_n_19,
      \gtOp_carry__0_1\(2) => addyCounter_n_20,
      \gtOp_carry__0_1\(1) => addyCounter_n_21,
      \gtOp_carry__0_1\(0) => addyCounter_n_22,
      \tmp_reg[10]\(0) => \^tmp_reg[10]_0\(0)
    );
addyCounter: entity work.zyncoscope_oscope_0_1_genericCounter
     port map (
      CO(0) => \^co\(0),
      D(5 downto 0) => D(5 downto 0),
      DI(1) => addyCounter_n_13,
      DI(0) => addyCounter_n_14,
      E(0) => E(0),
      \FSM_onehot_state_reg[2]\(0) => storing_reg_1(0),
      \FSM_onehot_state_reg[3]\(1) => Q(9),
      \FSM_onehot_state_reg[3]\(0) => Q(2),
      \FSM_onehot_state_reg[3]_0\ => \^storing_reg_0\,
      \FSM_onehot_state_reg[3]_1\(0) => \^tmp_reg[10]_0\(0),
      Q(10 downto 9) => \^tmp_reg[10]\(6 downto 5),
      Q(8) => writeAddress(8),
      Q(7 downto 6) => \^tmp_reg[10]\(4 downto 3),
      Q(5 downto 3) => writeAddress(5 downto 3),
      Q(2 downto 0) => \^tmp_reg[10]\(2 downto 0),
      S(3) => addyCounter_n_27,
      S(2) => addyCounter_n_28,
      S(1) => addyCounter_n_29,
      S(0) => addyCounter_n_30,
      s00_axi_aclk => s00_axi_aclk,
      storing_reg => storing_reg_2,
      \tmp_reg[0]_0\ => \^sr\(0),
      \tmp_reg[10]_0\(0) => addyCounter_n_15,
      \tmp_reg[4]_0\ => \tmp_reg[4]_0\,
      \tmp_reg[7]_0\ => \tmp_reg[7]\,
      \tmp_reg[7]_1\(2) => addyCounter_n_16,
      \tmp_reg[7]_1\(1) => addyCounter_n_17,
      \tmp_reg[7]_1\(0) => addyCounter_n_18,
      \tmp_reg[7]_2\(3) => addyCounter_n_19,
      \tmp_reg[7]_2\(2) => addyCounter_n_20,
      \tmp_reg[7]_2\(1) => addyCounter_n_21,
      \tmp_reg[7]_2\(0) => addyCounter_n_22,
      \tmp_reg[8]_0\(0) => addyCounter_n_24,
      \tmp_reg[9]_0\(0) => addyCounter_n_23,
      \tmp_reg[9]_1\ => \tmp_reg[9]\
    );
\axi_rdata[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sampCh2_int(10),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => sampCh1_int(10),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[15]_i_2_0\(10),
      O => \axi_rdata[10]_i_5_n_0\
    );
\axi_rdata[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sampCh2_int(11),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => sampCh1_int(11),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[15]_i_2_0\(11),
      O => \axi_rdata[11]_i_5_n_0\
    );
\axi_rdata[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sampCh2_int(12),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => sampCh1_int(12),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[15]_i_2_0\(12),
      O => \axi_rdata[12]_i_5_n_0\
    );
\axi_rdata[13]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sampCh2_int(13),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => sampCh1_int(13),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[15]_i_2_0\(13),
      O => \axi_rdata[13]_i_5_n_0\
    );
\axi_rdata[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sampCh2_int(14),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => sampCh1_int(14),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[15]_i_2_0\(14),
      O => \axi_rdata[14]_i_5_n_0\
    );
\axi_rdata[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sampCh2_int(15),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => sampCh1_int(15),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[15]_i_2_0\(15),
      O => \axi_rdata[15]_i_5_n_0\
    );
\axi_rdata[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sampCh2_int(1),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => sampCh1_int(1),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[15]_i_2_0\(1),
      O => \axi_rdata[1]_i_5_n_0\
    );
\axi_rdata[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sampCh2_int(2),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => sampCh1_int(2),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[15]_i_2_0\(2),
      O => \axi_rdata[2]_i_5_n_0\
    );
\axi_rdata[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sampCh2_int(3),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => sampCh1_int(3),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[15]_i_2_0\(3),
      O => \axi_rdata[3]_i_5_n_0\
    );
\axi_rdata[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sampCh2_int(4),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => sampCh1_int(4),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[15]_i_2_0\(4),
      O => \axi_rdata[4]_i_5_n_0\
    );
\axi_rdata[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sampCh2_int(5),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => sampCh1_int(5),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[15]_i_2_0\(5),
      O => \axi_rdata[5]_i_5_n_0\
    );
\axi_rdata[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sampCh2_int(6),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => sampCh1_int(6),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[15]_i_2_0\(6),
      O => \axi_rdata[6]_i_5_n_0\
    );
\axi_rdata[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sampCh2_int(7),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => sampCh1_int(7),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[15]_i_2_0\(7),
      O => \axi_rdata[7]_i_5_n_0\
    );
\axi_rdata[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sampCh2_int(8),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => sampCh1_int(8),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[15]_i_2_0\(8),
      O => \axi_rdata[8]_i_5_n_0\
    );
\axi_rdata[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sampCh2_int(9),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => sampCh1_int(9),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[15]_i_2_0\(9),
      O => \axi_rdata[9]_i_5_n_0\
    );
\axi_rdata_reg[10]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[10]_i_2_n_0\,
      I1 => \axi_rdata_reg[10]\,
      O => \axi_araddr_reg[5]\(10),
      S => \axi_rdata_reg[0]\(3)
    );
\axi_rdata_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata_reg[10]_0\,
      I1 => \axi_rdata[10]_i_5_n_0\,
      O => \axi_rdata_reg[10]_i_2_n_0\,
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[11]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[11]_i_2_n_0\,
      I1 => \axi_rdata_reg[11]\,
      O => \axi_araddr_reg[5]\(11),
      S => \axi_rdata_reg[0]\(3)
    );
\axi_rdata_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata_reg[11]_0\,
      I1 => \axi_rdata[11]_i_5_n_0\,
      O => \axi_rdata_reg[11]_i_2_n_0\,
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[12]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[12]_i_2_n_0\,
      I1 => \axi_rdata_reg[12]\,
      O => \axi_araddr_reg[5]\(12),
      S => \axi_rdata_reg[0]\(3)
    );
\axi_rdata_reg[12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata_reg[12]_0\,
      I1 => \axi_rdata[12]_i_5_n_0\,
      O => \axi_rdata_reg[12]_i_2_n_0\,
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[13]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[13]_i_2_n_0\,
      I1 => \axi_rdata_reg[13]\,
      O => \axi_araddr_reg[5]\(13),
      S => \axi_rdata_reg[0]\(3)
    );
\axi_rdata_reg[13]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata_reg[13]_0\,
      I1 => \axi_rdata[13]_i_5_n_0\,
      O => \axi_rdata_reg[13]_i_2_n_0\,
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[14]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[14]_i_2_n_0\,
      I1 => \axi_rdata_reg[14]\,
      O => \axi_araddr_reg[5]\(14),
      S => \axi_rdata_reg[0]\(3)
    );
\axi_rdata_reg[14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata_reg[14]_0\,
      I1 => \axi_rdata[14]_i_5_n_0\,
      O => \axi_rdata_reg[14]_i_2_n_0\,
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[15]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[15]_i_2_n_0\,
      I1 => \axi_rdata_reg[15]\,
      O => \axi_araddr_reg[5]\(15),
      S => \axi_rdata_reg[0]\(3)
    );
\axi_rdata_reg[15]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata_reg[15]_0\,
      I1 => \axi_rdata[15]_i_5_n_0\,
      O => \axi_rdata_reg[15]_i_2_n_0\,
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[1]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[1]_i_2_n_0\,
      I1 => \axi_rdata_reg[1]\,
      O => \axi_araddr_reg[5]\(1),
      S => \axi_rdata_reg[0]\(3)
    );
\axi_rdata_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata_reg[1]_0\,
      I1 => \axi_rdata[1]_i_5_n_0\,
      O => \axi_rdata_reg[1]_i_2_n_0\,
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[2]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[2]_i_2_n_0\,
      I1 => \axi_rdata_reg[2]\,
      O => \axi_araddr_reg[5]\(2),
      S => \axi_rdata_reg[0]\(3)
    );
\axi_rdata_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata_reg[2]_0\,
      I1 => \axi_rdata[2]_i_5_n_0\,
      O => \axi_rdata_reg[2]_i_2_n_0\,
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[3]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[3]_i_2_n_0\,
      I1 => \axi_rdata_reg[3]\,
      O => \axi_araddr_reg[5]\(3),
      S => \axi_rdata_reg[0]\(3)
    );
\axi_rdata_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata_reg[3]_0\,
      I1 => \axi_rdata[3]_i_5_n_0\,
      O => \axi_rdata_reg[3]_i_2_n_0\,
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[4]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[4]_i_2_n_0\,
      I1 => \axi_rdata_reg[4]\,
      O => \axi_araddr_reg[5]\(4),
      S => \axi_rdata_reg[0]\(3)
    );
\axi_rdata_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata_reg[4]_0\,
      I1 => \axi_rdata[4]_i_5_n_0\,
      O => \axi_rdata_reg[4]_i_2_n_0\,
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[5]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[5]_i_2_n_0\,
      I1 => \axi_rdata_reg[5]\,
      O => \axi_araddr_reg[5]\(5),
      S => \axi_rdata_reg[0]\(3)
    );
\axi_rdata_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata_reg[5]_0\,
      I1 => \axi_rdata[5]_i_5_n_0\,
      O => \axi_rdata_reg[5]_i_2_n_0\,
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[6]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[6]_i_2_n_0\,
      I1 => \axi_rdata_reg[6]\,
      O => \axi_araddr_reg[5]\(6),
      S => \axi_rdata_reg[0]\(3)
    );
\axi_rdata_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata_reg[6]_0\,
      I1 => \axi_rdata[6]_i_5_n_0\,
      O => \axi_rdata_reg[6]_i_2_n_0\,
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[7]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[7]_i_2_n_0\,
      I1 => \axi_rdata_reg[7]\,
      O => \axi_araddr_reg[5]\(7),
      S => \axi_rdata_reg[0]\(3)
    );
\axi_rdata_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata_reg[7]_0\,
      I1 => \axi_rdata[7]_i_5_n_0\,
      O => \axi_rdata_reg[7]_i_2_n_0\,
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[8]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[8]_i_2_n_0\,
      I1 => \axi_rdata_reg[8]\,
      O => \axi_araddr_reg[5]\(8),
      S => \axi_rdata_reg[0]\(3)
    );
\axi_rdata_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata_reg[8]_0\,
      I1 => \axi_rdata[8]_i_5_n_0\,
      O => \axi_rdata_reg[8]_i_2_n_0\,
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[9]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[9]_i_2_n_0\,
      I1 => \axi_rdata_reg[9]\,
      O => \axi_araddr_reg[5]\(9),
      S => \axi_rdata_reg[0]\(3)
    );
\axi_rdata_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata_reg[9]_0\,
      I1 => \axi_rdata[9]_i_5_n_0\,
      O => \axi_rdata_reg[9]_i_2_n_0\,
      S => \axi_rdata_reg[0]\(2)
    );
ch1Comparator: entity work.zyncoscope_oscope_0_1_genericCompare_0
     port map (
      CO(0) => ltOp,
      DI(3) => vidSigGen_n_30,
      DI(2) => vidSigGen_n_31,
      DI(1) => vidSigGen_n_32,
      DI(0) => vidSigGen_n_33,
      P(2) => \p_0_out__0_n_84\,
      P(1) => \p_0_out__0_n_85\,
      P(0) => \p_0_out__0_n_86\,
      S(3) => vidSigGen_n_62,
      S(2) => vidSigGen_n_63,
      S(1) => vidSigGen_n_64,
      S(0) => vidSigGen_n_65,
      \gtOp_carry__0_0\(3) => vidSigGen_n_34,
      \gtOp_carry__0_0\(2) => vidSigGen_n_35,
      \gtOp_carry__0_0\(1) => vidSigGen_n_36,
      \gtOp_carry__0_0\(0) => vidSigGen_n_37,
      \gtOp_carry__0_1\(3) => vidSigGen_n_26,
      \gtOp_carry__0_1\(2) => vidSigGen_n_27,
      \gtOp_carry__0_1\(1) => vidSigGen_n_28,
      \gtOp_carry__0_1\(0) => vidSigGen_n_29,
      \p_0_out__0\ => ch1Comparator_n_2,
      \pixelVert_reg[10]\(0) => gtOp,
      \red_reg[1]\(1) => vidSigGen_n_38,
      \red_reg[1]\(0) => vidSigGen_n_39,
      \red_reg[1]_0\(1) => vidSigGen_n_66,
      \red_reg[1]_0\(0) => vidSigGen_n_67,
      \red_reg[1]_1\(1) => vidSigGen_n_40,
      \red_reg[1]_1\(0) => vidSigGen_n_41,
      \red_reg[1]_2\(1) => vidSigGen_n_42,
      \red_reg[1]_2\(0) => vidSigGen_n_43
    );
ch2Comparator: entity work.zyncoscope_oscope_0_1_genericCompare_1
     port map (
      CO(0) => ltOp_1,
      DI(3) => vidSigGen_n_48,
      DI(2) => vidSigGen_n_49,
      DI(1) => vidSigGen_n_50,
      DI(0) => vidSigGen_n_51,
      P(2) => \p_0_out__1_n_84\,
      P(1) => \p_0_out__1_n_85\,
      P(0) => \p_0_out__1_n_86\,
      S(3) => vidSigGen_n_68,
      S(2) => vidSigGen_n_69,
      S(1) => vidSigGen_n_70,
      S(0) => vidSigGen_n_71,
      \gtOp_carry__0_0\(3) => vidSigGen_n_52,
      \gtOp_carry__0_0\(2) => vidSigGen_n_53,
      \gtOp_carry__0_0\(1) => vidSigGen_n_54,
      \gtOp_carry__0_0\(0) => vidSigGen_n_55,
      \gtOp_carry__0_1\(3) => vidSigGen_n_44,
      \gtOp_carry__0_1\(2) => vidSigGen_n_45,
      \gtOp_carry__0_1\(1) => vidSigGen_n_46,
      \gtOp_carry__0_1\(0) => vidSigGen_n_47,
      \p_0_out__1\ => ch2Comparator_n_2,
      \pixelVert_reg[10]\(0) => gtOp_0,
      \red[1]_i_3\(1) => vidSigGen_n_56,
      \red[1]_i_3\(0) => vidSigGen_n_57,
      \red[1]_i_3_0\(1) => vidSigGen_n_72,
      \red[1]_i_3_0\(0) => vidSigGen_n_73,
      \red[1]_i_3_1\(1) => vidSigGen_n_58,
      \red[1]_i_3_1\(0) => vidSigGen_n_59,
      \red[1]_i_3_2\(1) => vidSigGen_n_60,
      \red[1]_i_3_2\(0) => vidSigGen_n_61
    );
currRegisterCh1: entity work.zyncoscope_oscope_0_1_genericRegister
     port map (
      CO(0) => currGtrCh1,
      DI(3) => currRegisterCh1_n_20,
      DI(2) => currRegisterCh1_n_21,
      DI(1) => currRegisterCh1_n_22,
      DI(0) => currRegisterCh1_n_23,
      \FSM_onehot_state_reg[4]\ => \^storing_reg_0\,
      \FSM_onehot_state_reg[4]_0\(0) => prevLessCh1,
      \FSM_onehot_state_reg[4]_1\(2) => Q(10),
      \FSM_onehot_state_reg[4]_1\(1) => Q(5),
      \FSM_onehot_state_reg[4]_1\(0) => Q(3),
      \FSM_onehot_state_reg[4]_2\ => \FSM_onehot_state_reg[4]\,
      Q(15 downto 0) => \^q\(15 downto 0),
      S(3) => currRegisterCh1_n_0,
      S(2) => currRegisterCh1_n_1,
      S(1) => currRegisterCh1_n_2,
      S(0) => currRegisterCh1_n_3,
      an7606data_ext(15 downto 0) => an7606data_ext(15 downto 0),
      \q_reg[0]_0\ => \^sr\(0),
      \q_reg[15]_0\(3) => currRegisterCh1_n_24,
      \q_reg[15]_0\(2) => currRegisterCh1_n_25,
      \q_reg[15]_0\(1) => currRegisterCh1_n_26,
      \q_reg[15]_0\(0) => currRegisterCh1_n_27,
      s00_axi_aclk => s00_axi_aclk,
      \slv_reg1_reg[15]\(3) => currRegisterCh1_n_28,
      \slv_reg1_reg[15]\(2) => currRegisterCh1_n_29,
      \slv_reg1_reg[15]\(1) => currRegisterCh1_n_30,
      \slv_reg1_reg[15]\(0) => currRegisterCh1_n_31,
      storing_reg(0) => storing_reg_1(1),
      storing_reg_0 => storing_reg_3,
      \triggeredCh10_inferred__0/i__carry__0\(15 downto 0) => p_0_out_0(15 downto 0)
    );
longComparitor: entity work.\zyncoscope_oscope_0_1_genericCompare__parameterized4\
     port map (
      CO(0) => ltOp_3,
      DI(3) => longCounter_n_0,
      DI(2) => longCounter_n_1,
      DI(1) => longCounter_n_2,
      DI(0) => longCounter_n_3,
      \FSM_onehot_state[2]_i_4\(3) => longCounter_n_26,
      \FSM_onehot_state[2]_i_4\(2) => longCounter_n_27,
      \FSM_onehot_state[2]_i_4\(1) => longCounter_n_28,
      \FSM_onehot_state[2]_i_4\(0) => longCounter_n_29,
      \FSM_onehot_state[2]_i_4_0\(3) => longCounter_n_17,
      \FSM_onehot_state[2]_i_4_0\(2) => longCounter_n_18,
      \FSM_onehot_state[2]_i_4_0\(1) => longCounter_n_19,
      \FSM_onehot_state[2]_i_4_0\(0) => longCounter_n_20,
      \FSM_onehot_state[2]_i_4_1\(3) => longCounter_n_21,
      \FSM_onehot_state[2]_i_4_1\(2) => longCounter_n_22,
      \FSM_onehot_state[2]_i_4_1\(1) => longCounter_n_23,
      \FSM_onehot_state[2]_i_4_1\(0) => longCounter_n_24,
      S(3) => longCounter_n_5,
      S(2) => longCounter_n_6,
      S(1) => longCounter_n_7,
      S(0) => longCounter_n_8,
      \ltOp_carry__1_0\(3) => longCounter_n_9,
      \ltOp_carry__1_0\(2) => longCounter_n_10,
      \ltOp_carry__1_0\(1) => longCounter_n_11,
      \ltOp_carry__1_0\(0) => longCounter_n_12,
      \ltOp_carry__1_1\(3) => longCounter_n_13,
      \ltOp_carry__1_1\(2) => longCounter_n_14,
      \ltOp_carry__1_1\(1) => longCounter_n_15,
      \ltOp_carry__1_1\(0) => longCounter_n_16,
      \tmp_reg[23]\(0) => gtOp_2
    );
longCounter: entity work.\zyncoscope_oscope_0_1_genericCounter__parameterized3\
     port map (
      CO(0) => ltOp_3,
      DI(3) => longCounter_n_0,
      DI(2) => longCounter_n_1,
      DI(1) => longCounter_n_2,
      DI(0) => longCounter_n_3,
      \FSM_onehot_state_reg[0]\(1 downto 0) => Q(1 downto 0),
      \FSM_onehot_state_reg[0]_0\(0) => gtOp_2,
      \FSM_onehot_state_reg[1]\ => \FSM_onehot_state_reg[1]\,
      Q(0) => \tmp_reg[0]\(0),
      S(3) => longCounter_n_5,
      S(2) => longCounter_n_6,
      S(1) => longCounter_n_7,
      S(0) => longCounter_n_8,
      s00_axi_aclk => s00_axi_aclk,
      \tmp_reg[0]_0\ => \^sr\(0),
      \tmp_reg[0]_1\(0) => \tmp_reg[0]_3\(0),
      \tmp_reg[0]_2\(0) => \tmp_reg[0]_1\(0),
      \tmp_reg[14]_0\(3) => longCounter_n_13,
      \tmp_reg[14]_0\(2) => longCounter_n_14,
      \tmp_reg[14]_0\(1) => longCounter_n_15,
      \tmp_reg[14]_0\(0) => longCounter_n_16,
      \tmp_reg[15]_0\(3) => longCounter_n_9,
      \tmp_reg[15]_0\(2) => longCounter_n_10,
      \tmp_reg[15]_0\(1) => longCounter_n_11,
      \tmp_reg[15]_0\(0) => longCounter_n_12,
      \tmp_reg[22]_0\(3) => longCounter_n_21,
      \tmp_reg[22]_0\(2) => longCounter_n_22,
      \tmp_reg[22]_0\(1) => longCounter_n_23,
      \tmp_reg[22]_0\(0) => longCounter_n_24,
      \tmp_reg[22]_1\(3) => longCounter_n_26,
      \tmp_reg[22]_1\(2) => longCounter_n_27,
      \tmp_reg[22]_1\(1) => longCounter_n_28,
      \tmp_reg[22]_1\(0) => longCounter_n_29,
      \tmp_reg[23]_0\(3) => longCounter_n_17,
      \tmp_reg[23]_0\(2) => longCounter_n_18,
      \tmp_reg[23]_0\(1) => longCounter_n_19,
      \tmp_reg[23]_0\(0) => longCounter_n_20
    );
p_0_out: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => p_0_out_0(15),
      A(28) => p_0_out_0(15),
      A(27) => p_0_out_0(15),
      A(26) => p_0_out_0(15),
      A(25) => p_0_out_0(15),
      A(24) => p_0_out_0(15),
      A(23) => p_0_out_0(15),
      A(22) => p_0_out_0(15),
      A(21) => p_0_out_0(15),
      A(20) => p_0_out_0(15),
      A(19) => p_0_out_0(15),
      A(18) => p_0_out_0(15),
      A(17) => p_0_out_0(15),
      A(16) => p_0_out_0(15),
      A(15 downto 0) => p_0_out_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_0_out_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0011",
      B(17 downto 0) => B"000000001010010000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_0_out_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_0_out_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_0_out_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_0_out_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_0_out_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_p_0_out_P_UNCONNECTED(47 downto 27),
      P(26 downto 16) => L(10 downto 0),
      P(15) => p_0_out_n_90,
      P(14) => p_0_out_n_91,
      P(13) => p_0_out_n_92,
      P(12) => p_0_out_n_93,
      P(11) => p_0_out_n_94,
      P(10) => p_0_out_n_95,
      P(9) => p_0_out_n_96,
      P(8) => p_0_out_n_97,
      P(7) => p_0_out_n_98,
      P(6) => p_0_out_n_99,
      P(5) => p_0_out_n_100,
      P(4) => p_0_out_n_101,
      P(3) => p_0_out_n_102,
      P(2) => p_0_out_n_103,
      P(1) => p_0_out_n_104,
      P(0) => p_0_out_n_105,
      PATTERNBDETECT => NLW_p_0_out_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_0_out_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_0_out_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_0_out_UNDERFLOW_UNCONNECTED
    );
\p_0_out__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => sampCh1_int(15),
      A(28) => sampCh1_int(15),
      A(27) => sampCh1_int(15),
      A(26) => sampCh1_int(15),
      A(25) => sampCh1_int(15),
      A(24) => sampCh1_int(15),
      A(23) => sampCh1_int(15),
      A(22) => sampCh1_int(15),
      A(21) => sampCh1_int(15),
      A(20) => sampCh1_int(15),
      A(19) => sampCh1_int(15),
      A(18) => sampCh1_int(15),
      A(17) => sampCh1_int(15),
      A(16) => sampCh1_int(15),
      A(15 downto 0) => sampCh1_int(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_p_0_out__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0011",
      B(17 downto 0) => B"000000001010010000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_p_0_out__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_p_0_out__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_p_0_out__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_p_0_out__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_p_0_out__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 27) => \NLW_p_0_out__0_P_UNCONNECTED\(47 downto 27),
      P(26) => \p_0_out__0_n_79\,
      P(25) => \p_0_out__0_n_80\,
      P(24) => \p_0_out__0_n_81\,
      P(23) => \p_0_out__0_n_82\,
      P(22) => \p_0_out__0_n_83\,
      P(21) => \p_0_out__0_n_84\,
      P(20) => \p_0_out__0_n_85\,
      P(19) => \p_0_out__0_n_86\,
      P(18) => \p_0_out__0_n_87\,
      P(17) => \p_0_out__0_n_88\,
      P(16) => \p_0_out__0_n_89\,
      P(15) => \p_0_out__0_n_90\,
      P(14) => \p_0_out__0_n_91\,
      P(13) => \p_0_out__0_n_92\,
      P(12) => \p_0_out__0_n_93\,
      P(11) => \p_0_out__0_n_94\,
      P(10) => \p_0_out__0_n_95\,
      P(9) => \p_0_out__0_n_96\,
      P(8) => \p_0_out__0_n_97\,
      P(7) => \p_0_out__0_n_98\,
      P(6) => \p_0_out__0_n_99\,
      P(5) => \p_0_out__0_n_100\,
      P(4) => \p_0_out__0_n_101\,
      P(3) => \p_0_out__0_n_102\,
      P(2) => \p_0_out__0_n_103\,
      P(1) => \p_0_out__0_n_104\,
      P(0) => \p_0_out__0_n_105\,
      PATTERNBDETECT => \NLW_p_0_out__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_p_0_out__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_p_0_out__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_p_0_out__0_UNDERFLOW_UNCONNECTED\
    );
\p_0_out__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => sampCh2_int(15),
      A(28) => sampCh2_int(15),
      A(27) => sampCh2_int(15),
      A(26) => sampCh2_int(15),
      A(25) => sampCh2_int(15),
      A(24) => sampCh2_int(15),
      A(23) => sampCh2_int(15),
      A(22) => sampCh2_int(15),
      A(21) => sampCh2_int(15),
      A(20) => sampCh2_int(15),
      A(19) => sampCh2_int(15),
      A(18) => sampCh2_int(15),
      A(17) => sampCh2_int(15),
      A(16) => sampCh2_int(15),
      A(15 downto 0) => sampCh2_int(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_p_0_out__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0011",
      B(17 downto 0) => B"000000001010010000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_p_0_out__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_p_0_out__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_p_0_out__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_p_0_out__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_p_0_out__1_OVERFLOW_UNCONNECTED\,
      P(47 downto 27) => \NLW_p_0_out__1_P_UNCONNECTED\(47 downto 27),
      P(26) => \p_0_out__1_n_79\,
      P(25) => \p_0_out__1_n_80\,
      P(24) => \p_0_out__1_n_81\,
      P(23) => \p_0_out__1_n_82\,
      P(22) => \p_0_out__1_n_83\,
      P(21) => \p_0_out__1_n_84\,
      P(20) => \p_0_out__1_n_85\,
      P(19) => \p_0_out__1_n_86\,
      P(18) => \p_0_out__1_n_87\,
      P(17) => \p_0_out__1_n_88\,
      P(16) => \p_0_out__1_n_89\,
      P(15) => \p_0_out__1_n_90\,
      P(14) => \p_0_out__1_n_91\,
      P(13) => \p_0_out__1_n_92\,
      P(12) => \p_0_out__1_n_93\,
      P(11) => \p_0_out__1_n_94\,
      P(10) => \p_0_out__1_n_95\,
      P(9) => \p_0_out__1_n_96\,
      P(8) => \p_0_out__1_n_97\,
      P(7) => \p_0_out__1_n_98\,
      P(6) => \p_0_out__1_n_99\,
      P(5) => \p_0_out__1_n_100\,
      P(4) => \p_0_out__1_n_101\,
      P(3) => \p_0_out__1_n_102\,
      P(2) => \p_0_out__1_n_103\,
      P(1) => \p_0_out__1_n_104\,
      P(0) => \p_0_out__1_n_105\,
      PATTERNBDETECT => \NLW_p_0_out__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_p_0_out__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_p_0_out__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_p_0_out__1_UNDERFLOW_UNCONNECTED\
    );
prevRegisterCh1: entity work.zyncoscope_oscope_0_1_genericRegister_2
     port map (
      D(15 downto 0) => \^q\(15 downto 0),
      DI(3) => prevRegisterCh1_n_4,
      DI(2) => prevRegisterCh1_n_5,
      DI(1) => prevRegisterCh1_n_6,
      DI(0) => prevRegisterCh1_n_7,
      Q(0) => Q(5),
      S(3) => prevRegisterCh1_n_0,
      S(2) => prevRegisterCh1_n_1,
      S(1) => prevRegisterCh1_n_2,
      S(0) => prevRegisterCh1_n_3,
      \q_reg[0]_0\ => \^sr\(0),
      \q_reg[15]_0\(3) => prevRegisterCh1_n_12,
      \q_reg[15]_0\(2) => prevRegisterCh1_n_13,
      \q_reg[15]_0\(1) => prevRegisterCh1_n_14,
      \q_reg[15]_0\(0) => prevRegisterCh1_n_15,
      s00_axi_aclk => s00_axi_aclk,
      \slv_reg1_reg[15]\(3) => prevRegisterCh1_n_8,
      \slv_reg1_reg[15]\(2) => prevRegisterCh1_n_9,
      \slv_reg1_reg[15]\(1) => prevRegisterCh1_n_10,
      \slv_reg1_reg[15]\(0) => prevRegisterCh1_n_11,
      \triggeredCh10_carry__0\(15 downto 0) => p_0_out_0(15 downto 0)
    );
rateComparitor: entity work.\zyncoscope_oscope_0_1_genericCompare__parameterized6\
     port map (
      DI(3) => rateCounter_n_8,
      DI(2) => rateCounter_n_9,
      DI(1) => rateCounter_n_10,
      DI(0) => rateCounter_n_11,
      S(3) => rateCounter_n_39,
      S(2) => rateCounter_n_40,
      S(1) => rateCounter_n_41,
      S(0) => rateCounter_n_42,
      \gtOp_carry__0_0\(3) => rateCounter_n_4,
      \gtOp_carry__0_0\(2) => rateCounter_n_5,
      \gtOp_carry__0_0\(1) => rateCounter_n_6,
      \gtOp_carry__0_0\(0) => rateCounter_n_7,
      \gtOp_carry__0_1\(3) => rateCounter_n_0,
      \gtOp_carry__0_1\(2) => rateCounter_n_1,
      \gtOp_carry__0_1\(1) => rateCounter_n_2,
      \gtOp_carry__0_1\(0) => rateCounter_n_3,
      \gtOp_carry__1_0\(3) => rateCounter_n_16,
      \gtOp_carry__1_0\(2) => rateCounter_n_17,
      \gtOp_carry__1_0\(1) => rateCounter_n_18,
      \gtOp_carry__1_0\(0) => rateCounter_n_19,
      \gtOp_carry__1_1\(3) => rateCounter_n_12,
      \gtOp_carry__1_1\(2) => rateCounter_n_13,
      \gtOp_carry__1_1\(1) => rateCounter_n_14,
      \gtOp_carry__1_1\(0) => rateCounter_n_15,
      \gtOp_carry__2_0\(3) => rateCounter_n_22,
      \gtOp_carry__2_0\(2) => rateCounter_n_23,
      \gtOp_carry__2_0\(1) => rateCounter_n_24,
      \gtOp_carry__2_0\(0) => rateCounter_n_25,
      \gtOp_carry__2_1\(3) => rateCounter_n_26,
      \gtOp_carry__2_1\(2) => rateCounter_n_27,
      \gtOp_carry__2_1\(1) => rateCounter_n_28,
      \gtOp_carry__2_1\(0) => rateCounter_n_29,
      \ltOp_carry__1_0\(0) => rateCounter_n_20,
      \ltOp_carry__1_1\(3) => rateCounter_n_43,
      \ltOp_carry__1_1\(2) => rateCounter_n_44,
      \ltOp_carry__1_1\(1) => rateCounter_n_45,
      \ltOp_carry__1_1\(0) => rateCounter_n_46,
      \ltOp_carry__2_0\(3) => rateCounter_n_47,
      \ltOp_carry__2_0\(2) => rateCounter_n_48,
      \ltOp_carry__2_0\(1) => rateCounter_n_49,
      \ltOp_carry__2_0\(0) => rateCounter_n_50,
      \processQ_reg[0]\(2) => rateCounter_n_51,
      \processQ_reg[0]\(1) => rateCounter_n_52,
      \processQ_reg[0]\(0) => rateCounter_n_53,
      \processQ_reg[0]_0\(3) => rateCounter_n_30,
      \processQ_reg[0]_0\(2) => rateCounter_n_31,
      \processQ_reg[0]_0\(1) => rateCounter_n_32,
      \processQ_reg[0]_0\(0) => rateCounter_n_33,
      \processQ_reg[0]_1\(3) => rateCounter_n_34,
      \processQ_reg[0]_1\(2) => rateCounter_n_35,
      \processQ_reg[0]_1\(1) => rateCounter_n_36,
      \processQ_reg[0]_1\(0) => rateCounter_n_37,
      \tmp_reg[30]\(0) => \^tmp_reg[30]\(0),
      \tmp_reg[31]\(0) => \^tmp_reg[31]\(0)
    );
rateCounter: entity work.\zyncoscope_oscope_0_1_genericCounter__parameterized5\
     port map (
      DI(3) => rateCounter_n_8,
      DI(2) => rateCounter_n_9,
      DI(1) => rateCounter_n_10,
      DI(0) => rateCounter_n_11,
      Q(0) => \tmp_reg[0]_0\(0),
      S(3) => rateCounter_n_39,
      S(2) => rateCounter_n_40,
      S(1) => rateCounter_n_41,
      S(0) => rateCounter_n_42,
      \ltOp_carry__0\(1 downto 0) => \ltOp_carry__0\(1 downto 0),
      plusOp(30 downto 0) => plusOp(30 downto 0),
      \processQ_reg[0]\(0) => \axi_rdata_reg[15]_i_2_0\(0),
      \processQ_reg[0]_0\(0) => \^tmp_reg[30]\(0),
      \processQ_reg[0]_1\(0) => \^tmp_reg[31]\(0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_aresetn_0 => \^sr\(0),
      sampReadyFlag_int(0) => sampReadyFlag_int(0),
      \slv_reg3_reg[1]\(0) => rateCounter_n_20,
      \slv_reg4_reg[0]\ => rateCounter_n_38,
      \tmp_reg[0]_0\(0) => \tmp_reg[0]_4\(0),
      \tmp_reg[14]_0\(3) => rateCounter_n_12,
      \tmp_reg[14]_0\(2) => rateCounter_n_13,
      \tmp_reg[14]_0\(1) => rateCounter_n_14,
      \tmp_reg[14]_0\(0) => rateCounter_n_15,
      \tmp_reg[15]_0\(3) => rateCounter_n_16,
      \tmp_reg[15]_0\(2) => rateCounter_n_17,
      \tmp_reg[15]_0\(1) => rateCounter_n_18,
      \tmp_reg[15]_0\(0) => rateCounter_n_19,
      \tmp_reg[16]_0\(3) => rateCounter_n_43,
      \tmp_reg[16]_0\(2) => rateCounter_n_44,
      \tmp_reg[16]_0\(1) => rateCounter_n_45,
      \tmp_reg[16]_0\(0) => rateCounter_n_46,
      \tmp_reg[22]_0\(3) => rateCounter_n_26,
      \tmp_reg[22]_0\(2) => rateCounter_n_27,
      \tmp_reg[22]_0\(1) => rateCounter_n_28,
      \tmp_reg[22]_0\(0) => rateCounter_n_29,
      \tmp_reg[23]_0\(3) => rateCounter_n_22,
      \tmp_reg[23]_0\(2) => rateCounter_n_23,
      \tmp_reg[23]_0\(1) => rateCounter_n_24,
      \tmp_reg[23]_0\(0) => rateCounter_n_25,
      \tmp_reg[24]_0\(3) => rateCounter_n_47,
      \tmp_reg[24]_0\(2) => rateCounter_n_48,
      \tmp_reg[24]_0\(1) => rateCounter_n_49,
      \tmp_reg[24]_0\(0) => rateCounter_n_50,
      \tmp_reg[30]_0\(3) => rateCounter_n_34,
      \tmp_reg[30]_0\(2) => rateCounter_n_35,
      \tmp_reg[30]_0\(1) => rateCounter_n_36,
      \tmp_reg[30]_0\(0) => rateCounter_n_37,
      \tmp_reg[30]_1\(2) => rateCounter_n_51,
      \tmp_reg[30]_1\(1) => rateCounter_n_52,
      \tmp_reg[30]_1\(0) => rateCounter_n_53,
      \tmp_reg[31]_0\(3) => rateCounter_n_30,
      \tmp_reg[31]_0\(2) => rateCounter_n_31,
      \tmp_reg[31]_0\(1) => rateCounter_n_32,
      \tmp_reg[31]_0\(0) => rateCounter_n_33,
      \tmp_reg[31]_1\(31 downto 0) => \tmp_reg[31]_0\(31 downto 0),
      \tmp_reg[6]_0\(3) => rateCounter_n_0,
      \tmp_reg[6]_0\(2) => rateCounter_n_1,
      \tmp_reg[6]_0\(1) => rateCounter_n_2,
      \tmp_reg[6]_0\(0) => rateCounter_n_3,
      \tmp_reg[6]_1\(3) => rateCounter_n_4,
      \tmp_reg[6]_1\(2) => rateCounter_n_5,
      \tmp_reg[6]_1\(1) => rateCounter_n_6,
      \tmp_reg[6]_1\(0) => rateCounter_n_7
    );
sampReadyReg: entity work.zyncoscope_oscope_0_1_flagRegister
     port map (
      \axi_araddr_reg[5]\(0) => \axi_araddr_reg[5]\(0),
      \axi_rdata_reg[0]\(3 downto 0) => \axi_rdata_reg[0]\(3 downto 0),
      \axi_rdata_reg[0]_0\ => \axi_rdata_reg[0]_0\,
      \axi_rdata_reg[0]_1\ => \axi_rdata_reg[0]_1\,
      \axi_rdata_reg[0]_i_2_0\(0) => sampCh1_int(0),
      \axi_rdata_reg[0]_i_2_1\(0) => \axi_rdata_reg[15]_i_2_0\(0),
      doutb(0) => sampCh2_int(0),
      \processQ_reg[0]_0\ => \^sr\(0),
      \processQ_reg[0]_1\ => rateCounter_n_38,
      s00_axi_aclk => s00_axi_aclk,
      sampReadyFlag_int(0) => sampReadyFlag_int(0)
    );
scoFace: entity work.zyncoscope_oscope_0_1_scopeFace
     port map (
      CLK => videoClk,
      D(1) => vidSigGen_n_74,
      D(0) => vidSigGen_n_75,
      P(9 downto 0) => L(9 downto 0),
      Q(1 downto 0) => red(1 downto 0),
      \blue_reg[0]_0\ => vidSigGen_n_25,
      \blue_reg[1]_0\(1 downto 0) => blue(1 downto 0),
      \blue_reg[1]_1\ => vidSigGen_n_76,
      \green_reg[3]_0\(2) => green(3),
      \green_reg[3]_0\(1 downto 0) => green(1 downto 0),
      \green_reg[3]_1\(2) => vidSigGen_n_5,
      \green_reg[3]_1\(1) => vidSigGen_n_6,
      \green_reg[3]_1\(0) => vidSigGen_n_7,
      \ltOp_carry__0_i_4\(3) => \p_0_out__0_n_83\,
      \ltOp_carry__0_i_4\(2) => \p_0_out__0_n_84\,
      \ltOp_carry__0_i_4\(1) => \p_0_out__0_n_85\,
      \ltOp_carry__0_i_4\(0) => \p_0_out__0_n_86\,
      \ltOp_carry__0_i_4__0\(3) => \p_0_out__1_n_83\,
      \ltOp_carry__0_i_4__0\(2) => \p_0_out__1_n_84\,
      \ltOp_carry__0_i_4__0\(1) => \p_0_out__1_n_85\,
      \ltOp_carry__0_i_4__0\(0) => \p_0_out__1_n_86\,
      p_0_out => scoFace_n_0,
      p_0_out_0 => scoFace_n_1,
      p_0_out_1 => scoFace_n_2,
      p_0_out_10 => scoFace_n_11,
      p_0_out_11 => scoFace_n_12,
      p_0_out_12 => scoFace_n_13,
      p_0_out_13 => scoFace_n_14,
      p_0_out_14 => scoFace_n_15,
      p_0_out_15 => scoFace_n_16,
      p_0_out_16 => scoFace_n_17,
      p_0_out_17 => scoFace_n_18,
      p_0_out_18 => scoFace_n_19,
      p_0_out_19 => scoFace_n_20,
      p_0_out_2 => scoFace_n_3,
      p_0_out_20 => scoFace_n_21,
      p_0_out_21 => scoFace_n_22,
      p_0_out_22 => scoFace_n_23,
      p_0_out_23 => scoFace_n_24,
      p_0_out_24 => scoFace_n_25,
      p_0_out_25 => scoFace_n_26,
      p_0_out_26 => scoFace_n_27,
      p_0_out_27 => scoFace_n_28,
      p_0_out_28 => scoFace_n_29,
      p_0_out_29 => scoFace_n_30,
      p_0_out_3 => scoFace_n_4,
      p_0_out_30 => scoFace_n_31,
      p_0_out_31 => scoFace_n_32,
      p_0_out_32 => scoFace_n_33,
      p_0_out_33 => scoFace_n_34,
      p_0_out_34 => scoFace_n_35,
      p_0_out_35 => scoFace_n_36,
      p_0_out_36 => scoFace_n_37,
      p_0_out_37 => scoFace_n_38,
      p_0_out_38 => scoFace_n_39,
      p_0_out_39 => scoFace_n_40,
      p_0_out_4 => scoFace_n_5,
      p_0_out_40 => scoFace_n_41,
      p_0_out_41 => scoFace_n_42,
      p_0_out_42 => scoFace_n_45,
      p_0_out_43 => scoFace_n_46,
      p_0_out_44 => scoFace_n_47,
      p_0_out_45 => scoFace_n_48,
      p_0_out_46 => scoFace_n_49,
      p_0_out_47 => scoFace_n_50,
      p_0_out_48 => scoFace_n_51,
      p_0_out_49 => scoFace_n_52,
      p_0_out_5 => scoFace_n_6,
      p_0_out_50 => scoFace_n_53,
      p_0_out_51 => scoFace_n_54,
      p_0_out_52 => scoFace_n_55,
      p_0_out_53 => scoFace_n_56,
      p_0_out_54 => scoFace_n_57,
      p_0_out_55 => scoFace_n_58,
      p_0_out_6 => scoFace_n_7,
      p_0_out_7 => scoFace_n_8,
      p_0_out_8 => scoFace_n_9,
      p_0_out_9 => scoFace_n_10,
      \p_0_out__0\ => scoFace_n_43,
      \p_0_out__1\ => scoFace_n_44,
      pixelTrigVolt(1) => pixelTrigVolt(9),
      pixelTrigVolt(0) => pixelTrigVolt(7),
      \red[1]_i_301\ => trigVolt2Pix_n_5,
      \red[1]_i_301_0\ => trigVolt2Pix_n_4,
      \red[1]_i_367\ => trigVolt2Pix_n_6,
      \red_reg[1]_0\ => \^sr\(0)
    );
shortComparitor: entity work.\zyncoscope_oscope_0_1_genericCompare__parameterized2\
     port map (
      DI(0) => shortCounter_n_4,
      \FSM_onehot_state_reg[0]\(3) => shortCounter_n_0,
      \FSM_onehot_state_reg[0]\(2) => shortd0(5),
      \FSM_onehot_state_reg[0]\(1) => shortCounter_n_2,
      \FSM_onehot_state_reg[0]\(0) => shortCounter_n_3,
      \FSM_onehot_state_reg[0]_0\(3) => shortCounter_n_5,
      \FSM_onehot_state_reg[0]_0\(2) => shortCounter_n_6,
      \FSM_onehot_state_reg[0]_0\(1) => shortCounter_n_7,
      \FSM_onehot_state_reg[0]_0\(0) => shortCounter_n_8,
      S(1) => shortCounter_n_9,
      S(0) => shortCounter_n_10,
      \tmp_reg[4]\(0) => \tmp_reg[4]\(0),
      \tmp_reg[5]\(0) => \tmp_reg[5]\(0)
    );
shortCounter: entity work.\zyncoscope_oscope_0_1_genericCounter__parameterized1\
     port map (
      DI(0) => shortCounter_n_4,
      S(1) => shortCounter_n_9,
      S(0) => shortCounter_n_10,
      s00_axi_aclk => s00_axi_aclk,
      \tmp_reg[0]_0\ => \^sr\(0),
      \tmp_reg[0]_1\(0) => \tmp_reg[0]_2\(0),
      \tmp_reg[6]_0\(3) => shortCounter_n_5,
      \tmp_reg[6]_0\(2) => shortCounter_n_6,
      \tmp_reg[6]_0\(1) => shortCounter_n_7,
      \tmp_reg[6]_0\(0) => shortCounter_n_8,
      \tmp_reg[7]_0\(3) => shortCounter_n_0,
      \tmp_reg[7]_0\(2) => shortd0(5),
      \tmp_reg[7]_0\(1) => shortCounter_n_2,
      \tmp_reg[7]_0\(0) => shortCounter_n_3,
      \tmp_reg[7]_1\ => \tmp_reg[7]_0\
    );
signalBRAMCh1: entity work.\zyncoscope_oscope_0_1_blk_mem_gen_0__1\
     port map (
      addra(10 downto 9) => \^tmp_reg[10]\(6 downto 5),
      addra(8) => writeAddress(8),
      addra(7 downto 6) => \^tmp_reg[10]\(4 downto 3),
      addra(5 downto 3) => writeAddress(5 downto 3),
      addra(2 downto 0) => \^tmp_reg[10]\(2 downto 0),
      addrb(10) => vidSigGen_n_14,
      addrb(9) => vidSigGen_n_15,
      addrb(8) => vidSigGen_n_16,
      addrb(7) => vidSigGen_n_17,
      addrb(6) => vidSigGen_n_18,
      addrb(5) => signalBRAMCh1_i_6_n_0,
      addrb(4) => signalBRAMCh1_i_7_n_0,
      addrb(3) => signalBRAMCh1_i_8_n_0,
      addrb(2) => signalBRAMCh1_i_9_n_0,
      addrb(1) => vidSigGen_n_19,
      addrb(0) => signalBRAMCh1_i_11_n_0,
      clka => s00_axi_aclk,
      clkb => videoClk,
      dina(15 downto 0) => an7606data_ext(15 downto 0),
      doutb(15 downto 0) => sampCh1_int(15 downto 0),
      ena => '1',
      enb => '1',
      wea(0) => Q(6)
    );
signalBRAMCh1_i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(0),
      O => signalBRAMCh1_i_11_n_0
    );
signalBRAMCh1_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880000000000000"
    )
        port map (
      I0 => pixelHorz(5),
      I1 => pixelHorz(3),
      I2 => pixelHorz(0),
      I3 => pixelHorz(1),
      I4 => pixelHorz(2),
      I5 => pixelHorz(4),
      O => signalBRAMCh1_i_12_n_0
    );
signalBRAMCh1_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57FFFFFFA8000000"
    )
        port map (
      I0 => pixelHorz(3),
      I1 => pixelHorz(0),
      I2 => pixelHorz(1),
      I3 => pixelHorz(2),
      I4 => pixelHorz(4),
      I5 => pixelHorz(5),
      O => signalBRAMCh1_i_6_n_0
    );
signalBRAMCh1_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57FFA800"
    )
        port map (
      I0 => pixelHorz(2),
      I1 => pixelHorz(1),
      I2 => pixelHorz(0),
      I3 => pixelHorz(3),
      I4 => pixelHorz(4),
      O => signalBRAMCh1_i_7_n_0
    );
signalBRAMCh1_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => pixelHorz(0),
      I1 => pixelHorz(1),
      I2 => pixelHorz(2),
      I3 => pixelHorz(3),
      O => signalBRAMCh1_i_8_n_0
    );
signalBRAMCh1_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => pixelHorz(1),
      I1 => pixelHorz(0),
      I2 => pixelHorz(2),
      O => signalBRAMCh1_i_9_n_0
    );
signalBRAMCh2: entity work.zyncoscope_oscope_0_1_blk_mem_gen_0
     port map (
      addra(10 downto 9) => \^tmp_reg[10]\(6 downto 5),
      addra(8) => writeAddress(8),
      addra(7 downto 6) => \^tmp_reg[10]\(4 downto 3),
      addra(5 downto 3) => writeAddress(5 downto 3),
      addra(2 downto 0) => \^tmp_reg[10]\(2 downto 0),
      addrb(10) => vidSigGen_n_14,
      addrb(9) => vidSigGen_n_15,
      addrb(8) => vidSigGen_n_16,
      addrb(7) => vidSigGen_n_17,
      addrb(6) => vidSigGen_n_18,
      addrb(5) => signalBRAMCh1_i_6_n_0,
      addrb(4) => signalBRAMCh1_i_7_n_0,
      addrb(3) => signalBRAMCh1_i_8_n_0,
      addrb(2) => signalBRAMCh1_i_9_n_0,
      addrb(1) => vidSigGen_n_19,
      addrb(0) => signalBRAMCh1_i_11_n_0,
      clka => s00_axi_aclk,
      clkb => videoClk,
      dina(15 downto 0) => an7606data_ext(15 downto 0),
      doutb(15 downto 0) => sampCh2_int(15 downto 0),
      ena => '1',
      enb => '1',
      wea(0) => Q(8)
    );
storing_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => storing_reg_4,
      Q => \^storing_reg_0\,
      R => \^sr\(0)
    );
trigVolt2Pix: entity work.zyncoscope_oscope_0_1_two2pix
     port map (
      P(7 downto 0) => L(10 downto 3),
      p_0_out => trigVolt2Pix_n_4,
      p_0_out_0 => trigVolt2Pix_n_5,
      p_0_out_1 => trigVolt2Pix_n_6,
      p_0_out_2 => trigVolt2Pix_n_7,
      pixelTrigVolt(3 downto 2) => pixelTrigVolt(10 downto 9),
      pixelTrigVolt(1) => pixelTrigVolt(7),
      pixelTrigVolt(0) => pixelTrigVolt(4)
    );
triggeredCh10_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => triggeredCh10_carry_n_0,
      CO(2) => triggeredCh10_carry_n_1,
      CO(1) => triggeredCh10_carry_n_2,
      CO(0) => triggeredCh10_carry_n_3,
      CYINIT => '0',
      DI(3) => prevRegisterCh1_n_4,
      DI(2) => prevRegisterCh1_n_5,
      DI(1) => prevRegisterCh1_n_6,
      DI(0) => prevRegisterCh1_n_7,
      O(3 downto 0) => NLW_triggeredCh10_carry_O_UNCONNECTED(3 downto 0),
      S(3) => prevRegisterCh1_n_0,
      S(2) => prevRegisterCh1_n_1,
      S(1) => prevRegisterCh1_n_2,
      S(0) => prevRegisterCh1_n_3
    );
\triggeredCh10_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => triggeredCh10_carry_n_0,
      CO(3) => prevLessCh1,
      CO(2) => \triggeredCh10_carry__0_n_1\,
      CO(1) => \triggeredCh10_carry__0_n_2\,
      CO(0) => \triggeredCh10_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => prevRegisterCh1_n_12,
      DI(2) => prevRegisterCh1_n_13,
      DI(1) => prevRegisterCh1_n_14,
      DI(0) => prevRegisterCh1_n_15,
      O(3 downto 0) => \NLW_triggeredCh10_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => prevRegisterCh1_n_8,
      S(2) => prevRegisterCh1_n_9,
      S(1) => prevRegisterCh1_n_10,
      S(0) => prevRegisterCh1_n_11
    );
\triggeredCh10_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \triggeredCh10_inferred__0/i__carry_n_0\,
      CO(2) => \triggeredCh10_inferred__0/i__carry_n_1\,
      CO(1) => \triggeredCh10_inferred__0/i__carry_n_2\,
      CO(0) => \triggeredCh10_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => currRegisterCh1_n_20,
      DI(2) => currRegisterCh1_n_21,
      DI(1) => currRegisterCh1_n_22,
      DI(0) => currRegisterCh1_n_23,
      O(3 downto 0) => \NLW_triggeredCh10_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => currRegisterCh1_n_0,
      S(2) => currRegisterCh1_n_1,
      S(1) => currRegisterCh1_n_2,
      S(0) => currRegisterCh1_n_3
    );
\triggeredCh10_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \triggeredCh10_inferred__0/i__carry_n_0\,
      CO(3) => currGtrCh1,
      CO(2) => \triggeredCh10_inferred__0/i__carry__0_n_1\,
      CO(1) => \triggeredCh10_inferred__0/i__carry__0_n_2\,
      CO(0) => \triggeredCh10_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => currRegisterCh1_n_28,
      DI(2) => currRegisterCh1_n_29,
      DI(1) => currRegisterCh1_n_30,
      DI(0) => currRegisterCh1_n_31,
      O(3 downto 0) => \NLW_triggeredCh10_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => currRegisterCh1_n_24,
      S(2) => currRegisterCh1_n_25,
      S(1) => currRegisterCh1_n_26,
      S(0) => currRegisterCh1_n_27
    );
vc: entity work.zyncoscope_oscope_0_1_clk_wiz_0
     port map (
      clk_in1 => s00_axi_aclk,
      clk_out1 => videoClk,
      clk_out2 => videoClkx5,
      locked => clkLocked,
      resetn => s00_axi_aresetn
    );
vgaToHdmi: entity work.zyncoscope_oscope_0_1_hdmi_tx_0
     port map (
      TMDS_CLK_N => tmdsClkN_ext,
      TMDS_CLK_P => tmdsClkP_ext,
      TMDS_DATA_N(2 downto 0) => tmdsDataN_ext(2 downto 0),
      TMDS_DATA_P(2 downto 0) => tmdsDataP_ext(2 downto 0),
      ade => '0',
      aux0_din(3 downto 0) => B"0000",
      aux1_din(3 downto 0) => B"0000",
      aux2_din(3 downto 0) => B"0000",
      blue(7 downto 2) => B"000000",
      blue(1 downto 0) => blue(1 downto 0),
      green(7 downto 4) => B"0000",
      green(3) => green(3),
      green(2) => '0',
      green(1 downto 0) => green(1 downto 0),
      hsync => \^hsync\,
      pix_clk => videoClk,
      pix_clk_locked => clkLocked,
      pix_clkx5 => videoClkx5,
      red(7 downto 2) => B"000000",
      red(1 downto 0) => red(1 downto 0),
      rst => \^sr\(0),
      vde => de,
      vsync => \^vsync\
    );
vidSigGen: entity work.zyncoscope_oscope_0_1_videoSignalGenerator
     port map (
      CLK => videoClk,
      CO(0) => ltOp,
      D(1) => vidSigGen_n_74,
      D(0) => vidSigGen_n_75,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => signalBRAMCh1_i_12_n_0,
      DI(3) => vidSigGen_n_30,
      DI(2) => vidSigGen_n_31,
      DI(1) => vidSigGen_n_32,
      DI(0) => vidSigGen_n_33,
      E(0) => \h_cnt_reg[8]\,
      P(7 downto 6) => L(10 downto 9),
      P(5 downto 0) => L(5 downto 0),
      Q(5 downto 0) => pixelHorz(5 downto 0),
      S(3) => vidSigGen_n_62,
      S(2) => vidSigGen_n_63,
      S(1) => vidSigGen_n_64,
      S(0) => vidSigGen_n_65,
      addrb(5) => vidSigGen_n_14,
      addrb(4) => vidSigGen_n_15,
      addrb(3) => vidSigGen_n_16,
      addrb(2) => vidSigGen_n_17,
      addrb(1) => vidSigGen_n_18,
      addrb(0) => vidSigGen_n_19,
      \blue_reg[0]\(0) => gtOp_0,
      \blue_reg[0]_0\(0) => ltOp_1,
      de0 => de0,
      \gtOp_carry__0\(10) => \p_0_out__0_n_79\,
      \gtOp_carry__0\(9) => \p_0_out__0_n_80\,
      \gtOp_carry__0\(8) => \p_0_out__0_n_81\,
      \gtOp_carry__0\(7) => \p_0_out__0_n_82\,
      \gtOp_carry__0\(6) => \p_0_out__0_n_83\,
      \gtOp_carry__0\(5) => \p_0_out__0_n_84\,
      \gtOp_carry__0\(4) => \p_0_out__0_n_85\,
      \gtOp_carry__0\(3) => \p_0_out__0_n_86\,
      \gtOp_carry__0\(2) => \p_0_out__0_n_87\,
      \gtOp_carry__0\(1) => \p_0_out__0_n_88\,
      \gtOp_carry__0\(0) => \p_0_out__0_n_89\,
      \gtOp_carry__0_0\(10) => \p_0_out__1_n_79\,
      \gtOp_carry__0_0\(9) => \p_0_out__1_n_80\,
      \gtOp_carry__0_0\(8) => \p_0_out__1_n_81\,
      \gtOp_carry__0_0\(7) => \p_0_out__1_n_82\,
      \gtOp_carry__0_0\(6) => \p_0_out__1_n_83\,
      \gtOp_carry__0_0\(5) => \p_0_out__1_n_84\,
      \gtOp_carry__0_0\(4) => \p_0_out__1_n_85\,
      \gtOp_carry__0_0\(3) => \p_0_out__1_n_86\,
      \gtOp_carry__0_0\(2) => \p_0_out__1_n_87\,
      \gtOp_carry__0_0\(1) => \p_0_out__1_n_88\,
      \gtOp_carry__0_0\(0) => \p_0_out__1_n_89\,
      h_activeArea => h_activeArea,
      h_activeArea_reg_0 => h_activeArea_reg,
      \h_cnt_reg[0]_0\ => \h_cnt_reg[0]\,
      \h_cnt_reg[10]_0\(2 downto 0) => \h_cnt_reg[10]\(2 downto 0),
      \h_cnt_reg[5]_0\ => \h_cnt_reg[5]\,
      hs_reg_0 => hs_reg,
      hsync => \^hsync\,
      ltOp_carry => ch1Comparator_n_2,
      ltOp_carry_0 => ch2Comparator_n_2,
      \ltOp_carry__0\ => scoFace_n_43,
      \ltOp_carry__0_0\ => scoFace_n_44,
      \p_0_out__0\(3) => vidSigGen_n_26,
      \p_0_out__0\(2) => vidSigGen_n_27,
      \p_0_out__0\(1) => vidSigGen_n_28,
      \p_0_out__0\(0) => vidSigGen_n_29,
      \p_0_out__0_0\(3) => vidSigGen_n_34,
      \p_0_out__0_0\(2) => vidSigGen_n_35,
      \p_0_out__0_0\(1) => vidSigGen_n_36,
      \p_0_out__0_0\(0) => vidSigGen_n_37,
      \p_0_out__0_1\(1) => vidSigGen_n_38,
      \p_0_out__0_1\(0) => vidSigGen_n_39,
      \p_0_out__0_2\(1) => vidSigGen_n_42,
      \p_0_out__0_2\(0) => vidSigGen_n_43,
      \p_0_out__1\(3) => vidSigGen_n_44,
      \p_0_out__1\(2) => vidSigGen_n_45,
      \p_0_out__1\(1) => vidSigGen_n_46,
      \p_0_out__1\(0) => vidSigGen_n_47,
      \p_0_out__1_0\(3) => vidSigGen_n_52,
      \p_0_out__1_0\(2) => vidSigGen_n_53,
      \p_0_out__1_0\(1) => vidSigGen_n_54,
      \p_0_out__1_0\(0) => vidSigGen_n_55,
      \p_0_out__1_1\(1) => vidSigGen_n_56,
      \p_0_out__1_1\(0) => vidSigGen_n_57,
      \p_0_out__1_2\(1) => vidSigGen_n_60,
      \p_0_out__1_2\(0) => vidSigGen_n_61,
      \p_0_out__1_3\(3) => vidSigGen_n_68,
      \p_0_out__1_3\(2) => vidSigGen_n_69,
      \p_0_out__1_3\(1) => vidSigGen_n_70,
      \p_0_out__1_3\(0) => vidSigGen_n_71,
      pixelTrigVolt(3 downto 2) => pixelTrigVolt(10 downto 9),
      pixelTrigVolt(1) => pixelTrigVolt(7),
      pixelTrigVolt(0) => pixelTrigVolt(4),
      \pixelVert_reg[0]_0\ => \^sr\(0),
      \pixelVert_reg[10]_0\(1) => vidSigGen_n_40,
      \pixelVert_reg[10]_0\(0) => vidSigGen_n_41,
      \pixelVert_reg[10]_1\(1) => vidSigGen_n_58,
      \pixelVert_reg[10]_1\(0) => vidSigGen_n_59,
      \pixelVert_reg[10]_2\(1) => vidSigGen_n_66,
      \pixelVert_reg[10]_2\(0) => vidSigGen_n_67,
      \pixelVert_reg[10]_3\(1) => vidSigGen_n_72,
      \pixelVert_reg[10]_3\(0) => vidSigGen_n_73,
      \pixelVert_reg[6]_0\(3) => vidSigGen_n_48,
      \pixelVert_reg[6]_0\(2) => vidSigGen_n_49,
      \pixelVert_reg[6]_0\(1) => vidSigGen_n_50,
      \pixelVert_reg[6]_0\(0) => vidSigGen_n_51,
      \red[1]_i_147_0\ => scoFace_n_14,
      \red[1]_i_2_0\ => vidSigGen_n_25,
      \red[1]_i_2_1\ => vidSigGen_n_76,
      \red[1]_i_349_0\ => scoFace_n_25,
      \red[1]_i_392_0\ => scoFace_n_50,
      \red_reg[1]\(0) => gtOp,
      \red_reg[1]_i_124_0\ => scoFace_n_42,
      \red_reg[1]_i_125_0\ => scoFace_n_38,
      \red_reg[1]_i_125_1\ => scoFace_n_40,
      \red_reg[1]_i_137_0\ => scoFace_n_41,
      \red_reg[1]_i_140_0\ => scoFace_n_37,
      \red_reg[1]_i_140_1\ => scoFace_n_52,
      \red_reg[1]_i_141_0\ => scoFace_n_7,
      \red_reg[1]_i_143_0\ => scoFace_n_12,
      \red_reg[1]_i_148_0\ => scoFace_n_55,
      \red_reg[1]_i_148_1\ => scoFace_n_30,
      \red_reg[1]_i_155_0\ => scoFace_n_16,
      \red_reg[1]_i_155_1\ => scoFace_n_15,
      \red_reg[1]_i_160_0\ => scoFace_n_54,
      \red_reg[1]_i_160_1\ => scoFace_n_27,
      \red_reg[1]_i_166_0\ => scoFace_n_20,
      \red_reg[1]_i_168_0\ => scoFace_n_51,
      \red_reg[1]_i_169_0\ => scoFace_n_0,
      \red_reg[1]_i_180_0\ => trigVolt2Pix_n_4,
      \red_reg[1]_i_180_1\ => scoFace_n_36,
      \red_reg[1]_i_180_2\ => scoFace_n_19,
      \red_reg[1]_i_181_0\ => scoFace_n_8,
      \red_reg[1]_i_189_0\ => scoFace_n_49,
      \red_reg[1]_i_233_0\ => scoFace_n_4,
      \red_reg[1]_i_233_1\ => scoFace_n_5,
      \red_reg[1]_i_238_0\ => scoFace_n_1,
      \red_reg[1]_i_238_1\ => scoFace_n_56,
      \red_reg[1]_i_238_2\ => scoFace_n_34,
      \red_reg[1]_i_245_0\ => scoFace_n_17,
      \red_reg[1]_i_250_0\ => scoFace_n_35,
      \red_reg[1]_i_250_1\ => scoFace_n_31,
      \red_reg[1]_i_250_2\ => scoFace_n_24,
      \red_reg[1]_i_300_0\ => scoFace_n_39,
      \red_reg[1]_i_300_1\ => scoFace_n_10,
      \red_reg[1]_i_305_0\ => scoFace_n_13,
      \red_reg[1]_i_345_0\ => scoFace_n_22,
      \red_reg[1]_i_345_1\ => scoFace_n_26,
      \red_reg[1]_i_350_0\ => scoFace_n_45,
      \red_reg[1]_i_350_1\ => scoFace_n_9,
      \red_reg[1]_i_417_0\ => scoFace_n_53,
      \red_reg[1]_i_417_1\ => scoFace_n_21,
      \red_reg[1]_i_422_0\ => scoFace_n_2,
      \red_reg[1]_i_422_1\ => scoFace_n_3,
      \red_reg[1]_i_422_2\ => scoFace_n_46,
      \red_reg[1]_i_43_0\ => scoFace_n_28,
      \red_reg[1]_i_44_0\ => scoFace_n_11,
      \red_reg[1]_i_452_0\ => trigVolt2Pix_n_6,
      \red_reg[1]_i_452_1\ => trigVolt2Pix_n_7,
      \red_reg[1]_i_457_0\ => scoFace_n_58,
      \red_reg[1]_i_48_0\ => scoFace_n_47,
      \red_reg[1]_i_49_0\ => scoFace_n_32,
      \red_reg[1]_i_49_1\ => scoFace_n_29,
      \red_reg[1]_i_52_0\ => scoFace_n_48,
      \red_reg[1]_i_58_0\ => scoFace_n_6,
      \red_reg[1]_i_64_0\ => scoFace_n_23,
      \red_reg[1]_i_87_0\ => scoFace_n_57,
      \red_reg[1]_i_92_0\ => trigVolt2Pix_n_5,
      \red_reg[1]_i_92_1\ => scoFace_n_18,
      \red_reg[1]_i_93_0\ => scoFace_n_33,
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_aresetn_0(2) => vidSigGen_n_5,
      s00_axi_aresetn_0(1) => vidSigGen_n_6,
      s00_axi_aresetn_0(0) => vidSigGen_n_7,
      v_activeArea => v_activeArea,
      v_activeArea06_out => v_activeArea06_out,
      v_activeArea_reg_0 => v_activeArea_reg,
      \v_cnt_reg[10]_0\ => \v_cnt_reg[10]\,
      \v_cnt_reg[4]_0\ => \v_cnt_reg[4]\,
      \v_cnt_reg[7]_0\ => \v_cnt_reg[7]\,
      \v_cnt_reg[7]_1\ => \v_cnt_reg[7]_0\,
      vde => de,
      vs_reg_0 => vs_reg,
      vsync => \^vsync\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_1_acquireToHDMI is
  port (
    p_1_in : out STD_LOGIC;
    tmdsClkP_ext : out STD_LOGIC;
    tmdsClkN_ext : out STD_LOGIC;
    tmdsDataP_ext : out STD_LOGIC_VECTOR ( 2 downto 0 );
    tmdsDataN_ext : out STD_LOGIC_VECTOR ( 2 downto 0 );
    hsync : out STD_LOGIC;
    vsync : out STD_LOGIC;
    currForceBtn : out STD_LOGIC;
    prevForceBtn : out STD_LOGIC;
    currModeBtn : out STD_LOGIC;
    prevModeBtn : out STD_LOGIC;
    v_activeArea : out STD_LOGIC;
    h_activeArea : out STD_LOGIC;
    storing_reg : out STD_LOGIC;
    manual_reg_0 : out STD_LOGIC;
    \v_cnt_reg[7]\ : out STD_LOGIC;
    \h_cnt_reg[10]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \h_cnt_reg[0]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[21]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    an7606rd_ext : out STD_LOGIC;
    an7606convst_ext : out STD_LOGIC;
    an7606cs_ext : out STD_LOGIC;
    conversionPlusReadoutTime_ext : out STD_LOGIC;
    sampleTimerRollover_ext : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \h_cnt_reg[5]\ : out STD_LOGIC;
    \v_cnt_reg[10]\ : out STD_LOGIC;
    v_activeArea06_out : out STD_LOGIC;
    \v_cnt_reg[7]_0\ : out STD_LOGIC;
    \v_cnt_reg[4]\ : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    de0 : in STD_LOGIC;
    an7606data_ext : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    currModeBtn_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    single0 : in STD_LOGIC;
    hs_reg : in STD_LOGIC;
    vs_reg : in STD_LOGIC;
    v_activeArea_reg : in STD_LOGIC;
    h_activeArea_reg : in STD_LOGIC;
    storing_reg_0 : in STD_LOGIC;
    manual_reg_1 : in STD_LOGIC;
    an7606busy_ext : in STD_LOGIC;
    \ltOp_carry__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[15]_i_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \axi_rdata_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[15]\ : in STD_LOGIC;
    \axi_rdata_reg[15]_0\ : in STD_LOGIC;
    \axi_rdata_reg[14]\ : in STD_LOGIC;
    \axi_rdata_reg[14]_0\ : in STD_LOGIC;
    \axi_rdata_reg[13]\ : in STD_LOGIC;
    \axi_rdata_reg[13]_0\ : in STD_LOGIC;
    \axi_rdata_reg[12]\ : in STD_LOGIC;
    \axi_rdata_reg[12]_0\ : in STD_LOGIC;
    \axi_rdata_reg[11]\ : in STD_LOGIC;
    \axi_rdata_reg[11]_0\ : in STD_LOGIC;
    \axi_rdata_reg[10]\ : in STD_LOGIC;
    \axi_rdata_reg[10]_0\ : in STD_LOGIC;
    \axi_rdata_reg[9]\ : in STD_LOGIC;
    \axi_rdata_reg[9]_0\ : in STD_LOGIC;
    \axi_rdata_reg[8]\ : in STD_LOGIC;
    \axi_rdata_reg[8]_0\ : in STD_LOGIC;
    \axi_rdata_reg[7]\ : in STD_LOGIC;
    \axi_rdata_reg[7]_0\ : in STD_LOGIC;
    \axi_rdata_reg[6]\ : in STD_LOGIC;
    \axi_rdata_reg[6]_0\ : in STD_LOGIC;
    \axi_rdata_reg[5]\ : in STD_LOGIC;
    \axi_rdata_reg[5]_0\ : in STD_LOGIC;
    \axi_rdata_reg[4]\ : in STD_LOGIC;
    \axi_rdata_reg[4]_0\ : in STD_LOGIC;
    \axi_rdata_reg[3]\ : in STD_LOGIC;
    \axi_rdata_reg[3]_0\ : in STD_LOGIC;
    \axi_rdata_reg[2]\ : in STD_LOGIC;
    \axi_rdata_reg[2]_0\ : in STD_LOGIC;
    \axi_rdata_reg[1]\ : in STD_LOGIC;
    \axi_rdata_reg[1]_0\ : in STD_LOGIC;
    \axi_rdata_reg[0]_0\ : in STD_LOGIC;
    \axi_rdata_reg[0]_1\ : in STD_LOGIC
  );
end zyncoscope_oscope_0_1_acquireToHDMI;

architecture STRUCTURE of zyncoscope_oscope_0_1_acquireToHDMI is
  signal \^fsm_onehot_state_reg[21]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \addyComparator/gtOp\ : STD_LOGIC;
  signal \addyComparator/ltOp\ : STD_LOGIC;
  signal \addyCounter/p_2_in\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ctrlpath_n_10 : STD_LOGIC;
  signal ctrlpath_n_11 : STD_LOGIC;
  signal ctrlpath_n_12 : STD_LOGIC;
  signal ctrlpath_n_13 : STD_LOGIC;
  signal ctrlpath_n_15 : STD_LOGIC;
  signal ctrlpath_n_17 : STD_LOGIC;
  signal ctrlpath_n_18 : STD_LOGIC;
  signal ctrlpath_n_19 : STD_LOGIC;
  signal ctrlpath_n_20 : STD_LOGIC;
  signal ctrlpath_n_21 : STD_LOGIC;
  signal ctrlpath_n_22 : STD_LOGIC;
  signal ctrlpath_n_23 : STD_LOGIC;
  signal ctrlpath_n_29 : STD_LOGIC;
  signal ctrlpath_n_7 : STD_LOGIC;
  signal ctrlpath_n_8 : STD_LOGIC;
  signal ctrlpath_n_9 : STD_LOGIC;
  signal \^currforcebtn\ : STD_LOGIC;
  signal \^currmodebtn\ : STD_LOGIC;
  signal datapath_n_32 : STD_LOGIC;
  signal datapath_n_33 : STD_LOGIC;
  signal datapath_n_36 : STD_LOGIC;
  signal datapath_n_37 : STD_LOGIC;
  signal datapath_n_38 : STD_LOGIC;
  signal datapath_n_39 : STD_LOGIC;
  signal datapath_n_40 : STD_LOGIC;
  signal datapath_n_41 : STD_LOGIC;
  signal datapath_n_42 : STD_LOGIC;
  signal \longCounter/p_2_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal longd0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^manual_reg_0\ : STD_LOGIC;
  signal \^p_1_in\ : STD_LOGIC;
  signal \rateComparitor/gtOp\ : STD_LOGIC;
  signal \rateComparitor/ltOp\ : STD_LOGIC;
  signal \rateCounter/p_2_in\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rateCounter/plusOp\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal rated0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \shortComparitor/gtOp\ : STD_LOGIC;
  signal \shortComparitor/ltOp\ : STD_LOGIC;
  signal single : STD_LOGIC;
  signal \^storing_reg\ : STD_LOGIC;
  signal writeAddress : STD_LOGIC_VECTOR ( 10 downto 0 );
begin
  \FSM_onehot_state_reg[21]\(2 downto 0) <= \^fsm_onehot_state_reg[21]\(2 downto 0);
  currForceBtn <= \^currforcebtn\;
  currModeBtn <= \^currmodebtn\;
  manual_reg_0 <= \^manual_reg_0\;
  p_1_in <= \^p_1_in\;
  storing_reg <= \^storing_reg\;
ctrlpath: entity work.zyncoscope_oscope_0_1_acquireToHDMI_ctrlpath
     port map (
      CO(0) => \addyComparator/gtOp\,
      D(5) => \addyCounter/p_2_in\(10),
      D(4 downto 3) => \addyCounter/p_2_in\(7 downto 6),
      D(2 downto 0) => \addyCounter/p_2_in\(2 downto 0),
      E(0) => ctrlpath_n_19,
      \FSM_onehot_state_reg[0]_0\ => ctrlpath_n_20,
      \FSM_onehot_state_reg[0]_1\ => ctrlpath_n_23,
      \FSM_onehot_state_reg[0]_2\(0) => ctrlpath_n_29,
      \FSM_onehot_state_reg[0]_3\(0) => \longCounter/p_2_in\(0),
      \FSM_onehot_state_reg[0]_4\(0) => \shortComparitor/ltOp\,
      \FSM_onehot_state_reg[0]_5\(0) => \shortComparitor/gtOp\,
      \FSM_onehot_state_reg[0]_6\ => datapath_n_36,
      \FSM_onehot_state_reg[0]_7\(0) => \rateComparitor/ltOp\,
      \FSM_onehot_state_reg[0]_8\(0) => \rateComparitor/gtOp\,
      \FSM_onehot_state_reg[10]_0\ => \^storing_reg\,
      \FSM_onehot_state_reg[14]_0\(0) => ctrlpath_n_21,
      \FSM_onehot_state_reg[16]_0\(3) => datapath_n_37,
      \FSM_onehot_state_reg[16]_0\(2) => datapath_n_38,
      \FSM_onehot_state_reg[16]_0\(1) => datapath_n_39,
      \FSM_onehot_state_reg[16]_0\(0) => datapath_n_40,
      \FSM_onehot_state_reg[17]_0\(31 downto 0) => \rateCounter/p_2_in\(31 downto 0),
      \FSM_onehot_state_reg[19]_0\ => \^manual_reg_0\,
      \FSM_onehot_state_reg[21]_0\ => datapath_n_41,
      \FSM_onehot_state_reg[21]_1\ => datapath_n_42,
      \FSM_onehot_state_reg[5]_0\(0) => \addyComparator/ltOp\,
      \FSM_onehot_state_reg[8]_0\ => ctrlpath_n_22,
      Q(12) => \^fsm_onehot_state_reg[21]\(2),
      Q(11) => ctrlpath_n_7,
      Q(10) => ctrlpath_n_8,
      Q(9) => ctrlpath_n_9,
      Q(8) => ctrlpath_n_10,
      Q(7) => ctrlpath_n_11,
      Q(6) => ctrlpath_n_12,
      Q(5) => ctrlpath_n_13,
      Q(4) => \^fsm_onehot_state_reg[21]\(1),
      Q(3) => ctrlpath_n_15,
      Q(2) => \^fsm_onehot_state_reg[21]\(0),
      Q(1) => ctrlpath_n_17,
      Q(0) => ctrlpath_n_18,
      SR(0) => \^p_1_in\,
      an7606busy_ext => an7606busy_ext,
      an7606convst_ext => an7606convst_ext,
      an7606cs_ext => an7606cs_ext,
      an7606rd_ext => an7606rd_ext,
      conversionPlusReadoutTime_ext => conversionPlusReadoutTime_ext,
      plusOp(30 downto 0) => \rateCounter/plusOp\(31 downto 1),
      s00_axi_aclk => s00_axi_aclk,
      sampleTimerRollover_ext => sampleTimerRollover_ext,
      single => single,
      \tmp_reg[0]\(0) => longd0(0),
      \tmp_reg[0]_0\(0) => rated0(0),
      \tmp_reg[10]\(6 downto 5) => writeAddress(10 downto 9),
      \tmp_reg[10]\(4 downto 3) => writeAddress(7 downto 6),
      \tmp_reg[10]\(2 downto 0) => writeAddress(2 downto 0),
      \tmp_reg[10]_0\ => datapath_n_32,
      \tmp_reg[6]\ => datapath_n_33
    );
currForceBtn_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => currModeBtn_reg_0(0),
      Q => \^currforcebtn\,
      R => \^p_1_in\
    );
currModeBtn_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => currModeBtn_reg_0(1),
      Q => \^currmodebtn\,
      R => \^p_1_in\
    );
datapath: entity work.zyncoscope_oscope_0_1_acquireToHDMI_datapath
     port map (
      CO(0) => \addyComparator/gtOp\,
      D(5) => \addyCounter/p_2_in\(10),
      D(4 downto 3) => \addyCounter/p_2_in\(7 downto 6),
      D(2 downto 0) => \addyCounter/p_2_in\(2 downto 0),
      E(0) => ctrlpath_n_19,
      \FSM_onehot_state_reg[1]\ => datapath_n_36,
      \FSM_onehot_state_reg[4]\ => \^manual_reg_0\,
      Q(10) => ctrlpath_n_7,
      Q(9) => ctrlpath_n_8,
      Q(8) => ctrlpath_n_9,
      Q(7) => ctrlpath_n_10,
      Q(6) => ctrlpath_n_11,
      Q(5) => ctrlpath_n_12,
      Q(4) => ctrlpath_n_13,
      Q(3) => ctrlpath_n_15,
      Q(2) => \^fsm_onehot_state_reg[21]\(0),
      Q(1) => ctrlpath_n_17,
      Q(0) => ctrlpath_n_18,
      SR(0) => \^p_1_in\,
      an7606data_ext(15 downto 0) => an7606data_ext(15 downto 0),
      \axi_araddr_reg[5]\(15 downto 0) => D(15 downto 0),
      \axi_rdata_reg[0]\(3 downto 0) => \axi_rdata_reg[0]\(3 downto 0),
      \axi_rdata_reg[0]_0\ => \axi_rdata_reg[0]_0\,
      \axi_rdata_reg[0]_1\ => \axi_rdata_reg[0]_1\,
      \axi_rdata_reg[10]\ => \axi_rdata_reg[10]\,
      \axi_rdata_reg[10]_0\ => \axi_rdata_reg[10]_0\,
      \axi_rdata_reg[11]\ => \axi_rdata_reg[11]\,
      \axi_rdata_reg[11]_0\ => \axi_rdata_reg[11]_0\,
      \axi_rdata_reg[12]\ => \axi_rdata_reg[12]\,
      \axi_rdata_reg[12]_0\ => \axi_rdata_reg[12]_0\,
      \axi_rdata_reg[13]\ => \axi_rdata_reg[13]\,
      \axi_rdata_reg[13]_0\ => \axi_rdata_reg[13]_0\,
      \axi_rdata_reg[14]\ => \axi_rdata_reg[14]\,
      \axi_rdata_reg[14]_0\ => \axi_rdata_reg[14]_0\,
      \axi_rdata_reg[15]\ => \axi_rdata_reg[15]\,
      \axi_rdata_reg[15]_0\ => \axi_rdata_reg[15]_0\,
      \axi_rdata_reg[15]_i_2_0\(15 downto 0) => \axi_rdata_reg[15]_i_2\(15 downto 0),
      \axi_rdata_reg[1]\ => \axi_rdata_reg[1]\,
      \axi_rdata_reg[1]_0\ => \axi_rdata_reg[1]_0\,
      \axi_rdata_reg[2]\ => \axi_rdata_reg[2]\,
      \axi_rdata_reg[2]_0\ => \axi_rdata_reg[2]_0\,
      \axi_rdata_reg[3]\ => \axi_rdata_reg[3]\,
      \axi_rdata_reg[3]_0\ => \axi_rdata_reg[3]_0\,
      \axi_rdata_reg[4]\ => \axi_rdata_reg[4]\,
      \axi_rdata_reg[4]_0\ => \axi_rdata_reg[4]_0\,
      \axi_rdata_reg[5]\ => \axi_rdata_reg[5]\,
      \axi_rdata_reg[5]_0\ => \axi_rdata_reg[5]_0\,
      \axi_rdata_reg[6]\ => \axi_rdata_reg[6]\,
      \axi_rdata_reg[6]_0\ => \axi_rdata_reg[6]_0\,
      \axi_rdata_reg[7]\ => \axi_rdata_reg[7]\,
      \axi_rdata_reg[7]_0\ => \axi_rdata_reg[7]_0\,
      \axi_rdata_reg[8]\ => \axi_rdata_reg[8]\,
      \axi_rdata_reg[8]_0\ => \axi_rdata_reg[8]_0\,
      \axi_rdata_reg[9]\ => \axi_rdata_reg[9]\,
      \axi_rdata_reg[9]_0\ => \axi_rdata_reg[9]_0\,
      de0 => de0,
      h_activeArea => h_activeArea,
      h_activeArea_reg => h_activeArea_reg,
      \h_cnt_reg[0]\ => \h_cnt_reg[0]\,
      \h_cnt_reg[10]\(2 downto 0) => \h_cnt_reg[10]\(2 downto 0),
      \h_cnt_reg[5]\ => \h_cnt_reg[5]\,
      \h_cnt_reg[8]\ => E(0),
      hs_reg => hs_reg,
      hsync => hsync,
      \ltOp_carry__0\(1 downto 0) => \ltOp_carry__0\(1 downto 0),
      p_0_out_0(15 downto 0) => Q(15 downto 0),
      plusOp(30 downto 0) => \rateCounter/plusOp\(31 downto 1),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      storing_reg_0 => \^storing_reg\,
      storing_reg_1(3) => datapath_n_37,
      storing_reg_1(2) => datapath_n_38,
      storing_reg_1(1) => datapath_n_39,
      storing_reg_1(0) => datapath_n_40,
      storing_reg_2 => datapath_n_41,
      storing_reg_3 => datapath_n_42,
      storing_reg_4 => storing_reg_0,
      tmdsClkN_ext => tmdsClkN_ext,
      tmdsClkP_ext => tmdsClkP_ext,
      tmdsDataN_ext(2 downto 0) => tmdsDataN_ext(2 downto 0),
      tmdsDataP_ext(2 downto 0) => tmdsDataP_ext(2 downto 0),
      \tmp_reg[0]\(0) => longd0(0),
      \tmp_reg[0]_0\(0) => rated0(0),
      \tmp_reg[0]_1\(0) => \longCounter/p_2_in\(0),
      \tmp_reg[0]_2\(0) => ctrlpath_n_21,
      \tmp_reg[0]_3\(0) => ctrlpath_n_23,
      \tmp_reg[0]_4\(0) => ctrlpath_n_29,
      \tmp_reg[10]\(6 downto 5) => writeAddress(10 downto 9),
      \tmp_reg[10]\(4 downto 3) => writeAddress(7 downto 6),
      \tmp_reg[10]\(2 downto 0) => writeAddress(2 downto 0),
      \tmp_reg[10]_0\(0) => \addyComparator/ltOp\,
      \tmp_reg[30]\(0) => \rateComparitor/ltOp\,
      \tmp_reg[31]\(0) => \rateComparitor/gtOp\,
      \tmp_reg[31]_0\(31 downto 0) => \rateCounter/p_2_in\(31 downto 0),
      \tmp_reg[4]\(0) => \shortComparitor/ltOp\,
      \tmp_reg[4]_0\ => datapath_n_33,
      \tmp_reg[5]\(0) => \shortComparitor/gtOp\,
      \tmp_reg[7]\ => datapath_n_32,
      \tmp_reg[7]_0\ => ctrlpath_n_22,
      \tmp_reg[9]\ => ctrlpath_n_20,
      v_activeArea => v_activeArea,
      v_activeArea06_out => v_activeArea06_out,
      v_activeArea_reg => v_activeArea_reg,
      \v_cnt_reg[10]\ => \v_cnt_reg[10]\,
      \v_cnt_reg[4]\ => \v_cnt_reg[4]\,
      \v_cnt_reg[7]\ => \v_cnt_reg[7]\,
      \v_cnt_reg[7]_0\ => \v_cnt_reg[7]_0\,
      vs_reg => vs_reg,
      vsync => vsync
    );
manual_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => manual_reg_1,
      Q => \^manual_reg_0\,
      S => \^p_1_in\
    );
prevForceBtn_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \^currforcebtn\,
      Q => prevForceBtn,
      R => \^p_1_in\
    );
prevModeBtn_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \^currmodebtn\,
      Q => prevModeBtn,
      R => \^p_1_in\
    );
single_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => single0,
      Q => single,
      R => \^p_1_in\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_1_oscilloscope_v1_0_S00_AXI is
  port (
    tmdsClkP_ext : out STD_LOGIC;
    tmdsClkN_ext : out STD_LOGIC;
    tmdsDataP_ext : out STD_LOGIC_VECTOR ( 2 downto 0 );
    tmdsDataN_ext : out STD_LOGIC_VECTOR ( 2 downto 0 );
    hsync : out STD_LOGIC;
    vsync : out STD_LOGIC;
    currForceBtn : out STD_LOGIC;
    prevForceBtn : out STD_LOGIC;
    currModeBtn : out STD_LOGIC;
    prevModeBtn : out STD_LOGIC;
    axi_wready_reg_0 : out STD_LOGIC;
    axi_awready_reg_0 : out STD_LOGIC;
    axi_arready_reg_0 : out STD_LOGIC;
    v_activeArea : out STD_LOGIC;
    h_activeArea : out STD_LOGIC;
    storing_reg : out STD_LOGIC;
    manual_reg : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    aw_en_reg_0 : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    \v_cnt_reg[7]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \h_cnt_reg[0]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[21]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    eqOp3_in : out STD_LOGIC;
    \h_cnt_reg[5]\ : out STD_LOGIC;
    \v_cnt_reg[10]\ : out STD_LOGIC;
    v_activeArea06_out : out STD_LOGIC;
    \v_cnt_reg[7]_0\ : out STD_LOGIC;
    \v_cnt_reg[4]\ : out STD_LOGIC;
    an7606rd_ext : out STD_LOGIC;
    an7606convst_ext : out STD_LOGIC;
    an7606cs_ext : out STD_LOGIC;
    conversionPlusReadoutTime_ext : out STD_LOGIC;
    sampleTimerRollover_ext : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    de0 : in STD_LOGIC;
    an7606data_ext : in STD_LOGIC_VECTOR ( 15 downto 0 );
    single0 : in STD_LOGIC;
    hs_reg : in STD_LOGIC;
    vs_reg : in STD_LOGIC;
    v_activeArea_reg : in STD_LOGIC;
    h_activeArea_reg : in STD_LOGIC;
    storing_reg_0 : in STD_LOGIC;
    manual_reg_0 : in STD_LOGIC;
    axi_bvalid_reg_0 : in STD_LOGIC;
    aw_en_reg_1 : in STD_LOGIC;
    axi_rvalid_reg_0 : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    an7606busy_ext : in STD_LOGIC
  );
end zyncoscope_oscope_0_1_oscilloscope_v1_0_S00_AXI;

architecture STRUCTURE of zyncoscope_oscope_0_1_oscilloscope_v1_0_S00_AXI is
  signal \^aw_en_reg_0\ : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal \^axi_arready_reg_0\ : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal \^axi_awready_reg_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal \^axi_wready_reg_0\ : STD_LOGIC;
  signal \datapath/scoFace/p_1_in\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal slv_reg0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \slv_reg0__0\ : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal slv_reg1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal slv_reg10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg10[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg10[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg10[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg10[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg11 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg11[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg11[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg11[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg11[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg12 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg12[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg12[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg12[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg12[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg13 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg13[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg13[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg13[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg13[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg14 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg14[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg14[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg14[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg14[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg15 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg15[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg15[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg15[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg15[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1__0\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal slv_reg2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \slv_reg2[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2__0\ : STD_LOGIC_VECTOR ( 31 downto 11 );
  signal slv_reg3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \slv_reg3[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3__0\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal slv_reg4 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \slv_reg4[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4__0\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal slv_reg8 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg8[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg8[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg8[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg8[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg9 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg9[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg9[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg9[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg9[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg_rden : STD_LOGIC;
  signal \slv_reg_wren__2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_rdata[16]_i_4\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \axi_rdata[17]_i_4\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \axi_rdata[18]_i_4\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \axi_rdata[19]_i_4\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \axi_rdata[20]_i_4\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \axi_rdata[21]_i_4\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \axi_rdata[22]_i_4\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \axi_rdata[23]_i_4\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \axi_rdata[24]_i_4\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \axi_rdata[25]_i_4\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \axi_rdata[26]_i_4\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \axi_rdata[27]_i_4\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \axi_rdata[28]_i_4\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \axi_rdata[29]_i_4\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \axi_rdata[30]_i_4\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \axi_rdata[31]_i_5\ : label is "soft_lutpair176";
begin
  aw_en_reg_0 <= \^aw_en_reg_0\;
  axi_arready_reg_0 <= \^axi_arready_reg_0\;
  axi_awready_reg_0 <= \^axi_awready_reg_0\;
  axi_wready_reg_0 <= \^axi_wready_reg_0\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => aw_en_reg_1,
      Q => \^aw_en_reg_0\,
      S => \datapath/scoFace/p_1_in\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(0),
      Q => sel0(0),
      S => \datapath/scoFace/p_1_in\
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(1),
      Q => sel0(1),
      S => \datapath/scoFace/p_1_in\
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(2),
      Q => sel0(2),
      S => \datapath/scoFace/p_1_in\
    );
\axi_araddr_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(3),
      Q => sel0(3),
      S => \datapath/scoFace/p_1_in\
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^axi_arready_reg_0\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^axi_arready_reg_0\,
      R => \datapath/scoFace/p_1_in\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(0),
      Q => p_0_in(0),
      R => \datapath/scoFace/p_1_in\
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(1),
      Q => p_0_in(1),
      R => \datapath/scoFace/p_1_in\
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(2),
      Q => p_0_in(2),
      R => \datapath/scoFace/p_1_in\
    );
\axi_awaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(3),
      Q => p_0_in(3),
      R => \datapath/scoFace/p_1_in\
    );
axi_awready_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^aw_en_reg_0\,
      I1 => s00_axi_wvalid,
      I2 => s00_axi_awvalid,
      I3 => \^axi_awready_reg_0\,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^axi_awready_reg_0\,
      R => \datapath/scoFace/p_1_in\
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_bvalid_reg_0,
      Q => s00_axi_bvalid,
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(0),
      I1 => slv_reg2(0),
      I2 => sel0(1),
      I3 => slv_reg1(0),
      I4 => sel0(0),
      I5 => slv_reg0(0),
      O => \axi_rdata[0]_i_4_n_0\
    );
\axi_rdata[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(0),
      I1 => slv_reg10(0),
      I2 => sel0(1),
      I3 => slv_reg9(0),
      I4 => sel0(0),
      I5 => slv_reg8(0),
      O => \axi_rdata[0]_i_6_n_0\
    );
\axi_rdata[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(0),
      I1 => slv_reg14(0),
      I2 => sel0(1),
      I3 => slv_reg13(0),
      I4 => sel0(0),
      I5 => slv_reg12(0),
      O => \axi_rdata[0]_i_7_n_0\
    );
\axi_rdata[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(10),
      I1 => slv_reg2(10),
      I2 => sel0(1),
      I3 => slv_reg1(10),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(10),
      O => \axi_rdata[10]_i_4_n_0\
    );
\axi_rdata[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(10),
      I1 => slv_reg10(10),
      I2 => sel0(1),
      I3 => slv_reg9(10),
      I4 => sel0(0),
      I5 => slv_reg8(10),
      O => \axi_rdata[10]_i_6_n_0\
    );
\axi_rdata[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(10),
      I1 => slv_reg14(10),
      I2 => sel0(1),
      I3 => slv_reg13(10),
      I4 => sel0(0),
      I5 => slv_reg12(10),
      O => \axi_rdata[10]_i_7_n_0\
    );
\axi_rdata[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(11),
      I1 => \slv_reg2__0\(11),
      I2 => sel0(1),
      I3 => slv_reg1(11),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(11),
      O => \axi_rdata[11]_i_4_n_0\
    );
\axi_rdata[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(11),
      I1 => slv_reg10(11),
      I2 => sel0(1),
      I3 => slv_reg9(11),
      I4 => sel0(0),
      I5 => slv_reg8(11),
      O => \axi_rdata[11]_i_6_n_0\
    );
\axi_rdata[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(11),
      I1 => slv_reg14(11),
      I2 => sel0(1),
      I3 => slv_reg13(11),
      I4 => sel0(0),
      I5 => slv_reg12(11),
      O => \axi_rdata[11]_i_7_n_0\
    );
\axi_rdata[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(12),
      I1 => \slv_reg2__0\(12),
      I2 => sel0(1),
      I3 => slv_reg1(12),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(12),
      O => \axi_rdata[12]_i_4_n_0\
    );
\axi_rdata[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(12),
      I1 => slv_reg10(12),
      I2 => sel0(1),
      I3 => slv_reg9(12),
      I4 => sel0(0),
      I5 => slv_reg8(12),
      O => \axi_rdata[12]_i_6_n_0\
    );
\axi_rdata[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(12),
      I1 => slv_reg14(12),
      I2 => sel0(1),
      I3 => slv_reg13(12),
      I4 => sel0(0),
      I5 => slv_reg12(12),
      O => \axi_rdata[12]_i_7_n_0\
    );
\axi_rdata[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(13),
      I1 => \slv_reg2__0\(13),
      I2 => sel0(1),
      I3 => slv_reg1(13),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(13),
      O => \axi_rdata[13]_i_4_n_0\
    );
\axi_rdata[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(13),
      I1 => slv_reg10(13),
      I2 => sel0(1),
      I3 => slv_reg9(13),
      I4 => sel0(0),
      I5 => slv_reg8(13),
      O => \axi_rdata[13]_i_6_n_0\
    );
\axi_rdata[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(13),
      I1 => slv_reg14(13),
      I2 => sel0(1),
      I3 => slv_reg13(13),
      I4 => sel0(0),
      I5 => slv_reg12(13),
      O => \axi_rdata[13]_i_7_n_0\
    );
\axi_rdata[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(14),
      I1 => \slv_reg2__0\(14),
      I2 => sel0(1),
      I3 => slv_reg1(14),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(14),
      O => \axi_rdata[14]_i_4_n_0\
    );
\axi_rdata[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(14),
      I1 => slv_reg10(14),
      I2 => sel0(1),
      I3 => slv_reg9(14),
      I4 => sel0(0),
      I5 => slv_reg8(14),
      O => \axi_rdata[14]_i_6_n_0\
    );
\axi_rdata[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(14),
      I1 => slv_reg14(14),
      I2 => sel0(1),
      I3 => slv_reg13(14),
      I4 => sel0(0),
      I5 => slv_reg12(14),
      O => \axi_rdata[14]_i_7_n_0\
    );
\axi_rdata[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(15),
      I1 => \slv_reg2__0\(15),
      I2 => sel0(1),
      I3 => slv_reg1(15),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(15),
      O => \axi_rdata[15]_i_4_n_0\
    );
\axi_rdata[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(15),
      I1 => slv_reg10(15),
      I2 => sel0(1),
      I3 => slv_reg9(15),
      I4 => sel0(0),
      I5 => slv_reg8(15),
      O => \axi_rdata[15]_i_6_n_0\
    );
\axi_rdata[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(15),
      I1 => slv_reg14(15),
      I2 => sel0(1),
      I3 => slv_reg13(15),
      I4 => sel0(0),
      I5 => slv_reg12(15),
      O => \axi_rdata[15]_i_7_n_0\
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[16]_i_2_n_0\,
      I1 => \axi_rdata[16]_i_3_n_0\,
      I2 => sel0(3),
      I3 => \axi_rdata[16]_i_4_n_0\,
      I4 => sel0(2),
      I5 => \axi_rdata[16]_i_5_n_0\,
      O => reg_data_out(16)
    );
\axi_rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(16),
      I1 => slv_reg14(16),
      I2 => sel0(1),
      I3 => slv_reg13(16),
      I4 => sel0(0),
      I5 => slv_reg12(16),
      O => \axi_rdata[16]_i_2_n_0\
    );
\axi_rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(16),
      I1 => slv_reg10(16),
      I2 => sel0(1),
      I3 => slv_reg9(16),
      I4 => sel0(0),
      I5 => slv_reg8(16),
      O => \axi_rdata[16]_i_3_n_0\
    );
\axi_rdata[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(1),
      I1 => \slv_reg4__0\(16),
      I2 => sel0(0),
      O => \axi_rdata[16]_i_4_n_0\
    );
\axi_rdata[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(16),
      I1 => \slv_reg2__0\(16),
      I2 => sel0(1),
      I3 => \slv_reg1__0\(16),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(16),
      O => \axi_rdata[16]_i_5_n_0\
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[17]_i_2_n_0\,
      I1 => \axi_rdata[17]_i_3_n_0\,
      I2 => sel0(3),
      I3 => \axi_rdata[17]_i_4_n_0\,
      I4 => sel0(2),
      I5 => \axi_rdata[17]_i_5_n_0\,
      O => reg_data_out(17)
    );
\axi_rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(17),
      I1 => slv_reg14(17),
      I2 => sel0(1),
      I3 => slv_reg13(17),
      I4 => sel0(0),
      I5 => slv_reg12(17),
      O => \axi_rdata[17]_i_2_n_0\
    );
\axi_rdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(17),
      I1 => slv_reg10(17),
      I2 => sel0(1),
      I3 => slv_reg9(17),
      I4 => sel0(0),
      I5 => slv_reg8(17),
      O => \axi_rdata[17]_i_3_n_0\
    );
\axi_rdata[17]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(1),
      I1 => \slv_reg4__0\(17),
      I2 => sel0(0),
      O => \axi_rdata[17]_i_4_n_0\
    );
\axi_rdata[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(17),
      I1 => \slv_reg2__0\(17),
      I2 => sel0(1),
      I3 => \slv_reg1__0\(17),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(17),
      O => \axi_rdata[17]_i_5_n_0\
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[18]_i_2_n_0\,
      I1 => \axi_rdata[18]_i_3_n_0\,
      I2 => sel0(3),
      I3 => \axi_rdata[18]_i_4_n_0\,
      I4 => sel0(2),
      I5 => \axi_rdata[18]_i_5_n_0\,
      O => reg_data_out(18)
    );
\axi_rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(18),
      I1 => slv_reg14(18),
      I2 => sel0(1),
      I3 => slv_reg13(18),
      I4 => sel0(0),
      I5 => slv_reg12(18),
      O => \axi_rdata[18]_i_2_n_0\
    );
\axi_rdata[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(18),
      I1 => slv_reg10(18),
      I2 => sel0(1),
      I3 => slv_reg9(18),
      I4 => sel0(0),
      I5 => slv_reg8(18),
      O => \axi_rdata[18]_i_3_n_0\
    );
\axi_rdata[18]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(1),
      I1 => \slv_reg4__0\(18),
      I2 => sel0(0),
      O => \axi_rdata[18]_i_4_n_0\
    );
\axi_rdata[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(18),
      I1 => \slv_reg2__0\(18),
      I2 => sel0(1),
      I3 => \slv_reg1__0\(18),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(18),
      O => \axi_rdata[18]_i_5_n_0\
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[19]_i_2_n_0\,
      I1 => \axi_rdata[19]_i_3_n_0\,
      I2 => sel0(3),
      I3 => \axi_rdata[19]_i_4_n_0\,
      I4 => sel0(2),
      I5 => \axi_rdata[19]_i_5_n_0\,
      O => reg_data_out(19)
    );
\axi_rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(19),
      I1 => slv_reg14(19),
      I2 => sel0(1),
      I3 => slv_reg13(19),
      I4 => sel0(0),
      I5 => slv_reg12(19),
      O => \axi_rdata[19]_i_2_n_0\
    );
\axi_rdata[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(19),
      I1 => slv_reg10(19),
      I2 => sel0(1),
      I3 => slv_reg9(19),
      I4 => sel0(0),
      I5 => slv_reg8(19),
      O => \axi_rdata[19]_i_3_n_0\
    );
\axi_rdata[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(1),
      I1 => \slv_reg4__0\(19),
      I2 => sel0(0),
      O => \axi_rdata[19]_i_4_n_0\
    );
\axi_rdata[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(19),
      I1 => \slv_reg2__0\(19),
      I2 => sel0(1),
      I3 => \slv_reg1__0\(19),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(19),
      O => \axi_rdata[19]_i_5_n_0\
    );
\axi_rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(1),
      I1 => slv_reg2(1),
      I2 => sel0(1),
      I3 => slv_reg1(1),
      I4 => sel0(0),
      I5 => slv_reg0(1),
      O => \axi_rdata[1]_i_4_n_0\
    );
\axi_rdata[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(1),
      I1 => slv_reg10(1),
      I2 => sel0(1),
      I3 => slv_reg9(1),
      I4 => sel0(0),
      I5 => slv_reg8(1),
      O => \axi_rdata[1]_i_6_n_0\
    );
\axi_rdata[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(1),
      I1 => slv_reg14(1),
      I2 => sel0(1),
      I3 => slv_reg13(1),
      I4 => sel0(0),
      I5 => slv_reg12(1),
      O => \axi_rdata[1]_i_7_n_0\
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[20]_i_2_n_0\,
      I1 => \axi_rdata[20]_i_3_n_0\,
      I2 => sel0(3),
      I3 => \axi_rdata[20]_i_4_n_0\,
      I4 => sel0(2),
      I5 => \axi_rdata[20]_i_5_n_0\,
      O => reg_data_out(20)
    );
\axi_rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(20),
      I1 => slv_reg14(20),
      I2 => sel0(1),
      I3 => slv_reg13(20),
      I4 => sel0(0),
      I5 => slv_reg12(20),
      O => \axi_rdata[20]_i_2_n_0\
    );
\axi_rdata[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(20),
      I1 => slv_reg10(20),
      I2 => sel0(1),
      I3 => slv_reg9(20),
      I4 => sel0(0),
      I5 => slv_reg8(20),
      O => \axi_rdata[20]_i_3_n_0\
    );
\axi_rdata[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(1),
      I1 => \slv_reg4__0\(20),
      I2 => sel0(0),
      O => \axi_rdata[20]_i_4_n_0\
    );
\axi_rdata[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(20),
      I1 => \slv_reg2__0\(20),
      I2 => sel0(1),
      I3 => \slv_reg1__0\(20),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(20),
      O => \axi_rdata[20]_i_5_n_0\
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[21]_i_2_n_0\,
      I1 => \axi_rdata[21]_i_3_n_0\,
      I2 => sel0(3),
      I3 => \axi_rdata[21]_i_4_n_0\,
      I4 => sel0(2),
      I5 => \axi_rdata[21]_i_5_n_0\,
      O => reg_data_out(21)
    );
\axi_rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(21),
      I1 => slv_reg14(21),
      I2 => sel0(1),
      I3 => slv_reg13(21),
      I4 => sel0(0),
      I5 => slv_reg12(21),
      O => \axi_rdata[21]_i_2_n_0\
    );
\axi_rdata[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(21),
      I1 => slv_reg10(21),
      I2 => sel0(1),
      I3 => slv_reg9(21),
      I4 => sel0(0),
      I5 => slv_reg8(21),
      O => \axi_rdata[21]_i_3_n_0\
    );
\axi_rdata[21]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(1),
      I1 => \slv_reg4__0\(21),
      I2 => sel0(0),
      O => \axi_rdata[21]_i_4_n_0\
    );
\axi_rdata[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(21),
      I1 => \slv_reg2__0\(21),
      I2 => sel0(1),
      I3 => \slv_reg1__0\(21),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(21),
      O => \axi_rdata[21]_i_5_n_0\
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[22]_i_2_n_0\,
      I1 => \axi_rdata[22]_i_3_n_0\,
      I2 => sel0(3),
      I3 => \axi_rdata[22]_i_4_n_0\,
      I4 => sel0(2),
      I5 => \axi_rdata[22]_i_5_n_0\,
      O => reg_data_out(22)
    );
\axi_rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(22),
      I1 => slv_reg14(22),
      I2 => sel0(1),
      I3 => slv_reg13(22),
      I4 => sel0(0),
      I5 => slv_reg12(22),
      O => \axi_rdata[22]_i_2_n_0\
    );
\axi_rdata[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(22),
      I1 => slv_reg10(22),
      I2 => sel0(1),
      I3 => slv_reg9(22),
      I4 => sel0(0),
      I5 => slv_reg8(22),
      O => \axi_rdata[22]_i_3_n_0\
    );
\axi_rdata[22]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(1),
      I1 => \slv_reg4__0\(22),
      I2 => sel0(0),
      O => \axi_rdata[22]_i_4_n_0\
    );
\axi_rdata[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(22),
      I1 => \slv_reg2__0\(22),
      I2 => sel0(1),
      I3 => \slv_reg1__0\(22),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(22),
      O => \axi_rdata[22]_i_5_n_0\
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[23]_i_2_n_0\,
      I1 => \axi_rdata[23]_i_3_n_0\,
      I2 => sel0(3),
      I3 => \axi_rdata[23]_i_4_n_0\,
      I4 => sel0(2),
      I5 => \axi_rdata[23]_i_5_n_0\,
      O => reg_data_out(23)
    );
\axi_rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(23),
      I1 => slv_reg14(23),
      I2 => sel0(1),
      I3 => slv_reg13(23),
      I4 => sel0(0),
      I5 => slv_reg12(23),
      O => \axi_rdata[23]_i_2_n_0\
    );
\axi_rdata[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(23),
      I1 => slv_reg10(23),
      I2 => sel0(1),
      I3 => slv_reg9(23),
      I4 => sel0(0),
      I5 => slv_reg8(23),
      O => \axi_rdata[23]_i_3_n_0\
    );
\axi_rdata[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(1),
      I1 => \slv_reg4__0\(23),
      I2 => sel0(0),
      O => \axi_rdata[23]_i_4_n_0\
    );
\axi_rdata[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(23),
      I1 => \slv_reg2__0\(23),
      I2 => sel0(1),
      I3 => \slv_reg1__0\(23),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(23),
      O => \axi_rdata[23]_i_5_n_0\
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[24]_i_2_n_0\,
      I1 => \axi_rdata[24]_i_3_n_0\,
      I2 => sel0(3),
      I3 => \axi_rdata[24]_i_4_n_0\,
      I4 => sel0(2),
      I5 => \axi_rdata[24]_i_5_n_0\,
      O => reg_data_out(24)
    );
\axi_rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(24),
      I1 => slv_reg14(24),
      I2 => sel0(1),
      I3 => slv_reg13(24),
      I4 => sel0(0),
      I5 => slv_reg12(24),
      O => \axi_rdata[24]_i_2_n_0\
    );
\axi_rdata[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(24),
      I1 => slv_reg10(24),
      I2 => sel0(1),
      I3 => slv_reg9(24),
      I4 => sel0(0),
      I5 => slv_reg8(24),
      O => \axi_rdata[24]_i_3_n_0\
    );
\axi_rdata[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(1),
      I1 => \slv_reg4__0\(24),
      I2 => sel0(0),
      O => \axi_rdata[24]_i_4_n_0\
    );
\axi_rdata[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(24),
      I1 => \slv_reg2__0\(24),
      I2 => sel0(1),
      I3 => \slv_reg1__0\(24),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(24),
      O => \axi_rdata[24]_i_5_n_0\
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[25]_i_2_n_0\,
      I1 => \axi_rdata[25]_i_3_n_0\,
      I2 => sel0(3),
      I3 => \axi_rdata[25]_i_4_n_0\,
      I4 => sel0(2),
      I5 => \axi_rdata[25]_i_5_n_0\,
      O => reg_data_out(25)
    );
\axi_rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(25),
      I1 => slv_reg14(25),
      I2 => sel0(1),
      I3 => slv_reg13(25),
      I4 => sel0(0),
      I5 => slv_reg12(25),
      O => \axi_rdata[25]_i_2_n_0\
    );
\axi_rdata[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(25),
      I1 => slv_reg10(25),
      I2 => sel0(1),
      I3 => slv_reg9(25),
      I4 => sel0(0),
      I5 => slv_reg8(25),
      O => \axi_rdata[25]_i_3_n_0\
    );
\axi_rdata[25]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(1),
      I1 => \slv_reg4__0\(25),
      I2 => sel0(0),
      O => \axi_rdata[25]_i_4_n_0\
    );
\axi_rdata[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(25),
      I1 => \slv_reg2__0\(25),
      I2 => sel0(1),
      I3 => \slv_reg1__0\(25),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(25),
      O => \axi_rdata[25]_i_5_n_0\
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[26]_i_2_n_0\,
      I1 => \axi_rdata[26]_i_3_n_0\,
      I2 => sel0(3),
      I3 => \axi_rdata[26]_i_4_n_0\,
      I4 => sel0(2),
      I5 => \axi_rdata[26]_i_5_n_0\,
      O => reg_data_out(26)
    );
\axi_rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(26),
      I1 => slv_reg14(26),
      I2 => sel0(1),
      I3 => slv_reg13(26),
      I4 => sel0(0),
      I5 => slv_reg12(26),
      O => \axi_rdata[26]_i_2_n_0\
    );
\axi_rdata[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(26),
      I1 => slv_reg10(26),
      I2 => sel0(1),
      I3 => slv_reg9(26),
      I4 => sel0(0),
      I5 => slv_reg8(26),
      O => \axi_rdata[26]_i_3_n_0\
    );
\axi_rdata[26]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(1),
      I1 => \slv_reg4__0\(26),
      I2 => sel0(0),
      O => \axi_rdata[26]_i_4_n_0\
    );
\axi_rdata[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(26),
      I1 => \slv_reg2__0\(26),
      I2 => sel0(1),
      I3 => \slv_reg1__0\(26),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(26),
      O => \axi_rdata[26]_i_5_n_0\
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[27]_i_2_n_0\,
      I1 => \axi_rdata[27]_i_3_n_0\,
      I2 => sel0(3),
      I3 => \axi_rdata[27]_i_4_n_0\,
      I4 => sel0(2),
      I5 => \axi_rdata[27]_i_5_n_0\,
      O => reg_data_out(27)
    );
\axi_rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(27),
      I1 => slv_reg14(27),
      I2 => sel0(1),
      I3 => slv_reg13(27),
      I4 => sel0(0),
      I5 => slv_reg12(27),
      O => \axi_rdata[27]_i_2_n_0\
    );
\axi_rdata[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(27),
      I1 => slv_reg10(27),
      I2 => sel0(1),
      I3 => slv_reg9(27),
      I4 => sel0(0),
      I5 => slv_reg8(27),
      O => \axi_rdata[27]_i_3_n_0\
    );
\axi_rdata[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(1),
      I1 => \slv_reg4__0\(27),
      I2 => sel0(0),
      O => \axi_rdata[27]_i_4_n_0\
    );
\axi_rdata[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(27),
      I1 => \slv_reg2__0\(27),
      I2 => sel0(1),
      I3 => \slv_reg1__0\(27),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(27),
      O => \axi_rdata[27]_i_5_n_0\
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[28]_i_2_n_0\,
      I1 => \axi_rdata[28]_i_3_n_0\,
      I2 => sel0(3),
      I3 => \axi_rdata[28]_i_4_n_0\,
      I4 => sel0(2),
      I5 => \axi_rdata[28]_i_5_n_0\,
      O => reg_data_out(28)
    );
\axi_rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(28),
      I1 => slv_reg14(28),
      I2 => sel0(1),
      I3 => slv_reg13(28),
      I4 => sel0(0),
      I5 => slv_reg12(28),
      O => \axi_rdata[28]_i_2_n_0\
    );
\axi_rdata[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(28),
      I1 => slv_reg10(28),
      I2 => sel0(1),
      I3 => slv_reg9(28),
      I4 => sel0(0),
      I5 => slv_reg8(28),
      O => \axi_rdata[28]_i_3_n_0\
    );
\axi_rdata[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(1),
      I1 => \slv_reg4__0\(28),
      I2 => sel0(0),
      O => \axi_rdata[28]_i_4_n_0\
    );
\axi_rdata[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(28),
      I1 => \slv_reg2__0\(28),
      I2 => sel0(1),
      I3 => \slv_reg1__0\(28),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(28),
      O => \axi_rdata[28]_i_5_n_0\
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[29]_i_2_n_0\,
      I1 => \axi_rdata[29]_i_3_n_0\,
      I2 => sel0(3),
      I3 => \axi_rdata[29]_i_4_n_0\,
      I4 => sel0(2),
      I5 => \axi_rdata[29]_i_5_n_0\,
      O => reg_data_out(29)
    );
\axi_rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(29),
      I1 => slv_reg14(29),
      I2 => sel0(1),
      I3 => slv_reg13(29),
      I4 => sel0(0),
      I5 => slv_reg12(29),
      O => \axi_rdata[29]_i_2_n_0\
    );
\axi_rdata[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(29),
      I1 => slv_reg10(29),
      I2 => sel0(1),
      I3 => slv_reg9(29),
      I4 => sel0(0),
      I5 => slv_reg8(29),
      O => \axi_rdata[29]_i_3_n_0\
    );
\axi_rdata[29]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(1),
      I1 => \slv_reg4__0\(29),
      I2 => sel0(0),
      O => \axi_rdata[29]_i_4_n_0\
    );
\axi_rdata[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(29),
      I1 => \slv_reg2__0\(29),
      I2 => sel0(1),
      I3 => \slv_reg1__0\(29),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(29),
      O => \axi_rdata[29]_i_5_n_0\
    );
\axi_rdata[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(2),
      I1 => slv_reg2(2),
      I2 => sel0(1),
      I3 => slv_reg1(2),
      I4 => sel0(0),
      I5 => slv_reg0(2),
      O => \axi_rdata[2]_i_4_n_0\
    );
\axi_rdata[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(2),
      I1 => slv_reg10(2),
      I2 => sel0(1),
      I3 => slv_reg9(2),
      I4 => sel0(0),
      I5 => slv_reg8(2),
      O => \axi_rdata[2]_i_6_n_0\
    );
\axi_rdata[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(2),
      I1 => slv_reg14(2),
      I2 => sel0(1),
      I3 => slv_reg13(2),
      I4 => sel0(0),
      I5 => slv_reg12(2),
      O => \axi_rdata[2]_i_7_n_0\
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[30]_i_2_n_0\,
      I1 => \axi_rdata[30]_i_3_n_0\,
      I2 => sel0(3),
      I3 => \axi_rdata[30]_i_4_n_0\,
      I4 => sel0(2),
      I5 => \axi_rdata[30]_i_5_n_0\,
      O => reg_data_out(30)
    );
\axi_rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(30),
      I1 => slv_reg14(30),
      I2 => sel0(1),
      I3 => slv_reg13(30),
      I4 => sel0(0),
      I5 => slv_reg12(30),
      O => \axi_rdata[30]_i_2_n_0\
    );
\axi_rdata[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(30),
      I1 => slv_reg10(30),
      I2 => sel0(1),
      I3 => slv_reg9(30),
      I4 => sel0(0),
      I5 => slv_reg8(30),
      O => \axi_rdata[30]_i_3_n_0\
    );
\axi_rdata[30]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(1),
      I1 => \slv_reg4__0\(30),
      I2 => sel0(0),
      O => \axi_rdata[30]_i_4_n_0\
    );
\axi_rdata[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(30),
      I1 => \slv_reg2__0\(30),
      I2 => sel0(1),
      I3 => \slv_reg1__0\(30),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(30),
      O => \axi_rdata[30]_i_5_n_0\
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^axi_arready_reg_0\,
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_rvalid\,
      O => slv_reg_rden
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[31]_i_3_n_0\,
      I1 => \axi_rdata[31]_i_4_n_0\,
      I2 => sel0(3),
      I3 => \axi_rdata[31]_i_5_n_0\,
      I4 => sel0(2),
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => reg_data_out(31)
    );
\axi_rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(31),
      I1 => slv_reg14(31),
      I2 => sel0(1),
      I3 => slv_reg13(31),
      I4 => sel0(0),
      I5 => slv_reg12(31),
      O => \axi_rdata[31]_i_3_n_0\
    );
\axi_rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(31),
      I1 => slv_reg10(31),
      I2 => sel0(1),
      I3 => slv_reg9(31),
      I4 => sel0(0),
      I5 => slv_reg8(31),
      O => \axi_rdata[31]_i_4_n_0\
    );
\axi_rdata[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(1),
      I1 => \slv_reg4__0\(31),
      I2 => sel0(0),
      O => \axi_rdata[31]_i_5_n_0\
    );
\axi_rdata[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(31),
      I1 => \slv_reg2__0\(31),
      I2 => sel0(1),
      I3 => \slv_reg1__0\(31),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(31),
      O => \axi_rdata[31]_i_6_n_0\
    );
\axi_rdata[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(3),
      I1 => slv_reg2(3),
      I2 => sel0(1),
      I3 => slv_reg1(3),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(3),
      O => \axi_rdata[3]_i_4_n_0\
    );
\axi_rdata[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(3),
      I1 => slv_reg10(3),
      I2 => sel0(1),
      I3 => slv_reg9(3),
      I4 => sel0(0),
      I5 => slv_reg8(3),
      O => \axi_rdata[3]_i_6_n_0\
    );
\axi_rdata[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(3),
      I1 => slv_reg14(3),
      I2 => sel0(1),
      I3 => slv_reg13(3),
      I4 => sel0(0),
      I5 => slv_reg12(3),
      O => \axi_rdata[3]_i_7_n_0\
    );
\axi_rdata[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(4),
      I1 => slv_reg2(4),
      I2 => sel0(1),
      I3 => slv_reg1(4),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(4),
      O => \axi_rdata[4]_i_4_n_0\
    );
\axi_rdata[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(4),
      I1 => slv_reg10(4),
      I2 => sel0(1),
      I3 => slv_reg9(4),
      I4 => sel0(0),
      I5 => slv_reg8(4),
      O => \axi_rdata[4]_i_6_n_0\
    );
\axi_rdata[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(4),
      I1 => slv_reg14(4),
      I2 => sel0(1),
      I3 => slv_reg13(4),
      I4 => sel0(0),
      I5 => slv_reg12(4),
      O => \axi_rdata[4]_i_7_n_0\
    );
\axi_rdata[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(5),
      I1 => slv_reg2(5),
      I2 => sel0(1),
      I3 => slv_reg1(5),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(5),
      O => \axi_rdata[5]_i_4_n_0\
    );
\axi_rdata[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(5),
      I1 => slv_reg10(5),
      I2 => sel0(1),
      I3 => slv_reg9(5),
      I4 => sel0(0),
      I5 => slv_reg8(5),
      O => \axi_rdata[5]_i_6_n_0\
    );
\axi_rdata[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(5),
      I1 => slv_reg14(5),
      I2 => sel0(1),
      I3 => slv_reg13(5),
      I4 => sel0(0),
      I5 => slv_reg12(5),
      O => \axi_rdata[5]_i_7_n_0\
    );
\axi_rdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(6),
      I1 => slv_reg2(6),
      I2 => sel0(1),
      I3 => slv_reg1(6),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(6),
      O => \axi_rdata[6]_i_4_n_0\
    );
\axi_rdata[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(6),
      I1 => slv_reg10(6),
      I2 => sel0(1),
      I3 => slv_reg9(6),
      I4 => sel0(0),
      I5 => slv_reg8(6),
      O => \axi_rdata[6]_i_6_n_0\
    );
\axi_rdata[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(6),
      I1 => slv_reg14(6),
      I2 => sel0(1),
      I3 => slv_reg13(6),
      I4 => sel0(0),
      I5 => slv_reg12(6),
      O => \axi_rdata[6]_i_7_n_0\
    );
\axi_rdata[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(7),
      I1 => slv_reg2(7),
      I2 => sel0(1),
      I3 => slv_reg1(7),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(7),
      O => \axi_rdata[7]_i_4_n_0\
    );
\axi_rdata[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(7),
      I1 => slv_reg10(7),
      I2 => sel0(1),
      I3 => slv_reg9(7),
      I4 => sel0(0),
      I5 => slv_reg8(7),
      O => \axi_rdata[7]_i_6_n_0\
    );
\axi_rdata[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(7),
      I1 => slv_reg14(7),
      I2 => sel0(1),
      I3 => slv_reg13(7),
      I4 => sel0(0),
      I5 => slv_reg12(7),
      O => \axi_rdata[7]_i_7_n_0\
    );
\axi_rdata[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(8),
      I1 => slv_reg2(8),
      I2 => sel0(1),
      I3 => slv_reg1(8),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(8),
      O => \axi_rdata[8]_i_4_n_0\
    );
\axi_rdata[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(8),
      I1 => slv_reg10(8),
      I2 => sel0(1),
      I3 => slv_reg9(8),
      I4 => sel0(0),
      I5 => slv_reg8(8),
      O => \axi_rdata[8]_i_6_n_0\
    );
\axi_rdata[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(8),
      I1 => slv_reg14(8),
      I2 => sel0(1),
      I3 => slv_reg13(8),
      I4 => sel0(0),
      I5 => slv_reg12(8),
      O => \axi_rdata[8]_i_7_n_0\
    );
\axi_rdata[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(9),
      I1 => slv_reg2(9),
      I2 => sel0(1),
      I3 => slv_reg1(9),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(9),
      O => \axi_rdata[9]_i_4_n_0\
    );
\axi_rdata[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(9),
      I1 => slv_reg10(9),
      I2 => sel0(1),
      I3 => slv_reg9(9),
      I4 => sel0(0),
      I5 => slv_reg8(9),
      O => \axi_rdata[9]_i_6_n_0\
    );
\axi_rdata[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(9),
      I1 => slv_reg14(9),
      I2 => sel0(1),
      I3 => slv_reg13(9),
      I4 => sel0(0),
      I5 => slv_reg12(9),
      O => \axi_rdata[9]_i_7_n_0\
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(0),
      Q => s00_axi_rdata(0),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_6_n_0\,
      I1 => \axi_rdata[0]_i_7_n_0\,
      O => \axi_rdata_reg[0]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(10),
      Q => s00_axi_rdata(10),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[10]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[10]_i_6_n_0\,
      I1 => \axi_rdata[10]_i_7_n_0\,
      O => \axi_rdata_reg[10]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(11),
      Q => s00_axi_rdata(11),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[11]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[11]_i_6_n_0\,
      I1 => \axi_rdata[11]_i_7_n_0\,
      O => \axi_rdata_reg[11]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(12),
      Q => s00_axi_rdata(12),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[12]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[12]_i_6_n_0\,
      I1 => \axi_rdata[12]_i_7_n_0\,
      O => \axi_rdata_reg[12]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(13),
      Q => s00_axi_rdata(13),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[13]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[13]_i_6_n_0\,
      I1 => \axi_rdata[13]_i_7_n_0\,
      O => \axi_rdata_reg[13]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(14),
      Q => s00_axi_rdata(14),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[14]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[14]_i_6_n_0\,
      I1 => \axi_rdata[14]_i_7_n_0\,
      O => \axi_rdata_reg[14]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(15),
      Q => s00_axi_rdata(15),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[15]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[15]_i_6_n_0\,
      I1 => \axi_rdata[15]_i_7_n_0\,
      O => \axi_rdata_reg[15]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(16),
      Q => s00_axi_rdata(16),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(17),
      Q => s00_axi_rdata(17),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(18),
      Q => s00_axi_rdata(18),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(19),
      Q => s00_axi_rdata(19),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(1),
      Q => s00_axi_rdata(1),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_6_n_0\,
      I1 => \axi_rdata[1]_i_7_n_0\,
      O => \axi_rdata_reg[1]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(20),
      Q => s00_axi_rdata(20),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(21),
      Q => s00_axi_rdata(21),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(22),
      Q => s00_axi_rdata(22),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(23),
      Q => s00_axi_rdata(23),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(24),
      Q => s00_axi_rdata(24),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(25),
      Q => s00_axi_rdata(25),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(26),
      Q => s00_axi_rdata(26),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(27),
      Q => s00_axi_rdata(27),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(28),
      Q => s00_axi_rdata(28),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(29),
      Q => s00_axi_rdata(29),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(2),
      Q => s00_axi_rdata(2),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[2]_i_6_n_0\,
      I1 => \axi_rdata[2]_i_7_n_0\,
      O => \axi_rdata_reg[2]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(30),
      Q => s00_axi_rdata(30),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(31),
      Q => s00_axi_rdata(31),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(3),
      Q => s00_axi_rdata(3),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[3]_i_6_n_0\,
      I1 => \axi_rdata[3]_i_7_n_0\,
      O => \axi_rdata_reg[3]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(4),
      Q => s00_axi_rdata(4),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[4]_i_6_n_0\,
      I1 => \axi_rdata[4]_i_7_n_0\,
      O => \axi_rdata_reg[4]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(5),
      Q => s00_axi_rdata(5),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[5]_i_6_n_0\,
      I1 => \axi_rdata[5]_i_7_n_0\,
      O => \axi_rdata_reg[5]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(6),
      Q => s00_axi_rdata(6),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[6]_i_6_n_0\,
      I1 => \axi_rdata[6]_i_7_n_0\,
      O => \axi_rdata_reg[6]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(7),
      Q => s00_axi_rdata(7),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[7]_i_6_n_0\,
      I1 => \axi_rdata[7]_i_7_n_0\,
      O => \axi_rdata_reg[7]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(8),
      Q => s00_axi_rdata(8),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[8]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[8]_i_6_n_0\,
      I1 => \axi_rdata[8]_i_7_n_0\,
      O => \axi_rdata_reg[8]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(9),
      Q => s00_axi_rdata(9),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[9]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[9]_i_6_n_0\,
      I1 => \axi_rdata[9]_i_7_n_0\,
      O => \axi_rdata_reg[9]_i_3_n_0\,
      S => sel0(2)
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rvalid_reg_0,
      Q => \^s00_axi_rvalid\,
      R => \datapath/scoFace/p_1_in\
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^aw_en_reg_0\,
      I1 => s00_axi_wvalid,
      I2 => s00_axi_awvalid,
      I3 => \^axi_wready_reg_0\,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^axi_wready_reg_0\,
      R => \datapath/scoFace/p_1_in\
    );
oscilloscope: entity work.zyncoscope_oscope_0_1_acquireToHDMI
     port map (
      D(15 downto 0) => reg_data_out(15 downto 0),
      E(0) => eqOp3_in,
      \FSM_onehot_state_reg[21]\(2 downto 0) => \FSM_onehot_state_reg[21]\(2 downto 0),
      Q(15 downto 0) => slv_reg1(15 downto 0),
      an7606busy_ext => an7606busy_ext,
      an7606convst_ext => an7606convst_ext,
      an7606cs_ext => an7606cs_ext,
      an7606data_ext(15 downto 0) => an7606data_ext(15 downto 0),
      an7606rd_ext => an7606rd_ext,
      \axi_rdata_reg[0]\(3 downto 0) => sel0(3 downto 0),
      \axi_rdata_reg[0]_0\ => \axi_rdata_reg[0]_i_3_n_0\,
      \axi_rdata_reg[0]_1\ => \axi_rdata[0]_i_4_n_0\,
      \axi_rdata_reg[10]\ => \axi_rdata_reg[10]_i_3_n_0\,
      \axi_rdata_reg[10]_0\ => \axi_rdata[10]_i_4_n_0\,
      \axi_rdata_reg[11]\ => \axi_rdata_reg[11]_i_3_n_0\,
      \axi_rdata_reg[11]_0\ => \axi_rdata[11]_i_4_n_0\,
      \axi_rdata_reg[12]\ => \axi_rdata_reg[12]_i_3_n_0\,
      \axi_rdata_reg[12]_0\ => \axi_rdata[12]_i_4_n_0\,
      \axi_rdata_reg[13]\ => \axi_rdata_reg[13]_i_3_n_0\,
      \axi_rdata_reg[13]_0\ => \axi_rdata[13]_i_4_n_0\,
      \axi_rdata_reg[14]\ => \axi_rdata_reg[14]_i_3_n_0\,
      \axi_rdata_reg[14]_0\ => \axi_rdata[14]_i_4_n_0\,
      \axi_rdata_reg[15]\ => \axi_rdata_reg[15]_i_3_n_0\,
      \axi_rdata_reg[15]_0\ => \axi_rdata[15]_i_4_n_0\,
      \axi_rdata_reg[15]_i_2\(15 downto 1) => \slv_reg4__0\(15 downto 1),
      \axi_rdata_reg[15]_i_2\(0) => slv_reg4(0),
      \axi_rdata_reg[1]\ => \axi_rdata_reg[1]_i_3_n_0\,
      \axi_rdata_reg[1]_0\ => \axi_rdata[1]_i_4_n_0\,
      \axi_rdata_reg[2]\ => \axi_rdata_reg[2]_i_3_n_0\,
      \axi_rdata_reg[2]_0\ => \axi_rdata[2]_i_4_n_0\,
      \axi_rdata_reg[3]\ => \axi_rdata_reg[3]_i_3_n_0\,
      \axi_rdata_reg[3]_0\ => \axi_rdata[3]_i_4_n_0\,
      \axi_rdata_reg[4]\ => \axi_rdata_reg[4]_i_3_n_0\,
      \axi_rdata_reg[4]_0\ => \axi_rdata[4]_i_4_n_0\,
      \axi_rdata_reg[5]\ => \axi_rdata_reg[5]_i_3_n_0\,
      \axi_rdata_reg[5]_0\ => \axi_rdata[5]_i_4_n_0\,
      \axi_rdata_reg[6]\ => \axi_rdata_reg[6]_i_3_n_0\,
      \axi_rdata_reg[6]_0\ => \axi_rdata[6]_i_4_n_0\,
      \axi_rdata_reg[7]\ => \axi_rdata_reg[7]_i_3_n_0\,
      \axi_rdata_reg[7]_0\ => \axi_rdata[7]_i_4_n_0\,
      \axi_rdata_reg[8]\ => \axi_rdata_reg[8]_i_3_n_0\,
      \axi_rdata_reg[8]_0\ => \axi_rdata[8]_i_4_n_0\,
      \axi_rdata_reg[9]\ => \axi_rdata_reg[9]_i_3_n_0\,
      \axi_rdata_reg[9]_0\ => \axi_rdata[9]_i_4_n_0\,
      conversionPlusReadoutTime_ext => conversionPlusReadoutTime_ext,
      currForceBtn => currForceBtn,
      currModeBtn => currModeBtn,
      currModeBtn_reg_0(1 downto 0) => slv_reg0(1 downto 0),
      de0 => de0,
      h_activeArea => h_activeArea,
      h_activeArea_reg => h_activeArea_reg,
      \h_cnt_reg[0]\ => \h_cnt_reg[0]\,
      \h_cnt_reg[10]\(2 downto 0) => Q(2 downto 0),
      \h_cnt_reg[5]\ => \h_cnt_reg[5]\,
      hs_reg => hs_reg,
      hsync => hsync,
      \ltOp_carry__0\(1 downto 0) => slv_reg3(1 downto 0),
      manual_reg_0 => manual_reg,
      manual_reg_1 => manual_reg_0,
      p_1_in => \datapath/scoFace/p_1_in\,
      prevForceBtn => prevForceBtn,
      prevModeBtn => prevModeBtn,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      sampleTimerRollover_ext => sampleTimerRollover_ext,
      single0 => single0,
      storing_reg => storing_reg,
      storing_reg_0 => storing_reg_0,
      tmdsClkN_ext => tmdsClkN_ext,
      tmdsClkP_ext => tmdsClkP_ext,
      tmdsDataN_ext(2 downto 0) => tmdsDataN_ext(2 downto 0),
      tmdsDataP_ext(2 downto 0) => tmdsDataP_ext(2 downto 0),
      v_activeArea => v_activeArea,
      v_activeArea06_out => v_activeArea06_out,
      v_activeArea_reg => v_activeArea_reg,
      \v_cnt_reg[10]\ => \v_cnt_reg[10]\,
      \v_cnt_reg[4]\ => \v_cnt_reg[4]\,
      \v_cnt_reg[7]\ => \v_cnt_reg[7]\,
      \v_cnt_reg[7]_0\ => \v_cnt_reg[7]_0\,
      vs_reg => vs_reg,
      vsync => vsync
    );
\slv_reg0[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => s00_axi_wstrb(1),
      O => p_1_in(15)
    );
\slv_reg0[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => s00_axi_wstrb(2),
      O => p_1_in(23)
    );
\slv_reg0[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => s00_axi_wstrb(3),
      O => p_1_in(31)
    );
\slv_reg0[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => \^axi_awready_reg_0\,
      I2 => \^axi_wready_reg_0\,
      I3 => s00_axi_wvalid,
      O => \slv_reg_wren__2\
    );
\slv_reg0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => s00_axi_wstrb(0),
      O => p_1_in(7)
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(0),
      Q => slv_reg0(0),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(10),
      Q => \slv_reg0__0\(10),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(11),
      Q => \slv_reg0__0\(11),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(12),
      Q => \slv_reg0__0\(12),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(13),
      Q => \slv_reg0__0\(13),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(14),
      Q => \slv_reg0__0\(14),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(15),
      Q => \slv_reg0__0\(15),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(16),
      Q => \slv_reg0__0\(16),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(17),
      Q => \slv_reg0__0\(17),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(18),
      Q => \slv_reg0__0\(18),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(19),
      Q => \slv_reg0__0\(19),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(1),
      Q => slv_reg0(1),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(20),
      Q => \slv_reg0__0\(20),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(21),
      Q => \slv_reg0__0\(21),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(22),
      Q => \slv_reg0__0\(22),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(23),
      Q => \slv_reg0__0\(23),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(24),
      Q => \slv_reg0__0\(24),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(25),
      Q => \slv_reg0__0\(25),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(26),
      Q => \slv_reg0__0\(26),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(27),
      Q => \slv_reg0__0\(27),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(28),
      Q => \slv_reg0__0\(28),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(29),
      Q => \slv_reg0__0\(29),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(2),
      Q => slv_reg0(2),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(30),
      Q => \slv_reg0__0\(30),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(31),
      Q => \slv_reg0__0\(31),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(3),
      Q => \slv_reg0__0\(3),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(4),
      Q => \slv_reg0__0\(4),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(5),
      Q => \slv_reg0__0\(5),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(6),
      Q => \slv_reg0__0\(6),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(7),
      Q => \slv_reg0__0\(7),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(8),
      Q => \slv_reg0__0\(8),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(9),
      Q => \slv_reg0__0\(9),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(3),
      I2 => s00_axi_wstrb(1),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(2),
      O => \slv_reg10[15]_i_1_n_0\
    );
\slv_reg10[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(3),
      I2 => s00_axi_wstrb(2),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(2),
      O => \slv_reg10[23]_i_1_n_0\
    );
\slv_reg10[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(3),
      I2 => s00_axi_wstrb(3),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(2),
      O => \slv_reg10[31]_i_1_n_0\
    );
\slv_reg10[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(3),
      I2 => s00_axi_wstrb(0),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(2),
      O => \slv_reg10[7]_i_1_n_0\
    );
\slv_reg10_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg10(0),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg10(10),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg10(11),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg10(12),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg10(13),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg10(14),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg10(15),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg10(16),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg10(17),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg10(18),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg10(19),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg10(1),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg10(20),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg10(21),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg10(22),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg10(23),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg10(24),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg10(25),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg10(26),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg10(27),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg10(28),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg10(29),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg10(2),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg10(30),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg10(31),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg10(3),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg10(4),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg10(5),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg10(6),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg10(7),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg10(8),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg10(9),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(2),
      O => \slv_reg11[15]_i_1_n_0\
    );
\slv_reg11[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(2),
      O => \slv_reg11[23]_i_1_n_0\
    );
\slv_reg11[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(2),
      O => \slv_reg11[31]_i_1_n_0\
    );
\slv_reg11[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(2),
      O => \slv_reg11[7]_i_1_n_0\
    );
\slv_reg11_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg11(0),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg11(10),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg11(11),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg11(12),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg11(13),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg11(14),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg11(15),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg11(16),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg11(17),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg11(18),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg11(19),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg11(1),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg11(20),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg11(21),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg11(22),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg11(23),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg11(24),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg11(25),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg11(26),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg11(27),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg11(28),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg11(29),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg11(2),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg11(30),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg11(31),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg11(3),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg11(4),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg11(5),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg11(6),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg11(7),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg11(8),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg11(9),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(3),
      I2 => s00_axi_wstrb(1),
      I3 => p_0_in(2),
      I4 => p_0_in(0),
      I5 => p_0_in(1),
      O => \slv_reg12[15]_i_1_n_0\
    );
\slv_reg12[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(3),
      I2 => s00_axi_wstrb(2),
      I3 => p_0_in(2),
      I4 => p_0_in(0),
      I5 => p_0_in(1),
      O => \slv_reg12[23]_i_1_n_0\
    );
\slv_reg12[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(3),
      I2 => s00_axi_wstrb(3),
      I3 => p_0_in(2),
      I4 => p_0_in(0),
      I5 => p_0_in(1),
      O => \slv_reg12[31]_i_1_n_0\
    );
\slv_reg12[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(3),
      I2 => s00_axi_wstrb(0),
      I3 => p_0_in(2),
      I4 => p_0_in(0),
      I5 => p_0_in(1),
      O => \slv_reg12[7]_i_1_n_0\
    );
\slv_reg12_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg12(0),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg12(10),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg12(11),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg12(12),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg12(13),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg12(14),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg12(15),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg12(16),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg12(17),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg12(18),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg12(19),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg12(1),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg12(20),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg12(21),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg12(22),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg12(23),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg12(24),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg12(25),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg12(26),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg12(27),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg12(28),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg12(29),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg12(2),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg12(30),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg12(31),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg12(3),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg12(4),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg12(5),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg12(6),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg12(7),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg12(8),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg12(9),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => s00_axi_wstrb(1),
      I5 => p_0_in(1),
      O => \slv_reg13[15]_i_1_n_0\
    );
\slv_reg13[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => s00_axi_wstrb(2),
      I5 => p_0_in(1),
      O => \slv_reg13[23]_i_1_n_0\
    );
\slv_reg13[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => s00_axi_wstrb(3),
      I5 => p_0_in(1),
      O => \slv_reg13[31]_i_1_n_0\
    );
\slv_reg13[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => s00_axi_wstrb(0),
      I5 => p_0_in(1),
      O => \slv_reg13[7]_i_1_n_0\
    );
\slv_reg13_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg13(0),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg13(10),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg13(11),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg13(12),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg13(13),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg13(14),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg13(15),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg13(16),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg13(17),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg13(18),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg13(19),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg13(1),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg13(20),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg13(21),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg13(22),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg13(23),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg13(24),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg13(25),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg13(26),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg13(27),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg13(28),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg13(29),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg13(2),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg13(30),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg13(31),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg13(3),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg13(4),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg13(5),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg13(6),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg13(7),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg13(8),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg13(9),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => s00_axi_wstrb(1),
      I4 => p_0_in(1),
      I5 => p_0_in(0),
      O => \slv_reg14[15]_i_1_n_0\
    );
\slv_reg14[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => s00_axi_wstrb(2),
      I4 => p_0_in(1),
      I5 => p_0_in(0),
      O => \slv_reg14[23]_i_1_n_0\
    );
\slv_reg14[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => s00_axi_wstrb(3),
      I4 => p_0_in(1),
      I5 => p_0_in(0),
      O => \slv_reg14[31]_i_1_n_0\
    );
\slv_reg14[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => s00_axi_wstrb(0),
      I4 => p_0_in(1),
      I5 => p_0_in(0),
      O => \slv_reg14[7]_i_1_n_0\
    );
\slv_reg14_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg14(0),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg14(10),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg14(11),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg14(12),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg14(13),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg14(14),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg14(15),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg14(16),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg14(17),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg14(18),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg14(19),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg14(1),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg14(20),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg14(21),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg14(22),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg14(23),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg14(24),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg14(25),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg14(26),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg14(27),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg14(28),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg14(29),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg14(2),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg14(30),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg14(31),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg14(3),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg14(4),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg14(5),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg14(6),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg14(7),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg14(8),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg14(9),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(2),
      I2 => s00_axi_wstrb(1),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg15[15]_i_1_n_0\
    );
\slv_reg15[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(2),
      I2 => s00_axi_wstrb(2),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg15[23]_i_1_n_0\
    );
\slv_reg15[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(2),
      I2 => s00_axi_wstrb(3),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg15[31]_i_1_n_0\
    );
\slv_reg15[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(2),
      I2 => s00_axi_wstrb(0),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg15[7]_i_1_n_0\
    );
\slv_reg15_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg15(0),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg15(10),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg15(11),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg15(12),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg15(13),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg15(14),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg15(15),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg15(16),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg15(17),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg15(18),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg15(19),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg15(1),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg15(20),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg15(21),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg15(22),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg15(23),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg15(24),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg15(25),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg15(26),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg15(27),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg15(28),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg15(29),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg15(2),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg15(30),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg15(31),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg15(3),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg15(4),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg15(5),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg15(6),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg15(7),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg15(8),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg15(9),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(0),
      O => \slv_reg1[15]_i_1_n_0\
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(0),
      O => \slv_reg1[23]_i_1_n_0\
    );
\slv_reg1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(0),
      O => \slv_reg1[31]_i_1_n_0\
    );
\slv_reg1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(0),
      O => \slv_reg1[7]_i_1_n_0\
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg1(0),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg1(10),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg1(11),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg1(12),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg1(13),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg1(14),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg1(15),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg1__0\(16),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg1__0\(17),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg1__0\(18),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg1__0\(19),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg1(1),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg1__0\(20),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg1__0\(21),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg1__0\(22),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg1__0\(23),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg1__0\(24),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg1__0\(25),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg1__0\(26),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg1__0\(27),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg1__0\(28),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg1__0\(29),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg1(2),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg1__0\(30),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg1__0\(31),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg1(3),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg1(4),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg1(5),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg1(6),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg1(7),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg1(8),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg1(9),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => \slv_reg2[15]_i_1_n_0\
    );
\slv_reg2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => \slv_reg2[23]_i_1_n_0\
    );
\slv_reg2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => \slv_reg2[31]_i_1_n_0\
    );
\slv_reg2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => \slv_reg2[7]_i_1_n_0\
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg2(0),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg2(10),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg2__0\(11),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg2__0\(12),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg2__0\(13),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg2__0\(14),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg2__0\(15),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg2__0\(16),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg2__0\(17),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg2__0\(18),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg2__0\(19),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg2(1),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg2__0\(20),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg2__0\(21),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg2__0\(22),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg2__0\(23),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg2__0\(24),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg2__0\(25),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg2__0\(26),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg2__0\(27),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg2__0\(28),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg2__0\(29),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg2(2),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg2__0\(30),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg2__0\(31),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg2(3),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg2(4),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg2(5),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg2(6),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg2(7),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg2(8),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg2(9),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(3),
      O => \slv_reg3[15]_i_1_n_0\
    );
\slv_reg3[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(3),
      O => \slv_reg3[23]_i_1_n_0\
    );
\slv_reg3[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(3),
      O => \slv_reg3[31]_i_1_n_0\
    );
\slv_reg3[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(3),
      O => \slv_reg3[7]_i_1_n_0\
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg3(0),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg3__0\(10),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg3__0\(11),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg3__0\(12),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg3__0\(13),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg3__0\(14),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg3__0\(15),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg3__0\(16),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg3__0\(17),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg3__0\(18),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg3__0\(19),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg3(1),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg3__0\(20),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg3__0\(21),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg3__0\(22),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg3__0\(23),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg3__0\(24),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg3__0\(25),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg3__0\(26),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg3__0\(27),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg3__0\(28),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg3__0\(29),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg3__0\(2),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg3__0\(30),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg3__0\(31),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg3__0\(3),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg3__0\(4),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg3__0\(5),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg3__0\(6),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg3__0\(7),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg3__0\(8),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg3__0\(9),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(2),
      O => \slv_reg4[15]_i_1_n_0\
    );
\slv_reg4[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(2),
      O => \slv_reg4[23]_i_1_n_0\
    );
\slv_reg4[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(2),
      O => \slv_reg4[31]_i_1_n_0\
    );
\slv_reg4[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(2),
      O => \slv_reg4[7]_i_1_n_0\
    );
\slv_reg4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg4(0),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg4__0\(10),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg4__0\(11),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg4__0\(12),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg4__0\(13),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg4__0\(14),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg4__0\(15),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg4__0\(16),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg4__0\(17),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg4__0\(18),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg4__0\(19),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg4__0\(1),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg4__0\(20),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg4__0\(21),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg4__0\(22),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg4__0\(23),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg4__0\(24),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg4__0\(25),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg4__0\(26),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg4__0\(27),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg4__0\(28),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg4__0\(29),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg4__0\(2),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg4__0\(30),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg4__0\(31),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg4__0\(3),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg4__0\(4),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg4__0\(5),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg4__0\(6),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg4__0\(7),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg4__0\(8),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg4__0\(9),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => s00_axi_wstrb(1),
      O => \slv_reg8[15]_i_1_n_0\
    );
\slv_reg8[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => s00_axi_wstrb(2),
      O => \slv_reg8[23]_i_1_n_0\
    );
\slv_reg8[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => s00_axi_wstrb(3),
      O => \slv_reg8[31]_i_1_n_0\
    );
\slv_reg8[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => s00_axi_wstrb(0),
      O => \slv_reg8[7]_i_1_n_0\
    );
\slv_reg8_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg8(0),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg8(10),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg8(11),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg8(12),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg8(13),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg8(14),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg8(15),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg8(16),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg8(17),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg8(18),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg8(19),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg8(1),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg8(20),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg8(21),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg8(22),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg8(23),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg8(24),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg8(25),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg8(26),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg8(27),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg8(28),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg8(29),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg8(2),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg8(30),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg8(31),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg8(3),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg8(4),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg8(5),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg8(6),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg8(7),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg8(8),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg8(9),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(1),
      I4 => p_0_in(1),
      I5 => p_0_in(2),
      O => \slv_reg9[15]_i_1_n_0\
    );
\slv_reg9[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(2),
      I4 => p_0_in(1),
      I5 => p_0_in(2),
      O => \slv_reg9[23]_i_1_n_0\
    );
\slv_reg9[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(3),
      I4 => p_0_in(1),
      I5 => p_0_in(2),
      O => \slv_reg9[31]_i_1_n_0\
    );
\slv_reg9[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(0),
      I4 => p_0_in(1),
      I5 => p_0_in(2),
      O => \slv_reg9[7]_i_1_n_0\
    );
\slv_reg9_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg9(0),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg9(10),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg9(11),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg9(12),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg9(13),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg9(14),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg9(15),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg9(16),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg9(17),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg9(18),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg9(19),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg9(1),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg9(20),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg9(21),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg9(22),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg9(23),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg9(24),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg9(25),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg9(26),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg9(27),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg9(28),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg9(29),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg9(2),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg9(30),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg9(31),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg9(3),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg9(4),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg9(5),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg9(6),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg9(7),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg9(8),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg9(9),
      R => \datapath/scoFace/p_1_in\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_1_oscilloscope_v1_0 is
  port (
    tmdsClkP_ext : out STD_LOGIC;
    tmdsClkN_ext : out STD_LOGIC;
    tmdsDataP_ext : out STD_LOGIC_VECTOR ( 2 downto 0 );
    tmdsDataN_ext : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    storing_reg : out STD_LOGIC;
    an7606rd_ext : out STD_LOGIC;
    an7606convst_ext : out STD_LOGIC;
    an7606cs_ext : out STD_LOGIC;
    conversionPlusReadoutTime_ext : out STD_LOGIC;
    sampleTimerRollover_ext : out STD_LOGIC;
    manual_reg : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    an7606data_ext : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    an7606busy_ext : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
end zyncoscope_oscope_0_1_oscilloscope_v1_0;

architecture STRUCTURE of zyncoscope_oscope_0_1_oscilloscope_v1_0 is
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal h_activeArea_i_1_n_0 : STD_LOGIC;
  signal hs_i_1_n_0 : STD_LOGIC;
  signal manual_i_1_n_0 : STD_LOGIC;
  signal \^manual_reg\ : STD_LOGIC;
  signal \oscilloscope/currForceBtn\ : STD_LOGIC;
  signal \oscilloscope/currModeBtn\ : STD_LOGIC;
  signal \oscilloscope/datapath/hs\ : STD_LOGIC;
  signal \oscilloscope/datapath/vidSigGen/de0\ : STD_LOGIC;
  signal \oscilloscope/datapath/vidSigGen/eqOp3_in\ : STD_LOGIC;
  signal \oscilloscope/datapath/vidSigGen/h_activeArea\ : STD_LOGIC;
  signal \oscilloscope/datapath/vidSigGen/h_cnt_reg\ : STD_LOGIC_VECTOR ( 10 downto 8 );
  signal \oscilloscope/datapath/vidSigGen/v_activeArea\ : STD_LOGIC;
  signal \oscilloscope/datapath/vidSigGen/v_activeArea06_out\ : STD_LOGIC;
  signal \oscilloscope/datapath/vs\ : STD_LOGIC;
  signal \oscilloscope/prevForceBtn\ : STD_LOGIC;
  signal \oscilloscope/prevModeBtn\ : STD_LOGIC;
  signal \oscilloscope/single0\ : STD_LOGIC;
  signal oscilloscope_v1_0_S00_AXI_inst_n_22 : STD_LOGIC;
  signal oscilloscope_v1_0_S00_AXI_inst_n_24 : STD_LOGIC;
  signal oscilloscope_v1_0_S00_AXI_inst_n_28 : STD_LOGIC;
  signal oscilloscope_v1_0_S00_AXI_inst_n_29 : STD_LOGIC;
  signal oscilloscope_v1_0_S00_AXI_inst_n_30 : STD_LOGIC;
  signal oscilloscope_v1_0_S00_AXI_inst_n_65 : STD_LOGIC;
  signal oscilloscope_v1_0_S00_AXI_inst_n_66 : STD_LOGIC;
  signal oscilloscope_v1_0_S00_AXI_inst_n_68 : STD_LOGIC;
  signal oscilloscope_v1_0_S00_AXI_inst_n_69 : STD_LOGIC;
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal storing_i_1_n_0 : STD_LOGIC;
  signal \^storing_reg\ : STD_LOGIC;
  signal v_activeArea_i_1_n_0 : STD_LOGIC;
  signal vs_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of de_i_1 : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of v_activeArea_i_1 : label is "soft_lutpair184";
begin
  S_AXI_ARREADY <= \^s_axi_arready\;
  S_AXI_AWREADY <= \^s_axi_awready\;
  S_AXI_WREADY <= \^s_axi_wready\;
  manual_reg <= \^manual_reg\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
  storing_reg <= \^storing_reg\;
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBF00BF00BF00"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => s00_axi_awvalid,
      I2 => s00_axi_wvalid,
      I3 => oscilloscope_v1_0_S00_AXI_inst_n_22,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => aw_en_i_1_n_0
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => \^s_axi_awready\,
      I2 => \^s_axi_wready\,
      I3 => s00_axi_wvalid,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s_axi_arready\,
      I2 => \^s00_axi_rvalid\,
      I3 => s00_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
de_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \oscilloscope/datapath/vidSigGen/h_activeArea\,
      I1 => \oscilloscope/datapath/vidSigGen/v_activeArea\,
      O => \oscilloscope/datapath/vidSigGen/de0\
    );
h_activeArea_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF1000"
    )
        port map (
      I0 => \oscilloscope/datapath/vidSigGen/h_cnt_reg\(10),
      I1 => \oscilloscope/datapath/vidSigGen/h_cnt_reg\(9),
      I2 => \oscilloscope/datapath/vidSigGen/h_cnt_reg\(8),
      I3 => oscilloscope_v1_0_S00_AXI_inst_n_28,
      I4 => \oscilloscope/datapath/vidSigGen/h_activeArea\,
      O => h_activeArea_i_1_n_0
    );
hs_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => \oscilloscope/datapath/vidSigGen/eqOp3_in\,
      I1 => oscilloscope_v1_0_S00_AXI_inst_n_65,
      I2 => \oscilloscope/datapath/hs\,
      O => hs_i_1_n_0
    );
manual_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \oscilloscope/currModeBtn\,
      I1 => \oscilloscope/prevModeBtn\,
      I2 => \^manual_reg\,
      O => manual_i_1_n_0
    );
oscilloscope_v1_0_S00_AXI_inst: entity work.zyncoscope_oscope_0_1_oscilloscope_v1_0_S00_AXI
     port map (
      \FSM_onehot_state_reg[21]\(2) => oscilloscope_v1_0_S00_AXI_inst_n_29,
      \FSM_onehot_state_reg[21]\(1) => oscilloscope_v1_0_S00_AXI_inst_n_30,
      \FSM_onehot_state_reg[21]\(0) => Q(0),
      Q(2 downto 0) => \oscilloscope/datapath/vidSigGen/h_cnt_reg\(10 downto 8),
      an7606busy_ext => an7606busy_ext,
      an7606convst_ext => an7606convst_ext,
      an7606cs_ext => an7606cs_ext,
      an7606data_ext(15 downto 0) => an7606data_ext(15 downto 0),
      an7606rd_ext => an7606rd_ext,
      aw_en_reg_0 => oscilloscope_v1_0_S00_AXI_inst_n_22,
      aw_en_reg_1 => aw_en_i_1_n_0,
      axi_arready_reg_0 => \^s_axi_arready\,
      axi_awready_reg_0 => \^s_axi_awready\,
      axi_bvalid_reg_0 => axi_bvalid_i_1_n_0,
      axi_rvalid_reg_0 => axi_rvalid_i_1_n_0,
      axi_wready_reg_0 => \^s_axi_wready\,
      conversionPlusReadoutTime_ext => conversionPlusReadoutTime_ext,
      currForceBtn => \oscilloscope/currForceBtn\,
      currModeBtn => \oscilloscope/currModeBtn\,
      de0 => \oscilloscope/datapath/vidSigGen/de0\,
      eqOp3_in => \oscilloscope/datapath/vidSigGen/eqOp3_in\,
      h_activeArea => \oscilloscope/datapath/vidSigGen/h_activeArea\,
      h_activeArea_reg => h_activeArea_i_1_n_0,
      \h_cnt_reg[0]\ => oscilloscope_v1_0_S00_AXI_inst_n_28,
      \h_cnt_reg[5]\ => oscilloscope_v1_0_S00_AXI_inst_n_65,
      hs_reg => hs_i_1_n_0,
      hsync => \oscilloscope/datapath/hs\,
      manual_reg => \^manual_reg\,
      manual_reg_0 => manual_i_1_n_0,
      prevForceBtn => \oscilloscope/prevForceBtn\,
      prevModeBtn => \oscilloscope/prevModeBtn\,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(3 downto 0) => s00_axi_araddr(3 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(3 downto 0) => s00_axi_awaddr(3 downto 0),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bvalid => \^s00_axi_bvalid\,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rvalid => \^s00_axi_rvalid\,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid,
      sampleTimerRollover_ext => sampleTimerRollover_ext,
      single0 => \oscilloscope/single0\,
      storing_reg => \^storing_reg\,
      storing_reg_0 => storing_i_1_n_0,
      tmdsClkN_ext => tmdsClkN_ext,
      tmdsClkP_ext => tmdsClkP_ext,
      tmdsDataN_ext(2 downto 0) => tmdsDataN_ext(2 downto 0),
      tmdsDataP_ext(2 downto 0) => tmdsDataP_ext(2 downto 0),
      v_activeArea => \oscilloscope/datapath/vidSigGen/v_activeArea\,
      v_activeArea06_out => \oscilloscope/datapath/vidSigGen/v_activeArea06_out\,
      v_activeArea_reg => v_activeArea_i_1_n_0,
      \v_cnt_reg[10]\ => oscilloscope_v1_0_S00_AXI_inst_n_66,
      \v_cnt_reg[4]\ => oscilloscope_v1_0_S00_AXI_inst_n_69,
      \v_cnt_reg[7]\ => oscilloscope_v1_0_S00_AXI_inst_n_24,
      \v_cnt_reg[7]_0\ => oscilloscope_v1_0_S00_AXI_inst_n_68,
      vs_reg => vs_i_1_n_0,
      vsync => \oscilloscope/datapath/vs\
    );
single_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \oscilloscope/prevForceBtn\,
      I1 => \oscilloscope/currForceBtn\,
      O => \oscilloscope/single0\
    );
storing_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => oscilloscope_v1_0_S00_AXI_inst_n_29,
      I1 => oscilloscope_v1_0_S00_AXI_inst_n_30,
      I2 => \^storing_reg\,
      O => storing_i_1_n_0
    );
v_activeArea_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => oscilloscope_v1_0_S00_AXI_inst_n_24,
      I1 => \oscilloscope/datapath/vidSigGen/v_activeArea06_out\,
      I2 => \oscilloscope/datapath/vidSigGen/v_activeArea\,
      O => v_activeArea_i_1_n_0
    );
vs_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFAAAA"
    )
        port map (
      I0 => oscilloscope_v1_0_S00_AXI_inst_n_66,
      I1 => oscilloscope_v1_0_S00_AXI_inst_n_68,
      I2 => oscilloscope_v1_0_S00_AXI_inst_n_69,
      I3 => \oscilloscope/datapath/vidSigGen/eqOp3_in\,
      I4 => \oscilloscope/datapath/vs\,
      O => vs_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_1 is
  port (
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    conversionPlusReadoutTime_ext : out STD_LOGIC;
    sampleTimerRollover_ext : out STD_LOGIC;
    triggerCh1_ext : out STD_LOGIC;
    triggerCh2_ext : out STD_LOGIC;
    an7606data_ext : in STD_LOGIC_VECTOR ( 15 downto 0 );
    an7606convst_ext : out STD_LOGIC;
    an7606cs_ext : out STD_LOGIC;
    an7606rd_ext : out STD_LOGIC;
    an7606reset_ext : out STD_LOGIC;
    an7606od_ext : out STD_LOGIC_VECTOR ( 2 downto 0 );
    an7606busy_ext : in STD_LOGIC;
    tmdsDataP_ext : out STD_LOGIC_VECTOR ( 2 downto 0 );
    tmdsDataN_ext : out STD_LOGIC_VECTOR ( 2 downto 0 );
    tmdsClkP_ext : out STD_LOGIC;
    tmdsClkN_ext : out STD_LOGIC;
    hdmiOen_ext : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of zyncoscope_oscope_0_1 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zyncoscope_oscope_0_1 : entity is "zyncoscope_oscope_0_0,oscilloscope_v1_0,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of zyncoscope_oscope_0_1 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of zyncoscope_oscope_0_1 : entity is "oscilloscope_v1_0,Vivado 2023.1";
end zyncoscope_oscope_0_1;

architecture STRUCTURE of zyncoscope_oscope_0_1 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  attribute x_interface_info : string;
  attribute x_interface_info of s00_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of s00_axi_aclk : signal is "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN zyncoscope_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute x_interface_info of s00_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S00_AXI_RST RST";
  attribute x_interface_parameter of s00_axi_aresetn : signal is "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of s00_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY";
  attribute x_interface_info of s00_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID";
  attribute x_interface_info of s00_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY";
  attribute x_interface_info of s00_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID";
  attribute x_interface_info of s00_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BREADY";
  attribute x_interface_info of s00_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BVALID";
  attribute x_interface_info of s00_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RREADY";
  attribute x_interface_info of s00_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RVALID";
  attribute x_interface_info of s00_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WREADY";
  attribute x_interface_info of s00_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WVALID";
  attribute x_interface_info of s00_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR";
  attribute x_interface_info of s00_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT";
  attribute x_interface_info of s00_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR";
  attribute x_interface_parameter of s00_axi_awaddr : signal is "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 16, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 6, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN zyncoscope_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of s00_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT";
  attribute x_interface_info of s00_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BRESP";
  attribute x_interface_info of s00_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RDATA";
  attribute x_interface_info of s00_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RRESP";
  attribute x_interface_info of s00_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WDATA";
  attribute x_interface_info of s00_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB";
begin
  an7606od_ext(2) <= \<const0>\;
  an7606od_ext(1) <= \<const0>\;
  an7606od_ext(0) <= \<const0>\;
  hdmiOen_ext <= \<const1>\;
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.zyncoscope_oscope_0_1_oscilloscope_v1_0
     port map (
      Q(0) => an7606reset_ext,
      S_AXI_ARREADY => s00_axi_arready,
      S_AXI_AWREADY => s00_axi_awready,
      S_AXI_WREADY => s00_axi_wready,
      an7606busy_ext => an7606busy_ext,
      an7606convst_ext => an7606convst_ext,
      an7606cs_ext => an7606cs_ext,
      an7606data_ext(15 downto 0) => an7606data_ext(15 downto 0),
      an7606rd_ext => an7606rd_ext,
      conversionPlusReadoutTime_ext => conversionPlusReadoutTime_ext,
      manual_reg => triggerCh2_ext,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(3 downto 0) => s00_axi_araddr(5 downto 2),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(3 downto 0) => s00_axi_awaddr(5 downto 2),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid,
      sampleTimerRollover_ext => sampleTimerRollover_ext,
      storing_reg => triggerCh1_ext,
      tmdsClkN_ext => tmdsClkN_ext,
      tmdsClkP_ext => tmdsClkP_ext,
      tmdsDataN_ext(2 downto 0) => tmdsDataN_ext(2 downto 0),
      tmdsDataP_ext(2 downto 0) => tmdsDataP_ext(2 downto 0)
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
