

================================================================
== Vitis HLS Report for 'forwardSubstitution'
================================================================
* Date:           Fri Oct 17 17:43:58 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LU_inversion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       32|       32|  0.320 us|  0.320 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 33


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 1
  Pipeline-0 : II = 1, D = 33, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.70>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%L_2_0_3_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_2_0_3_val" [LU.cpp:125]   --->   Operation 34 'read' 'L_2_0_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%L_1_0_3_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_1_0_3_val" [LU.cpp:125]   --->   Operation 35 'read' 'L_1_0_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%L_1_0_2_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_1_0_2_val" [LU.cpp:125]   --->   Operation 36 'read' 'L_1_0_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%L_0_0_3_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_0_0_3_val" [LU.cpp:125]   --->   Operation 37 'read' 'L_0_0_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%L_0_0_2_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_0_0_2_val" [LU.cpp:125]   --->   Operation 38 'read' 'L_0_0_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%L_0_0_1_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_0_0_1_val" [LU.cpp:125]   --->   Operation 39 'read' 'L_0_0_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [4/4] (5.70ns)   --->   "%mul_1_1 = fmul i32 %L_0_0_1_val_read, i32 0" [LU.cpp:125]   --->   Operation 40 'fmul' 'mul_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.70>
ST_2 : Operation 41 [3/4] (5.70ns)   --->   "%mul_1_1 = fmul i32 %L_0_0_1_val_read, i32 0" [LU.cpp:125]   --->   Operation 41 'fmul' 'mul_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 42 [2/4] (5.70ns)   --->   "%mul_1_1 = fmul i32 %L_0_0_1_val_read, i32 0" [LU.cpp:125]   --->   Operation 42 'fmul' 'mul_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 43 [1/4] (5.70ns)   --->   "%mul_1_1 = fmul i32 %L_0_0_1_val_read, i32 0" [LU.cpp:125]   --->   Operation 43 'fmul' 'mul_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 44 [5/5] (7.25ns)   --->   "%sum_8 = fadd i32 %mul_1_1, i32 0" [LU.cpp:125]   --->   Operation 44 'fadd' 'sum_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [4/4] (5.70ns)   --->   "%mul_1_2 = fmul i32 %L_0_0_2_val_read, i32 0" [LU.cpp:125]   --->   Operation 45 'fmul' 'mul_1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 46 [4/5] (7.25ns)   --->   "%sum_8 = fadd i32 %mul_1_1, i32 0" [LU.cpp:125]   --->   Operation 46 'fadd' 'sum_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [3/4] (5.70ns)   --->   "%mul_1_2 = fmul i32 %L_0_0_2_val_read, i32 0" [LU.cpp:125]   --->   Operation 47 'fmul' 'mul_1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 48 [3/5] (7.25ns)   --->   "%sum_8 = fadd i32 %mul_1_1, i32 0" [LU.cpp:125]   --->   Operation 48 'fadd' 'sum_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 49 [2/4] (5.70ns)   --->   "%mul_1_2 = fmul i32 %L_0_0_2_val_read, i32 0" [LU.cpp:125]   --->   Operation 49 'fmul' 'mul_1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 50 [2/5] (7.25ns)   --->   "%sum_8 = fadd i32 %mul_1_1, i32 0" [LU.cpp:125]   --->   Operation 50 'fadd' 'sum_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 51 [1/4] (5.70ns)   --->   "%mul_1_2 = fmul i32 %L_0_0_2_val_read, i32 0" [LU.cpp:125]   --->   Operation 51 'fmul' 'mul_1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 52 [1/5] (7.25ns)   --->   "%sum_8 = fadd i32 %mul_1_1, i32 0" [LU.cpp:125]   --->   Operation 52 'fadd' 'sum_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 53 [5/5] (7.25ns)   --->   "%sum_9 = fadd i32 %mul_1_2, i32 0" [LU.cpp:125]   --->   Operation 53 'fadd' 'sum_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 54 [5/5] (7.25ns)   --->   "%sum = fadd i32 %L_0_0_1_val_read, i32 0" [LU.cpp:125]   --->   Operation 54 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 55 [5/5] (7.25ns)   --->   "%Y_1_1 = fsub i32 1, i32 %sum_8" [LU.cpp:127]   --->   Operation 55 'fsub' 'Y_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 56 [4/5] (7.25ns)   --->   "%sum_9 = fadd i32 %mul_1_2, i32 0" [LU.cpp:125]   --->   Operation 56 'fadd' 'sum_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 57 [4/4] (5.70ns)   --->   "%mul_1_3 = fmul i32 %L_0_0_3_val_read, i32 0" [LU.cpp:125]   --->   Operation 57 'fmul' 'mul_1_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%bitcast_ln127_10 = bitcast i32 %sum_8" [LU.cpp:127]   --->   Operation 58 'bitcast' 'bitcast_ln127_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.99ns)   --->   "%xor_ln127_5 = xor i32 %bitcast_ln127_10, i32 2147483648" [LU.cpp:127]   --->   Operation 59 'xor' 'xor_ln127_5' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln127_11 = bitcast i32 %xor_ln127_5" [LU.cpp:127]   --->   Operation 60 'bitcast' 'bitcast_ln127_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [4/4] (5.70ns)   --->   "%mul_2_2_1 = fmul i32 %bitcast_ln127_11, i32 %L_1_0_2_val_read" [LU.cpp:125]   --->   Operation 61 'fmul' 'mul_2_2_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 62 [4/5] (7.25ns)   --->   "%sum = fadd i32 %L_0_0_1_val_read, i32 0" [LU.cpp:125]   --->   Operation 62 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 63 [4/5] (7.25ns)   --->   "%Y_1_1 = fsub i32 1, i32 %sum_8" [LU.cpp:127]   --->   Operation 63 'fsub' 'Y_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 64 [3/5] (7.25ns)   --->   "%sum_9 = fadd i32 %mul_1_2, i32 0" [LU.cpp:125]   --->   Operation 64 'fadd' 'sum_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 65 [3/4] (5.70ns)   --->   "%mul_1_3 = fmul i32 %L_0_0_3_val_read, i32 0" [LU.cpp:125]   --->   Operation 65 'fmul' 'mul_1_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 66 [3/4] (5.70ns)   --->   "%mul_2_2_1 = fmul i32 %bitcast_ln127_11, i32 %L_1_0_2_val_read" [LU.cpp:125]   --->   Operation 66 'fmul' 'mul_2_2_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 67 [3/5] (7.25ns)   --->   "%sum = fadd i32 %L_0_0_1_val_read, i32 0" [LU.cpp:125]   --->   Operation 67 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 68 [3/5] (7.25ns)   --->   "%Y_1_1 = fsub i32 1, i32 %sum_8" [LU.cpp:127]   --->   Operation 68 'fsub' 'Y_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 69 [2/5] (7.25ns)   --->   "%sum_9 = fadd i32 %mul_1_2, i32 0" [LU.cpp:125]   --->   Operation 69 'fadd' 'sum_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 70 [2/4] (5.70ns)   --->   "%mul_1_3 = fmul i32 %L_0_0_3_val_read, i32 0" [LU.cpp:125]   --->   Operation 70 'fmul' 'mul_1_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 71 [2/4] (5.70ns)   --->   "%mul_2_2_1 = fmul i32 %bitcast_ln127_11, i32 %L_1_0_2_val_read" [LU.cpp:125]   --->   Operation 71 'fmul' 'mul_2_2_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 72 [2/5] (7.25ns)   --->   "%sum = fadd i32 %L_0_0_1_val_read, i32 0" [LU.cpp:125]   --->   Operation 72 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 73 [2/5] (7.25ns)   --->   "%Y_1_1 = fsub i32 1, i32 %sum_8" [LU.cpp:127]   --->   Operation 73 'fsub' 'Y_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 74 [1/5] (7.25ns)   --->   "%sum_9 = fadd i32 %mul_1_2, i32 0" [LU.cpp:125]   --->   Operation 74 'fadd' 'sum_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 75 [1/4] (5.70ns)   --->   "%mul_1_3 = fmul i32 %L_0_0_3_val_read, i32 0" [LU.cpp:125]   --->   Operation 75 'fmul' 'mul_1_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 76 [1/4] (5.70ns)   --->   "%mul_2_2_1 = fmul i32 %bitcast_ln127_11, i32 %L_1_0_2_val_read" [LU.cpp:125]   --->   Operation 76 'fmul' 'mul_2_2_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 77 [1/5] (7.25ns)   --->   "%sum = fadd i32 %L_0_0_1_val_read, i32 0" [LU.cpp:125]   --->   Operation 77 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 78 [5/5] (7.25ns)   --->   "%sum_3 = fadd i32 %L_0_0_2_val_read, i32 0" [LU.cpp:125]   --->   Operation 78 'fadd' 'sum_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 79 [5/5] (7.25ns)   --->   "%sum_5 = fadd i32 %L_0_0_3_val_read, i32 0" [LU.cpp:125]   --->   Operation 79 'fadd' 'sum_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 80 [1/5] (7.25ns)   --->   "%Y_1_1 = fsub i32 1, i32 %sum_8" [LU.cpp:127]   --->   Operation 80 'fsub' 'Y_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 81 [5/5] (7.25ns)   --->   "%sum_11 = fadd i32 %mul_1_3, i32 0" [LU.cpp:125]   --->   Operation 81 'fadd' 'sum_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 82 [5/5] (7.25ns)   --->   "%sum_14 = fadd i32 %sum_9, i32 %mul_2_2_1" [LU.cpp:125]   --->   Operation 82 'fadd' 'sum_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 83 [1/1] (0.00ns)   --->   "%bitcast_ln127 = bitcast i32 %sum" [LU.cpp:127]   --->   Operation 83 'bitcast' 'bitcast_ln127' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 84 [1/1] (0.99ns)   --->   "%xor_ln127 = xor i32 %bitcast_ln127, i32 2147483648" [LU.cpp:127]   --->   Operation 84 'xor' 'xor_ln127' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 85 [1/1] (0.00ns)   --->   "%bitcast_ln127_1 = bitcast i32 %xor_ln127" [LU.cpp:127]   --->   Operation 85 'bitcast' 'bitcast_ln127_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 86 [4/5] (7.25ns)   --->   "%sum_3 = fadd i32 %L_0_0_2_val_read, i32 0" [LU.cpp:125]   --->   Operation 86 'fadd' 'sum_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 87 [4/4] (5.70ns)   --->   "%mul_227_1 = fmul i32 %bitcast_ln127_1, i32 %L_1_0_2_val_read" [LU.cpp:125]   --->   Operation 87 'fmul' 'mul_227_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 88 [4/5] (7.25ns)   --->   "%sum_5 = fadd i32 %L_0_0_3_val_read, i32 0" [LU.cpp:125]   --->   Operation 88 'fadd' 'sum_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 89 [4/4] (5.70ns)   --->   "%mul_338_1 = fmul i32 %bitcast_ln127_1, i32 %L_1_0_3_val_read" [LU.cpp:125]   --->   Operation 89 'fmul' 'mul_338_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 90 [4/4] (5.70ns)   --->   "%mul_1_2_1 = fmul i32 %Y_1_1, i32 %L_1_0_2_val_read" [LU.cpp:125]   --->   Operation 90 'fmul' 'mul_1_2_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 91 [4/5] (7.25ns)   --->   "%sum_11 = fadd i32 %mul_1_3, i32 0" [LU.cpp:125]   --->   Operation 91 'fadd' 'sum_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 92 [4/4] (5.70ns)   --->   "%mul_1_3_1 = fmul i32 %Y_1_1, i32 %L_1_0_3_val_read" [LU.cpp:125]   --->   Operation 92 'fmul' 'mul_1_3_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 93 [4/5] (7.25ns)   --->   "%sum_14 = fadd i32 %sum_9, i32 %mul_2_2_1" [LU.cpp:125]   --->   Operation 93 'fadd' 'sum_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 94 [4/4] (5.70ns)   --->   "%mul_2_3_1 = fmul i32 %bitcast_ln127_11, i32 %L_1_0_3_val_read" [LU.cpp:125]   --->   Operation 94 'fmul' 'mul_2_3_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 95 [3/5] (7.25ns)   --->   "%sum_3 = fadd i32 %L_0_0_2_val_read, i32 0" [LU.cpp:125]   --->   Operation 95 'fadd' 'sum_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 96 [3/4] (5.70ns)   --->   "%mul_227_1 = fmul i32 %bitcast_ln127_1, i32 %L_1_0_2_val_read" [LU.cpp:125]   --->   Operation 96 'fmul' 'mul_227_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 97 [3/5] (7.25ns)   --->   "%sum_5 = fadd i32 %L_0_0_3_val_read, i32 0" [LU.cpp:125]   --->   Operation 97 'fadd' 'sum_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 98 [3/4] (5.70ns)   --->   "%mul_338_1 = fmul i32 %bitcast_ln127_1, i32 %L_1_0_3_val_read" [LU.cpp:125]   --->   Operation 98 'fmul' 'mul_338_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 99 [3/4] (5.70ns)   --->   "%mul_1_2_1 = fmul i32 %Y_1_1, i32 %L_1_0_2_val_read" [LU.cpp:125]   --->   Operation 99 'fmul' 'mul_1_2_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 100 [3/5] (7.25ns)   --->   "%sum_11 = fadd i32 %mul_1_3, i32 0" [LU.cpp:125]   --->   Operation 100 'fadd' 'sum_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 101 [3/4] (5.70ns)   --->   "%mul_1_3_1 = fmul i32 %Y_1_1, i32 %L_1_0_3_val_read" [LU.cpp:125]   --->   Operation 101 'fmul' 'mul_1_3_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 102 [3/5] (7.25ns)   --->   "%sum_14 = fadd i32 %sum_9, i32 %mul_2_2_1" [LU.cpp:125]   --->   Operation 102 'fadd' 'sum_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 103 [3/4] (5.70ns)   --->   "%mul_2_3_1 = fmul i32 %bitcast_ln127_11, i32 %L_1_0_3_val_read" [LU.cpp:125]   --->   Operation 103 'fmul' 'mul_2_3_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 104 [2/5] (7.25ns)   --->   "%sum_3 = fadd i32 %L_0_0_2_val_read, i32 0" [LU.cpp:125]   --->   Operation 104 'fadd' 'sum_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 105 [2/4] (5.70ns)   --->   "%mul_227_1 = fmul i32 %bitcast_ln127_1, i32 %L_1_0_2_val_read" [LU.cpp:125]   --->   Operation 105 'fmul' 'mul_227_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 106 [2/5] (7.25ns)   --->   "%sum_5 = fadd i32 %L_0_0_3_val_read, i32 0" [LU.cpp:125]   --->   Operation 106 'fadd' 'sum_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 107 [2/4] (5.70ns)   --->   "%mul_338_1 = fmul i32 %bitcast_ln127_1, i32 %L_1_0_3_val_read" [LU.cpp:125]   --->   Operation 107 'fmul' 'mul_338_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 108 [2/4] (5.70ns)   --->   "%mul_1_2_1 = fmul i32 %Y_1_1, i32 %L_1_0_2_val_read" [LU.cpp:125]   --->   Operation 108 'fmul' 'mul_1_2_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 109 [2/5] (7.25ns)   --->   "%sum_11 = fadd i32 %mul_1_3, i32 0" [LU.cpp:125]   --->   Operation 109 'fadd' 'sum_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 110 [2/4] (5.70ns)   --->   "%mul_1_3_1 = fmul i32 %Y_1_1, i32 %L_1_0_3_val_read" [LU.cpp:125]   --->   Operation 110 'fmul' 'mul_1_3_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 111 [2/5] (7.25ns)   --->   "%sum_14 = fadd i32 %sum_9, i32 %mul_2_2_1" [LU.cpp:125]   --->   Operation 111 'fadd' 'sum_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 112 [2/4] (5.70ns)   --->   "%mul_2_3_1 = fmul i32 %bitcast_ln127_11, i32 %L_1_0_3_val_read" [LU.cpp:125]   --->   Operation 112 'fmul' 'mul_2_3_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 113 [1/5] (7.25ns)   --->   "%sum_3 = fadd i32 %L_0_0_2_val_read, i32 0" [LU.cpp:125]   --->   Operation 113 'fadd' 'sum_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 114 [1/4] (5.70ns)   --->   "%mul_227_1 = fmul i32 %bitcast_ln127_1, i32 %L_1_0_2_val_read" [LU.cpp:125]   --->   Operation 114 'fmul' 'mul_227_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 115 [1/5] (7.25ns)   --->   "%sum_5 = fadd i32 %L_0_0_3_val_read, i32 0" [LU.cpp:125]   --->   Operation 115 'fadd' 'sum_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 116 [1/4] (5.70ns)   --->   "%mul_338_1 = fmul i32 %bitcast_ln127_1, i32 %L_1_0_3_val_read" [LU.cpp:125]   --->   Operation 116 'fmul' 'mul_338_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 117 [1/4] (5.70ns)   --->   "%mul_1_2_1 = fmul i32 %Y_1_1, i32 %L_1_0_2_val_read" [LU.cpp:125]   --->   Operation 117 'fmul' 'mul_1_2_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 118 [1/5] (7.25ns)   --->   "%sum_11 = fadd i32 %mul_1_3, i32 0" [LU.cpp:125]   --->   Operation 118 'fadd' 'sum_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 119 [1/4] (5.70ns)   --->   "%mul_1_3_1 = fmul i32 %Y_1_1, i32 %L_1_0_3_val_read" [LU.cpp:125]   --->   Operation 119 'fmul' 'mul_1_3_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 120 [1/5] (7.25ns)   --->   "%sum_14 = fadd i32 %sum_9, i32 %mul_2_2_1" [LU.cpp:125]   --->   Operation 120 'fadd' 'sum_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 121 [1/4] (5.70ns)   --->   "%mul_2_3_1 = fmul i32 %bitcast_ln127_11, i32 %L_1_0_3_val_read" [LU.cpp:125]   --->   Operation 121 'fmul' 'mul_2_3_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 122 [5/5] (7.25ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul_227_1" [LU.cpp:125]   --->   Operation 122 'fadd' 'sum_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 123 [5/5] (7.25ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul_338_1" [LU.cpp:125]   --->   Operation 123 'fadd' 'sum_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 124 [5/5] (7.25ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %mul_1_2_1" [LU.cpp:125]   --->   Operation 124 'fadd' 'sum_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 125 [5/5] (7.25ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %mul_1_3_1" [LU.cpp:125]   --->   Operation 125 'fadd' 'sum_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 126 [5/5] (7.25ns)   --->   "%Y_2_2 = fsub i32 1, i32 %sum_14" [LU.cpp:127]   --->   Operation 126 'fsub' 'Y_2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 127 [5/5] (7.25ns)   --->   "%sum_15 = fadd i32 %sum_11, i32 %mul_2_3_1" [LU.cpp:125]   --->   Operation 127 'fadd' 'sum_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 128 [4/5] (7.25ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul_227_1" [LU.cpp:125]   --->   Operation 128 'fadd' 'sum_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 129 [4/5] (7.25ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul_338_1" [LU.cpp:125]   --->   Operation 129 'fadd' 'sum_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 130 [4/5] (7.25ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %mul_1_2_1" [LU.cpp:125]   --->   Operation 130 'fadd' 'sum_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 131 [4/5] (7.25ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %mul_1_3_1" [LU.cpp:125]   --->   Operation 131 'fadd' 'sum_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 132 [4/5] (7.25ns)   --->   "%Y_2_2 = fsub i32 1, i32 %sum_14" [LU.cpp:127]   --->   Operation 132 'fsub' 'Y_2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 133 [4/5] (7.25ns)   --->   "%sum_15 = fadd i32 %sum_11, i32 %mul_2_3_1" [LU.cpp:125]   --->   Operation 133 'fadd' 'sum_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 134 [1/1] (0.00ns)   --->   "%bitcast_ln127_14 = bitcast i32 %sum_14" [LU.cpp:127]   --->   Operation 134 'bitcast' 'bitcast_ln127_14' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 135 [1/1] (0.99ns)   --->   "%xor_ln127_7 = xor i32 %bitcast_ln127_14, i32 2147483648" [LU.cpp:127]   --->   Operation 135 'xor' 'xor_ln127_7' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 136 [1/1] (0.00ns)   --->   "%bitcast_ln127_15 = bitcast i32 %xor_ln127_7" [LU.cpp:127]   --->   Operation 136 'bitcast' 'bitcast_ln127_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 137 [4/4] (5.70ns)   --->   "%mul_3_3_2 = fmul i32 %bitcast_ln127_15, i32 %L_2_0_3_val_read" [LU.cpp:125]   --->   Operation 137 'fmul' 'mul_3_3_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 138 [3/5] (7.25ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul_227_1" [LU.cpp:125]   --->   Operation 138 'fadd' 'sum_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 139 [3/5] (7.25ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul_338_1" [LU.cpp:125]   --->   Operation 139 'fadd' 'sum_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 140 [3/5] (7.25ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %mul_1_2_1" [LU.cpp:125]   --->   Operation 140 'fadd' 'sum_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 141 [3/5] (7.25ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %mul_1_3_1" [LU.cpp:125]   --->   Operation 141 'fadd' 'sum_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 142 [3/5] (7.25ns)   --->   "%Y_2_2 = fsub i32 1, i32 %sum_14" [LU.cpp:127]   --->   Operation 142 'fsub' 'Y_2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 143 [3/5] (7.25ns)   --->   "%sum_15 = fadd i32 %sum_11, i32 %mul_2_3_1" [LU.cpp:125]   --->   Operation 143 'fadd' 'sum_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 144 [3/4] (5.70ns)   --->   "%mul_3_3_2 = fmul i32 %bitcast_ln127_15, i32 %L_2_0_3_val_read" [LU.cpp:125]   --->   Operation 144 'fmul' 'mul_3_3_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 145 [2/5] (7.25ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul_227_1" [LU.cpp:125]   --->   Operation 145 'fadd' 'sum_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 146 [2/5] (7.25ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul_338_1" [LU.cpp:125]   --->   Operation 146 'fadd' 'sum_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 147 [2/5] (7.25ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %mul_1_2_1" [LU.cpp:125]   --->   Operation 147 'fadd' 'sum_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 148 [2/5] (7.25ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %mul_1_3_1" [LU.cpp:125]   --->   Operation 148 'fadd' 'sum_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 149 [2/5] (7.25ns)   --->   "%Y_2_2 = fsub i32 1, i32 %sum_14" [LU.cpp:127]   --->   Operation 149 'fsub' 'Y_2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 150 [2/5] (7.25ns)   --->   "%sum_15 = fadd i32 %sum_11, i32 %mul_2_3_1" [LU.cpp:125]   --->   Operation 150 'fadd' 'sum_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 151 [2/4] (5.70ns)   --->   "%mul_3_3_2 = fmul i32 %bitcast_ln127_15, i32 %L_2_0_3_val_read" [LU.cpp:125]   --->   Operation 151 'fmul' 'mul_3_3_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 152 [1/5] (7.25ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul_227_1" [LU.cpp:125]   --->   Operation 152 'fadd' 'sum_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 153 [1/5] (7.25ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul_338_1" [LU.cpp:125]   --->   Operation 153 'fadd' 'sum_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 154 [1/5] (7.25ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %mul_1_2_1" [LU.cpp:125]   --->   Operation 154 'fadd' 'sum_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 155 [1/5] (7.25ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %mul_1_3_1" [LU.cpp:125]   --->   Operation 155 'fadd' 'sum_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 156 [1/5] (7.25ns)   --->   "%Y_2_2 = fsub i32 1, i32 %sum_14" [LU.cpp:127]   --->   Operation 156 'fsub' 'Y_2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 157 [1/5] (7.25ns)   --->   "%sum_15 = fadd i32 %sum_11, i32 %mul_2_3_1" [LU.cpp:125]   --->   Operation 157 'fadd' 'sum_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 158 [1/4] (5.70ns)   --->   "%mul_3_3_2 = fmul i32 %bitcast_ln127_15, i32 %L_2_0_3_val_read" [LU.cpp:125]   --->   Operation 158 'fmul' 'mul_3_3_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 159 [1/1] (0.00ns)   --->   "%bitcast_ln127_2 = bitcast i32 %sum_4" [LU.cpp:127]   --->   Operation 159 'bitcast' 'bitcast_ln127_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 160 [1/1] (0.99ns)   --->   "%xor_ln127_1 = xor i32 %bitcast_ln127_2, i32 2147483648" [LU.cpp:127]   --->   Operation 160 'xor' 'xor_ln127_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 161 [1/1] (0.00ns)   --->   "%bitcast_ln127_3 = bitcast i32 %xor_ln127_1" [LU.cpp:127]   --->   Operation 161 'bitcast' 'bitcast_ln127_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 162 [4/4] (5.70ns)   --->   "%mul_338_2 = fmul i32 %bitcast_ln127_3, i32 %L_2_0_3_val_read" [LU.cpp:125]   --->   Operation 162 'fmul' 'mul_338_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 163 [1/1] (0.00ns)   --->   "%bitcast_ln127_6 = bitcast i32 %sum_10" [LU.cpp:127]   --->   Operation 163 'bitcast' 'bitcast_ln127_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 164 [1/1] (0.99ns)   --->   "%xor_ln127_3 = xor i32 %bitcast_ln127_6, i32 2147483648" [LU.cpp:127]   --->   Operation 164 'xor' 'xor_ln127_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 165 [1/1] (0.00ns)   --->   "%bitcast_ln127_7 = bitcast i32 %xor_ln127_3" [LU.cpp:127]   --->   Operation 165 'bitcast' 'bitcast_ln127_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 166 [4/4] (5.70ns)   --->   "%mul_1_3_2 = fmul i32 %bitcast_ln127_7, i32 %L_2_0_3_val_read" [LU.cpp:125]   --->   Operation 166 'fmul' 'mul_1_3_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 167 [4/4] (5.70ns)   --->   "%mul_2_3_2 = fmul i32 %Y_2_2, i32 %L_2_0_3_val_read" [LU.cpp:125]   --->   Operation 167 'fmul' 'mul_2_3_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 168 [5/5] (7.25ns)   --->   "%sum_17 = fadd i32 %sum_15, i32 %mul_3_3_2" [LU.cpp:125]   --->   Operation 168 'fadd' 'sum_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 169 [3/4] (5.70ns)   --->   "%mul_338_2 = fmul i32 %bitcast_ln127_3, i32 %L_2_0_3_val_read" [LU.cpp:125]   --->   Operation 169 'fmul' 'mul_338_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 170 [3/4] (5.70ns)   --->   "%mul_1_3_2 = fmul i32 %bitcast_ln127_7, i32 %L_2_0_3_val_read" [LU.cpp:125]   --->   Operation 170 'fmul' 'mul_1_3_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 171 [3/4] (5.70ns)   --->   "%mul_2_3_2 = fmul i32 %Y_2_2, i32 %L_2_0_3_val_read" [LU.cpp:125]   --->   Operation 171 'fmul' 'mul_2_3_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 172 [4/5] (7.25ns)   --->   "%sum_17 = fadd i32 %sum_15, i32 %mul_3_3_2" [LU.cpp:125]   --->   Operation 172 'fadd' 'sum_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 173 [2/4] (5.70ns)   --->   "%mul_338_2 = fmul i32 %bitcast_ln127_3, i32 %L_2_0_3_val_read" [LU.cpp:125]   --->   Operation 173 'fmul' 'mul_338_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 174 [2/4] (5.70ns)   --->   "%mul_1_3_2 = fmul i32 %bitcast_ln127_7, i32 %L_2_0_3_val_read" [LU.cpp:125]   --->   Operation 174 'fmul' 'mul_1_3_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 175 [2/4] (5.70ns)   --->   "%mul_2_3_2 = fmul i32 %Y_2_2, i32 %L_2_0_3_val_read" [LU.cpp:125]   --->   Operation 175 'fmul' 'mul_2_3_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 176 [3/5] (7.25ns)   --->   "%sum_17 = fadd i32 %sum_15, i32 %mul_3_3_2" [LU.cpp:125]   --->   Operation 176 'fadd' 'sum_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 177 [1/4] (5.70ns)   --->   "%mul_338_2 = fmul i32 %bitcast_ln127_3, i32 %L_2_0_3_val_read" [LU.cpp:125]   --->   Operation 177 'fmul' 'mul_338_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 178 [1/4] (5.70ns)   --->   "%mul_1_3_2 = fmul i32 %bitcast_ln127_7, i32 %L_2_0_3_val_read" [LU.cpp:125]   --->   Operation 178 'fmul' 'mul_1_3_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 179 [1/4] (5.70ns)   --->   "%mul_2_3_2 = fmul i32 %Y_2_2, i32 %L_2_0_3_val_read" [LU.cpp:125]   --->   Operation 179 'fmul' 'mul_2_3_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 180 [2/5] (7.25ns)   --->   "%sum_17 = fadd i32 %sum_15, i32 %mul_3_3_2" [LU.cpp:125]   --->   Operation 180 'fadd' 'sum_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 181 [5/5] (7.25ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul_338_2" [LU.cpp:125]   --->   Operation 181 'fadd' 'sum_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 182 [5/5] (7.25ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %mul_1_3_2" [LU.cpp:125]   --->   Operation 182 'fadd' 'sum_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 183 [5/5] (7.25ns)   --->   "%sum_16 = fadd i32 %sum_15, i32 %mul_2_3_2" [LU.cpp:125]   --->   Operation 183 'fadd' 'sum_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 184 [1/5] (7.25ns)   --->   "%sum_17 = fadd i32 %sum_15, i32 %mul_3_3_2" [LU.cpp:125]   --->   Operation 184 'fadd' 'sum_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 185 [4/5] (7.25ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul_338_2" [LU.cpp:125]   --->   Operation 185 'fadd' 'sum_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 186 [4/5] (7.25ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %mul_1_3_2" [LU.cpp:125]   --->   Operation 186 'fadd' 'sum_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 187 [4/5] (7.25ns)   --->   "%sum_16 = fadd i32 %sum_15, i32 %mul_2_3_2" [LU.cpp:125]   --->   Operation 187 'fadd' 'sum_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 188 [5/5] (7.25ns)   --->   "%Y_3_3 = fsub i32 1, i32 %sum_17" [LU.cpp:127]   --->   Operation 188 'fsub' 'Y_3_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 189 [3/5] (7.25ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul_338_2" [LU.cpp:125]   --->   Operation 189 'fadd' 'sum_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 190 [3/5] (7.25ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %mul_1_3_2" [LU.cpp:125]   --->   Operation 190 'fadd' 'sum_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 191 [3/5] (7.25ns)   --->   "%sum_16 = fadd i32 %sum_15, i32 %mul_2_3_2" [LU.cpp:125]   --->   Operation 191 'fadd' 'sum_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 192 [4/5] (7.25ns)   --->   "%Y_3_3 = fsub i32 1, i32 %sum_17" [LU.cpp:127]   --->   Operation 192 'fsub' 'Y_3_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 193 [2/5] (7.25ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul_338_2" [LU.cpp:125]   --->   Operation 193 'fadd' 'sum_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 194 [2/5] (7.25ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %mul_1_3_2" [LU.cpp:125]   --->   Operation 194 'fadd' 'sum_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 195 [2/5] (7.25ns)   --->   "%sum_16 = fadd i32 %sum_15, i32 %mul_2_3_2" [LU.cpp:125]   --->   Operation 195 'fadd' 'sum_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 196 [3/5] (7.25ns)   --->   "%Y_3_3 = fsub i32 1, i32 %sum_17" [LU.cpp:127]   --->   Operation 196 'fsub' 'Y_3_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 197 [1/5] (7.25ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul_338_2" [LU.cpp:125]   --->   Operation 197 'fadd' 'sum_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 198 [1/5] (7.25ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %mul_1_3_2" [LU.cpp:125]   --->   Operation 198 'fadd' 'sum_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 199 [1/5] (7.25ns)   --->   "%sum_16 = fadd i32 %sum_15, i32 %mul_2_3_2" [LU.cpp:125]   --->   Operation 199 'fadd' 'sum_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 200 [2/5] (7.25ns)   --->   "%Y_3_3 = fsub i32 1, i32 %sum_17" [LU.cpp:127]   --->   Operation 200 'fsub' 'Y_3_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 201 [1/1] (0.00ns)   --->   "%bitcast_ln127_4 = bitcast i32 %sum_7" [LU.cpp:127]   --->   Operation 201 'bitcast' 'bitcast_ln127_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 202 [1/1] (0.99ns)   --->   "%xor_ln127_2 = xor i32 %bitcast_ln127_4, i32 2147483648" [LU.cpp:127]   --->   Operation 202 'xor' 'xor_ln127_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 203 [1/1] (0.00ns)   --->   "%bitcast_ln127_5 = bitcast i32 %xor_ln127_2" [LU.cpp:127]   --->   Operation 203 'bitcast' 'bitcast_ln127_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 204 [1/1] (0.00ns)   --->   "%bitcast_ln127_8 = bitcast i32 %sum_13" [LU.cpp:127]   --->   Operation 204 'bitcast' 'bitcast_ln127_8' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 205 [1/1] (0.99ns)   --->   "%xor_ln127_4 = xor i32 %bitcast_ln127_8, i32 2147483648" [LU.cpp:127]   --->   Operation 205 'xor' 'xor_ln127_4' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 206 [1/1] (0.00ns)   --->   "%bitcast_ln127_9 = bitcast i32 %xor_ln127_4" [LU.cpp:127]   --->   Operation 206 'bitcast' 'bitcast_ln127_9' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 207 [1/1] (0.00ns)   --->   "%bitcast_ln127_12 = bitcast i32 %sum_16" [LU.cpp:127]   --->   Operation 207 'bitcast' 'bitcast_ln127_12' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 208 [1/1] (0.99ns)   --->   "%xor_ln127_6 = xor i32 %bitcast_ln127_12, i32 2147483648" [LU.cpp:127]   --->   Operation 208 'xor' 'xor_ln127_6' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 209 [1/1] (0.00ns)   --->   "%bitcast_ln127_13 = bitcast i32 %xor_ln127_6" [LU.cpp:127]   --->   Operation 209 'bitcast' 'bitcast_ln127_13' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 210 [1/5] (7.25ns)   --->   "%Y_3_3 = fsub i32 1, i32 %sum_17" [LU.cpp:127]   --->   Operation 210 'fsub' 'Y_3_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 211 [1/1] (0.00ns)   --->   "%newret = insertvalue i384 <undef>, i32 %bitcast_ln127_1" [LU.cpp:127]   --->   Operation 211 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 212 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i384 %newret, i32 %Y_1_1" [LU.cpp:127]   --->   Operation 212 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 213 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i384 %newret2, i32 %bitcast_ln127_11" [LU.cpp:127]   --->   Operation 213 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 214 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i384 %newret4, i32 %bitcast_ln127_11" [LU.cpp:127]   --->   Operation 214 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 215 [1/1] (0.00ns)   --->   "%newret8 = insertvalue i384 %newret6, i32 %bitcast_ln127_3" [LU.cpp:127]   --->   Operation 215 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 216 [1/1] (0.00ns)   --->   "%newret1 = insertvalue i384 %newret8, i32 %bitcast_ln127_7" [LU.cpp:127]   --->   Operation 216 'insertvalue' 'newret1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 217 [1/1] (0.00ns)   --->   "%newret3 = insertvalue i384 %newret1, i32 %Y_2_2" [LU.cpp:127]   --->   Operation 217 'insertvalue' 'newret3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 218 [1/1] (0.00ns)   --->   "%newret5 = insertvalue i384 %newret3, i32 %bitcast_ln127_15" [LU.cpp:127]   --->   Operation 218 'insertvalue' 'newret5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 219 [1/1] (0.00ns)   --->   "%newret7 = insertvalue i384 %newret5, i32 %bitcast_ln127_5" [LU.cpp:127]   --->   Operation 219 'insertvalue' 'newret7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 220 [1/1] (0.00ns)   --->   "%newret9 = insertvalue i384 %newret7, i32 %bitcast_ln127_9" [LU.cpp:127]   --->   Operation 220 'insertvalue' 'newret9' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 221 [1/1] (0.00ns)   --->   "%newret10 = insertvalue i384 %newret9, i32 %bitcast_ln127_13" [LU.cpp:127]   --->   Operation 221 'insertvalue' 'newret10' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 222 [1/1] (0.00ns)   --->   "%newret11 = insertvalue i384 %newret10, i32 %Y_3_3" [LU.cpp:127]   --->   Operation 222 'insertvalue' 'newret11' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 223 [1/1] (0.00ns)   --->   "%ret_ln127 = ret i384 %newret11" [LU.cpp:127]   --->   Operation 223 'ret' 'ret_ln127' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.702ns
The critical path consists of the following:
	wire read operation ('L_0_0_1_val_read', LU.cpp:125) on port 'L_0_0_1_val' (LU.cpp:125) [12]  (0.000 ns)
	'fmul' operation 32 bit ('mul_1_1', LU.cpp:125) [31]  (5.702 ns)

 <State 2>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_1_1', LU.cpp:125) [31]  (5.702 ns)

 <State 3>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_1_1', LU.cpp:125) [31]  (5.702 ns)

 <State 4>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_1_1', LU.cpp:125) [31]  (5.702 ns)

 <State 5>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', LU.cpp:125) [32]  (7.256 ns)

 <State 6>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', LU.cpp:125) [32]  (7.256 ns)

 <State 7>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', LU.cpp:125) [32]  (7.256 ns)

 <State 8>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', LU.cpp:125) [32]  (7.256 ns)

 <State 9>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', LU.cpp:125) [32]  (7.256 ns)

 <State 10>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', LU.cpp:125) [13]  (7.256 ns)

 <State 11>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', LU.cpp:125) [13]  (7.256 ns)

 <State 12>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', LU.cpp:125) [13]  (7.256 ns)

 <State 13>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', LU.cpp:125) [13]  (7.256 ns)

 <State 14>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', LU.cpp:125) [13]  (7.256 ns)

 <State 15>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', LU.cpp:125) [17]  (7.256 ns)

 <State 16>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', LU.cpp:125) [17]  (7.256 ns)

 <State 17>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', LU.cpp:125) [17]  (7.256 ns)

 <State 18>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', LU.cpp:125) [17]  (7.256 ns)

 <State 19>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', LU.cpp:125) [19]  (7.256 ns)

 <State 20>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', LU.cpp:125) [19]  (7.256 ns)

 <State 21>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', LU.cpp:125) [19]  (7.256 ns)

 <State 22>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', LU.cpp:125) [19]  (7.256 ns)

 <State 23>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', LU.cpp:125) [19]  (7.256 ns)

 <State 24>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', LU.cpp:125) [67]  (7.256 ns)

 <State 25>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', LU.cpp:125) [67]  (7.256 ns)

 <State 26>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', LU.cpp:125) [67]  (7.256 ns)

 <State 27>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', LU.cpp:125) [67]  (7.256 ns)

 <State 28>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', LU.cpp:125) [27]  (7.256 ns)

 <State 29>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', LU.cpp:125) [27]  (7.256 ns)

 <State 30>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', LU.cpp:125) [27]  (7.256 ns)

 <State 31>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', LU.cpp:125) [27]  (7.256 ns)

 <State 32>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', LU.cpp:125) [27]  (7.256 ns)

 <State 33>: 7.256ns
The critical path consists of the following:
	'fsub' operation 32 bit ('Y_3_3', LU.cpp:127) [68]  (7.256 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
