static T_1 F_1 ( struct V_1 * V_2 , T_1 V_3 )\r\n{\r\nF_2 ( V_2 , 0x130 , V_3 ) ;\r\nF_3 ( V_2 , 0x130 ) ;\r\nreturn F_3 ( V_2 , 0x134 ) ;\r\n}\r\nstatic void F_4 ( struct V_1 * V_2 , T_2 V_4 )\r\n{\r\nconst T_3 V_5 = 0x128 ;\r\nconst T_3 V_6 = 0x12C ;\r\nT_1 V_7 ;\r\nint V_8 ;\r\nV_7 = ( 1 << 30 ) ;\r\nV_7 |= ( 1 << 28 ) ;\r\nV_7 |= ( 1 << 17 ) ;\r\nV_7 |= ( 0x1F << 18 ) ;\r\nV_7 |= ( V_4 << 4 ) ;\r\nF_2 ( V_2 , V_6 , V_7 ) ;\r\nF_5 ( 10 ) ;\r\nfor ( V_8 = 0 ; V_8 < 200 ; V_8 ++ ) {\r\nV_7 = F_3 ( V_2 , V_5 ) ;\r\nif ( V_7 & 0x100 )\r\nbreak;\r\nF_6 ( 1 ) ;\r\n}\r\n}\r\nstatic T_3 F_7 ( struct V_1 * V_2 , T_2 V_9 , T_2 V_3 )\r\n{\r\nconst T_3 V_5 = 0x128 ;\r\nconst T_3 V_6 = 0x12C ;\r\nint V_10 = 10 ;\r\nT_3 V_11 = 0 ;\r\nT_1 V_7 ;\r\nint V_8 ;\r\nV_7 = 0x80 ;\r\nV_7 |= 0x2 ;\r\nF_2 ( V_2 , V_5 , V_7 ) ;\r\nif ( V_2 -> V_12 -> V_13 . V_14 >= 10 ) {\r\nV_10 = 200 ;\r\nF_4 ( V_2 , V_9 ) ;\r\n}\r\nV_7 = ( 1 << 30 ) ;\r\nV_7 |= ( 1 << 29 ) ;\r\nV_7 |= ( 1 << 17 ) ;\r\nif ( V_2 -> V_12 -> V_13 . V_14 < 10 )\r\nV_7 |= ( T_1 ) V_9 << 22 ;\r\nV_7 |= ( T_1 ) V_3 << 18 ;\r\nF_2 ( V_2 , V_6 , V_7 ) ;\r\nF_5 ( 10 ) ;\r\nfor ( V_8 = 0 ; V_8 < V_10 ; V_8 ++ ) {\r\nV_7 = F_3 ( V_2 , V_5 ) ;\r\nif ( V_7 & 0x100 ) {\r\nF_5 ( 10 ) ;\r\nV_11 = F_3 ( V_2 , V_6 ) ;\r\nbreak;\r\n}\r\nF_6 ( 1 ) ;\r\n}\r\nF_2 ( V_2 , V_5 , 0 ) ;\r\nreturn V_11 ;\r\n}\r\nstatic void F_8 ( struct V_1 * V_2 , T_2 V_9 ,\r\nT_2 V_3 , T_3 V_15 )\r\n{\r\nconst T_3 V_5 = 0x128 ;\r\nconst T_3 V_6 = 0x12C ;\r\nint V_10 = 10 ;\r\nT_1 V_7 ;\r\nint V_8 ;\r\nV_7 = 0x80 ;\r\nV_7 |= 0x2 ;\r\nF_2 ( V_2 , V_5 , V_7 ) ;\r\nif ( V_2 -> V_12 -> V_13 . V_14 >= 10 ) {\r\nV_10 = 200 ;\r\nF_4 ( V_2 , V_9 ) ;\r\n}\r\nV_7 = ( 1 << 30 ) ;\r\nV_7 |= ( 1 << 28 ) ;\r\nV_7 |= ( 1 << 17 ) ;\r\nif ( V_2 -> V_12 -> V_13 . V_14 < 10 )\r\nV_7 |= ( T_1 ) V_9 << 22 ;\r\nV_7 |= ( T_1 ) V_3 << 18 ;\r\nV_7 |= V_15 ;\r\nF_2 ( V_2 , V_6 , V_7 ) ;\r\nF_5 ( 10 ) ;\r\nfor ( V_8 = 0 ; V_8 < V_10 ; V_8 ++ ) {\r\nV_7 = F_3 ( V_2 , V_5 ) ;\r\nif ( V_7 & 0x100 )\r\nbreak;\r\nF_6 ( 1 ) ;\r\n}\r\nF_2 ( V_2 , V_5 , 0 ) ;\r\n}\r\nstatic T_2 F_9 ( struct V_1 * V_2 )\r\n{\r\nreturn ( F_1 ( V_2 , 0x204 ) & 0x10 ) ? 0xC0 : 0x80 ;\r\n}\r\nstatic void F_10 ( struct V_1 * V_2 )\r\n{\r\nconst T_2 V_16 = 0x1D ;\r\nconst T_2 V_17 = 0x1F ;\r\nT_3 V_18 ;\r\nF_8 ( V_2 , V_17 , 1 ,\r\nF_9 ( V_2 ) ) ;\r\nV_18 = F_7 ( V_2 , V_16 , 1 ) ;\r\nif ( V_18 & 0x4000 )\r\nF_8 ( V_2 , V_16 , 1 , V_18 & ~ 0x4000 ) ;\r\n}\r\nstatic void F_11 ( struct V_1 * V_2 )\r\n{\r\nF_10 ( V_2 ) ;\r\n}\r\nstatic bool F_12 ( struct V_1 * V_2 )\r\n{\r\nstruct V_19 * V_20 = V_2 -> V_12 -> V_20 ;\r\nT_3 V_21 ;\r\nV_21 = ( V_20 -> V_22 . V_13 & 0xFF00 ) ;\r\nif ( V_21 != 0x4700 &&\r\nV_21 != 0x5300 )\r\nreturn false ;\r\n#ifdef F_13\r\nif ( V_20 -> V_23 . V_24 & V_25 )\r\nreturn false ;\r\n#endif\r\n#if 0\r\nu32 tmp;\r\nreturn !mips_busprobe32(tmp, (bus->mmio +\r\n(pc->core->core_index * BCMA_CORE_SIZE)));\r\n#endif\r\nreturn true ;\r\n}\r\nvoid F_14 ( struct V_1 * V_2 )\r\n{\r\nif ( V_2 -> V_26 )\r\nreturn;\r\nif ( F_12 ( V_2 ) ) {\r\n#ifdef F_15\r\nF_16 ( V_2 ) ;\r\n#else\r\nF_17 ( L_1 ) ;\r\n#endif\r\n} else {\r\nF_11 ( V_2 ) ;\r\n}\r\nV_2 -> V_26 = true ;\r\n}\r\nint F_18 ( struct V_1 * V_2 , struct V_27 * V_12 ,\r\nbool V_28 )\r\n{\r\nstruct V_29 * V_30 = V_2 -> V_12 -> V_20 -> V_31 ;\r\nT_1 V_32 , V_18 ;\r\nint V_33 = 0 ;\r\nif ( V_12 -> V_20 -> V_34 != V_35 ) {\r\ngoto V_36;\r\n}\r\nV_33 = F_19 ( V_30 , V_37 , & V_18 ) ;\r\nif ( V_33 )\r\ngoto V_36;\r\nV_32 = F_20 ( V_12 -> V_38 ) << 8 ;\r\nif ( V_28 )\r\nV_18 |= V_32 ;\r\nelse\r\nV_18 &= ~ V_32 ;\r\nV_33 = F_21 ( V_30 , V_37 , V_18 ) ;\r\nV_36:\r\nreturn V_33 ;\r\n}
