// Seed: 3761566085
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_11;
endmodule
module module_1 #(
    parameter id_10 = 32'd90,
    parameter id_20 = 32'd60,
    parameter id_6  = 32'd94
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    _id_20,
    id_21,
    id_22
);
  inout wire id_22;
  inout wire id_21;
  inout wire _id_20;
  inout wire id_19;
  input wire id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire _id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire _id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [id_10  ==  id_6 : id_20  <  -1] id_23;
  always @(*) begin : LABEL_0
    $signed(56);
    ;
  end
  wire id_24;
  module_0 modCall_1 (
      id_23,
      id_15,
      id_16,
      id_21,
      id_24,
      id_24,
      id_5,
      id_2,
      id_16,
      id_22
  );
endmodule
