"c:\My_Designs\Lab6\Lab6\IMPLEMENT\TIME_SIM.VHD" VHDL Lab6_timing 1 0 0 -02
. . 0 0 0