Skipping setup_environment - already set
doing: export -n PTX_SIM_USE_PTX_FILE
doing: export LD_LIBRARY_PATH=/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/gpgpu-sim-builds/gpgpu-sim_git-commit-a5339f56558d282e0ff48181156f07c28d32c1b6_modified_0.0:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/package/gcc/8.3.0/lib64:
doing: cd /home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/backprop-rodinia-3.1/65536/QV100-PTX-1B_INSN
doing: export OPENCL_CURRENT_TEST_PATH=/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/backprop-rodinia-3.1/65536/QV100-PTX-1B_INSN
doing: export OPENCL_REMOTE_GPU_HOST=REPLACE_REMOTE_HOST
doing 
doing: export PATH=/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/bin:/home/min/a/ee695paa/cuda/bin:/home/min/a/ee695paa/cuda/bin:/home/min/a/ee695paa/cuda/bin:/package/gcc/8.3.0/bin:/usr/lib64/qt-3.3/bin:/usr/lib64/ccache:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:.
doing export CUDA_LAUNCH_BLOCKING=1
doing:  /home/min/a/ee695paa/github/gpu-app-collection/src/..//bin/9.1/release/backprop-rodinia-3.1 65536


        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-a5339f56558d282e0ff48181156f07c28d32c1b6_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:m:N:L,A:512:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frbf829c6e4c955cf9d9bb3b4ce7c252f4  /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/backprop-rodinia-3.1
Extracting PTX file and ptxas options    1: backprop-rodinia-3.1.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options    2: backprop-rodinia-3.2.sm_35.ptx -arch=sm_35
Extracting PTX file and ptxas options    3: backprop-rodinia-3.3.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options    4: backprop-rodinia-3.4.sm_60.ptx -arch=sm_60
equency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                1000000000 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/backprop-rodinia-3.1
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/backprop-rodinia-3.1
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/backprop-rodinia-3.1
Running md5sum using "md5sum /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/backprop-rodinia-3.1 "
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/backprop-rodinia-3.1
Extracting specific PTX file named backprop-rodinia-3.1.sm_30.ptx 
Extracting specific PTX file named backprop-rodinia-3.2.sm_35.ptx 
Extracting specific PTX file named backprop-rodinia-3.3.sm_50.ptx 
Extracting specific PTX file named backprop-rodinia-3.4.sm_60.ptx 
Extracting specific PTX file named backprop-rodiniExtracting PTX file and ptxas options    5: backprop-rodinia-3.5.sm_62.ptx -arch=sm_62
Extracting PTX file and ptxas options    6: backprop-rodinia-3.6.sm_70.ptx -arch=sm_70
a-3.5.sm_62.ptx 
Extracting specific PTX file named backprop-rodinia-3.6.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ : hostFun 0x0x402070, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing backprop-rodinia-3.1.sm_30.ptx
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_16193_34_non_const_input_node" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_16194_34_non_const_weight_matrix" from 0x80 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file backprop-rodinia-3.1.sm_30.ptx
GPGPU-Sim PTX: Parsing backprop-rodinia-3.2.sm_35.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_16773_34_non_const_input_node" from 0x480 to 0x4c0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_16774_34_non_const_weight_matrix" from 0x500 to 0x900 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd21 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd22 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd23 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd24 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file backprop-rodinia-3.2.sm_35.ptx
GPGPU-Sim PTX: Parsing backprop-rodinia-3.3.sm_50.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning _Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_16773_34_non_const_input_node was declared previous at backprop-rodinia-3.2.sm_35.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning _Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_16774_34_non_const_weight_matrix was declared previous at backprop-rodinia-3.2.sm_35.ptx:33 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd21 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd22 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd23 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd24 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file backprop-rodinia-3.3.sm_50.ptx
GPGPU-Sim PTX: Parsing backprop-rodinia-3.4.sm_60.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17671_34_non_const_input_node" from 0x900 to 0x940 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17672_34_non_const_weight_matrix" from 0x980 to 0xd80 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd21 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd22 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd23 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd24 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file backprop-rodinia-3.4.sm_60.ptx
GPGPU-Sim PTX: Parsing backprop-rodinia-3.5.sm_62.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17780_34_non_const_input_node" from 0xd80 to 0xdc0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17781_34_non_const_weight_matrix" from 0xe00 to 0x1200 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd21 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd22 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd23 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd24 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file backprop-rodinia-3.5.sm_62.ptx
GPGPU-Sim PTX: Parsing backprop-rodinia-3.6.sm_70.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17879_34_non_const_input_node" from 0x1200 to 0x1240 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17880_34_non_const_weight_matrix" from 0x1280 to 0x1680 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd21 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd22 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd23 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd24 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file backprop-rodinia-3.6.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from backprop-rodinia-3.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=21, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=14, lmem=0, smem=1088, cmem=360
GPGPU-Sim PTX: Loading PTXInfo from backprop-rodinia-3.2.sm_35.ptx
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=21, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=14, lmem=0, smem=1088, cmem=360
GPGPU-Sim PTX: Loading PTXInfo from backprop-rodinia-3.3.sm_50.ptx
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=23, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=17, lmem=0, smem=1088, cmem=360
GPGPU-Sim PTX: Loading PTXInfo from backprop-rodinia-3.4.sm_60.ptx
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=20, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=17, lmem=0, smem=1088, cmem=360
GPGPU-Sim PTX: Loading PTXInfo from backprop-rodinia-3.5.sm_62.ptx
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=20, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=17, lmem=0, smem=1088, cmem=360
GPGPU-Sim PTX: Loading PTXInfo from backprop-rodinia-3.6.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=27, lmem=0, smem=0, cmem=408
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=19, lmem=0, smem=1088, cmem=392
GPGPU-Sim PTX: __cudaRegisterFunction _Z22bpnn_layerforward_CUDAPfS_S_S_ii : hostFun 0x0x401f80, fat_cubin_handle = 1
Random number generator seed: 7
Input layer size : 65536
Starting training kernel
Performing GPU computation
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8070f288..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8070f280..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8070f278..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8070f270..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe8070f26c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe8070f268..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f80 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1968 (backprop-rodinia-3.6.sm_70.ptx:48) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1998 (backprop-rodinia-3.6.sm_70.ptx:57) cvta.to.global.u64 %rd1, %rd4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a50 (backprop-rodinia-3.6.sm_70.ptx:80) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b28 (backprop-rodinia-3.6.sm_70.ptx:115) setp.eq.s32%p1, %r4, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1aa0 (backprop-rodinia-3.6.sm_70.ptx:93) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (backprop-rodinia-3.6.sm_70.ptx:108) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1b20 (backprop-rodinia-3.6.sm_70.ptx:112) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b28 (backprop-rodinia-3.6.sm_70.ptx:115) setp.eq.s32%p1, %r4, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1b48 (backprop-rodinia-3.6.sm_70.ptx:119) @!%p1 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b90 (backprop-rodinia-3.6.sm_70.ptx:132) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1b50 (backprop-rodinia-3.6.sm_70.ptx:120) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b58 (backprop-rodinia-3.6.sm_70.ptx:123) cvta.to.global.u64 %rd10, %rd5;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'.
GPGPU-Sim PTX: pushing kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' to stream 0, gridDim= (1,4096,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 112KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 23851
gpu_sim_insn = 104923136
gpu_ipc =    4399.1084
gpu_tot_sim_cycle = 23851
gpu_tot_sim_insn = 104923136
gpu_tot_ipc =    4399.1084
gpu_tot_issued_cta = 4096
gpu_occupancy = 94.2111% 
gpu_tot_occupancy = 94.2111% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      14.7690
partiton_level_parallism_total  =      14.7690
partiton_level_parallism_util =      20.3663
partiton_level_parallism_util_total  =      20.3663
L2_BW  =     534.9931 GB/Sec
L2_BW_total  =     534.9931 GB/Sec
gpu_total_sim_rate=344010

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 596, Reservation_fails = 1538
	L1D_cache_core[1]: Access = 4900, Miss = 2550, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 1431
	L1D_cache_core[2]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 591, Reservation_fails = 1433
	L1D_cache_core[3]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 595, Reservation_fails = 1287
	L1D_cache_core[4]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 593, Reservation_fails = 1579
	L1D_cache_core[5]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 587, Reservation_fails = 1342
	L1D_cache_core[6]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 597, Reservation_fails = 1393
	L1D_cache_core[7]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 593, Reservation_fails = 1336
	L1D_cache_core[8]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 597, Reservation_fails = 1489
	L1D_cache_core[9]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 599, Reservation_fails = 1402
	L1D_cache_core[10]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 594, Reservation_fails = 1321
	L1D_cache_core[11]: Access = 5096, Miss = 2652, Miss_rate = 0.520, Pending_hits = 608, Reservation_fails = 1260
	L1D_cache_core[12]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 594, Reservation_fails = 1432
	L1D_cache_core[13]: Access = 5096, Miss = 2652, Miss_rate = 0.520, Pending_hits = 605, Reservation_fails = 1233
	L1D_cache_core[14]: Access = 5096, Miss = 2652, Miss_rate = 0.520, Pending_hits = 599, Reservation_fails = 1166
	L1D_cache_core[15]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 597, Reservation_fails = 1501
	L1D_cache_core[16]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 592, Reservation_fails = 1445
	L1D_cache_core[17]: Access = 5096, Miss = 2652, Miss_rate = 0.520, Pending_hits = 598, Reservation_fails = 1286
	L1D_cache_core[18]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 598, Reservation_fails = 1116
	L1D_cache_core[19]: Access = 4900, Miss = 2550, Miss_rate = 0.520, Pending_hits = 586, Reservation_fails = 1550
	L1D_cache_core[20]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 592, Reservation_fails = 1329
	L1D_cache_core[21]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 592, Reservation_fails = 1344
	L1D_cache_core[22]: Access = 5096, Miss = 2652, Miss_rate = 0.520, Pending_hits = 605, Reservation_fails = 1340
	L1D_cache_core[23]: Access = 5096, Miss = 2652, Miss_rate = 0.520, Pending_hits = 606, Reservation_fails = 1313
	L1D_cache_core[24]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 593, Reservation_fails = 1360
	L1D_cache_core[25]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 589, Reservation_fails = 1379
	L1D_cache_core[26]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 585, Reservation_fails = 1545
	L1D_cache_core[27]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 594, Reservation_fails = 1314
	L1D_cache_core[28]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 589, Reservation_fails = 1513
	L1D_cache_core[29]: Access = 5096, Miss = 2652, Miss_rate = 0.520, Pending_hits = 605, Reservation_fails = 1615
	L1D_cache_core[30]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 606, Reservation_fails = 1356
	L1D_cache_core[31]: Access = 5096, Miss = 2652, Miss_rate = 0.520, Pending_hits = 603, Reservation_fails = 1192
	L1D_cache_core[32]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 593, Reservation_fails = 1369
	L1D_cache_core[33]: Access = 5096, Miss = 2652, Miss_rate = 0.520, Pending_hits = 608, Reservation_fails = 1331
	L1D_cache_core[34]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 589, Reservation_fails = 1510
	L1D_cache_core[35]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 589, Reservation_fails = 1425
	L1D_cache_core[36]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 585, Reservation_fails = 1574
	L1D_cache_core[37]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 589, Reservation_fails = 1233
	L1D_cache_core[38]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 592, Reservation_fails = 1414
	L1D_cache_core[39]: Access = 5096, Miss = 2652, Miss_rate = 0.520, Pending_hits = 607, Reservation_fails = 1235
	L1D_cache_core[40]: Access = 5096, Miss = 2652, Miss_rate = 0.520, Pending_hits = 602, Reservation_fails = 1337
	L1D_cache_core[41]: Access = 5096, Miss = 2652, Miss_rate = 0.520, Pending_hits = 600, Reservation_fails = 1675
	L1D_cache_core[42]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 597, Reservation_fails = 1183
	L1D_cache_core[43]: Access = 5096, Miss = 2652, Miss_rate = 0.520, Pending_hits = 599, Reservation_fails = 1768
	L1D_cache_core[44]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 595, Reservation_fails = 1355
	L1D_cache_core[45]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 596, Reservation_fails = 1451
	L1D_cache_core[46]: Access = 5096, Miss = 2652, Miss_rate = 0.520, Pending_hits = 610, Reservation_fails = 1349
	L1D_cache_core[47]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 596, Reservation_fails = 1308
	L1D_cache_core[48]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 594, Reservation_fails = 1654
	L1D_cache_core[49]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 601, Reservation_fails = 1319
	L1D_cache_core[50]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 594, Reservation_fails = 1339
	L1D_cache_core[51]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 590, Reservation_fails = 1483
	L1D_cache_core[52]: Access = 5096, Miss = 2652, Miss_rate = 0.520, Pending_hits = 604, Reservation_fails = 1252
	L1D_cache_core[53]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 588, Reservation_fails = 1352
	L1D_cache_core[54]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 602, Reservation_fails = 1256
	L1D_cache_core[55]: Access = 4900, Miss = 2550, Miss_rate = 0.520, Pending_hits = 580, Reservation_fails = 1494
	L1D_cache_core[56]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 593, Reservation_fails = 1434
	L1D_cache_core[57]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 589, Reservation_fails = 1746
	L1D_cache_core[58]: Access = 5096, Miss = 2652, Miss_rate = 0.520, Pending_hits = 609, Reservation_fails = 1453
	L1D_cache_core[59]: Access = 4900, Miss = 2550, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 1298
	L1D_cache_core[60]: Access = 5096, Miss = 2652, Miss_rate = 0.520, Pending_hits = 606, Reservation_fails = 1502
	L1D_cache_core[61]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 595, Reservation_fails = 1135
	L1D_cache_core[62]: Access = 5096, Miss = 2652, Miss_rate = 0.520, Pending_hits = 611, Reservation_fails = 1136
	L1D_cache_core[63]: Access = 5096, Miss = 2652, Miss_rate = 0.520, Pending_hits = 602, Reservation_fails = 1346
	L1D_cache_core[64]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 598, Reservation_fails = 1262
	L1D_cache_core[65]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 601, Reservation_fails = 1071
	L1D_cache_core[66]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 585, Reservation_fails = 1438
	L1D_cache_core[67]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 592, Reservation_fails = 1379
	L1D_cache_core[68]: Access = 5096, Miss = 2652, Miss_rate = 0.520, Pending_hits = 604, Reservation_fails = 1357
	L1D_cache_core[69]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 586, Reservation_fails = 1342
	L1D_cache_core[70]: Access = 4900, Miss = 2550, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 1616
	L1D_cache_core[71]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 602, Reservation_fails = 1456
	L1D_cache_core[72]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 589, Reservation_fails = 1423
	L1D_cache_core[73]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 601, Reservation_fails = 1295
	L1D_cache_core[74]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 599, Reservation_fails = 1097
	L1D_cache_core[75]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 587, Reservation_fails = 1194
	L1D_cache_core[76]: Access = 5096, Miss = 2652, Miss_rate = 0.520, Pending_hits = 600, Reservation_fails = 1415
	L1D_cache_core[77]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 600, Reservation_fails = 1528
	L1D_cache_core[78]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 598, Reservation_fails = 1144
	L1D_cache_core[79]: Access = 4998, Miss = 2601, Miss_rate = 0.520, Pending_hits = 600, Reservation_fails = 1373
	L1D_total_cache_accesses = 401408
	L1D_total_cache_misses = 208896
	L1D_total_cache_miss_rate = 0.5204
	L1D_total_cache_pending_hits = 47653
	L1D_total_cache_reservation_fails = 110246
	L1D_cache_data_port_util = 0.098
	L1D_cache_fill_port_util = 0.105
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1499
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 47653
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45054
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 47157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 110594
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 47653
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 143360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 49232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 63089
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 252453
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196608

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 47157
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 63089
ctas_completed 4096, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1043, 812, 889, 812, 966, 812, 889, 812, 1043, 812, 889, 812, 966, 812, 889, 812, 1043, 812, 889, 812, 966, 812, 889, 812, 894, 696, 762, 696, 828, 696, 762, 696, 894, 696, 762, 696, 828, 696, 762, 696, 894, 696, 762, 696, 828, 696, 762, 696, 894, 696, 762, 696, 828, 696, 762, 696, 894, 696, 762, 696, 828, 696, 762, 696, 
gpgpu_n_tot_thrd_icount = 131727360
gpgpu_n_tot_w_icount = 4116480
gpgpu_n_stall_shd_mem = 65570
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 155648
gpgpu_n_mem_write_global = 196608
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1114112
gpgpu_n_store_insn = 1114112
gpgpu_n_shmem_insn = 8323072
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4194304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 35
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 65535
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:593283	W0_Idle:90838	W0_Scoreboard:1134527	W1:0	W2:425984	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:675840	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3014656
single_issue_nums: WS0:1175552	WS1:950272	WS2:1040384	WS3:950272	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1245184 {8:155648,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7864320 {40:196608,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6225920 {40:155648,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572864 {8:196608,}
maxmflatency = 462 
max_icnt2mem_latency = 291 
maxmrqlatency = 0 
max_icnt2sh_latency = 49 
averagemflatency = 207 
avg_icnt2mem_latency = 42 
avg_icnt2sh_latency = 3 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	337284 	14972 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	131435 	187158 	25805 	7796 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	257311 	70587 	20350 	3819 	189 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	35 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        374       251       278       256       265       273       299       303       362       330       462       397       377       382       275       255
dram[1]:        328       258       268       263       270       266       315       333       380       312       459       408       379       369       280       270
dram[2]:        345       284       268       288       269       269       332       342       383       343       438       390       367       381       255       251
dram[3]:        366       252       256       259       265       270       313       328       360       321       453       394       376       382       255       259
dram[4]:        249       274       273       263       261       263       352       340       330       362       401       385       358       351       272       256
dram[5]:        256       277       273       282       261       271       347       348       328       363       398       389       363       372       261       264
dram[6]:        251       267       287       261       274       273       331       339       359       329       404       367       354       375       273       254
dram[7]:        264       261       265       279       266       278       307       348       355       361       399       382       361       372       247       255
dram[8]:        279       300       254       270       273       289       340       331       338       361       380       414       342       415       296       250
dram[9]:        256       265       264       268       270       292       299       376       338       406       396       409       352       411       287       242
dram[10]:        263       264       263       245       283       291       339       358       338       349       392       415       368       413       271       258
dram[11]:        269       262       255       259       282       291       303       299       342       362       415       383       365       411       288       264
dram[12]:        259       271       257       241       280       269       327       329       359       351       359       369       378       346       260       267
dram[13]:        258       407       258       250       293       284       336       307       382       346       362       401       377       407       261       260
dram[14]:        276       265       243       267       297       293       292       330       343       330       367       413       375       356       293       258
dram[15]:        278       277       250       278       295       281       331       315       344       318       454       407       340       321       285       251
dram[16]:        443       266       258       284       267       280       314       320       359       335       432       352       349       388       260       278
dram[17]:        383       288       277       268       273       286       301       296       333       333       424       347       341       385       256       265
dram[18]:        387       277       271       273       272       272       312       304       354       333       420       374       349       360       256       264
dram[19]:        453       266       262       272       273       277       286       299       344       336       442       374       351       349       262       267
dram[20]:        352       277       281       290       280       284       304       308       348       391       441       412       366       350       265       265
dram[21]:        394       276       283       265       279       261       325       297       349       394       370       397       356       381       263       283
dram[22]:        361       295       278       293       262       281       304       310       338       421       373       380       356       378       246       249
dram[23]:        367       293       279       290       257       288       325       368       367       425       368       380       363       387       247       252
dram[24]:        344       278       268       285       265       308       300       332       364       354       398       422       343       347       259       247
dram[25]:        407       281       280       284       270       287       300       323       346       333       370       418       329       361       266       257
dram[26]:        382       276       263       272       287       303       284       295       377       333       370       402       358       367       262       256
dram[27]:        368       265       263       265       286       306       298       297       367       344       368       411       350       359       262       245
dram[28]:        351       259       283       275       285       295       305       290       366       336       367       405       361       358       268       259
dram[29]:        394       267       270       270       282       276       285       309       364       360       356       411       362       359       262       246
dram[30]:        386       242       279       292       287       276       320       325       338       347       363       403       353       337       257       235
dram[31]:        350       273       282       276       275       304       327       331       332       333       367       409       352       333       278       246
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17909 n_nop=17909 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17909i bk1: 0a 17909i bk2: 0a 17909i bk3: 0a 17909i bk4: 0a 17909i bk5: 0a 17909i bk6: 0a 17909i bk7: 0a 17909i bk8: 0a 17909i bk9: 0a 17909i bk10: 0a 17909i bk11: 0a 17909i bk12: 0a 17909i bk13: 0a 17909i bk14: 0a 17909i bk15: 0a 17909i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17909 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17909 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17909 
n_nop = 17909 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17909 n_nop=17909 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17909i bk1: 0a 17909i bk2: 0a 17909i bk3: 0a 17909i bk4: 0a 17909i bk5: 0a 17909i bk6: 0a 17909i bk7: 0a 17909i bk8: 0a 17909i bk9: 0a 17909i bk10: 0a 17909i bk11: 0a 17909i bk12: 0a 17909i bk13: 0a 17909i bk14: 0a 17909i bk15: 0a 17909i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17909 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17909 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17909 
n_nop = 17909 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17909 n_nop=17909 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17909i bk1: 0a 17909i bk2: 0a 17909i bk3: 0a 17909i bk4: 0a 17909i bk5: 0a 17909i bk6: 0a 17909i bk7: 0a 17909i bk8: 0a 17909i bk9: 0a 17909i bk10: 0a 17909i bk11: 0a 17909i bk12: 0a 17909i bk13: 0a 17909i bk14: 0a 17909i bk15: 0a 17909i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17909 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17909 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17909 
n_nop = 17909 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17909 n_nop=17909 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17909i bk1: 0a 17909i bk2: 0a 17909i bk3: 0a 17909i bk4: 0a 17909i bk5: 0a 17909i bk6: 0a 17909i bk7: 0a 17909i bk8: 0a 17909i bk9: 0a 17909i bk10: 0a 17909i bk11: 0a 17909i bk12: 0a 17909i bk13: 0a 17909i bk14: 0a 17909i bk15: 0a 17909i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17909 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17909 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17909 
n_nop = 17909 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17909 n_nop=17909 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17909i bk1: 0a 17909i bk2: 0a 17909i bk3: 0a 17909i bk4: 0a 17909i bk5: 0a 17909i bk6: 0a 17909i bk7: 0a 17909i bk8: 0a 17909i bk9: 0a 17909i bk10: 0a 17909i bk11: 0a 17909i bk12: 0a 17909i bk13: 0a 17909i bk14: 0a 17909i bk15: 0a 17909i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17909 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17909 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17909 
n_nop = 17909 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17909 n_nop=17909 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17909i bk1: 0a 17909i bk2: 0a 17909i bk3: 0a 17909i bk4: 0a 17909i bk5: 0a 17909i bk6: 0a 17909i bk7: 0a 17909i bk8: 0a 17909i bk9: 0a 17909i bk10: 0a 17909i bk11: 0a 17909i bk12: 0a 17909i bk13: 0a 17909i bk14: 0a 17909i bk15: 0a 17909i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17909 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17909 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17909 
n_nop = 17909 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17909 n_nop=17909 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17909i bk1: 0a 17909i bk2: 0a 17909i bk3: 0a 17909i bk4: 0a 17909i bk5: 0a 17909i bk6: 0a 17909i bk7: 0a 17909i bk8: 0a 17909i bk9: 0a 17909i bk10: 0a 17909i bk11: 0a 17909i bk12: 0a 17909i bk13: 0a 17909i bk14: 0a 17909i bk15: 0a 17909i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17909 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17909 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17909 
n_nop = 17909 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17909 n_nop=17909 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17909i bk1: 0a 17909i bk2: 0a 17909i bk3: 0a 17909i bk4: 0a 17909i bk5: 0a 17909i bk6: 0a 17909i bk7: 0a 17909i bk8: 0a 17909i bk9: 0a 17909i bk10: 0a 17909i bk11: 0a 17909i bk12: 0a 17909i bk13: 0a 17909i bk14: 0a 17909i bk15: 0a 17909i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17909 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17909 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17909 
n_nop = 17909 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17909 n_nop=17909 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17909i bk1: 0a 17909i bk2: 0a 17909i bk3: 0a 17909i bk4: 0a 17909i bk5: 0a 17909i bk6: 0a 17909i bk7: 0a 17909i bk8: 0a 17909i bk9: 0a 17909i bk10: 0a 17909i bk11: 0a 17909i bk12: 0a 17909i bk13: 0a 17909i bk14: 0a 17909i bk15: 0a 17909i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17909 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17909 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17909 
n_nop = 17909 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17909 n_nop=17909 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17909i bk1: 0a 17909i bk2: 0a 17909i bk3: 0a 17909i bk4: 0a 17909i bk5: 0a 17909i bk6: 0a 17909i bk7: 0a 17909i bk8: 0a 17909i bk9: 0a 17909i bk10: 0a 17909i bk11: 0a 17909i bk12: 0a 17909i bk13: 0a 17909i bk14: 0a 17909i bk15: 0a 17909i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17909 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17909 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17909 
n_nop = 17909 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17909 n_nop=17909 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17909i bk1: 0a 17909i bk2: 0a 17909i bk3: 0a 17909i bk4: 0a 17909i bk5: 0a 17909i bk6: 0a 17909i bk7: 0a 17909i bk8: 0a 17909i bk9: 0a 17909i bk10: 0a 17909i bk11: 0a 17909i bk12: 0a 17909i bk13: 0a 17909i bk14: 0a 17909i bk15: 0a 17909i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17909 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17909 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17909 
n_nop = 17909 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17909 n_nop=17909 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17909i bk1: 0a 17909i bk2: 0a 17909i bk3: 0a 17909i bk4: 0a 17909i bk5: 0a 17909i bk6: 0a 17909i bk7: 0a 17909i bk8: 0a 17909i bk9: 0a 17909i bk10: 0a 17909i bk11: 0a 17909i bk12: 0a 17909i bk13: 0a 17909i bk14: 0a 17909i bk15: 0a 17909i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17909 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17909 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17909 
n_nop = 17909 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17909 n_nop=17909 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17909i bk1: 0a 17909i bk2: 0a 17909i bk3: 0a 17909i bk4: 0a 17909i bk5: 0a 17909i bk6: 0a 17909i bk7: 0a 17909i bk8: 0a 17909i bk9: 0a 17909i bk10: 0a 17909i bk11: 0a 17909i bk12: 0a 17909i bk13: 0a 17909i bk14: 0a 17909i bk15: 0a 17909i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17909 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17909 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17909 
n_nop = 17909 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17909 n_nop=17909 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17909i bk1: 0a 17909i bk2: 0a 17909i bk3: 0a 17909i bk4: 0a 17909i bk5: 0a 17909i bk6: 0a 17909i bk7: 0a 17909i bk8: 0a 17909i bk9: 0a 17909i bk10: 0a 17909i bk11: 0a 17909i bk12: 0a 17909i bk13: 0a 17909i bk14: 0a 17909i bk15: 0a 17909i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17909 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17909 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17909 
n_nop = 17909 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17909 n_nop=17909 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17909i bk1: 0a 17909i bk2: 0a 17909i bk3: 0a 17909i bk4: 0a 17909i bk5: 0a 17909i bk6: 0a 17909i bk7: 0a 17909i bk8: 0a 17909i bk9: 0a 17909i bk10: 0a 17909i bk11: 0a 17909i bk12: 0a 17909i bk13: 0a 17909i bk14: 0a 17909i bk15: 0a 17909i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17909 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17909 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17909 
n_nop = 17909 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17909 n_nop=17909 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17909i bk1: 0a 17909i bk2: 0a 17909i bk3: 0a 17909i bk4: 0a 17909i bk5: 0a 17909i bk6: 0a 17909i bk7: 0a 17909i bk8: 0a 17909i bk9: 0a 17909i bk10: 0a 17909i bk11: 0a 17909i bk12: 0a 17909i bk13: 0a 17909i bk14: 0a 17909i bk15: 0a 17909i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17909 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17909 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17909 
n_nop = 17909 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17909 n_nop=17909 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17909i bk1: 0a 17909i bk2: 0a 17909i bk3: 0a 17909i bk4: 0a 17909i bk5: 0a 17909i bk6: 0a 17909i bk7: 0a 17909i bk8: 0a 17909i bk9: 0a 17909i bk10: 0a 17909i bk11: 0a 17909i bk12: 0a 17909i bk13: 0a 17909i bk14: 0a 17909i bk15: 0a 17909i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17909 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17909 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17909 
n_nop = 17909 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17909 n_nop=17909 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17909i bk1: 0a 17909i bk2: 0a 17909i bk3: 0a 17909i bk4: 0a 17909i bk5: 0a 17909i bk6: 0a 17909i bk7: 0a 17909i bk8: 0a 17909i bk9: 0a 17909i bk10: 0a 17909i bk11: 0a 17909i bk12: 0a 17909i bk13: 0a 17909i bk14: 0a 17909i bk15: 0a 17909i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17909 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17909 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17909 
n_nop = 17909 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17909 n_nop=17909 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17909i bk1: 0a 17909i bk2: 0a 17909i bk3: 0a 17909i bk4: 0a 17909i bk5: 0a 17909i bk6: 0a 17909i bk7: 0a 17909i bk8: 0a 17909i bk9: 0a 17909i bk10: 0a 17909i bk11: 0a 17909i bk12: 0a 17909i bk13: 0a 17909i bk14: 0a 17909i bk15: 0a 17909i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17909 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17909 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17909 
n_nop = 17909 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17909 n_nop=17909 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17909i bk1: 0a 17909i bk2: 0a 17909i bk3: 0a 17909i bk4: 0a 17909i bk5: 0a 17909i bk6: 0a 17909i bk7: 0a 17909i bk8: 0a 17909i bk9: 0a 17909i bk10: 0a 17909i bk11: 0a 17909i bk12: 0a 17909i bk13: 0a 17909i bk14: 0a 17909i bk15: 0a 17909i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17909 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17909 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17909 
n_nop = 17909 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17909 n_nop=17909 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17909i bk1: 0a 17909i bk2: 0a 17909i bk3: 0a 17909i bk4: 0a 17909i bk5: 0a 17909i bk6: 0a 17909i bk7: 0a 17909i bk8: 0a 17909i bk9: 0a 17909i bk10: 0a 17909i bk11: 0a 17909i bk12: 0a 17909i bk13: 0a 17909i bk14: 0a 17909i bk15: 0a 17909i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17909 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17909 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17909 
n_nop = 17909 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17909 n_nop=17909 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17909i bk1: 0a 17909i bk2: 0a 17909i bk3: 0a 17909i bk4: 0a 17909i bk5: 0a 17909i bk6: 0a 17909i bk7: 0a 17909i bk8: 0a 17909i bk9: 0a 17909i bk10: 0a 17909i bk11: 0a 17909i bk12: 0a 17909i bk13: 0a 17909i bk14: 0a 17909i bk15: 0a 17909i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17909 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17909 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17909 
n_nop = 17909 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17909 n_nop=17909 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17909i bk1: 0a 17909i bk2: 0a 17909i bk3: 0a 17909i bk4: 0a 17909i bk5: 0a 17909i bk6: 0a 17909i bk7: 0a 17909i bk8: 0a 17909i bk9: 0a 17909i bk10: 0a 17909i bk11: 0a 17909i bk12: 0a 17909i bk13: 0a 17909i bk14: 0a 17909i bk15: 0a 17909i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17909 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17909 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17909 
n_nop = 17909 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17909 n_nop=17909 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17909i bk1: 0a 17909i bk2: 0a 17909i bk3: 0a 17909i bk4: 0a 17909i bk5: 0a 17909i bk6: 0a 17909i bk7: 0a 17909i bk8: 0a 17909i bk9: 0a 17909i bk10: 0a 17909i bk11: 0a 17909i bk12: 0a 17909i bk13: 0a 17909i bk14: 0a 17909i bk15: 0a 17909i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17909 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17909 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17909 
n_nop = 17909 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17909 n_nop=17909 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17909i bk1: 0a 17909i bk2: 0a 17909i bk3: 0a 17909i bk4: 0a 17909i bk5: 0a 17909i bk6: 0a 17909i bk7: 0a 17909i bk8: 0a 17909i bk9: 0a 17909i bk10: 0a 17909i bk11: 0a 17909i bk12: 0a 17909i bk13: 0a 17909i bk14: 0a 17909i bk15: 0a 17909i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17909 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17909 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17909 
n_nop = 17909 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17909 n_nop=17909 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17909i bk1: 0a 17909i bk2: 0a 17909i bk3: 0a 17909i bk4: 0a 17909i bk5: 0a 17909i bk6: 0a 17909i bk7: 0a 17909i bk8: 0a 17909i bk9: 0a 17909i bk10: 0a 17909i bk11: 0a 17909i bk12: 0a 17909i bk13: 0a 17909i bk14: 0a 17909i bk15: 0a 17909i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17909 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17909 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17909 
n_nop = 17909 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17909 n_nop=17909 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17909i bk1: 0a 17909i bk2: 0a 17909i bk3: 0a 17909i bk4: 0a 17909i bk5: 0a 17909i bk6: 0a 17909i bk7: 0a 17909i bk8: 0a 17909i bk9: 0a 17909i bk10: 0a 17909i bk11: 0a 17909i bk12: 0a 17909i bk13: 0a 17909i bk14: 0a 17909i bk15: 0a 17909i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17909 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17909 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17909 
n_nop = 17909 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17909 n_nop=17909 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17909i bk1: 0a 17909i bk2: 0a 17909i bk3: 0a 17909i bk4: 0a 17909i bk5: 0a 17909i bk6: 0a 17909i bk7: 0a 17909i bk8: 0a 17909i bk9: 0a 17909i bk10: 0a 17909i bk11: 0a 17909i bk12: 0a 17909i bk13: 0a 17909i bk14: 0a 17909i bk15: 0a 17909i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17909 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17909 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17909 
n_nop = 17909 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17909 n_nop=17909 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17909i bk1: 0a 17909i bk2: 0a 17909i bk3: 0a 17909i bk4: 0a 17909i bk5: 0a 17909i bk6: 0a 17909i bk7: 0a 17909i bk8: 0a 17909i bk9: 0a 17909i bk10: 0a 17909i bk11: 0a 17909i bk12: 0a 17909i bk13: 0a 17909i bk14: 0a 17909i bk15: 0a 17909i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17909 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17909 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17909 
n_nop = 17909 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17909 n_nop=17909 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17909i bk1: 0a 17909i bk2: 0a 17909i bk3: 0a 17909i bk4: 0a 17909i bk5: 0a 17909i bk6: 0a 17909i bk7: 0a 17909i bk8: 0a 17909i bk9: 0a 17909i bk10: 0a 17909i bk11: 0a 17909i bk12: 0a 17909i bk13: 0a 17909i bk14: 0a 17909i bk15: 0a 17909i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17909 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17909 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17909 
n_nop = 17909 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17909 n_nop=17909 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17909i bk1: 0a 17909i bk2: 0a 17909i bk3: 0a 17909i bk4: 0a 17909i bk5: 0a 17909i bk6: 0a 17909i bk7: 0a 17909i bk8: 0a 17909i bk9: 0a 17909i bk10: 0a 17909i bk11: 0a 17909i bk12: 0a 17909i bk13: 0a 17909i bk14: 0a 17909i bk15: 0a 17909i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17909 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17909 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17909 
n_nop = 17909 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17909 n_nop=17909 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17909i bk1: 0a 17909i bk2: 0a 17909i bk3: 0a 17909i bk4: 0a 17909i bk5: 0a 17909i bk6: 0a 17909i bk7: 0a 17909i bk8: 0a 17909i bk9: 0a 17909i bk10: 0a 17909i bk11: 0a 17909i bk12: 0a 17909i bk13: 0a 17909i bk14: 0a 17909i bk15: 0a 17909i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17909 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17909 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17909 
n_nop = 17909 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5495, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 5515, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 5499, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 5506, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 5501, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 5499, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5499, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 5515, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5506, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5507, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 5517, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5491, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 5508, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 5499, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 5504, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 5505, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 5504, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 5514, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 5489, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 5507, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 5497, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5514, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 5504, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 5506, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 5511, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 5522, Miss = 544, Miss_rate = 0.099, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 5506, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 5540, Miss = 544, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 5509, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 5497, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 5509, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 5530, Miss = 544, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 5509, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 5499, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 5510, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 5500, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 5511, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 5501, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 5513, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 5492, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 5493, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 5489, Miss = 480, Miss_rate = 0.087, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 5499, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 5492, Miss = 480, Miss_rate = 0.087, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 5478, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 5511, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 5480, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 5491, Miss = 480, Miss_rate = 0.087, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 5505, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 5496, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 5510, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 5507, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 5510, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 5491, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 5508, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 5504, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 5499, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 5517, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 5503, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 5497, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 5503, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 5511, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 5496, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 5506, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 352256
L2_total_cache_misses = 32768
L2_total_cache_miss_rate = 0.0930
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 155648
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 163840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 30720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 155648
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196608
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.209
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=352256
icnt_total_pkts_simt_to_mem=352256
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 352256
Req_Network_cycles = 23851
Req_Network_injected_packets_per_cycle =      14.7690 
Req_Network_conflicts_per_cycle =       6.0107
Req_Network_conflicts_per_cycle_util =       8.2887
Req_Bank_Level_Parallism =      20.3663
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.9405
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2308

Reply_Network_injected_packets_num = 352256
Reply_Network_cycles = 23851
Reply_Network_injected_packets_per_cycle =       14.7690
Reply_Network_conflicts_per_cycle =        5.5989
Reply_Network_conflicts_per_cycle_util =       7.7163
Reply_Bank_Level_Parallism =      20.3546
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3362
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1846
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 5 sec (305 sec)
gpgpu_simulation_rate = 344010 (inst/sec)
gpgpu_simulation_rate = 78 (cycle/sec)
gpgpu_silicon_slowdown = 14512820x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8070f288..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe8070f284..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8070f278..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe8070f280..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8070f270..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8070f268..

GPGPU-Sim PTX: cudaLaunch for 0x0x402070 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1d38 (backprop-rodinia-3.6.sm_70.ptx:204) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1df8 (backprop-rodinia-3.6.sm_70.ptx:231) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'.
GPGPU-Sim PTX: pushing kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' to stream 0, gridDim= (1,4096,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 27279
gpu_sim_insn = 56623456
gpu_ipc =    2075.7161
gpu_tot_sim_cycle = 51130
gpu_tot_sim_insn = 161546592
gpu_tot_ipc =    3159.5266
gpu_tot_issued_cta = 8192
gpu_occupancy = 87.9877% 
gpu_tot_occupancy = 90.8453% 
max_total_param_size = 0
gpu_stall_dramfull = 132937
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      23.2514
partiton_level_parallism_total  =      19.2945
partiton_level_parallism_util =      29.8932
partiton_level_parallism_util_total  =      25.6148
L2_BW  =     842.2575 GB/Sec
L2_BW_total  =     698.9255 GB/Sec
gpu_total_sim_rate=273807

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 18934, Miss = 6920, Miss_rate = 0.365, Pending_hits = 1501, Reservation_fails = 4811
	L1D_cache_core[1]: Access = 18300, Miss = 6702, Miss_rate = 0.366, Pending_hits = 1450, Reservation_fails = 4234
	L1D_cache_core[2]: Access = 19470, Miss = 7086, Miss_rate = 0.364, Pending_hits = 1530, Reservation_fails = 5538
	L1D_cache_core[3]: Access = 19470, Miss = 7086, Miss_rate = 0.364, Pending_hits = 1534, Reservation_fails = 4780
	L1D_cache_core[4]: Access = 17862, Miss = 6587, Miss_rate = 0.369, Pending_hits = 1433, Reservation_fails = 4516
	L1D_cache_core[5]: Access = 19738, Miss = 7168, Miss_rate = 0.363, Pending_hits = 1545, Reservation_fails = 4872
	L1D_cache_core[6]: Access = 18398, Miss = 6754, Miss_rate = 0.367, Pending_hits = 1468, Reservation_fails = 4652
	L1D_cache_core[7]: Access = 18934, Miss = 6919, Miss_rate = 0.365, Pending_hits = 1501, Reservation_fails = 4725
	L1D_cache_core[8]: Access = 18934, Miss = 6920, Miss_rate = 0.365, Pending_hits = 1502, Reservation_fails = 4864
	L1D_cache_core[9]: Access = 18398, Miss = 6754, Miss_rate = 0.367, Pending_hits = 1470, Reservation_fails = 4615
	L1D_cache_core[10]: Access = 18398, Miss = 6754, Miss_rate = 0.367, Pending_hits = 1465, Reservation_fails = 4315
	L1D_cache_core[11]: Access = 19836, Miss = 7219, Miss_rate = 0.364, Pending_hits = 1567, Reservation_fails = 5420
	L1D_cache_core[12]: Access = 19738, Miss = 7169, Miss_rate = 0.363, Pending_hits = 1550, Reservation_fails = 4717
	L1D_cache_core[13]: Access = 19836, Miss = 7218, Miss_rate = 0.364, Pending_hits = 1567, Reservation_fails = 5281
	L1D_cache_core[14]: Access = 18496, Miss = 6805, Miss_rate = 0.368, Pending_hits = 1470, Reservation_fails = 4394
	L1D_cache_core[15]: Access = 18934, Miss = 6920, Miss_rate = 0.365, Pending_hits = 1501, Reservation_fails = 5045
	L1D_cache_core[16]: Access = 17862, Miss = 6585, Miss_rate = 0.369, Pending_hits = 1437, Reservation_fails = 4689
	L1D_cache_core[17]: Access = 17960, Miss = 6638, Miss_rate = 0.370, Pending_hits = 1438, Reservation_fails = 4620
	L1D_cache_core[18]: Access = 18934, Miss = 6920, Miss_rate = 0.365, Pending_hits = 1503, Reservation_fails = 4694
	L1D_cache_core[19]: Access = 18836, Miss = 6869, Miss_rate = 0.365, Pending_hits = 1491, Reservation_fails = 4826
	L1D_cache_core[20]: Access = 19202, Miss = 7002, Miss_rate = 0.365, Pending_hits = 1517, Reservation_fails = 4931
	L1D_cache_core[21]: Access = 20006, Miss = 7252, Miss_rate = 0.362, Pending_hits = 1565, Reservation_fails = 5171
	L1D_cache_core[22]: Access = 19568, Miss = 7135, Miss_rate = 0.365, Pending_hits = 1550, Reservation_fails = 4544
	L1D_cache_core[23]: Access = 19836, Miss = 7220, Miss_rate = 0.364, Pending_hits = 1561, Reservation_fails = 5006
	L1D_cache_core[24]: Access = 18398, Miss = 6754, Miss_rate = 0.367, Pending_hits = 1463, Reservation_fails = 4408
	L1D_cache_core[25]: Access = 17862, Miss = 6586, Miss_rate = 0.369, Pending_hits = 1431, Reservation_fails = 4596
	L1D_cache_core[26]: Access = 18666, Miss = 6837, Miss_rate = 0.366, Pending_hits = 1473, Reservation_fails = 5221
	L1D_cache_core[27]: Access = 17862, Miss = 6588, Miss_rate = 0.369, Pending_hits = 1431, Reservation_fails = 4362
	L1D_cache_core[28]: Access = 17862, Miss = 6588, Miss_rate = 0.369, Pending_hits = 1425, Reservation_fails = 4390
	L1D_cache_core[29]: Access = 18764, Miss = 6887, Miss_rate = 0.367, Pending_hits = 1495, Reservation_fails = 5025
	L1D_cache_core[30]: Access = 18398, Miss = 6754, Miss_rate = 0.367, Pending_hits = 1477, Reservation_fails = 4673
	L1D_cache_core[31]: Access = 18496, Miss = 6804, Miss_rate = 0.368, Pending_hits = 1476, Reservation_fails = 4456
	L1D_cache_core[32]: Access = 17862, Miss = 6587, Miss_rate = 0.369, Pending_hits = 1433, Reservation_fails = 4254
	L1D_cache_core[33]: Access = 18496, Miss = 6804, Miss_rate = 0.368, Pending_hits = 1482, Reservation_fails = 4324
	L1D_cache_core[34]: Access = 18130, Miss = 6671, Miss_rate = 0.368, Pending_hits = 1443, Reservation_fails = 4650
	L1D_cache_core[35]: Access = 19470, Miss = 7086, Miss_rate = 0.364, Pending_hits = 1528, Reservation_fails = 4935
	L1D_cache_core[36]: Access = 19738, Miss = 7168, Miss_rate = 0.363, Pending_hits = 1543, Reservation_fails = 5541
	L1D_cache_core[37]: Access = 18130, Miss = 6671, Miss_rate = 0.368, Pending_hits = 1443, Reservation_fails = 4495
	L1D_cache_core[38]: Access = 19738, Miss = 7169, Miss_rate = 0.363, Pending_hits = 1548, Reservation_fails = 5334
	L1D_cache_core[39]: Access = 18496, Miss = 6805, Miss_rate = 0.368, Pending_hits = 1478, Reservation_fails = 4986
	L1D_cache_core[40]: Access = 19032, Miss = 6970, Miss_rate = 0.366, Pending_hits = 1510, Reservation_fails = 5044
	L1D_cache_core[41]: Access = 18764, Miss = 6888, Miss_rate = 0.367, Pending_hits = 1488, Reservation_fails = 5006
	L1D_cache_core[42]: Access = 18398, Miss = 6753, Miss_rate = 0.367, Pending_hits = 1470, Reservation_fails = 4657
	L1D_cache_core[43]: Access = 17960, Miss = 6639, Miss_rate = 0.370, Pending_hits = 1436, Reservation_fails = 4200
	L1D_cache_core[44]: Access = 18934, Miss = 6920, Miss_rate = 0.365, Pending_hits = 1499, Reservation_fails = 4386
	L1D_cache_core[45]: Access = 18666, Miss = 6837, Miss_rate = 0.366, Pending_hits = 1483, Reservation_fails = 5167
	L1D_cache_core[46]: Access = 17960, Miss = 6639, Miss_rate = 0.370, Pending_hits = 1447, Reservation_fails = 4256
	L1D_cache_core[47]: Access = 18666, Miss = 6837, Miss_rate = 0.366, Pending_hits = 1484, Reservation_fails = 4583
	L1D_cache_core[48]: Access = 18398, Miss = 6754, Miss_rate = 0.367, Pending_hits = 1464, Reservation_fails = 5018
	L1D_cache_core[49]: Access = 18666, Miss = 6837, Miss_rate = 0.366, Pending_hits = 1488, Reservation_fails = 4527
	L1D_cache_core[50]: Access = 18398, Miss = 6753, Miss_rate = 0.367, Pending_hits = 1468, Reservation_fails = 4736
	L1D_cache_core[51]: Access = 18130, Miss = 6671, Miss_rate = 0.368, Pending_hits = 1444, Reservation_fails = 5040
	L1D_cache_core[52]: Access = 17960, Miss = 6638, Miss_rate = 0.370, Pending_hits = 1444, Reservation_fails = 4271
	L1D_cache_core[53]: Access = 18666, Miss = 6837, Miss_rate = 0.366, Pending_hits = 1476, Reservation_fails = 4916
	L1D_cache_core[54]: Access = 17862, Miss = 6587, Miss_rate = 0.369, Pending_hits = 1442, Reservation_fails = 4240
	L1D_cache_core[55]: Access = 18568, Miss = 6785, Miss_rate = 0.365, Pending_hits = 1471, Reservation_fails = 5217
	L1D_cache_core[56]: Access = 18130, Miss = 6670, Miss_rate = 0.368, Pending_hits = 1450, Reservation_fails = 4450
	L1D_cache_core[57]: Access = 17862, Miss = 6586, Miss_rate = 0.369, Pending_hits = 1432, Reservation_fails = 5221
	L1D_cache_core[58]: Access = 18228, Miss = 6720, Miss_rate = 0.369, Pending_hits = 1469, Reservation_fails = 5172
	L1D_cache_core[59]: Access = 18300, Miss = 6703, Miss_rate = 0.366, Pending_hits = 1446, Reservation_fails = 4851
	L1D_cache_core[60]: Access = 18764, Miss = 6888, Miss_rate = 0.367, Pending_hits = 1494, Reservation_fails = 5017
	L1D_cache_core[61]: Access = 19202, Miss = 7003, Miss_rate = 0.365, Pending_hits = 1517, Reservation_fails = 4847
	L1D_cache_core[62]: Access = 19300, Miss = 7054, Miss_rate = 0.365, Pending_hits = 1533, Reservation_fails = 5528
	L1D_cache_core[63]: Access = 19300, Miss = 7053, Miss_rate = 0.365, Pending_hits = 1527, Reservation_fails = 4803
	L1D_cache_core[64]: Access = 18666, Miss = 6837, Miss_rate = 0.366, Pending_hits = 1486, Reservation_fails = 4625
	L1D_cache_core[65]: Access = 19470, Miss = 7086, Miss_rate = 0.364, Pending_hits = 1540, Reservation_fails = 4735
	L1D_cache_core[66]: Access = 18666, Miss = 6837, Miss_rate = 0.366, Pending_hits = 1473, Reservation_fails = 4701
	L1D_cache_core[67]: Access = 19202, Miss = 7002, Miss_rate = 0.365, Pending_hits = 1516, Reservation_fails = 4830
	L1D_cache_core[68]: Access = 18764, Miss = 6888, Miss_rate = 0.367, Pending_hits = 1492, Reservation_fails = 4687
	L1D_cache_core[69]: Access = 18687, Miss = 6843, Miss_rate = 0.366, Pending_hits = 1474, Reservation_fails = 4612
	L1D_cache_core[70]: Access = 19104, Miss = 6951, Miss_rate = 0.364, Pending_hits = 1500, Reservation_fails = 4947
	L1D_cache_core[71]: Access = 19470, Miss = 7084, Miss_rate = 0.364, Pending_hits = 1547, Reservation_fails = 4571
	L1D_cache_core[72]: Access = 19470, Miss = 7083, Miss_rate = 0.364, Pending_hits = 1536, Reservation_fails = 4975
	L1D_cache_core[73]: Access = 18666, Miss = 6836, Miss_rate = 0.366, Pending_hits = 1492, Reservation_fails = 4292
	L1D_cache_core[74]: Access = 18666, Miss = 6836, Miss_rate = 0.366, Pending_hits = 1490, Reservation_fails = 4153
	L1D_cache_core[75]: Access = 19738, Miss = 7169, Miss_rate = 0.363, Pending_hits = 1543, Reservation_fails = 4828
	L1D_cache_core[76]: Access = 18496, Miss = 6805, Miss_rate = 0.368, Pending_hits = 1470, Reservation_fails = 4834
	L1D_cache_core[77]: Access = 18398, Miss = 6754, Miss_rate = 0.367, Pending_hits = 1471, Reservation_fails = 4613
	L1D_cache_core[78]: Access = 18934, Miss = 6920, Miss_rate = 0.365, Pending_hits = 1503, Reservation_fails = 4121
	L1D_cache_core[79]: Access = 18398, Miss = 6754, Miss_rate = 0.367, Pending_hits = 1471, Reservation_fails = 4743
	L1D_total_cache_accesses = 1499157
	L1D_total_cache_misses = 549068
	L1D_total_cache_miss_rate = 0.3663
	L1D_total_cache_pending_hits = 119071
	L1D_total_cache_reservation_fails = 380330
	L1D_cache_data_port_util = 0.257
	L1D_cache_fill_port_util = 0.143
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 393556
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 119071
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 130746
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 293978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 331490
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 119071
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 437462
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 80274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 86352
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6558
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1093934
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 524294

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 194308
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 99670
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 86352
ctas_completed 8192, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1421, 1190, 1267, 1190, 1344, 1190, 1267, 1190, 1421, 1190, 1267, 1190, 1344, 1190, 1267, 1190, 1421, 1190, 1267, 1190, 1344, 1190, 1267, 1190, 1218, 1020, 1086, 1020, 1152, 1020, 1086, 1020, 1272, 1074, 1140, 1074, 1206, 1074, 1140, 1074, 1218, 1020, 1086, 1020, 1152, 1020, 1086, 1020, 1218, 1020, 1086, 1020, 1152, 1020, 1086, 1020, 1218, 1020, 1086, 1020, 1152, 1020, 1086, 1020, 
gpgpu_n_tot_thrd_icount = 188351200
gpgpu_n_tot_w_icount = 5885975
gpgpu_n_stall_shd_mem = 284094
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 462236
gpgpu_n_mem_write_global = 524294
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8454224
gpgpu_n_store_insn = 3211296
gpgpu_n_shmem_insn = 8323072
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9437184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 55653
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 228441
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1254525	W0_Idle:193642	W0_Scoreboard:5591722	W1:0	W2:425984	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:675863	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4784128
single_issue_nums: WS0:1617943	WS1:1392640	WS2:1482752	WS3:1392640	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3697888 {8:462236,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20971760 {40:524294,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18489440 {40:462236,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4194352 {8:524294,}
maxmflatency = 2000 
max_icnt2mem_latency = 814 
maxmrqlatency = 1019 
max_icnt2sh_latency = 403 
averagemflatency = 391 
avg_icnt2mem_latency = 110 
avg_mrq_latency = 72 
avg_icnt2sh_latency = 22 
mrq_lat_table:38816 	28629 	24710 	25975 	28942 	38310 	27410 	19116 	24235 	1591 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	427767 	325264 	202958 	30541 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	240015 	309728 	145261 	161346 	122736 	7444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	462186 	152233 	92093 	84318 	87158 	73895 	31095 	3552 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	37 	26 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      6246      6258      6910      6927      7096      7034      7119      7291      9420      9455      9670      9665      6582      6571      6635      6641 
dram[1]:      6208      6258      6739      6956      7039      7124      7212      7297      9425      9413      9652      9674      6578      6566      6610      6611 
dram[2]:      6241      6233      6832      6814      7051      7052      7141      7185      9437      9432      9665      9681      6566      6589      6583      6585 
dram[3]:      6211      6249      6799      6800      7063      6959      7191      7129      9425      9452      9669      9676      6574      6579      6637      6638 
dram[4]:      6250      6241      6781      6782      7022      7081      7339      7276      9423      9445      9652      9672      6571      6575      6610      6629 
dram[5]:      6262      6249      6798      6968      6928      7079      7332      7249      9401      9425      9634      9661      6574      6566      6590      6635 
dram[6]:      6234      6233      6745      6856      6960      7091      7156      7329      9404      9409      9686      9633      6570      6567      6655      6601 
dram[7]:      6253      6238      6786      6852      7091      7135      7152      7378      9405      9417      9692      9648      6574      6590      6711      6619 
dram[8]:      6242      6216      6852      6832      7068      7107      7189      7191      9436      9444      9632      9676      6562      6578      6650      6609 
dram[9]:      6246      6220      6798      6858      7096      7112      7220      7200      9441      9456      9624      9658      6582      6570      6654      6614 
dram[10]:      6215      6216      6816      6968      7063      7055      7196      7240      9444      9401      9596      9652      6577      6563      6630      6575 
dram[11]:      6223      6216      6827      6958      7111      7112      7224      7288      9437      9408      9595      9676      6570      6574      6613      6606 
dram[12]:      6226      6261      6822      6883      7084      7054      7196      7087      9400      9412      9684      9665      6587      6578      6642      6665 
dram[13]:      6233      6213      6811      6894      7084      7044      7215      7087      9388      9397      9665      9673      6570      6582      6614      6638 
dram[14]:      6219      6257      6818      6900      7137      7096      7248      7378      9421      9389      9619      9669      5663      6586      6671      6629 
dram[15]:      6221      6213      6750      6836      7063      7064      7176      7327      9421      9385      9617      9662      6558      6574      6639      6642 
dram[16]:      6262      6250      6855      6815      7120      7143      7072      7145      9421      9384      9661      9613      6578      6562      6591      6670 
dram[17]:      6261      6257      6863      6822      7136      7152      7081      7155      9461      9400      9649      9597      6606      6574      6586      6658 
dram[18]:      6253      6249      6774      6967      7035      7058      7188      7189      9412      9395      9685      9596      6570      6591      6607      6646 
dram[19]:      6257      6253      6689      6868      7020      7043      7087      7129      9413      9364      9657      9665      6574      6595      6626      6649 
dram[20]:      6242      6229      6702      6906      7079      7088      7432      7417      9412      9369      9611      9645      6587      6603      6609      6637 
dram[21]:      6246      6233      6852      6870      7042      7043      7264      7179      9412      9376      9600      9638      6577      6591      6570      6606 
dram[22]:      6217      6229      6894      6895      7070      7007      7135      7307      9400      9464      9626      9637      6590      6578      6583      6601 
dram[23]:      6229      6225      6891      6892      7080      7018      7169      7404      9401      9443      9630      9612      6583      6562      6605      6618 
dram[24]:      6229      6273      6828      6830      6942      7153      7135      7324      9393      9439      9662      9597      6585      6558      6582      6631 
dram[25]:      6237      6223      6811      6812      6967      7112      7095      7331      9392      9428      9646      9585      6570      6562      6606      6615 
dram[26]:      6217      6273      6848      6807      7155      7109      7139      7417      9401      9480      9604      9589      6578      6597      6574      6667 
dram[27]:      6221      6230      6938      6983      7070      7129      7109      7347      9407      9463      9577      9573      6586      6602      6590      6675 
dram[28]:      6211      6277      6751      6898      7149      7128      7185      7092      9395      9421      9644      9609      6586      6582      6591      6666 
dram[29]:      6213      6273      6836      6879      7169      7095      7195      7159      9396      9372      9633      9682      6594      6575      6605      6651 
dram[30]:      6212      6265      6940      6835      7135      7172      7253      7193      9381      9376      9654      9612      6597      6579      6611      6578 
dram[31]:      6207      6269      6856      6836      7159      7031      7307      7308      9491      9391      9653      9593      6595      6566      6642      6582 
average row accesses per activate:
dram[0]: 22.200001 22.958334 20.148148 18.758621 27.555555 27.555555 23.619047 35.428570 26.437500 20.285715 25.294117 34.230770 23.272728 21.666666 26.238094 27.950001 
dram[1]: 17.156250 22.040001 19.428572 16.484848 24.799999 29.176470 29.176470 31.000000 26.500000 26.625000 32.769230 30.266666 20.320000 19.259260 21.192308 27.950001 
dram[2]: 27.400000 20.481482 19.428572 22.666666 29.176470 23.619047 33.066666 24.799999 25.000000 35.333332 29.533333 23.473684 27.789474 20.320000 24.304348 26.619047 
dram[3]: 25.090910 26.285715 23.652174 19.428572 26.105263 26.105263 33.066666 23.619047 26.562500 26.500000 29.533333 29.466667 24.952381 16.250000 26.476191 29.421053 
dram[4]: 23.869566 16.666666 20.923077 21.760000 27.555555 22.545454 27.555555 24.799999 30.214285 23.666666 22.526316 30.000000 23.272728 22.782608 24.347826 26.666666 
dram[5]: 22.666666 18.965517 20.148148 20.148148 31.000000 27.555555 29.176470 22.545454 22.368422 26.625000 29.200001 40.727272 19.692308 19.703703 23.333334 29.473684 
dram[6]: 21.076923 19.678572 20.148148 19.428572 24.799999 24.799999 23.619047 24.799999 28.266666 25.058823 28.733334 30.000000 21.500000 26.799999 22.360001 25.454546 
dram[7]: 22.875000 22.040001 19.428572 17.000000 31.000000 22.545454 26.105263 33.066666 30.214285 25.058823 29.333334 23.684210 21.666666 21.120001 27.950001 28.000000 
dram[8]: 15.388889 21.230770 18.133333 20.148148 29.176470 24.799999 26.105263 29.176470 20.238094 23.666666 33.692307 29.666666 22.166666 24.000000 27.900000 19.928572 
dram[9]: 19.464285 22.080000 18.758621 21.760000 38.153847 26.105263 31.000000 29.176470 26.625000 23.666666 25.647058 29.400000 25.142857 22.956522 30.777779 27.900000 
dram[10]: 19.607143 19.642857 20.923077 18.758621 27.555555 26.105263 24.799999 24.799999 26.750000 25.117647 23.684210 29.733334 23.272728 28.222221 26.619047 27.950001 
dram[11]: 20.407408 24.000000 17.000000 16.000000 31.000000 33.066666 26.105263 22.545454 23.666666 20.285715 26.235294 29.733334 26.200001 28.000000 24.260870 25.409090 
dram[12]: 22.916666 24.000000 18.758621 20.615385 31.000000 26.105263 26.105263 29.176470 26.812500 32.615383 25.529411 32.071430 30.470589 23.272728 22.400000 24.260870 
dram[13]: 26.142857 21.269230 20.148148 20.615385 33.066666 27.555555 23.619047 26.105263 19.454546 30.357143 25.764706 34.615383 21.083334 26.400000 19.928572 20.703703 
dram[14]: 19.678572 23.041666 18.758621 16.875000 27.555555 24.799999 26.105263 24.799999 23.666666 28.266666 20.857143 33.384617 26.789474 20.153847 23.291666 21.500000 
dram[15]: 21.269230 27.450001 21.760000 17.290323 31.000000 26.105263 20.666666 31.000000 26.625000 30.357143 22.100000 25.470589 29.764706 24.571428 26.571428 21.461538 
dram[16]: 23.000000 18.400000 23.652174 18.758621 31.000000 33.066666 23.619047 21.565218 28.400000 24.941177 25.176470 26.882353 22.086956 28.444445 23.333334 26.619047 
dram[17]: 25.090910 21.192308 20.923077 22.666666 27.555555 26.105263 23.619047 22.545454 23.722221 22.421053 30.428572 22.789474 27.157894 21.666666 24.304348 22.320000 
dram[18]: 23.041666 20.407408 21.760000 17.000000 26.105263 31.000000 23.619047 23.619047 21.299999 28.333334 27.125000 33.384617 27.157894 24.761906 26.666666 21.959999 
dram[19]: 24.043478 22.958334 20.148148 17.000000 33.066666 31.000000 21.565218 26.105263 25.058823 23.611111 25.294117 28.666666 22.086956 24.380953 26.666666 21.269230 
dram[20]: 16.787878 24.681818 24.727272 17.548388 23.619047 27.555555 24.799999 24.799999 18.869566 25.058823 27.125000 29.200001 25.142857 22.608696 29.421053 24.260870 
dram[21]: 19.034483 22.541666 20.148148 17.000000 33.066666 24.799999 27.555555 26.105263 25.647058 25.117647 25.294117 26.000000 23.818182 21.833334 25.454546 24.260870 
dram[22]: 21.192308 24.000000 20.923077 17.580645 23.571428 26.105263 29.176470 21.565218 30.428572 23.666666 27.125000 24.222221 27.789474 22.434782 29.368422 32.647060 
dram[23]: 22.080000 17.774193 21.760000 20.923077 27.444445 33.066666 21.565218 21.565218 25.294117 26.687500 29.200001 26.625000 30.823530 26.947369 29.368422 26.571428 
dram[24]: 19.928572 21.230770 18.827587 20.148148 31.000000 27.555555 21.565218 31.000000 23.722221 28.266666 28.933332 25.294117 20.307692 25.600000 32.470589 21.500000 
dram[25]: 17.437500 18.400000 18.200001 20.148148 26.105263 24.799999 24.799999 24.799999 25.176470 26.562500 33.384617 25.529411 30.117647 24.190475 25.409090 21.461538 
dram[26]: 20.629629 22.833334 17.612904 20.923077 26.105263 24.799999 23.619047 24.799999 28.466667 22.315790 26.352942 26.625000 20.799999 18.962963 28.000000 26.666666 
dram[27]: 18.566668 23.739130 20.222221 17.000000 29.176470 27.555555 27.555555 21.565218 25.117647 26.500000 27.937500 34.000000 21.833334 25.600000 25.363636 24.347826 
dram[28]: 17.281250 17.774193 18.793104 19.428572 21.565218 35.428570 24.799999 24.799999 23.777779 26.625000 29.000000 28.666666 20.461538 25.400000 27.750000 26.571428 
dram[29]: 17.218750 23.956522 19.428572 17.548388 31.000000 24.799999 18.370371 23.619047 21.400000 28.400000 28.933332 39.818180 21.280001 26.526316 23.291666 21.423077 
dram[30]: 27.500000 25.090910 18.758621 20.923077 29.176470 24.799999 33.066666 20.666666 26.750000 30.357143 28.200001 40.181820 17.379311 22.608696 29.421053 25.363636 
dram[31]: 21.115385 20.407408 20.923077 20.923077 31.000000 24.799999 21.565218 24.799999 28.533333 26.625000 33.692307 22.842106 21.500000 23.454546 27.950001 25.409090 
average row locality = 257734/10783 = 23.901882
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       512       512       512       512       448       448       448       448       384       384       396       412       464       472       504       512 
dram[1]:       508       512       512       512       448       448       448       448       384       384       392       420       460       472       504       512 
dram[2]:       508       512       512       512       448       448       448       448       384       384       408       412       480       460       512       512 
dram[3]:       512       512       512       512       448       448       448       448       384       384       408       408       476       472       508       512 
dram[4]:       508       512       512       512       448       448       448       448       384       384       392       416       464       476       512       512 
dram[5]:       504       512       512       512       448       448       448       448       384       384       404       416       464       484       512       512 
dram[6]:       508       512       512       512       448       448       448       448       384       384       396       416       468       488       512       512 
dram[7]:       508       512       512       512       448       448       448       448       384       384       404       416       472       480       512       512 
dram[8]:       512       512       512       512       448       448       448       448       384       384       404       412       484       480       512       512 
dram[9]:       504       512       512       512       448       448       448       448       384       384       400       408       480       480       508       512 
dram[10]:       512       512       512       512       448       448       448       448       384       384       416       412       464       460       512       512 
dram[11]:       512       512       512       512       448       448       448       448       384       384       412       412       476       456       512       512 
dram[12]:       512       512       512       504       448       448       448       448       384       384       400       416       472       464       512       512 
dram[13]:       512       512       512       504       448       448       448       448       384       384       404       416       460       480       512       512 
dram[14]:       512       512       512       508       448       448       448       448       384       384       404       400       463       476       512       512 
dram[15]:       512       508       512       504       448       448       448       448       384       384       408       400       460       468       512       512 
dram[16]:       512       512       512       512       448       448       448       448       384       384       392       424       460       464       512       512 
dram[17]:       512       512       512       512       448       448       448       448       384       384       392       400       468       472       512       512 
dram[18]:       512       512       512       512       448       448       448       448       384       384       400       400       468       472       512       504 
dram[19]:       512       512       512       512       448       448       448       448       384       384       396       396       460       464       512       508 
dram[20]:       512       504       512       512       448       448       448       448       392       384       400       404       480       472       512       512 
dram[21]:       512       504       512       512       448       448       448       448       392       384       396       408       476       476       512       512 
dram[22]:       512       512       512       512       449       448       448       448       384       384       400       404       480       468       512       508 
dram[23]:       512       512       512       512       448       448       448       448       387       384       404       392       476       464       512       512 
dram[24]:       520       512       512       512       448       448       448       448       384       384       400       396       480       464       504       512 
dram[25]:       520       512       512       512       448       448       448       448       384       384       400       400       464       460       512       512 
dram[26]:       520       508       512       512       448       448       448       448       384       384       412       392       472       464       512       512 
dram[27]:       520       504       512       512       448       448       448       448       384       384       412       408       476       464       512       512 
dram[28]:       515       512       512       512       448       448       448       448       384       384       400       396       484       460       508       512 
dram[29]:       512       512       512       512       448       448       448       448       384       384       400       404       484       456       512       512 
dram[30]:       512       512       512       512       448       448       448       448       384       384       388       408       456       472       512       512 
dram[31]:       512       512       512       512       448       448       448       448       384       384       404       400       468       468       512       512 
total dram reads = 236086
bank skew: 520/384 = 1.35
chip skew: 7412/7344 = 1.01
number of total write accesses:
dram[0]:       172       156       128       128       192       192       192       192       156       168       136       132       192       192       188       188 
dram[1]:       164       156       128       128       192       192       192       192       160       168       136       136       192       192       188       188 
dram[2]:       160       164       128       128       192       192       192       192       164       160       140       136       192       192       188       188 
dram[3]:       160       160       128       128       192       192       192       192       164       160       140       136       192       192       192       188 
dram[4]:       164       152       128       128       192       192       192       192       156       168       144       136       192       192       192       192 
dram[5]:       160       152       128       128       192       192       192       192       164       168       136       128       192       192       192       192 
dram[6]:       160       156       128       128       192       192       192       192       160       168       140       136       192       192       188       192 
dram[7]:       164       156       128       128       192       192       192       192       156       168       144       136       192       192       188       192 
dram[8]:       168       160       128       128       192       192       192       192       164       168       136       132       192       192       184       184 
dram[9]:       164       160       128       128       192       192       192       192       168       168       144       132       192       192       184       184 
dram[10]:       148       152       128       128       192       192       192       192       176       172       136       136       192       192       188       188 
dram[11]:       156       160       128       128       192       192       192       192       168       168       136       136       192       192       184       188 
dram[12]:       152       160       128       128       192       192       192       192       180       160       136       132       184       192       192       184 
dram[13]:       148       164       128       128       192       192       192       192       176       164       136       136       184       192       184       188 
dram[14]:       156       164       128       128       192       192       192       192       168       160       136       136       184       192       188       188 
dram[15]:       164       164       128       128       192       192       192       192       168       164       136       132       184       192       184       184 
dram[16]:       160       160       128       128       192       192       192       192       168       160       144       132       192       192       192       188 
dram[17]:       160       156       128       128       192       192       192       192       172       168       136       132       192       192       188       184 
dram[18]:       164       156       128       128       192       192       192       192       168       164       136       136       192       192       192       180 
dram[19]:       164       156       128       128       192       192       192       192       168       164       136       136       192       192       192       180 
dram[20]:       168       156       128       128       192       192       192       192       168       168       136       136       192       192       188       184 
dram[21]:       160       148       128       128       192       192       192       192       176       172       136       136       192       192       192       184 
dram[22]:       156       160       128       132       184       192       192       192       168       168       136       128       192       192       184       188 
dram[23]:       160       156       128       128       184       192       192       192       172       172       136       136       192       192       184       184 
dram[24]:       152       160       136       128       192       192       192       192       172       160       136       136       192       192       192       188 
dram[25]:       152       160       136       128       192       192       192       192       176       164       136       136       192       192       188       184 
dram[26]:       148       160       136       128       192       192       192       192       172       160       144       136       192       192       192       192 
dram[27]:       148       168       136       128       192       192       192       192       172       160       140       136       192       192       184       192 
dram[28]:       152       156       132       128       192       192       192       192       176       168       140       136       192       192       188       184 
dram[29]:       156       156       128       128       192       192       192       192       176       168       136       136       192       192       188       180 
dram[30]:       152       160       128       128       192       192       192       192       176       164       140       136       192       192       188       184 
dram[31]:       148       156       128       128       192       192       192       192       176       168       136       136       192       192       188       188 
total dram writes = 86592
bank skew: 192/128 = 1.50
chip skew: 2720/2692 = 1.01
average mf latency per bank:
dram[0]:       1058      1133      1218      1260      1216      1261      1167      1165      1280      1299      1345      1340      1184      1154      1058      1053
dram[1]:       1118      1172      1244      1266      1269      1270      1198      1193      1328      1306      1410      1321      1212      1198      1119      1077
dram[2]:       1148      1137      1258      1292      1247      1306      1236      1198      1338      1338      1351      1360      1180      1216      1118      1086
dram[3]:       1097      1126      1210      1258      1239      1252      1196      1183      1298      1284      1310      1338      1162      1153      1083      1057
dram[4]:       1101      1150      1216      1275      1251      1269      1207      1196      1343      1356      1386      1327      1178      1196      1077      1082
dram[5]:       1147      1173      1256      1255      1240      1260      1195      1162      1314      1286      1349      1341      1188      1191      1074      1074
dram[6]:       1112      1145      1233      1270      1248      1255      1207      1188      1287      1274      1322      1311      1180      1166      1103      1063
dram[7]:       1124      1168      1243      1291      1265      1285      1225      1206      1372      1347      1369      1388      1184      1216      1115      1099
dram[8]:       1049      1101      1222      1257      1254      1228      1161      1150      1270      1304      1288      1334      1131      1077      1039      1051
dram[9]:       1066      1114      1212      1240      1247      1244      1178      1153      1269      1297      1304      1343      1160      1121      1051      1036
dram[10]:       1130      1154      1270      1234      1277      1264      1243      1212      1295      1320      1301      1333      1209      1200      1092      1098
dram[11]:       1109      1116      1215      1209      1237      1233      1182      1160      1249      1300      1303      1318      1161      1142      1057      1050
dram[12]:       1148      1149      1234      1263      1254      1273      1191      1159      1263      1296      1324      1325      1195      1163      1093      1099
dram[13]:       1054      1054      1148      1152      1177      1151      1088      1063      1188      1208      1260      1214      1118      1046       989       981
dram[14]:       1080      1082      1169      1182      1166      1188      1136      1136      1264      1276      1298      1317      1288      1104      1034      1035
dram[15]:       1097      1112      1192      1242      1250      1195      1155      1166      1312      1308      1313      1364      1166      1136      1051      1051
dram[16]:       1109      1113      1199      1219      1246      1228      1196      1163      1276      1312      1326      1282      1186      1181      1070      1089
dram[17]:       1081      1090      1222      1213      1207      1222      1166      1151      1267      1278      1304      1328      1129      1124      1049      1077
dram[18]:       1114      1146      1230      1245      1270      1252      1190      1215      1323      1311      1335      1357      1159      1186      1089      1106
dram[19]:       1082      1097      1216      1208      1224      1215      1199      1180      1284      1313      1326      1343      1165      1166      1065      1065
dram[20]:       1111      1114      1228      1246      1248      1223      1192      1167      1285      1320      1332      1326      1140      1134      1072      1070
dram[21]:       1111      1123      1265      1244      1239      1266      1217      1154      1260      1292      1356      1321      1156      1162      1070      1072
dram[22]:       1137      1114      1282      1291      1277      1301      1245      1187      1317      1339      1363      1377      1191      1196      1127      1111
dram[23]:       1085      1090      1246      1223      1219      1215      1177      1158      1261      1286      1296      1354      1136      1153      1068      1063
dram[24]:       1144      1118      1205      1231      1228      1258      1180      1172      1319      1340      1347      1378      1132      1193      1067      1067
dram[25]:       1111      1110      1227      1227      1258      1271      1198      1176      1296      1344      1351      1337      1160      1184      1063      1071
dram[26]:       1149      1120      1238      1252      1242      1266      1181      1171      1307      1329      1289      1376      1126      1191      1036      1057
dram[27]:       1096      1052      1198      1216      1208      1207      1154      1138      1270      1311      1239      1297      1074      1115      1011      1013
dram[28]:       1066      1055      1197      1199      1190      1231      1156      1133      1246      1265      1251      1333      1103      1122      1010      1039
dram[29]:       1121      1087      1219      1193      1234      1242      1157      1147      1277      1277      1300      1359      1146      1167      1068      1077
dram[30]:       1130      1099      1214      1239      1260      1281      1180      1172      1289      1310      1363      1346      1200      1166      1073      1089
dram[31]:       1118      1122      1256      1237      1242      1249      1172      1173      1296      1292      1304      1360      1183      1150      1058      1064
maximum mf latency per bank:
dram[0]:       1203      1483      1473      1518      1191      1236      1450      1530      1208      1256      1556      1366      1331      1673      1402      1330
dram[1]:       1603      1604      1293      1622      1328      1281      1529      1611      1517      1354      1567      1409      1339      1533      1819      1173
dram[2]:       1367      1642      1481      1707      1260      1325      1321      1418      1600      1691      1615      1460      1403      1469      1474      1495
dram[3]:       1319      1396      1418      1454      1318      1244      1457      1374      1304      1361      1711      1519      1399      1530      1229      1310
dram[4]:       1227      1589      1536      1440      1273      1237      1226      1239      1253      1412      1445      1281      1184      1599      1256      1499
dram[5]:       1442      1537      1205      1468      1484      1209      1333      1445      1634      1394      1291      1399      1287      1419      1252      1262
dram[6]:       1501      1502      1592      1462      1325      1192      1371      1346      1212      1514      1235      1582      1355      1325      1358      1215
dram[7]:       1322      1629      1363      1468      1467      1327      1310      1313      1420      1719      1602      1471      1222      1426      1257      1664
dram[8]:       1677      1368      1415      1450      1264      1403      1321      1347      1280      1636      1400      1450      1363      1204      1066      1645
dram[9]:       1201      1481      1524      1592      1220      1203      1201      1242      1213      1445      1410      1473      1229      1050      1202      1243
dram[10]:       1517      1716      1857      1568      1388      1394      1567      1264      1366      1454      1523      1319      1487      1442      1422      1327
dram[11]:       1384      1485      1397      1267      1296      1223      1614      1564      1134      1397      1361      1348      1503      1247      1506      1234
dram[12]:       1700      1345      1478      1381      1188      1597      1336      1238      1361      1430      1504      1431      1708      1117      1367      1441
dram[13]:       1340      1460      1426      1349      1027      1135      1589      1291      1201      1344      1239      1081      1197      1080      1192      1310
dram[14]:       1406      1283      1298      1242      1129      1361      1162      1285      1111      1219      1288      1444      1076      1191      1350      1104
dram[15]:       1505      1515      1460      1472      1176      1100      1477      1413      1524      1377      1381      1491      1263      1328      1265      1486
dram[16]:       1468      1477      1511      1354      1146      1328      1445      1539      1359      1443      1326      1320      1252      1364      1258      1293
dram[17]:       1395      1480      1600      1183      1336      1196      1453      1521      1647      1244      1217      1589      1118      1185      1233      1413
dram[18]:       1414      1580      1527      1637      1175      1219      1694      1373      1623      1103      1258      1546      1252      1578      1388      1325
dram[19]:       1716      1388      1611      1552      1329      1259      1336      1552      1351      1412      1460      1276      1306      1382      1355      1482
dram[20]:       1523      1265      1436      1619      1331      1345      1277      1307      1442      1424      1420      1359      1359      1325      1520      1277
dram[21]:       1449      1296      2000      1375      1379      1368      1458      1415      1648      1555      1380      1407      1243      1373      1319      1217
dram[22]:       1417      1588      1601      1873      1231      1312      1652      1648      1423      1705      1398      1579      1484      1449      1401      1336
dram[23]:       1430      1586      1559      1618      1162      1309      1198      1235      1250      1248      1314      1193      1139      1322      1265      1162
dram[24]:       1395      1219      1408      1286      1219      1379      1294      1138      1532      1327      1385      1681      1160      1260      1297      1456
dram[25]:       1626      1300      1414      1340      1464      1422      1284      1291      1560      1296      1334      1417      1353      1085      1411      1406
dram[26]:       1681      1255      1460      1527      1404      1263      1363      1292      1443      1275      1431      1297      1370      1510      1197      1285
dram[27]:       1705      1145      1660      1627      1167      1246      1365      1205      1242      1183      1388      1316      1121      1172      1002      1080
dram[28]:       1368      1361      1536      1505      1297      1215      1644      1603      1354      1302      1168      1240      1221      1329      1466      1475
dram[29]:       1556      1286      1546      1252      1253      1237      1323      1295      1286      1171      1701      1471      1455      1106      1247      1307
dram[30]:       1375      1332      1592      1407      1148      1560      1290      1656      1639      1412      1351      1437      1428      1248      1415      1459
dram[31]:       1513      1645      1730      1329      1289      1232      1796      1410      1473      1459      1320      1361      1589      1574      1604      1696
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38392 n_nop=28185 n_act=330 n_pre=314 n_ref_event=0 n_req=8044 n_rd=7368 n_rd_L2_A=0 n_write=0 n_wr_bk=2704 bw_util=0.2623
n_activity=13197 dram_eff=0.7632
bk0: 512a 34380i bk1: 512a 34398i bk2: 512a 34675i bk3: 512a 34371i bk4: 448a 34126i bk5: 448a 34476i bk6: 448a 33817i bk7: 448a 34389i bk8: 384a 35030i bk9: 384a 34306i bk10: 396a 35188i bk11: 412a 35156i bk12: 464a 33987i bk13: 472a 34087i bk14: 504a 34414i bk15: 512a 34261i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958976
Row_Buffer_Locality_read = 0.972720
Row_Buffer_Locality_write = 0.809172
Bank_Level_Parallism = 5.877186
Bank_Level_Parallism_Col = 5.485452
Bank_Level_Parallism_Ready = 2.487292
write_to_read_ratio_blp_rw_average = 0.359648
GrpLevelPara = 2.839640 

BW Util details:
bwutil = 0.262346 
total_CMD = 38392 
util_bw = 10072 
Wasted_Col = 1839 
Wasted_Row = 213 
Idle = 26268 

BW Util Bottlenecks: 
RCDc_limit = 636 
RCDWRc_limit = 163 
WTRc_limit = 902 
RTWc_limit = 4165 
CCDLc_limit = 2123 
rwq = 0 
CCDLc_limit_alone = 1585 
WTRc_limit_alone = 803 
RTWc_limit_alone = 3726 

Commands details: 
total_CMD = 38392 
n_nop = 28185 
Read = 7368 
Write = 0 
L2_Alloc = 0 
L2_WB = 2704 
n_act = 330 
n_pre = 314 
n_ref = 0 
n_req = 8044 
total_req = 10072 

Dual Bus Interface Util: 
issued_total_row = 644 
issued_total_col = 10072 
Row_Bus_Util =  0.016774 
CoL_Bus_Util = 0.262346 
Either_Row_CoL_Bus_Util = 0.265863 
Issued_on_Two_Bus_Simul_Util = 0.013258 
issued_two_Eff = 0.049868 
queue_avg = 11.215540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.2155
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38392 n_nop=28180 n_act=346 n_pre=330 n_ref_event=0 n_req=8040 n_rd=7364 n_rd_L2_A=0 n_write=0 n_wr_bk=2704 bw_util=0.2622
n_activity=13297 dram_eff=0.7572
bk0: 508a 33768i bk1: 512a 33741i bk2: 512a 34577i bk3: 512a 34161i bk4: 448a 33709i bk5: 448a 34105i bk6: 448a 34561i bk7: 448a 34715i bk8: 384a 34561i bk9: 384a 35155i bk10: 392a 35161i bk11: 420a 34668i bk12: 460a 34118i bk13: 472a 33895i bk14: 504a 33350i bk15: 512a 34602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956965
Row_Buffer_Locality_read = 0.972705
Row_Buffer_Locality_write = 0.785503
Bank_Level_Parallism = 5.946657
Bank_Level_Parallism_Col = 5.603869
Bank_Level_Parallism_Ready = 2.466428
write_to_read_ratio_blp_rw_average = 0.354484
GrpLevelPara = 2.841381 

BW Util details:
bwutil = 0.262242 
total_CMD = 38392 
util_bw = 10068 
Wasted_Col = 1950 
Wasted_Row = 336 
Idle = 26038 

BW Util Bottlenecks: 
RCDc_limit = 612 
RCDWRc_limit = 152 
WTRc_limit = 1038 
RTWc_limit = 4789 
CCDLc_limit = 2127 
rwq = 0 
CCDLc_limit_alone = 1413 
WTRc_limit_alone = 910 
RTWc_limit_alone = 4203 

Commands details: 
total_CMD = 38392 
n_nop = 28180 
Read = 7364 
Write = 0 
L2_Alloc = 0 
L2_WB = 2704 
n_act = 346 
n_pre = 330 
n_ref = 0 
n_req = 8040 
total_req = 10068 

Dual Bus Interface Util: 
issued_total_row = 676 
issued_total_col = 10068 
Row_Bus_Util =  0.017608 
CoL_Bus_Util = 0.262242 
Either_Row_CoL_Bus_Util = 0.265993 
Issued_on_Two_Bus_Simul_Util = 0.013857 
issued_two_Eff = 0.052096 
queue_avg = 11.320301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.3203
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38392 n_nop=28167 n_act=323 n_pre=307 n_ref_event=0 n_req=8065 n_rd=7388 n_rd_L2_A=0 n_write=0 n_wr_bk=2708 bw_util=0.263
n_activity=13365 dram_eff=0.7554
bk0: 508a 34605i bk1: 512a 33651i bk2: 512a 34341i bk3: 512a 34812i bk4: 448a 34677i bk5: 448a 33649i bk6: 448a 34274i bk7: 448a 33709i bk8: 384a 34720i bk9: 384a 34833i bk10: 408a 35119i bk11: 412a 34875i bk12: 480a 33949i bk13: 460a 33872i bk14: 512a 33588i bk15: 512a 33877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959950
Row_Buffer_Locality_read = 0.973741
Row_Buffer_Locality_write = 0.809453
Bank_Level_Parallism = 5.974575
Bank_Level_Parallism_Col = 5.643147
Bank_Level_Parallism_Ready = 2.448990
write_to_read_ratio_blp_rw_average = 0.359573
GrpLevelPara = 2.864025 

BW Util details:
bwutil = 0.262971 
total_CMD = 38392 
util_bw = 10096 
Wasted_Col = 1990 
Wasted_Row = 264 
Idle = 26042 

BW Util Bottlenecks: 
RCDc_limit = 601 
RCDWRc_limit = 124 
WTRc_limit = 1076 
RTWc_limit = 5619 
CCDLc_limit = 2407 
rwq = 0 
CCDLc_limit_alone = 1514 
WTRc_limit_alone = 909 
RTWc_limit_alone = 4893 

Commands details: 
total_CMD = 38392 
n_nop = 28167 
Read = 7388 
Write = 0 
L2_Alloc = 0 
L2_WB = 2708 
n_act = 323 
n_pre = 307 
n_ref = 0 
n_req = 8065 
total_req = 10096 

Dual Bus Interface Util: 
issued_total_row = 630 
issued_total_col = 10096 
Row_Bus_Util =  0.016410 
CoL_Bus_Util = 0.262971 
Either_Row_CoL_Bus_Util = 0.266332 
Issued_on_Two_Bus_Simul_Util = 0.013050 
issued_two_Eff = 0.048998 
queue_avg = 11.433554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.4336
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38392 n_nop=28170 n_act=323 n_pre=307 n_ref_event=0 n_req=8069 n_rd=7392 n_rd_L2_A=0 n_write=0 n_wr_bk=2708 bw_util=0.2631
n_activity=13211 dram_eff=0.7645
bk0: 512a 33784i bk1: 512a 33830i bk2: 512a 34755i bk3: 512a 34169i bk4: 448a 33935i bk5: 448a 34054i bk6: 448a 34575i bk7: 448a 33878i bk8: 384a 34669i bk9: 384a 34480i bk10: 408a 34845i bk11: 408a 34218i bk12: 476a 33831i bk13: 472a 33620i bk14: 508a 34058i bk15: 512a 33674i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959970
Row_Buffer_Locality_read = 0.974026
Row_Buffer_Locality_write = 0.806499
Bank_Level_Parallism = 6.246177
Bank_Level_Parallism_Col = 5.886331
Bank_Level_Parallism_Ready = 2.608020
write_to_read_ratio_blp_rw_average = 0.357104
GrpLevelPara = 2.868419 

BW Util details:
bwutil = 0.263076 
total_CMD = 38392 
util_bw = 10100 
Wasted_Col = 1868 
Wasted_Row = 194 
Idle = 26230 

BW Util Bottlenecks: 
RCDc_limit = 513 
RCDWRc_limit = 152 
WTRc_limit = 1021 
RTWc_limit = 5148 
CCDLc_limit = 2175 
rwq = 0 
CCDLc_limit_alone = 1446 
WTRc_limit_alone = 883 
RTWc_limit_alone = 4557 

Commands details: 
total_CMD = 38392 
n_nop = 28170 
Read = 7392 
Write = 0 
L2_Alloc = 0 
L2_WB = 2708 
n_act = 323 
n_pre = 307 
n_ref = 0 
n_req = 8069 
total_req = 10100 

Dual Bus Interface Util: 
issued_total_row = 630 
issued_total_col = 10100 
Row_Bus_Util =  0.016410 
CoL_Bus_Util = 0.263076 
Either_Row_CoL_Bus_Util = 0.266253 
Issued_on_Two_Bus_Simul_Util = 0.013232 
issued_two_Eff = 0.049697 
queue_avg = 11.291232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.2912
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38392 n_nop=28172 n_act=340 n_pre=324 n_ref_event=0 n_req=8054 n_rd=7376 n_rd_L2_A=0 n_write=0 n_wr_bk=2712 bw_util=0.2628
n_activity=13215 dram_eff=0.7634
bk0: 508a 34811i bk1: 512a 34438i bk2: 512a 34802i bk3: 512a 34362i bk4: 448a 34105i bk5: 448a 33906i bk6: 448a 34723i bk7: 448a 34010i bk8: 384a 34325i bk9: 384a 34146i bk10: 392a 34625i bk11: 416a 34945i bk12: 464a 33956i bk13: 476a 33628i bk14: 512a 34309i bk15: 512a 34108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957785
Row_Buffer_Locality_read = 0.972478
Row_Buffer_Locality_write = 0.797935
Bank_Level_Parallism = 6.003859
Bank_Level_Parallism_Col = 5.615501
Bank_Level_Parallism_Ready = 2.503271
write_to_read_ratio_blp_rw_average = 0.358738
GrpLevelPara = 2.859365 

BW Util details:
bwutil = 0.262763 
total_CMD = 38392 
util_bw = 10088 
Wasted_Col = 1828 
Wasted_Row = 264 
Idle = 26212 

BW Util Bottlenecks: 
RCDc_limit = 596 
RCDWRc_limit = 163 
WTRc_limit = 861 
RTWc_limit = 4557 
CCDLc_limit = 2122 
rwq = 0 
CCDLc_limit_alone = 1463 
WTRc_limit_alone = 718 
RTWc_limit_alone = 4041 

Commands details: 
total_CMD = 38392 
n_nop = 28172 
Read = 7376 
Write = 0 
L2_Alloc = 0 
L2_WB = 2712 
n_act = 340 
n_pre = 324 
n_ref = 0 
n_req = 8054 
total_req = 10088 

Dual Bus Interface Util: 
issued_total_row = 664 
issued_total_col = 10088 
Row_Bus_Util =  0.017295 
CoL_Bus_Util = 0.262763 
Either_Row_CoL_Bus_Util = 0.266201 
Issued_on_Two_Bus_Simul_Util = 0.013857 
issued_two_Eff = 0.052055 
queue_avg = 11.295816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.2958
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38392 n_nop=28155 n_act=337 n_pre=321 n_ref_event=0 n_req=8067 n_rd=7392 n_rd_L2_A=0 n_write=0 n_wr_bk=2700 bw_util=0.2629
n_activity=13327 dram_eff=0.7573
bk0: 504a 34492i bk1: 512a 34302i bk2: 512a 34473i bk3: 512a 34450i bk4: 448a 34517i bk5: 448a 34242i bk6: 448a 34221i bk7: 448a 34136i bk8: 384a 34548i bk9: 384a 34568i bk10: 404a 34933i bk11: 416a 34999i bk12: 464a 33925i bk13: 484a 33476i bk14: 512a 34170i bk15: 512a 34353i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958225
Row_Buffer_Locality_read = 0.973214
Row_Buffer_Locality_write = 0.794074
Bank_Level_Parallism = 5.895156
Bank_Level_Parallism_Col = 5.517698
Bank_Level_Parallism_Ready = 2.490488
write_to_read_ratio_blp_rw_average = 0.360101
GrpLevelPara = 2.859499 

BW Util details:
bwutil = 0.262867 
total_CMD = 38392 
util_bw = 10092 
Wasted_Col = 1941 
Wasted_Row = 271 
Idle = 26088 

BW Util Bottlenecks: 
RCDc_limit = 655 
RCDWRc_limit = 232 
WTRc_limit = 940 
RTWc_limit = 4493 
CCDLc_limit = 2033 
rwq = 0 
CCDLc_limit_alone = 1454 
WTRc_limit_alone = 814 
RTWc_limit_alone = 4040 

Commands details: 
total_CMD = 38392 
n_nop = 28155 
Read = 7392 
Write = 0 
L2_Alloc = 0 
L2_WB = 2700 
n_act = 337 
n_pre = 321 
n_ref = 0 
n_req = 8067 
total_req = 10092 

Dual Bus Interface Util: 
issued_total_row = 658 
issued_total_col = 10092 
Row_Bus_Util =  0.017139 
CoL_Bus_Util = 0.262867 
Either_Row_CoL_Bus_Util = 0.266644 
Issued_on_Two_Bus_Simul_Util = 0.013362 
issued_two_Eff = 0.050112 
queue_avg = 11.103147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.1031
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38392 n_nop=28152 n_act=343 n_pre=327 n_ref_event=0 n_req=8073 n_rd=7396 n_rd_L2_A=0 n_write=0 n_wr_bk=2708 bw_util=0.2632
n_activity=13328 dram_eff=0.7581
bk0: 508a 34273i bk1: 512a 34554i bk2: 512a 34237i bk3: 512a 34358i bk4: 448a 33877i bk5: 448a 34036i bk6: 448a 33929i bk7: 448a 34013i bk8: 384a 34176i bk9: 384a 34297i bk10: 396a 34416i bk11: 416a 34505i bk12: 468a 34465i bk13: 488a 33725i bk14: 512a 33810i bk15: 512a 34256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957513
Row_Buffer_Locality_read = 0.972418
Row_Buffer_Locality_write = 0.794682
Bank_Level_Parallism = 6.108699
Bank_Level_Parallism_Col = 5.703856
Bank_Level_Parallism_Ready = 2.541964
write_to_read_ratio_blp_rw_average = 0.345999
GrpLevelPara = 2.836650 

BW Util details:
bwutil = 0.263180 
total_CMD = 38392 
util_bw = 10104 
Wasted_Col = 2026 
Wasted_Row = 216 
Idle = 26046 

BW Util Bottlenecks: 
RCDc_limit = 638 
RCDWRc_limit = 198 
WTRc_limit = 1204 
RTWc_limit = 5043 
CCDLc_limit = 2281 
rwq = 0 
CCDLc_limit_alone = 1593 
WTRc_limit_alone = 1028 
RTWc_limit_alone = 4531 

Commands details: 
total_CMD = 38392 
n_nop = 28152 
Read = 7396 
Write = 0 
L2_Alloc = 0 
L2_WB = 2708 
n_act = 343 
n_pre = 327 
n_ref = 0 
n_req = 8073 
total_req = 10104 

Dual Bus Interface Util: 
issued_total_row = 670 
issued_total_col = 10104 
Row_Bus_Util =  0.017452 
CoL_Bus_Util = 0.263180 
Either_Row_CoL_Bus_Util = 0.266722 
Issued_on_Two_Bus_Simul_Util = 0.013909 
issued_two_Eff = 0.052148 
queue_avg = 11.194442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.1944
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38392 n_nop=28143 n_act=335 n_pre=319 n_ref_event=0 n_req=8078 n_rd=7400 n_rd_L2_A=0 n_write=0 n_wr_bk=2712 bw_util=0.2634
n_activity=13206 dram_eff=0.7657
bk0: 508a 34687i bk1: 512a 34120i bk2: 512a 34689i bk3: 512a 34053i bk4: 448a 34633i bk5: 448a 34269i bk6: 448a 34336i bk7: 448a 33840i bk8: 384a 34798i bk9: 384a 34462i bk10: 404a 34651i bk11: 416a 34068i bk12: 472a 34331i bk13: 480a 34279i bk14: 512a 34338i bk15: 512a 33641i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958529
Row_Buffer_Locality_read = 0.973108
Row_Buffer_Locality_write = 0.799410
Bank_Level_Parallism = 5.983070
Bank_Level_Parallism_Col = 5.600751
Bank_Level_Parallism_Ready = 2.410008
write_to_read_ratio_blp_rw_average = 0.352551
GrpLevelPara = 2.842088 

BW Util details:
bwutil = 0.263388 
total_CMD = 38392 
util_bw = 10112 
Wasted_Col = 1886 
Wasted_Row = 229 
Idle = 26165 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 193 
WTRc_limit = 1112 
RTWc_limit = 4700 
CCDLc_limit = 2259 
rwq = 0 
CCDLc_limit_alone = 1532 
WTRc_limit_alone = 965 
RTWc_limit_alone = 4120 

Commands details: 
total_CMD = 38392 
n_nop = 28143 
Read = 7400 
Write = 0 
L2_Alloc = 0 
L2_WB = 2712 
n_act = 335 
n_pre = 319 
n_ref = 0 
n_req = 8078 
total_req = 10112 

Dual Bus Interface Util: 
issued_total_row = 654 
issued_total_col = 10112 
Row_Bus_Util =  0.017035 
CoL_Bus_Util = 0.263388 
Either_Row_CoL_Bus_Util = 0.266957 
Issued_on_Two_Bus_Simul_Util = 0.013466 
issued_two_Eff = 0.050444 
queue_avg = 11.088091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.0881
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38392 n_nop=28135 n_act=353 n_pre=337 n_ref_event=0 n_req=8088 n_rd=7412 n_rd_L2_A=0 n_write=0 n_wr_bk=2704 bw_util=0.2635
n_activity=13391 dram_eff=0.7554
bk0: 512a 33687i bk1: 512a 34315i bk2: 512a 34614i bk3: 512a 34007i bk4: 448a 34311i bk5: 448a 34041i bk6: 448a 34618i bk7: 448a 33971i bk8: 384a 34377i bk9: 384a 34352i bk10: 404a 35360i bk11: 412a 35146i bk12: 484a 34287i bk13: 480a 33807i bk14: 512a 34451i bk15: 512a 34015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956355
Row_Buffer_Locality_read = 0.972882
Row_Buffer_Locality_write = 0.775148
Bank_Level_Parallism = 5.957320
Bank_Level_Parallism_Col = 5.583647
Bank_Level_Parallism_Ready = 2.469553
write_to_read_ratio_blp_rw_average = 0.357612
GrpLevelPara = 2.897816 

BW Util details:
bwutil = 0.263492 
total_CMD = 38392 
util_bw = 10116 
Wasted_Col = 1857 
Wasted_Row = 281 
Idle = 26138 

BW Util Bottlenecks: 
RCDc_limit = 579 
RCDWRc_limit = 170 
WTRc_limit = 1352 
RTWc_limit = 4689 
CCDLc_limit = 2157 
rwq = 0 
CCDLc_limit_alone = 1405 
WTRc_limit_alone = 1127 
RTWc_limit_alone = 4162 

Commands details: 
total_CMD = 38392 
n_nop = 28135 
Read = 7412 
Write = 0 
L2_Alloc = 0 
L2_WB = 2704 
n_act = 353 
n_pre = 337 
n_ref = 0 
n_req = 8088 
total_req = 10116 

Dual Bus Interface Util: 
issued_total_row = 690 
issued_total_col = 10116 
Row_Bus_Util =  0.017972 
CoL_Bus_Util = 0.263492 
Either_Row_CoL_Bus_Util = 0.267165 
Issued_on_Two_Bus_Simul_Util = 0.014300 
issued_two_Eff = 0.053524 
queue_avg = 11.337909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.3379
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38392 n_nop=28152 n_act=320 n_pre=304 n_ref_event=0 n_req=8066 n_rd=7388 n_rd_L2_A=0 n_write=0 n_wr_bk=2712 bw_util=0.2631
n_activity=13342 dram_eff=0.757
bk0: 504a 34333i bk1: 512a 34041i bk2: 512a 34142i bk3: 512a 33919i bk4: 448a 34398i bk5: 448a 34223i bk6: 448a 34378i bk7: 448a 34438i bk8: 384a 34767i bk9: 384a 34763i bk10: 400a 34955i bk11: 408a 34738i bk12: 480a 34073i bk13: 480a 33819i bk14: 508a 34331i bk15: 512a 34351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960327
Row_Buffer_Locality_read = 0.974012
Row_Buffer_Locality_write = 0.811209
Bank_Level_Parallism = 5.855681
Bank_Level_Parallism_Col = 5.571381
Bank_Level_Parallism_Ready = 2.456238
write_to_read_ratio_blp_rw_average = 0.339612
GrpLevelPara = 2.856741 

BW Util details:
bwutil = 0.263076 
total_CMD = 38392 
util_bw = 10100 
Wasted_Col = 2013 
Wasted_Row = 297 
Idle = 25982 

BW Util Bottlenecks: 
RCDc_limit = 613 
RCDWRc_limit = 204 
WTRc_limit = 1249 
RTWc_limit = 4754 
CCDLc_limit = 2309 
rwq = 0 
CCDLc_limit_alone = 1537 
WTRc_limit_alone = 1060 
RTWc_limit_alone = 4171 

Commands details: 
total_CMD = 38392 
n_nop = 28152 
Read = 7388 
Write = 0 
L2_Alloc = 0 
L2_WB = 2712 
n_act = 320 
n_pre = 304 
n_ref = 0 
n_req = 8066 
total_req = 10100 

Dual Bus Interface Util: 
issued_total_row = 624 
issued_total_col = 10100 
Row_Bus_Util =  0.016253 
CoL_Bus_Util = 0.263076 
Either_Row_CoL_Bus_Util = 0.266722 
Issued_on_Two_Bus_Simul_Util = 0.012607 
issued_two_Eff = 0.047266 
queue_avg = 10.995807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.9958
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38392 n_nop=28172 n_act=336 n_pre=320 n_ref_event=0 n_req=8060 n_rd=7384 n_rd_L2_A=0 n_write=0 n_wr_bk=2704 bw_util=0.2628
n_activity=13411 dram_eff=0.7522
bk0: 512a 33966i bk1: 512a 33946i bk2: 512a 34339i bk3: 512a 34204i bk4: 448a 34124i bk5: 448a 33754i bk6: 448a 33944i bk7: 448a 34139i bk8: 384a 34640i bk9: 384a 34728i bk10: 416a 34828i bk11: 412a 34948i bk12: 464a 34047i bk13: 460a 34171i bk14: 512a 34010i bk15: 512a 33945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958313
Row_Buffer_Locality_read = 0.973592
Row_Buffer_Locality_write = 0.791420
Bank_Level_Parallism = 6.061017
Bank_Level_Parallism_Col = 5.693674
Bank_Level_Parallism_Ready = 2.419905
write_to_read_ratio_blp_rw_average = 0.356764
GrpLevelPara = 2.814046 

BW Util details:
bwutil = 0.262763 
total_CMD = 38392 
util_bw = 10088 
Wasted_Col = 1982 
Wasted_Row = 238 
Idle = 26084 

BW Util Bottlenecks: 
RCDc_limit = 649 
RCDWRc_limit = 196 
WTRc_limit = 792 
RTWc_limit = 5683 
CCDLc_limit = 2437 
rwq = 0 
CCDLc_limit_alone = 1483 
WTRc_limit_alone = 688 
RTWc_limit_alone = 4833 

Commands details: 
total_CMD = 38392 
n_nop = 28172 
Read = 7384 
Write = 0 
L2_Alloc = 0 
L2_WB = 2704 
n_act = 336 
n_pre = 320 
n_ref = 0 
n_req = 8060 
total_req = 10088 

Dual Bus Interface Util: 
issued_total_row = 656 
issued_total_col = 10088 
Row_Bus_Util =  0.017087 
CoL_Bus_Util = 0.262763 
Either_Row_CoL_Bus_Util = 0.266201 
Issued_on_Two_Bus_Simul_Util = 0.013649 
issued_two_Eff = 0.051272 
queue_avg = 11.154459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.1545
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38392 n_nop=28146 n_act=342 n_pre=326 n_ref_event=0 n_req=8064 n_rd=7388 n_rd_L2_A=0 n_write=0 n_wr_bk=2704 bw_util=0.2629
n_activity=13317 dram_eff=0.7578
bk0: 512a 34386i bk1: 512a 33711i bk2: 512a 34102i bk3: 512a 34234i bk4: 448a 34080i bk5: 448a 34235i bk6: 448a 34288i bk7: 448a 34198i bk8: 384a 34810i bk9: 384a 34707i bk10: 412a 34705i bk11: 412a 35415i bk12: 476a 34192i bk13: 456a 34208i bk14: 512a 34072i bk15: 512a 33763i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957589
Row_Buffer_Locality_read = 0.972523
Row_Buffer_Locality_write = 0.794379
Bank_Level_Parallism = 5.927635
Bank_Level_Parallism_Col = 5.539661
Bank_Level_Parallism_Ready = 2.430638
write_to_read_ratio_blp_rw_average = 0.344367
GrpLevelPara = 2.836708 

BW Util details:
bwutil = 0.262867 
total_CMD = 38392 
util_bw = 10092 
Wasted_Col = 1985 
Wasted_Row = 277 
Idle = 26038 

BW Util Bottlenecks: 
RCDc_limit = 660 
RCDWRc_limit = 216 
WTRc_limit = 1485 
RTWc_limit = 4129 
CCDLc_limit = 2175 
rwq = 0 
CCDLc_limit_alone = 1545 
WTRc_limit_alone = 1276 
RTWc_limit_alone = 3708 

Commands details: 
total_CMD = 38392 
n_nop = 28146 
Read = 7388 
Write = 0 
L2_Alloc = 0 
L2_WB = 2704 
n_act = 342 
n_pre = 326 
n_ref = 0 
n_req = 8064 
total_req = 10092 

Dual Bus Interface Util: 
issued_total_row = 668 
issued_total_col = 10092 
Row_Bus_Util =  0.017399 
CoL_Bus_Util = 0.262867 
Either_Row_CoL_Bus_Util = 0.266879 
Issued_on_Two_Bus_Simul_Util = 0.013388 
issued_two_Eff = 0.050166 
queue_avg = 11.188607 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.1886
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38392 n_nop=28177 n_act=320 n_pre=304 n_ref_event=0 n_req=8050 n_rd=7376 n_rd_L2_A=0 n_write=0 n_wr_bk=2696 bw_util=0.2623
n_activity=13475 dram_eff=0.7475
bk0: 512a 34066i bk1: 512a 34433i bk2: 512a 34674i bk3: 504a 34413i bk4: 448a 34302i bk5: 448a 33713i bk6: 448a 33672i bk7: 448a 34092i bk8: 384a 34072i bk9: 384a 34525i bk10: 400a 34867i bk11: 416a 34975i bk12: 472a 34205i bk13: 464a 33963i bk14: 512a 34025i bk15: 512a 33329i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960248
Row_Buffer_Locality_read = 0.973970
Row_Buffer_Locality_write = 0.810089
Bank_Level_Parallism = 6.009295
Bank_Level_Parallism_Col = 5.695552
Bank_Level_Parallism_Ready = 2.547160
write_to_read_ratio_blp_rw_average = 0.348997
GrpLevelPara = 2.843871 

BW Util details:
bwutil = 0.262346 
total_CMD = 38392 
util_bw = 10072 
Wasted_Col = 2118 
Wasted_Row = 290 
Idle = 25912 

BW Util Bottlenecks: 
RCDc_limit = 686 
RCDWRc_limit = 236 
WTRc_limit = 1100 
RTWc_limit = 5865 
CCDLc_limit = 2545 
rwq = 0 
CCDLc_limit_alone = 1718 
WTRc_limit_alone = 984 
RTWc_limit_alone = 5154 

Commands details: 
total_CMD = 38392 
n_nop = 28177 
Read = 7376 
Write = 0 
L2_Alloc = 0 
L2_WB = 2696 
n_act = 320 
n_pre = 304 
n_ref = 0 
n_req = 8050 
total_req = 10072 

Dual Bus Interface Util: 
issued_total_row = 624 
issued_total_col = 10072 
Row_Bus_Util =  0.016253 
CoL_Bus_Util = 0.262346 
Either_Row_CoL_Bus_Util = 0.266071 
Issued_on_Two_Bus_Simul_Util = 0.012529 
issued_two_Eff = 0.047088 
queue_avg = 11.344864 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.3449
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38392 n_nop=28172 n_act=338 n_pre=322 n_ref_event=0 n_req=8058 n_rd=7384 n_rd_L2_A=0 n_write=0 n_wr_bk=2696 bw_util=0.2626
n_activity=13326 dram_eff=0.7564
bk0: 512a 34360i bk1: 512a 34284i bk2: 512a 34441i bk3: 504a 34672i bk4: 448a 34485i bk5: 448a 33980i bk6: 448a 34510i bk7: 448a 34529i bk8: 384a 34276i bk9: 384a 34176i bk10: 404a 34888i bk11: 416a 34991i bk12: 460a 34164i bk13: 480a 34081i bk14: 512a 33810i bk15: 512a 33752i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958054
Row_Buffer_Locality_read = 0.973592
Row_Buffer_Locality_write = 0.787834
Bank_Level_Parallism = 5.951122
Bank_Level_Parallism_Col = 5.591578
Bank_Level_Parallism_Ready = 2.452976
write_to_read_ratio_blp_rw_average = 0.338928
GrpLevelPara = 2.816344 

BW Util details:
bwutil = 0.262555 
total_CMD = 38392 
util_bw = 10080 
Wasted_Col = 1910 
Wasted_Row = 265 
Idle = 26137 

BW Util Bottlenecks: 
RCDc_limit = 596 
RCDWRc_limit = 156 
WTRc_limit = 910 
RTWc_limit = 4270 
CCDLc_limit = 1967 
rwq = 0 
CCDLc_limit_alone = 1376 
WTRc_limit_alone = 788 
RTWc_limit_alone = 3801 

Commands details: 
total_CMD = 38392 
n_nop = 28172 
Read = 7384 
Write = 0 
L2_Alloc = 0 
L2_WB = 2696 
n_act = 338 
n_pre = 322 
n_ref = 0 
n_req = 8058 
total_req = 10080 

Dual Bus Interface Util: 
issued_total_row = 660 
issued_total_col = 10080 
Row_Bus_Util =  0.017191 
CoL_Bus_Util = 0.262555 
Either_Row_CoL_Bus_Util = 0.266201 
Issued_on_Two_Bus_Simul_Util = 0.013544 
issued_two_Eff = 0.050881 
queue_avg = 10.493618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.4936
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38392 n_nop=28172 n_act=352 n_pre=336 n_ref_event=0 n_req=8045 n_rd=7371 n_rd_L2_A=0 n_write=0 n_wr_bk=2696 bw_util=0.2622
n_activity=13476 dram_eff=0.747
bk0: 512a 34504i bk1: 512a 34009i bk2: 512a 34894i bk3: 508a 34635i bk4: 448a 34556i bk5: 448a 33597i bk6: 448a 34387i bk7: 448a 34340i bk8: 384a 34308i bk9: 384a 34878i bk10: 404a 34525i bk11: 400a 34769i bk12: 463a 34432i bk13: 476a 34284i bk14: 512a 33923i bk15: 512a 33516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956246
Row_Buffer_Locality_read = 0.971646
Row_Buffer_Locality_write = 0.787834
Bank_Level_Parallism = 5.851226
Bank_Level_Parallism_Col = 5.522447
Bank_Level_Parallism_Ready = 2.555379
write_to_read_ratio_blp_rw_average = 0.349197
GrpLevelPara = 2.801402 

BW Util details:
bwutil = 0.262216 
total_CMD = 38392 
util_bw = 10067 
Wasted_Col = 1949 
Wasted_Row = 419 
Idle = 25957 

BW Util Bottlenecks: 
RCDc_limit = 664 
RCDWRc_limit = 210 
WTRc_limit = 855 
RTWc_limit = 4314 
CCDLc_limit = 1895 
rwq = 0 
CCDLc_limit_alone = 1347 
WTRc_limit_alone = 710 
RTWc_limit_alone = 3911 

Commands details: 
total_CMD = 38392 
n_nop = 28172 
Read = 7371 
Write = 0 
L2_Alloc = 0 
L2_WB = 2696 
n_act = 352 
n_pre = 336 
n_ref = 0 
n_req = 8045 
total_req = 10067 

Dual Bus Interface Util: 
issued_total_row = 688 
issued_total_col = 10067 
Row_Bus_Util =  0.017920 
CoL_Bus_Util = 0.262216 
Either_Row_CoL_Bus_Util = 0.266201 
Issued_on_Two_Bus_Simul_Util = 0.013935 
issued_two_Eff = 0.052348 
queue_avg = 10.812435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.8124
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38392 n_nop=28177 n_act=329 n_pre=313 n_ref_event=0 n_req=8030 n_rd=7356 n_rd_L2_A=0 n_write=0 n_wr_bk=2696 bw_util=0.2618
n_activity=13366 dram_eff=0.7521
bk0: 512a 34202i bk1: 508a 34766i bk2: 512a 34675i bk3: 504a 34505i bk4: 448a 34589i bk5: 448a 34048i bk6: 448a 34165i bk7: 448a 34347i bk8: 384a 34457i bk9: 384a 34399i bk10: 408a 34820i bk11: 400a 34751i bk12: 460a 34196i bk13: 468a 33519i bk14: 512a 34431i bk15: 512a 33671i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959029
Row_Buffer_Locality_read = 0.973219
Row_Buffer_Locality_write = 0.804154
Bank_Level_Parallism = 5.890148
Bank_Level_Parallism_Col = 5.566922
Bank_Level_Parallism_Ready = 2.563470
write_to_read_ratio_blp_rw_average = 0.352449
GrpLevelPara = 2.857416 

BW Util details:
bwutil = 0.261825 
total_CMD = 38392 
util_bw = 10052 
Wasted_Col = 1993 
Wasted_Row = 308 
Idle = 26039 

BW Util Bottlenecks: 
RCDc_limit = 713 
RCDWRc_limit = 211 
WTRc_limit = 1198 
RTWc_limit = 4736 
CCDLc_limit = 2225 
rwq = 0 
CCDLc_limit_alone = 1456 
WTRc_limit_alone = 1001 
RTWc_limit_alone = 4164 

Commands details: 
total_CMD = 38392 
n_nop = 28177 
Read = 7356 
Write = 0 
L2_Alloc = 0 
L2_WB = 2696 
n_act = 329 
n_pre = 313 
n_ref = 0 
n_req = 8030 
total_req = 10052 

Dual Bus Interface Util: 
issued_total_row = 642 
issued_total_col = 10052 
Row_Bus_Util =  0.016722 
CoL_Bus_Util = 0.261825 
Either_Row_CoL_Bus_Util = 0.266071 
Issued_on_Two_Bus_Simul_Util = 0.012477 
issued_two_Eff = 0.046892 
queue_avg = 11.150943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.1509
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38392 n_nop=28175 n_act=333 n_pre=317 n_ref_event=0 n_req=8050 n_rd=7372 n_rd_L2_A=0 n_write=0 n_wr_bk=2712 bw_util=0.2627
n_activity=13146 dram_eff=0.7671
bk0: 512a 34145i bk1: 512a 33510i bk2: 512a 34559i bk3: 512a 34420i bk4: 448a 34406i bk5: 448a 34469i bk6: 448a 34264i bk7: 448a 34628i bk8: 384a 34645i bk9: 384a 34825i bk10: 392a 34529i bk11: 424a 34688i bk12: 460a 33774i bk13: 464a 34389i bk14: 512a 33861i bk15: 512a 33761i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958634
Row_Buffer_Locality_read = 0.973820
Row_Buffer_Locality_write = 0.793510
Bank_Level_Parallism = 5.988016
Bank_Level_Parallism_Col = 5.633286
Bank_Level_Parallism_Ready = 2.523800
write_to_read_ratio_blp_rw_average = 0.358464
GrpLevelPara = 2.842302 

BW Util details:
bwutil = 0.262659 
total_CMD = 38392 
util_bw = 10084 
Wasted_Col = 1960 
Wasted_Row = 222 
Idle = 26126 

BW Util Bottlenecks: 
RCDc_limit = 623 
RCDWRc_limit = 231 
WTRc_limit = 1343 
RTWc_limit = 4544 
CCDLc_limit = 2315 
rwq = 0 
CCDLc_limit_alone = 1540 
WTRc_limit_alone = 1115 
RTWc_limit_alone = 3997 

Commands details: 
total_CMD = 38392 
n_nop = 28175 
Read = 7372 
Write = 0 
L2_Alloc = 0 
L2_WB = 2712 
n_act = 333 
n_pre = 317 
n_ref = 0 
n_req = 8050 
total_req = 10084 

Dual Bus Interface Util: 
issued_total_row = 650 
issued_total_col = 10084 
Row_Bus_Util =  0.016931 
CoL_Bus_Util = 0.262659 
Either_Row_CoL_Bus_Util = 0.266123 
Issued_on_Two_Bus_Simul_Util = 0.013466 
issued_two_Eff = 0.050602 
queue_avg = 11.123906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.1239
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38392 n_nop=28183 n_act=339 n_pre=323 n_ref_event=0 n_req=8040 n_rd=7364 n_rd_L2_A=0 n_write=0 n_wr_bk=2704 bw_util=0.2622
n_activity=13171 dram_eff=0.7644
bk0: 512a 34891i bk1: 512a 34202i bk2: 512a 34813i bk3: 512a 34590i bk4: 448a 34367i bk5: 448a 34334i bk6: 448a 33986i bk7: 448a 34091i bk8: 384a 34072i bk9: 384a 34305i bk10: 392a 35091i bk11: 400a 34906i bk12: 468a 34491i bk13: 472a 34087i bk14: 512a 33774i bk15: 512a 33306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957836
Row_Buffer_Locality_read = 0.972977
Row_Buffer_Locality_write = 0.792899
Bank_Level_Parallism = 5.974304
Bank_Level_Parallism_Col = 5.635554
Bank_Level_Parallism_Ready = 2.536253
write_to_read_ratio_blp_rw_average = 0.347120
GrpLevelPara = 2.853566 

BW Util details:
bwutil = 0.262242 
total_CMD = 38392 
util_bw = 10068 
Wasted_Col = 1859 
Wasted_Row = 293 
Idle = 26172 

BW Util Bottlenecks: 
RCDc_limit = 594 
RCDWRc_limit = 191 
WTRc_limit = 1242 
RTWc_limit = 4243 
CCDLc_limit = 2095 
rwq = 0 
CCDLc_limit_alone = 1389 
WTRc_limit_alone = 1043 
RTWc_limit_alone = 3736 

Commands details: 
total_CMD = 38392 
n_nop = 28183 
Read = 7364 
Write = 0 
L2_Alloc = 0 
L2_WB = 2704 
n_act = 339 
n_pre = 323 
n_ref = 0 
n_req = 8040 
total_req = 10068 

Dual Bus Interface Util: 
issued_total_row = 662 
issued_total_col = 10068 
Row_Bus_Util =  0.017243 
CoL_Bus_Util = 0.262242 
Either_Row_CoL_Bus_Util = 0.265915 
Issued_on_Two_Bus_Simul_Util = 0.013571 
issued_two_Eff = 0.051033 
queue_avg = 11.048968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.049
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38392 n_nop=28195 n_act=335 n_pre=319 n_ref_event=0 n_req=8040 n_rd=7364 n_rd_L2_A=0 n_write=0 n_wr_bk=2704 bw_util=0.2622
n_activity=13235 dram_eff=0.7607
bk0: 512a 34421i bk1: 512a 33784i bk2: 512a 34741i bk3: 512a 34249i bk4: 448a 34357i bk5: 448a 34779i bk6: 448a 34380i bk7: 448a 33714i bk8: 384a 34851i bk9: 384a 35231i bk10: 400a 35106i bk11: 400a 35056i bk12: 468a 34335i bk13: 472a 33740i bk14: 512a 33734i bk15: 504a 34126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.973248
Row_Buffer_Locality_write = 0.795858
Bank_Level_Parallism = 5.873853
Bank_Level_Parallism_Col = 5.508217
Bank_Level_Parallism_Ready = 2.410707
write_to_read_ratio_blp_rw_average = 0.349241
GrpLevelPara = 2.864330 

BW Util details:
bwutil = 0.262242 
total_CMD = 38392 
util_bw = 10068 
Wasted_Col = 1878 
Wasted_Row = 262 
Idle = 26184 

BW Util Bottlenecks: 
RCDc_limit = 568 
RCDWRc_limit = 164 
WTRc_limit = 1077 
RTWc_limit = 4713 
CCDLc_limit = 2203 
rwq = 0 
CCDLc_limit_alone = 1432 
WTRc_limit_alone = 879 
RTWc_limit_alone = 4140 

Commands details: 
total_CMD = 38392 
n_nop = 28195 
Read = 7364 
Write = 0 
L2_Alloc = 0 
L2_WB = 2704 
n_act = 335 
n_pre = 319 
n_ref = 0 
n_req = 8040 
total_req = 10068 

Dual Bus Interface Util: 
issued_total_row = 654 
issued_total_col = 10068 
Row_Bus_Util =  0.017035 
CoL_Bus_Util = 0.262242 
Either_Row_CoL_Bus_Util = 0.265602 
Issued_on_Two_Bus_Simul_Util = 0.013675 
issued_two_Eff = 0.051486 
queue_avg = 10.939154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.9392
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38392 n_nop=28208 n_act=337 n_pre=321 n_ref_event=0 n_req=8020 n_rd=7344 n_rd_L2_A=0 n_write=0 n_wr_bk=2704 bw_util=0.2617
n_activity=13197 dram_eff=0.7614
bk0: 512a 34305i bk1: 512a 34762i bk2: 512a 34035i bk3: 512a 34140i bk4: 448a 34303i bk5: 448a 34318i bk6: 448a 34165i bk7: 448a 34023i bk8: 384a 34467i bk9: 384a 34717i bk10: 396a 34887i bk11: 396a 35282i bk12: 460a 34369i bk13: 464a 34278i bk14: 512a 34124i bk15: 508a 33640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957980
Row_Buffer_Locality_read = 0.972495
Row_Buffer_Locality_write = 0.800296
Bank_Level_Parallism = 5.910218
Bank_Level_Parallism_Col = 5.518072
Bank_Level_Parallism_Ready = 2.529259
write_to_read_ratio_blp_rw_average = 0.334633
GrpLevelPara = 2.824096 

BW Util details:
bwutil = 0.261721 
total_CMD = 38392 
util_bw = 10048 
Wasted_Col = 2005 
Wasted_Row = 210 
Idle = 26129 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 193 
WTRc_limit = 1668 
RTWc_limit = 4127 
CCDLc_limit = 2245 
rwq = 0 
CCDLc_limit_alone = 1492 
WTRc_limit_alone = 1400 
RTWc_limit_alone = 3642 

Commands details: 
total_CMD = 38392 
n_nop = 28208 
Read = 7344 
Write = 0 
L2_Alloc = 0 
L2_WB = 2704 
n_act = 337 
n_pre = 321 
n_ref = 0 
n_req = 8020 
total_req = 10048 

Dual Bus Interface Util: 
issued_total_row = 658 
issued_total_col = 10048 
Row_Bus_Util =  0.017139 
CoL_Bus_Util = 0.261721 
Either_Row_CoL_Bus_Util = 0.265264 
Issued_on_Two_Bus_Simul_Util = 0.013597 
issued_two_Eff = 0.051257 
queue_avg = 11.020057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.0201
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38392 n_nop=28149 n_act=344 n_pre=328 n_ref_event=0 n_req=8066 n_rd=7388 n_rd_L2_A=0 n_write=0 n_wr_bk=2712 bw_util=0.2631
n_activity=13339 dram_eff=0.7572
bk0: 512a 33653i bk1: 504a 34489i bk2: 512a 34833i bk3: 512a 33973i bk4: 448a 34021i bk5: 448a 34316i bk6: 448a 33763i bk7: 448a 34044i bk8: 392a 34073i bk9: 384a 34474i bk10: 400a 34871i bk11: 404a 35384i bk12: 480a 34316i bk13: 472a 34005i bk14: 512a 34679i bk15: 512a 33962i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957352
Row_Buffer_Locality_read = 0.973335
Row_Buffer_Locality_write = 0.783186
Bank_Level_Parallism = 5.945627
Bank_Level_Parallism_Col = 5.571393
Bank_Level_Parallism_Ready = 2.499703
write_to_read_ratio_blp_rw_average = 0.349799
GrpLevelPara = 2.809260 

BW Util details:
bwutil = 0.263076 
total_CMD = 38392 
util_bw = 10100 
Wasted_Col = 2040 
Wasted_Row = 219 
Idle = 26033 

BW Util Bottlenecks: 
RCDc_limit = 617 
RCDWRc_limit = 237 
WTRc_limit = 1062 
RTWc_limit = 5001 
CCDLc_limit = 2189 
rwq = 0 
CCDLc_limit_alone = 1520 
WTRc_limit_alone = 942 
RTWc_limit_alone = 4452 

Commands details: 
total_CMD = 38392 
n_nop = 28149 
Read = 7388 
Write = 0 
L2_Alloc = 0 
L2_WB = 2712 
n_act = 344 
n_pre = 328 
n_ref = 0 
n_req = 8066 
total_req = 10100 

Dual Bus Interface Util: 
issued_total_row = 672 
issued_total_col = 10100 
Row_Bus_Util =  0.017504 
CoL_Bus_Util = 0.263076 
Either_Row_CoL_Bus_Util = 0.266800 
Issued_on_Two_Bus_Simul_Util = 0.013779 
issued_two_Eff = 0.051645 
queue_avg = 11.018024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.018
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38392 n_nop=28154 n_act=343 n_pre=327 n_ref_event=0 n_req=8066 n_rd=7388 n_rd_L2_A=0 n_write=0 n_wr_bk=2712 bw_util=0.2631
n_activity=13363 dram_eff=0.7558
bk0: 512a 34537i bk1: 504a 34168i bk2: 512a 33991i bk3: 512a 33999i bk4: 448a 34598i bk5: 448a 33839i bk6: 448a 34074i bk7: 448a 34334i bk8: 392a 34444i bk9: 384a 34619i bk10: 396a 34894i bk11: 408a 35022i bk12: 476a 34294i bk13: 476a 33665i bk14: 512a 34051i bk15: 512a 33873i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957476
Row_Buffer_Locality_read = 0.972794
Row_Buffer_Locality_write = 0.790560
Bank_Level_Parallism = 5.996918
Bank_Level_Parallism_Col = 5.618281
Bank_Level_Parallism_Ready = 2.458020
write_to_read_ratio_blp_rw_average = 0.359462
GrpLevelPara = 2.861563 

BW Util details:
bwutil = 0.263076 
total_CMD = 38392 
util_bw = 10100 
Wasted_Col = 1980 
Wasted_Row = 249 
Idle = 26063 

BW Util Bottlenecks: 
RCDc_limit = 608 
RCDWRc_limit = 148 
WTRc_limit = 1026 
RTWc_limit = 4861 
CCDLc_limit = 2265 
rwq = 0 
CCDLc_limit_alone = 1586 
WTRc_limit_alone = 897 
RTWc_limit_alone = 4311 

Commands details: 
total_CMD = 38392 
n_nop = 28154 
Read = 7388 
Write = 0 
L2_Alloc = 0 
L2_WB = 2712 
n_act = 343 
n_pre = 327 
n_ref = 0 
n_req = 8066 
total_req = 10100 

Dual Bus Interface Util: 
issued_total_row = 670 
issued_total_col = 10100 
Row_Bus_Util =  0.017452 
CoL_Bus_Util = 0.263076 
Either_Row_CoL_Bus_Util = 0.266670 
Issued_on_Two_Bus_Simul_Util = 0.013857 
issued_two_Eff = 0.051963 
queue_avg = 11.186003 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.186
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38392 n_nop=28170 n_act=330 n_pre=314 n_ref_event=0 n_req=8054 n_rd=7381 n_rd_L2_A=0 n_write=0 n_wr_bk=2692 bw_util=0.2624
n_activity=13284 dram_eff=0.7583
bk0: 512a 34303i bk1: 512a 33815i bk2: 512a 34544i bk3: 512a 33594i bk4: 449a 34436i bk5: 448a 34485i bk6: 448a 34206i bk7: 448a 33375i bk8: 384a 35325i bk9: 384a 34334i bk10: 400a 34933i bk11: 404a 34498i bk12: 480a 34187i bk13: 468a 33841i bk14: 512a 33961i bk15: 508a 33852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959027
Row_Buffer_Locality_read = 0.973445
Row_Buffer_Locality_write = 0.800892
Bank_Level_Parallism = 6.062134
Bank_Level_Parallism_Col = 5.710833
Bank_Level_Parallism_Ready = 2.516232
write_to_read_ratio_blp_rw_average = 0.371211
GrpLevelPara = 2.882954 

BW Util details:
bwutil = 0.262372 
total_CMD = 38392 
util_bw = 10073 
Wasted_Col = 1988 
Wasted_Row = 251 
Idle = 26080 

BW Util Bottlenecks: 
RCDc_limit = 609 
RCDWRc_limit = 170 
WTRc_limit = 1107 
RTWc_limit = 5862 
CCDLc_limit = 2630 
rwq = 0 
CCDLc_limit_alone = 1710 
WTRc_limit_alone = 927 
RTWc_limit_alone = 5122 

Commands details: 
total_CMD = 38392 
n_nop = 28170 
Read = 7381 
Write = 0 
L2_Alloc = 0 
L2_WB = 2692 
n_act = 330 
n_pre = 314 
n_ref = 0 
n_req = 8054 
total_req = 10073 

Dual Bus Interface Util: 
issued_total_row = 644 
issued_total_col = 10073 
Row_Bus_Util =  0.016774 
CoL_Bus_Util = 0.262372 
Either_Row_CoL_Bus_Util = 0.266253 
Issued_on_Two_Bus_Simul_Util = 0.012893 
issued_two_Eff = 0.048425 
queue_avg = 11.546624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.5466
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38392 n_nop=28191 n_act=326 n_pre=310 n_ref_event=0 n_req=8046 n_rd=7371 n_rd_L2_A=0 n_write=0 n_wr_bk=2700 bw_util=0.2623
n_activity=13281 dram_eff=0.7583
bk0: 512a 33895i bk1: 512a 33032i bk2: 512a 34970i bk3: 512a 34414i bk4: 448a 34028i bk5: 448a 34142i bk6: 448a 33658i bk7: 448a 33569i bk8: 387a 34808i bk9: 384a 34828i bk10: 404a 35249i bk11: 392a 34791i bk12: 476a 34671i bk13: 464a 33987i bk14: 512a 34161i bk15: 512a 33970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959483
Row_Buffer_Locality_read = 0.974223
Row_Buffer_Locality_write = 0.798519
Bank_Level_Parallism = 6.037375
Bank_Level_Parallism_Col = 5.708702
Bank_Level_Parallism_Ready = 2.535002
write_to_read_ratio_blp_rw_average = 0.354125
GrpLevelPara = 2.839223 

BW Util details:
bwutil = 0.262320 
total_CMD = 38392 
util_bw = 10071 
Wasted_Col = 1949 
Wasted_Row = 261 
Idle = 26111 

BW Util Bottlenecks: 
RCDc_limit = 580 
RCDWRc_limit = 183 
WTRc_limit = 1331 
RTWc_limit = 4666 
CCDLc_limit = 2431 
rwq = 0 
CCDLc_limit_alone = 1585 
WTRc_limit_alone = 1060 
RTWc_limit_alone = 4091 

Commands details: 
total_CMD = 38392 
n_nop = 28191 
Read = 7371 
Write = 0 
L2_Alloc = 0 
L2_WB = 2700 
n_act = 326 
n_pre = 310 
n_ref = 0 
n_req = 8046 
total_req = 10071 

Dual Bus Interface Util: 
issued_total_row = 636 
issued_total_col = 10071 
Row_Bus_Util =  0.016566 
CoL_Bus_Util = 0.262320 
Either_Row_CoL_Bus_Util = 0.265706 
Issued_on_Two_Bus_Simul_Util = 0.013180 
issued_two_Eff = 0.049603 
queue_avg = 10.923187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.9232
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38392 n_nop=28177 n_act=337 n_pre=321 n_ref_event=0 n_req=8050 n_rd=7372 n_rd_L2_A=0 n_write=0 n_wr_bk=2712 bw_util=0.2627
n_activity=13222 dram_eff=0.7627
bk0: 520a 34251i bk1: 512a 33840i bk2: 512a 34134i bk3: 512a 34522i bk4: 448a 34471i bk5: 448a 34237i bk6: 448a 34357i bk7: 448a 34750i bk8: 384a 34430i bk9: 384a 34397i bk10: 400a 35037i bk11: 396a 34720i bk12: 480a 33920i bk13: 464a 33742i bk14: 504a 34497i bk15: 512a 33980i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958137
Row_Buffer_Locality_read = 0.972870
Row_Buffer_Locality_write = 0.797935
Bank_Level_Parallism = 5.950546
Bank_Level_Parallism_Col = 5.601771
Bank_Level_Parallism_Ready = 2.514974
write_to_read_ratio_blp_rw_average = 0.360578
GrpLevelPara = 2.883021 

BW Util details:
bwutil = 0.262659 
total_CMD = 38392 
util_bw = 10084 
Wasted_Col = 1908 
Wasted_Row = 282 
Idle = 26118 

BW Util Bottlenecks: 
RCDc_limit = 642 
RCDWRc_limit = 134 
WTRc_limit = 1141 
RTWc_limit = 4793 
CCDLc_limit = 2225 
rwq = 0 
CCDLc_limit_alone = 1479 
WTRc_limit_alone = 976 
RTWc_limit_alone = 4212 

Commands details: 
total_CMD = 38392 
n_nop = 28177 
Read = 7372 
Write = 0 
L2_Alloc = 0 
L2_WB = 2712 
n_act = 337 
n_pre = 321 
n_ref = 0 
n_req = 8050 
total_req = 10084 

Dual Bus Interface Util: 
issued_total_row = 658 
issued_total_col = 10084 
Row_Bus_Util =  0.017139 
CoL_Bus_Util = 0.262659 
Either_Row_CoL_Bus_Util = 0.266071 
Issued_on_Two_Bus_Simul_Util = 0.013727 
issued_two_Eff = 0.051591 
queue_avg = 11.509871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.5099
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38392 n_nop=28175 n_act=347 n_pre=331 n_ref_event=0 n_req=8042 n_rd=7364 n_rd_L2_A=0 n_write=0 n_wr_bk=2712 bw_util=0.2625
n_activity=13305 dram_eff=0.7573
bk0: 520a 33723i bk1: 512a 33704i bk2: 512a 34190i bk3: 512a 34702i bk4: 448a 34374i bk5: 448a 34323i bk6: 448a 34131i bk7: 448a 34263i bk8: 384a 34865i bk9: 384a 34684i bk10: 400a 34996i bk11: 400a 35225i bk12: 464a 34404i bk13: 460a 33919i bk14: 512a 33933i bk15: 512a 33270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956852
Row_Buffer_Locality_read = 0.972569
Row_Buffer_Locality_write = 0.786136
Bank_Level_Parallism = 5.928479
Bank_Level_Parallism_Col = 5.557804
Bank_Level_Parallism_Ready = 2.604109
write_to_read_ratio_blp_rw_average = 0.373367
GrpLevelPara = 2.858464 

BW Util details:
bwutil = 0.262451 
total_CMD = 38392 
util_bw = 10076 
Wasted_Col = 2063 
Wasted_Row = 277 
Idle = 25976 

BW Util Bottlenecks: 
RCDc_limit = 611 
RCDWRc_limit = 164 
WTRc_limit = 771 
RTWc_limit = 5637 
CCDLc_limit = 2178 
rwq = 0 
CCDLc_limit_alone = 1568 
WTRc_limit_alone = 698 
RTWc_limit_alone = 5100 

Commands details: 
total_CMD = 38392 
n_nop = 28175 
Read = 7364 
Write = 0 
L2_Alloc = 0 
L2_WB = 2712 
n_act = 347 
n_pre = 331 
n_ref = 0 
n_req = 8042 
total_req = 10076 

Dual Bus Interface Util: 
issued_total_row = 678 
issued_total_col = 10076 
Row_Bus_Util =  0.017660 
CoL_Bus_Util = 0.262451 
Either_Row_CoL_Bus_Util = 0.266123 
Issued_on_Two_Bus_Simul_Util = 0.013987 
issued_two_Eff = 0.052559 
queue_avg = 11.402271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.4023
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38392 n_nop=28164 n_act=348 n_pre=332 n_ref_event=0 n_req=8056 n_rd=7376 n_rd_L2_A=0 n_write=0 n_wr_bk=2720 bw_util=0.263
n_activity=13230 dram_eff=0.7631
bk0: 520a 34399i bk1: 508a 33925i bk2: 512a 34188i bk3: 512a 34434i bk4: 448a 34046i bk5: 448a 33617i bk6: 448a 33934i bk7: 448a 34249i bk8: 384a 34479i bk9: 384a 34453i bk10: 412a 34822i bk11: 392a 34673i bk12: 472a 33846i bk13: 464a 33143i bk14: 512a 34014i bk15: 512a 34138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956802
Row_Buffer_Locality_read = 0.971936
Row_Buffer_Locality_write = 0.792647
Bank_Level_Parallism = 6.183298
Bank_Level_Parallism_Col = 5.810417
Bank_Level_Parallism_Ready = 2.570721
write_to_read_ratio_blp_rw_average = 0.368042
GrpLevelPara = 2.925833 

BW Util details:
bwutil = 0.262971 
total_CMD = 38392 
util_bw = 10096 
Wasted_Col = 1926 
Wasted_Row = 264 
Idle = 26106 

BW Util Bottlenecks: 
RCDc_limit = 648 
RCDWRc_limit = 200 
WTRc_limit = 1159 
RTWc_limit = 5285 
CCDLc_limit = 2356 
rwq = 0 
CCDLc_limit_alone = 1544 
WTRc_limit_alone = 991 
RTWc_limit_alone = 4641 

Commands details: 
total_CMD = 38392 
n_nop = 28164 
Read = 7376 
Write = 0 
L2_Alloc = 0 
L2_WB = 2720 
n_act = 348 
n_pre = 332 
n_ref = 0 
n_req = 8056 
total_req = 10096 

Dual Bus Interface Util: 
issued_total_row = 680 
issued_total_col = 10096 
Row_Bus_Util =  0.017712 
CoL_Bus_Util = 0.262971 
Either_Row_CoL_Bus_Util = 0.266410 
Issued_on_Two_Bus_Simul_Util = 0.014274 
issued_two_Eff = 0.053578 
queue_avg = 11.451813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.4518
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38392 n_nop=28138 n_act=339 n_pre=323 n_ref_event=0 n_req=8071 n_rd=7392 n_rd_L2_A=0 n_write=0 n_wr_bk=2716 bw_util=0.2633
n_activity=13181 dram_eff=0.7669
bk0: 520a 33867i bk1: 504a 34008i bk2: 512a 34100i bk3: 512a 34492i bk4: 448a 34268i bk5: 448a 34279i bk6: 448a 34372i bk7: 448a 34425i bk8: 384a 34946i bk9: 384a 34612i bk10: 412a 35257i bk11: 408a 35023i bk12: 476a 34542i bk13: 464a 34243i bk14: 512a 34644i bk15: 512a 33927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957998
Row_Buffer_Locality_read = 0.971861
Row_Buffer_Locality_write = 0.807069
Bank_Level_Parallism = 5.802196
Bank_Level_Parallism_Col = 5.430475
Bank_Level_Parallism_Ready = 2.434804
write_to_read_ratio_blp_rw_average = 0.358612
GrpLevelPara = 2.816903 

BW Util details:
bwutil = 0.263284 
total_CMD = 38392 
util_bw = 10108 
Wasted_Col = 1923 
Wasted_Row = 264 
Idle = 26097 

BW Util Bottlenecks: 
RCDc_limit = 651 
RCDWRc_limit = 236 
WTRc_limit = 832 
RTWc_limit = 4224 
CCDLc_limit = 1912 
rwq = 0 
CCDLc_limit_alone = 1400 
WTRc_limit_alone = 743 
RTWc_limit_alone = 3801 

Commands details: 
total_CMD = 38392 
n_nop = 28138 
Read = 7392 
Write = 0 
L2_Alloc = 0 
L2_WB = 2716 
n_act = 339 
n_pre = 323 
n_ref = 0 
n_req = 8071 
total_req = 10108 

Dual Bus Interface Util: 
issued_total_row = 662 
issued_total_col = 10108 
Row_Bus_Util =  0.017243 
CoL_Bus_Util = 0.263284 
Either_Row_CoL_Bus_Util = 0.267087 
Issued_on_Two_Bus_Simul_Util = 0.013440 
issued_two_Eff = 0.050322 
queue_avg = 10.565639 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.5656
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38392 n_nop=28152 n_act=348 n_pre=332 n_ref_event=0 n_req=8049 n_rd=7371 n_rd_L2_A=0 n_write=0 n_wr_bk=2712 bw_util=0.2626
n_activity=13247 dram_eff=0.7612
bk0: 515a 34119i bk1: 512a 33608i bk2: 512a 34463i bk3: 512a 33948i bk4: 448a 34133i bk5: 448a 34508i bk6: 448a 33834i bk7: 448a 34265i bk8: 384a 34310i bk9: 384a 34841i bk10: 400a 35218i bk11: 396a 34517i bk12: 484a 33520i bk13: 460a 34045i bk14: 508a 34000i bk15: 512a 34041i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956765
Row_Buffer_Locality_read = 0.972053
Row_Buffer_Locality_write = 0.790560
Bank_Level_Parallism = 6.083191
Bank_Level_Parallism_Col = 5.693532
Bank_Level_Parallism_Ready = 2.476346
write_to_read_ratio_blp_rw_average = 0.344230
GrpLevelPara = 2.826451 

BW Util details:
bwutil = 0.262633 
total_CMD = 38392 
util_bw = 10083 
Wasted_Col = 1997 
Wasted_Row = 241 
Idle = 26071 

BW Util Bottlenecks: 
RCDc_limit = 692 
RCDWRc_limit = 162 
WTRc_limit = 1028 
RTWc_limit = 4837 
CCDLc_limit = 2123 
rwq = 0 
CCDLc_limit_alone = 1489 
WTRc_limit_alone = 917 
RTWc_limit_alone = 4314 

Commands details: 
total_CMD = 38392 
n_nop = 28152 
Read = 7371 
Write = 0 
L2_Alloc = 0 
L2_WB = 2712 
n_act = 348 
n_pre = 332 
n_ref = 0 
n_req = 8049 
total_req = 10083 

Dual Bus Interface Util: 
issued_total_row = 680 
issued_total_col = 10083 
Row_Bus_Util =  0.017712 
CoL_Bus_Util = 0.262633 
Either_Row_CoL_Bus_Util = 0.266722 
Issued_on_Two_Bus_Simul_Util = 0.013623 
issued_two_Eff = 0.051074 
queue_avg = 10.948271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.9483
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38392 n_nop=28168 n_act=353 n_pre=337 n_ref_event=0 n_req=8052 n_rd=7376 n_rd_L2_A=0 n_write=0 n_wr_bk=2704 bw_util=0.2626
n_activity=13337 dram_eff=0.7558
bk0: 512a 33724i bk1: 512a 34259i bk2: 512a 34655i bk3: 512a 33996i bk4: 448a 33941i bk5: 448a 34286i bk6: 448a 33912i bk7: 448a 34541i bk8: 384a 34476i bk9: 384a 34805i bk10: 400a 35322i bk11: 404a 34679i bk12: 484a 33832i bk13: 456a 34061i bk14: 512a 33710i bk15: 512a 34009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956160
Row_Buffer_Locality_read = 0.973427
Row_Buffer_Locality_write = 0.767751
Bank_Level_Parallism = 6.006646
Bank_Level_Parallism_Col = 5.641623
Bank_Level_Parallism_Ready = 2.488393
write_to_read_ratio_blp_rw_average = 0.350782
GrpLevelPara = 2.844332 

BW Util details:
bwutil = 0.262555 
total_CMD = 38392 
util_bw = 10080 
Wasted_Col = 1982 
Wasted_Row = 277 
Idle = 26053 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 247 
WTRc_limit = 1398 
RTWc_limit = 4375 
CCDLc_limit = 2244 
rwq = 0 
CCDLc_limit_alone = 1578 
WTRc_limit_alone = 1192 
RTWc_limit_alone = 3915 

Commands details: 
total_CMD = 38392 
n_nop = 28168 
Read = 7376 
Write = 0 
L2_Alloc = 0 
L2_WB = 2704 
n_act = 353 
n_pre = 337 
n_ref = 0 
n_req = 8052 
total_req = 10080 

Dual Bus Interface Util: 
issued_total_row = 690 
issued_total_col = 10080 
Row_Bus_Util =  0.017972 
CoL_Bus_Util = 0.262555 
Either_Row_CoL_Bus_Util = 0.266305 
Issued_on_Two_Bus_Simul_Util = 0.014222 
issued_two_Eff = 0.053404 
queue_avg = 10.899041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.899
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38392 n_nop=28191 n_act=322 n_pre=306 n_ref_event=0 n_req=8033 n_rd=7356 n_rd_L2_A=0 n_write=0 n_wr_bk=2708 bw_util=0.2621
n_activity=13322 dram_eff=0.7554
bk0: 512a 34522i bk1: 512a 33852i bk2: 512a 34519i bk3: 512a 34791i bk4: 448a 34249i bk5: 448a 34071i bk6: 448a 34238i bk7: 448a 34071i bk8: 384a 34567i bk9: 384a 34686i bk10: 388a 34639i bk11: 408a 34723i bk12: 456a 33073i bk13: 472a 33696i bk14: 512a 34077i bk15: 512a 33503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959915
Row_Buffer_Locality_read = 0.974307
Row_Buffer_Locality_write = 0.803545
Bank_Level_Parallism = 6.126235
Bank_Level_Parallism_Col = 5.791527
Bank_Level_Parallism_Ready = 2.461049
write_to_read_ratio_blp_rw_average = 0.358980
GrpLevelPara = 2.922472 

BW Util details:
bwutil = 0.262138 
total_CMD = 38392 
util_bw = 10064 
Wasted_Col = 1902 
Wasted_Row = 281 
Idle = 26145 

BW Util Bottlenecks: 
RCDc_limit = 601 
RCDWRc_limit = 222 
WTRc_limit = 1188 
RTWc_limit = 5593 
CCDLc_limit = 2352 
rwq = 0 
CCDLc_limit_alone = 1434 
WTRc_limit_alone = 958 
RTWc_limit_alone = 4905 

Commands details: 
total_CMD = 38392 
n_nop = 28191 
Read = 7356 
Write = 0 
L2_Alloc = 0 
L2_WB = 2708 
n_act = 322 
n_pre = 306 
n_ref = 0 
n_req = 8033 
total_req = 10064 

Dual Bus Interface Util: 
issued_total_row = 628 
issued_total_col = 10064 
Row_Bus_Util =  0.016358 
CoL_Bus_Util = 0.262138 
Either_Row_CoL_Bus_Util = 0.265706 
Issued_on_Two_Bus_Simul_Util = 0.012789 
issued_two_Eff = 0.048133 
queue_avg = 11.417795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.4178
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38392 n_nop=28183 n_act=335 n_pre=319 n_ref_event=0 n_req=8048 n_rd=7372 n_rd_L2_A=0 n_write=0 n_wr_bk=2704 bw_util=0.2625
n_activity=13170 dram_eff=0.7651
bk0: 512a 34231i bk1: 512a 33508i bk2: 512a 34659i bk3: 512a 34337i bk4: 448a 34450i bk5: 448a 34167i bk6: 448a 34346i bk7: 448a 33942i bk8: 384a 35121i bk9: 384a 34408i bk10: 404a 35252i bk11: 400a 34603i bk12: 468a 33691i bk13: 468a 33715i bk14: 512a 34080i bk15: 512a 33709i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958375
Row_Buffer_Locality_read = 0.973413
Row_Buffer_Locality_write = 0.794379
Bank_Level_Parallism = 6.023982
Bank_Level_Parallism_Col = 5.618705
Bank_Level_Parallism_Ready = 2.451766
write_to_read_ratio_blp_rw_average = 0.351788
GrpLevelPara = 2.853800 

BW Util details:
bwutil = 0.262451 
total_CMD = 38392 
util_bw = 10076 
Wasted_Col = 2041 
Wasted_Row = 184 
Idle = 26091 

BW Util Bottlenecks: 
RCDc_limit = 697 
RCDWRc_limit = 192 
WTRc_limit = 967 
RTWc_limit = 5416 
CCDLc_limit = 2334 
rwq = 0 
CCDLc_limit_alone = 1625 
WTRc_limit_alone = 830 
RTWc_limit_alone = 4844 

Commands details: 
total_CMD = 38392 
n_nop = 28183 
Read = 7372 
Write = 0 
L2_Alloc = 0 
L2_WB = 2704 
n_act = 335 
n_pre = 319 
n_ref = 0 
n_req = 8048 
total_req = 10076 

Dual Bus Interface Util: 
issued_total_row = 654 
issued_total_col = 10076 
Row_Bus_Util =  0.017035 
CoL_Bus_Util = 0.262451 
Either_Row_CoL_Bus_Util = 0.265915 
Issued_on_Two_Bus_Simul_Util = 0.013571 
issued_two_Eff = 0.051033 
queue_avg = 11.236221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.2362

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15399, Miss = 4176, Miss_rate = 0.271, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[1]: Access = 15438, Miss = 4216, Miss_rate = 0.273, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 15410, Miss = 4188, Miss_rate = 0.272, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[3]: Access = 15397, Miss = 4200, Miss_rate = 0.273, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[4]: Access = 15386, Miss = 4200, Miss_rate = 0.273, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[5]: Access = 15381, Miss = 4212, Miss_rate = 0.274, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[6]: Access = 15402, Miss = 4196, Miss_rate = 0.272, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[7]: Access = 15439, Miss = 4220, Miss_rate = 0.273, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[8]: Access = 15403, Miss = 4208, Miss_rate = 0.273, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[9]: Access = 15438, Miss = 4192, Miss_rate = 0.272, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[10]: Access = 15445, Miss = 4196, Miss_rate = 0.272, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[11]: Access = 15382, Miss = 4220, Miss_rate = 0.274, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[12]: Access = 15419, Miss = 4216, Miss_rate = 0.273, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[13]: Access = 15404, Miss = 4204, Miss_rate = 0.273, Pending_hits = 121, Reservation_fails = 0
L2_cache_bank[14]: Access = 15398, Miss = 4212, Miss_rate = 0.274, Pending_hits = 116, Reservation_fails = 0
L2_cache_bank[15]: Access = 15404, Miss = 4212, Miss_rate = 0.273, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[16]: Access = 15413, Miss = 4220, Miss_rate = 0.274, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[17]: Access = 15427, Miss = 4216, Miss_rate = 0.273, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[18]: Access = 15389, Miss = 4196, Miss_rate = 0.273, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[19]: Access = 15433, Miss = 4216, Miss_rate = 0.273, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[20]: Access = 15405, Miss = 4200, Miss_rate = 0.273, Pending_hits = 122, Reservation_fails = 0
L2_cache_bank[21]: Access = 15430, Miss = 4208, Miss_rate = 0.273, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[22]: Access = 15405, Miss = 4204, Miss_rate = 0.273, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[23]: Access = 15399, Miss = 4208, Miss_rate = 0.273, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[24]: Access = 15416, Miss = 4200, Miss_rate = 0.272, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[25]: Access = 15400, Miss = 4232, Miss_rate = 0.275, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[26]: Access = 15446, Miss = 4212, Miss_rate = 0.273, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[27]: Access = 15445, Miss = 4228, Miss_rate = 0.274, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[28]: Access = 15412, Miss = 4188, Miss_rate = 0.272, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[29]: Access = 15602, Miss = 4207, Miss_rate = 0.270, Pending_hits = 142, Reservation_fails = 157
L2_cache_bank[30]: Access = 15412, Miss = 4192, Miss_rate = 0.272, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[31]: Access = 15396, Miss = 4220, Miss_rate = 0.274, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[32]: Access = 15404, Miss = 4196, Miss_rate = 0.272, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[33]: Access = 15401, Miss = 4200, Miss_rate = 0.273, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[34]: Access = 15428, Miss = 4188, Miss_rate = 0.271, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[35]: Access = 15413, Miss = 4200, Miss_rate = 0.272, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[36]: Access = 15423, Miss = 4192, Miss_rate = 0.272, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[37]: Access = 15398, Miss = 4196, Miss_rate = 0.273, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[38]: Access = 15422, Miss = 4176, Miss_rate = 0.271, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[39]: Access = 15408, Miss = 4192, Miss_rate = 0.272, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[40]: Access = 15397, Miss = 4188, Miss_rate = 0.272, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[41]: Access = 15428, Miss = 4192, Miss_rate = 0.272, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[42]: Access = 15394, Miss = 4192, Miss_rate = 0.272, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[43]: Access = 15414, Miss = 4188, Miss_rate = 0.272, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[44]: Access = 15370, Miss = 4185, Miss_rate = 0.272, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[45]: Access = 15398, Miss = 4220, Miss_rate = 0.274, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[46]: Access = 15383, Miss = 4180, Miss_rate = 0.272, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[47]: Access = 15418, Miss = 4183, Miss_rate = 0.271, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[48]: Access = 15403, Miss = 4192, Miss_rate = 0.272, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[49]: Access = 15435, Miss = 4204, Miss_rate = 0.272, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[50]: Access = 15433, Miss = 4200, Miss_rate = 0.272, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[51]: Access = 15433, Miss = 4188, Miss_rate = 0.271, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[52]: Access = 15413, Miss = 4196, Miss_rate = 0.272, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[53]: Access = 15397, Miss = 4204, Miss_rate = 0.273, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[54]: Access = 15416, Miss = 4196, Miss_rate = 0.272, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[55]: Access = 15441, Miss = 4220, Miss_rate = 0.273, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[56]: Access = 15400, Miss = 4212, Miss_rate = 0.274, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[57]: Access = 15448, Miss = 4183, Miss_rate = 0.271, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[58]: Access = 15422, Miss = 4204, Miss_rate = 0.273, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[59]: Access = 15382, Miss = 4196, Miss_rate = 0.273, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[60]: Access = 15409, Miss = 4204, Miss_rate = 0.273, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[61]: Access = 15410, Miss = 4176, Miss_rate = 0.271, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[62]: Access = 15400, Miss = 4204, Miss_rate = 0.273, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[63]: Access = 15414, Miss = 4192, Miss_rate = 0.272, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 986530
L2_total_cache_misses = 268854
L2_total_cache_miss_rate = 0.2725
L2_total_cache_pending_hits = 8614
L2_total_cache_reservation_fails = 157
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 217536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8614
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 59023
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 157
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 177063
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8614
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 491526
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 30720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 470850
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 524294
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 157
L2_cache_data_port_util = 0.217
L2_cache_fill_port_util = 0.072

icnt_total_pkts_mem_to_simt=986530
icnt_total_pkts_simt_to_mem=986530
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 986530
Req_Network_cycles = 51130
Req_Network_injected_packets_per_cycle =      19.2945 
Req_Network_conflicts_per_cycle =      12.9736
Req_Network_conflicts_per_cycle_util =      17.2188
Req_Bank_Level_Parallism =      25.6082
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      17.3665
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       2.6020

Reply_Network_injected_packets_num = 986530
Reply_Network_cycles = 51130
Reply_Network_injected_packets_per_cycle =       19.2945
Reply_Network_conflicts_per_cycle =        9.9101
Reply_Network_conflicts_per_cycle_util =      13.2039
Reply_Bank_Level_Parallism =      25.7076
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       6.0307
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2412
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 50 sec (590 sec)
gpgpu_simulation_rate = 273807 (inst/sec)
gpgpu_simulation_rate = 86 (cycle/sec)
gpgpu_silicon_slowdown = 13162790x
Training done
GPGPU-Sim: *** exit detected ***
