// Generated by CIRCT unknown git version
module ALU_Decoder(	// file.cleaned.mlir:2:3
  input  [1:0] ALUOp,	// file.cleaned.mlir:2:29
  input  [2:0] funct3,	// file.cleaned.mlir:2:45
  input  [6:0] funct7,	// file.cleaned.mlir:2:62
               op,	// file.cleaned.mlir:2:79
  output [5:0] ALUControl	// file.cleaned.mlir:2:93
);

  wire _GEN = ALUOp == 2'h0;	// file.cleaned.mlir:28:14, :34:10
  wire _GEN_0 = funct3 == 3'h2;	// file.cleaned.mlir:27:14, :35:10
  wire _GEN_1 = _GEN & op == 7'h13;	// file.cleaned.mlir:33:15, :34:10, :37:10, :38:10
  wire _GEN_2 = funct3 == 3'h1;	// file.cleaned.mlir:25:14, :39:10
  wire _GEN_3 = funct3 == 3'h5;	// file.cleaned.mlir:23:15, :41:10
  wire _GEN_4 = ALUOp == 2'h1 & op == 7'h63;	// file.cleaned.mlir:21:14, :32:16, :43:10, :44:11, :45:11
  wire _GEN_5 = funct3 == 3'h0;	// file.cleaned.mlir:20:14, :46:11
  wire _GEN_6 = funct3 == 3'h4;	// file.cleaned.mlir:17:15, :49:11
  wire _GEN_7 = ALUOp == 2'h2;	// file.cleaned.mlir:14:15, :52:11
  wire _GEN_8 = _GEN_7 & _GEN_5;	// file.cleaned.mlir:46:11, :52:11, :53:11
  wire _GEN_9 = op == 7'h33;	// file.cleaned.mlir:31:15, :54:11
  wire _GEN_10 = op == 7'h77;	// file.cleaned.mlir:30:15, :57:11
  assign ALUControl =
    _GEN & _GEN_0
      ? 6'h0
      : _GEN_1 & _GEN_2
          ? 6'h7
          : _GEN_1 & _GEN_3
              ? 6'h6
              : _GEN_4 & _GEN_5
                  ? 6'h9
                  : _GEN_4 & _GEN_2
                      ? 6'hA
                      : _GEN_4 & _GEN_6
                          ? 6'hB
                          : _GEN_4 & _GEN_3
                              ? 6'h8
                              : _GEN_8 & _GEN_9 & funct7 == 7'h20
                                  ? 6'h1
                                  : _GEN_7 & (_GEN_5 | _GEN_10) & _GEN_10 & funct7 == 7'h0
                                      ? 6'h0
                                      : _GEN_8 & _GEN_9 & funct7 == 7'h1
                                          ? 6'h2
                                          : _GEN_7 & _GEN_0
                                              ? 6'hC
                                              : _GEN_7 & _GEN_6
                                                  ? 6'h5
                                                  : _GEN_7 & funct3 == 3'h6
                                                      ? 6'h4
                                                      : _GEN_7 & (&funct3)
                                                          ? 6'h3
                                                          : {6{op == 7'h73}};	// file.cleaned.mlir:3:14, :5:14, :6:15, :7:14, :8:15, :9:14, :10:14, :11:14, :12:14, :13:15, :15:14, :16:15, :18:15, :19:14, :22:14, :24:14, :26:14, :29:16, :34:10, :35:10, :36:10, :38:10, :39:10, :40:10, :41:10, :42:10, :45:11, :46:11, :47:11, :48:11, :49:11, :50:11, :51:11, :52:11, :53:11, :54:11, :55:11, :56:11, :57:11, :58:11, :60:11, :61:11, :62:11, :63:11, :64:11, :65:11, :66:11, :67:11, :68:11, :69:11, :70:11, :71:11, :72:11, :73:11, :74:11, :75:11, :76:11, :77:11, :78:11, :79:11, :80:11, :81:11, :82:11, :83:11, :84:11, :85:11, :86:5
endmodule

