{"title":"PADDUSB/PADDUSW — Add Packed Unsigned Integers with Unsigned Saturation","fields":[{"name":"Instruction Modes","value":"`PADDUSB mm, mm/m64`\n`PADDUSB xmm1, xmm2/m128`\n`PADDUSW mm, mm/m64`\n`PADDUSW xmm1, xmm2/m128`\n`VPADDUSB xmm1, xmm2, xmm3/m128`\n`VPADDUSW xmm1, xmm2, xmm3/m128`\n`VPADDUSB ymm1, ymm2, ymm3/m256`\n`VPADDUSW ymm1, ymm2, ymm3/m256`\n`VPADDUSB xmm1 {k1}{z}, xmm2, xmm3/m128`\n`VPADDUSB ymm1 {k1}{z}, ymm2, ymm3/m256`\n`VPADDUSB zmm1 {k1}{z}, zmm2, zmm3/m512`\n`VPADDUSW xmm1 {k1}{z}, xmm2, xmm3/m128`\n`VPADDUSW ymm1 {k1}{z}, ymm2, ymm3/m256`"},{"name":"Description","value":"Performs a SIMD add of the packed unsigned integers from the source operand (second operand) and the destination operand (first operand), and stores the packed integer results in the destination operand. See Figure 9-4 in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1, for an illustration of a SIMD operation. Overflow is handled with unsigned saturation, as described in the following paragraphs."},{"name":"\u200b","value":"(V)PADDUSB performs a SIMD add of the packed unsigned integers with saturation from the first source operand and second source operand and stores the packed integer results in the destination operand. When an individual byte result is beyond the range of an unsigned byte integer (that is, greater than FFH), the saturated value of FFH is written to the destination operand."},{"name":"\u200b","value":"(V)PADDUSW performs a SIMD add of the packed unsigned word integers with saturation from the first source operand and second source operand and stores the packed integer results in the destination operand. When an individual word result is beyond the range of an unsigned word integer (that is, greater than FFFFH), the saturated value of FFFFH is written to the destination operand."},{"name":"\u200b","value":"EVEX encoded versions: The first source operand is an ZMM/YMM/XMM register. The second source operand is an ZMM/YMM/XMM register or a 512/256/128-bit memory location. The destination is an ZMM/YMM/XMM register."},{"name":"\u200b","value":"VEX.256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register."},{"name":"\u200b","value":"VEX.128 encoded version: The first source operand is an XMM register. The second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (MAXVL-1:128) of the corresponding destination register destination are zeroed."},{"name":"\u200b","value":"128-bit Legacy SSE version: The first source operand is an XMM register. The second operand can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (MAXVL-1:128) of the corresponding register destination are unmodified."},{"name":"CPUID Flags","value":"MMX"}],"footer":{"text":"Thanks to Felix Cloutier for the online x86 reference"}}