read_verilog ../top.v
proc
memory
write_smt2 -wires smt2.smt2
write_verilog synth.v 
