$comment
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
$end

$date 
  09/04/2013 16:02:36 
$end
$version 
 QUARTUS_VCD_EXPORT 1.0 
$end
$timescale
  1 ps
$end
$scope module SystemC $end
$var reg 8 ! CSPX_out[7:0] $end
$var reg 8 " CSPY_out[7:0] $end
$var reg 8 # CSPZ_out[7:0] $end
$var reg 8 $ CSPT_out[7:0] $end
$var reg 8 % CSPCTRL_out[7:0] $end
$var reg 8 & CSPPC_out[7:0] $end
$var reg 8 ' CSPRFST_out[7:0] $end
$var reg 3 ( Selmux_1[2:0] $end
$var reg 8 ) CSPMux_1_out[7:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
b0 #
b0 $
b0 %
b0 &
b0 '
b0 (
b0 )
$end
#25000
b1 !
b1 "
b1 #
b1 $
b1 %
b1 &
b1 '
b10 (
b1 )
#35000
b10 !
b10 "
b10 #
b10 $
b10 %
b10 &
b10 '
b10 )
#45000
b11 !
b11 "
b11 #
b11 $
b11 %
b11 &
b11 '
b0 (
b11 )
#55000
b100 !
b100 "
b100 #
b100 $
b100 %
b100 &
b100 '
b1 (
b100 )
#65000
b101 !
b101 "
b101 #
b101 $
b101 %
b101 &
b101 '
b101 )
#75000
b110 !
b110 "
b110 #
b110 $
b110 %
b110 &
b110 '
b100 (
b110 )
#85000
b111 !
b111 "
b111 #
b111 $
b111 %
b111 &
b111 '
b111 )
#95000
