---
schema-version: v1.2.8
id: IEC62137-2004
title:
- content: Environmental and endurance testing - Test methods for surface-mount boards
    of area array type packages FBGA, BGA, FLGA, LGA, SON and QFN
  language:
  - en
  script:
  - Latn
  format: text/plain
  type: main
- content: Essais d'environnement et d'endurance - Méthodes d'essai pour les cartes
    à montage en surface de boîtiers de type matriciel FBGA, BGA, FLGA, LGA, SON et
    QFN
  language:
  - fr
  script:
  - Latn
  format: text/plain
  type: main
link:
- content: https://webstore.iec.ch/publication/20316
  type: src
- content: https://webstore.iec.ch/preview/info_iec62137{ed1.0}b.pdf
  type: obp
- content: https://webstore.iec.ch/preview/info_iec62137{ed1.0}en.pdf
  type: obp
type: standard
docid:
- id: IEC 62137:2004
  type: IEC
  primary: true
- id: 'urn:iec:std:iec:62137:2004-07:::'
  type: URN
date:
- type: published
  value: '2004-07-06'
contributor:
- organization:
    name:
    - content: International Electrotechnical Commission
    abbreviation:
      content: IEC
    url: www.iec.ch
  role:
  - type: publisher
edition:
  content: '1'
revdate: '2004-07-06'
language:
- en
- fr
script:
- Latn
abstract:
- content: "This International Standard specifies the test method and guidelines for
    evaluating the quality and reliability of boards, solder lands, solder process
    and solder joints of reflow solder mounted area array type packages and peripheral
    terminal type packages. \nThis standard tests for durability against mechanical
    and thermal stress received during or after the mounting process of discrete semiconductor
    devices and of integrated circuits (hereinafter both referred to as semiconductor
    devices) used mainly for industrial and consumer use equipment."
  language:
  - en
  script:
  - Latn
  format: text/html
- content: |-
    Cette norme internationale spécifie les méthodes d'essai et les principes pour évaluer la qualité et la fiabilité des cartes, des zones de report, du processus de brasage, et des joints de soudure du procédé de refusion des boîtiers de type matriciel et des boîtiers de type à bornes périphériques (QFN et SON).
    La présente norme fournit des essais d'endurance aux contraintes thermiques et mécaniques subies pendant ou après le processus d'assemblage des dispositifs à semi-conducteurs discrets et des circuits intégrés (tous deux appelés ci-après "dispositifs à semi-conducteurs") utilisés principalement pour l'équipement d'utilisation industrielle et grand public.
  language:
  - fr
  script:
  - Latn
  format: text/html
docstatus:
  stage:
    value: REPLACED
copyright:
- owner:
  - name:
    - content: International Electrotechnical Commission
    abbreviation:
      content: IEC
    url: www.iec.ch
  from: '2004'
relation:
- type: updates
  bibitem:
    id: IEC62137-2004/COR1-2005
    type: standard
    docid:
    - id: IEC 62137:2004/COR1:2005
      type: IEC
      primary: true
    formattedref:
      content: IEC 62137:2004/COR1:2005
      format: text/plain
place:
- Geneva
doctype:
  type: international-standard
editorialgroup:
  technical_committee:
  - name: TC 91
    number: 91
    type: technicalCommittee
ics:
- code: '31.190'
  text: Electronic component assemblies
structuredidentifier:
  project_number: '62137'
  type: IEC
ext:
  schema-version: v1.0.0
price_code: iec:G
