Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 12 19:07:21 2019
| Host         : LAPTOP-3J2V42RO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file queue_timing_summary_routed.rpt -pb queue_timing_summary_routed.pb -rpx queue_timing_summary_routed.rpx -warn_on_violation
| Design       : queue
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 27 register/latch pins with no clock driven by root clock pin: cnt1_reg[0]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: cnt1_reg[10]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: cnt1_reg[11]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: cnt1_reg[12]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: cnt1_reg[13]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: cnt1_reg[14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: cnt1_reg[15]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: cnt1_reg[16]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: cnt1_reg[1]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: cnt1_reg[2]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: cnt1_reg[3]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: cnt1_reg[4]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: cnt1_reg[5]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: cnt1_reg[6]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: cnt1_reg[7]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: cnt1_reg[8]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: cnt1_reg[9]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: cnt2_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: cnt2_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: cnt2_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: cnt2_reg[3]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: cnt2_reg[4]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: cnt2_reg[5]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: cnt2_reg[6]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: cnt2_reg[7]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: cnt2_reg[8]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: cnt2_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 153 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    195.719        0.000                      0                   34        0.335        0.000                      0                   34        3.000        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk100mhz             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100mhz                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      195.719        0.000                      0                   34        0.335        0.000                      0                   34       13.360        0.000                       0                    19  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100mhz
  To Clock:  clk100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      195.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.335ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.719ns  (required time - arrival time)
  Source:                 cnt1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.704ns (20.053%)  route 2.807ns (79.947%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=17, routed)          1.625    -0.915    clk5mhz
    SLICE_X52Y94         FDRE                                         r  cnt1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  cnt1_reg[2]/Q
                         net (fo=2, routed)           1.354     0.895    cnt1_reg[2]
    SLICE_X53Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.019 r  FSM_sequential_st[2]_i_6/O
                         net (fo=2, routed)           0.649     1.668    FSM_sequential_st[2]_i_6_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I2_O)        0.124     1.792 r  cnt1[0]_i_1/O
                         net (fo=17, routed)          0.804     2.596    clear
    SLICE_X52Y98         FDRE                                         r  cnt1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=17, routed)          1.505   198.485    clk5mhz
    SLICE_X52Y98         FDRE                                         r  cnt1_reg[16]/C
                         clock pessimism              0.576   199.061    
                         clock uncertainty           -0.318   198.744    
    SLICE_X52Y98         FDRE (Setup_fdre_C_R)       -0.429   198.315    cnt1_reg[16]
  -------------------------------------------------------------------
                         required time                        198.315    
                         arrival time                          -2.596    
  -------------------------------------------------------------------
                         slack                                195.719    

Slack (MET) :             195.883ns  (required time - arrival time)
  Source:                 cnt1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.345ns  (logic 0.704ns (21.044%)  route 2.641ns (78.956%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 198.484 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=17, routed)          1.625    -0.915    clk5mhz
    SLICE_X52Y94         FDRE                                         r  cnt1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  cnt1_reg[2]/Q
                         net (fo=2, routed)           1.354     0.895    cnt1_reg[2]
    SLICE_X53Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.019 r  FSM_sequential_st[2]_i_6/O
                         net (fo=2, routed)           0.649     1.668    FSM_sequential_st[2]_i_6_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I2_O)        0.124     1.792 r  cnt1[0]_i_1/O
                         net (fo=17, routed)          0.639     2.431    clear
    SLICE_X52Y96         FDRE                                         r  cnt1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=17, routed)          1.504   198.484    clk5mhz
    SLICE_X52Y96         FDRE                                         r  cnt1_reg[10]/C
                         clock pessimism              0.576   199.060    
                         clock uncertainty           -0.318   198.743    
    SLICE_X52Y96         FDRE (Setup_fdre_C_R)       -0.429   198.314    cnt1_reg[10]
  -------------------------------------------------------------------
                         required time                        198.314    
                         arrival time                          -2.431    
  -------------------------------------------------------------------
                         slack                                195.883    

Slack (MET) :             195.883ns  (required time - arrival time)
  Source:                 cnt1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.345ns  (logic 0.704ns (21.044%)  route 2.641ns (78.956%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 198.484 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=17, routed)          1.625    -0.915    clk5mhz
    SLICE_X52Y94         FDRE                                         r  cnt1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  cnt1_reg[2]/Q
                         net (fo=2, routed)           1.354     0.895    cnt1_reg[2]
    SLICE_X53Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.019 r  FSM_sequential_st[2]_i_6/O
                         net (fo=2, routed)           0.649     1.668    FSM_sequential_st[2]_i_6_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I2_O)        0.124     1.792 r  cnt1[0]_i_1/O
                         net (fo=17, routed)          0.639     2.431    clear
    SLICE_X52Y96         FDRE                                         r  cnt1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=17, routed)          1.504   198.484    clk5mhz
    SLICE_X52Y96         FDRE                                         r  cnt1_reg[11]/C
                         clock pessimism              0.576   199.060    
                         clock uncertainty           -0.318   198.743    
    SLICE_X52Y96         FDRE (Setup_fdre_C_R)       -0.429   198.314    cnt1_reg[11]
  -------------------------------------------------------------------
                         required time                        198.314    
                         arrival time                          -2.431    
  -------------------------------------------------------------------
                         slack                                195.883    

Slack (MET) :             195.883ns  (required time - arrival time)
  Source:                 cnt1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.345ns  (logic 0.704ns (21.044%)  route 2.641ns (78.956%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 198.484 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=17, routed)          1.625    -0.915    clk5mhz
    SLICE_X52Y94         FDRE                                         r  cnt1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  cnt1_reg[2]/Q
                         net (fo=2, routed)           1.354     0.895    cnt1_reg[2]
    SLICE_X53Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.019 r  FSM_sequential_st[2]_i_6/O
                         net (fo=2, routed)           0.649     1.668    FSM_sequential_st[2]_i_6_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I2_O)        0.124     1.792 r  cnt1[0]_i_1/O
                         net (fo=17, routed)          0.639     2.431    clear
    SLICE_X52Y96         FDRE                                         r  cnt1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=17, routed)          1.504   198.484    clk5mhz
    SLICE_X52Y96         FDRE                                         r  cnt1_reg[8]/C
                         clock pessimism              0.576   199.060    
                         clock uncertainty           -0.318   198.743    
    SLICE_X52Y96         FDRE (Setup_fdre_C_R)       -0.429   198.314    cnt1_reg[8]
  -------------------------------------------------------------------
                         required time                        198.314    
                         arrival time                          -2.431    
  -------------------------------------------------------------------
                         slack                                195.883    

Slack (MET) :             195.883ns  (required time - arrival time)
  Source:                 cnt1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.345ns  (logic 0.704ns (21.044%)  route 2.641ns (78.956%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 198.484 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=17, routed)          1.625    -0.915    clk5mhz
    SLICE_X52Y94         FDRE                                         r  cnt1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  cnt1_reg[2]/Q
                         net (fo=2, routed)           1.354     0.895    cnt1_reg[2]
    SLICE_X53Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.019 r  FSM_sequential_st[2]_i_6/O
                         net (fo=2, routed)           0.649     1.668    FSM_sequential_st[2]_i_6_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I2_O)        0.124     1.792 r  cnt1[0]_i_1/O
                         net (fo=17, routed)          0.639     2.431    clear
    SLICE_X52Y96         FDRE                                         r  cnt1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=17, routed)          1.504   198.484    clk5mhz
    SLICE_X52Y96         FDRE                                         r  cnt1_reg[9]/C
                         clock pessimism              0.576   199.060    
                         clock uncertainty           -0.318   198.743    
    SLICE_X52Y96         FDRE (Setup_fdre_C_R)       -0.429   198.314    cnt1_reg[9]
  -------------------------------------------------------------------
                         required time                        198.314    
                         arrival time                          -2.431    
  -------------------------------------------------------------------
                         slack                                195.883    

Slack (MET) :             196.009ns  (required time - arrival time)
  Source:                 cnt1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.704ns (21.862%)  route 2.516ns (78.138%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=17, routed)          1.625    -0.915    clk5mhz
    SLICE_X52Y94         FDRE                                         r  cnt1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  cnt1_reg[2]/Q
                         net (fo=2, routed)           1.354     0.895    cnt1_reg[2]
    SLICE_X53Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.019 r  FSM_sequential_st[2]_i_6/O
                         net (fo=2, routed)           0.649     1.668    FSM_sequential_st[2]_i_6_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I2_O)        0.124     1.792 r  cnt1[0]_i_1/O
                         net (fo=17, routed)          0.514     2.305    clear
    SLICE_X52Y97         FDRE                                         r  cnt1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=17, routed)          1.505   198.485    clk5mhz
    SLICE_X52Y97         FDRE                                         r  cnt1_reg[12]/C
                         clock pessimism              0.576   199.061    
                         clock uncertainty           -0.318   198.744    
    SLICE_X52Y97         FDRE (Setup_fdre_C_R)       -0.429   198.315    cnt1_reg[12]
  -------------------------------------------------------------------
                         required time                        198.315    
                         arrival time                          -2.305    
  -------------------------------------------------------------------
                         slack                                196.009    

Slack (MET) :             196.009ns  (required time - arrival time)
  Source:                 cnt1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.704ns (21.862%)  route 2.516ns (78.138%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=17, routed)          1.625    -0.915    clk5mhz
    SLICE_X52Y94         FDRE                                         r  cnt1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  cnt1_reg[2]/Q
                         net (fo=2, routed)           1.354     0.895    cnt1_reg[2]
    SLICE_X53Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.019 r  FSM_sequential_st[2]_i_6/O
                         net (fo=2, routed)           0.649     1.668    FSM_sequential_st[2]_i_6_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I2_O)        0.124     1.792 r  cnt1[0]_i_1/O
                         net (fo=17, routed)          0.514     2.305    clear
    SLICE_X52Y97         FDRE                                         r  cnt1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=17, routed)          1.505   198.485    clk5mhz
    SLICE_X52Y97         FDRE                                         r  cnt1_reg[13]/C
                         clock pessimism              0.576   199.061    
                         clock uncertainty           -0.318   198.744    
    SLICE_X52Y97         FDRE (Setup_fdre_C_R)       -0.429   198.315    cnt1_reg[13]
  -------------------------------------------------------------------
                         required time                        198.315    
                         arrival time                          -2.305    
  -------------------------------------------------------------------
                         slack                                196.009    

Slack (MET) :             196.009ns  (required time - arrival time)
  Source:                 cnt1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt1_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.704ns (21.862%)  route 2.516ns (78.138%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=17, routed)          1.625    -0.915    clk5mhz
    SLICE_X52Y94         FDRE                                         r  cnt1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  cnt1_reg[2]/Q
                         net (fo=2, routed)           1.354     0.895    cnt1_reg[2]
    SLICE_X53Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.019 r  FSM_sequential_st[2]_i_6/O
                         net (fo=2, routed)           0.649     1.668    FSM_sequential_st[2]_i_6_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I2_O)        0.124     1.792 r  cnt1[0]_i_1/O
                         net (fo=17, routed)          0.514     2.305    clear
    SLICE_X52Y97         FDRE                                         r  cnt1_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=17, routed)          1.505   198.485    clk5mhz
    SLICE_X52Y97         FDRE                                         r  cnt1_reg[14]/C
                         clock pessimism              0.576   199.061    
                         clock uncertainty           -0.318   198.744    
    SLICE_X52Y97         FDRE (Setup_fdre_C_R)       -0.429   198.315    cnt1_reg[14]
  -------------------------------------------------------------------
                         required time                        198.315    
                         arrival time                          -2.305    
  -------------------------------------------------------------------
                         slack                                196.009    

Slack (MET) :             196.009ns  (required time - arrival time)
  Source:                 cnt1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt1_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.704ns (21.862%)  route 2.516ns (78.138%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=17, routed)          1.625    -0.915    clk5mhz
    SLICE_X52Y94         FDRE                                         r  cnt1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  cnt1_reg[2]/Q
                         net (fo=2, routed)           1.354     0.895    cnt1_reg[2]
    SLICE_X53Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.019 r  FSM_sequential_st[2]_i_6/O
                         net (fo=2, routed)           0.649     1.668    FSM_sequential_st[2]_i_6_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I2_O)        0.124     1.792 r  cnt1[0]_i_1/O
                         net (fo=17, routed)          0.514     2.305    clear
    SLICE_X52Y97         FDRE                                         r  cnt1_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=17, routed)          1.505   198.485    clk5mhz
    SLICE_X52Y97         FDRE                                         r  cnt1_reg[15]/C
                         clock pessimism              0.576   199.061    
                         clock uncertainty           -0.318   198.744    
    SLICE_X52Y97         FDRE (Setup_fdre_C_R)       -0.429   198.315    cnt1_reg[15]
  -------------------------------------------------------------------
                         required time                        198.315    
                         arrival time                          -2.305    
  -------------------------------------------------------------------
                         slack                                196.009    

Slack (MET) :             196.029ns  (required time - arrival time)
  Source:                 cnt1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.704ns (21.836%)  route 2.520ns (78.164%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 198.484 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=17, routed)          1.625    -0.915    clk5mhz
    SLICE_X52Y94         FDRE                                         r  cnt1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  cnt1_reg[2]/Q
                         net (fo=2, routed)           1.354     0.895    cnt1_reg[2]
    SLICE_X53Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.019 r  FSM_sequential_st[2]_i_6/O
                         net (fo=2, routed)           0.649     1.668    FSM_sequential_st[2]_i_6_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I2_O)        0.124     1.792 r  cnt1[0]_i_1/O
                         net (fo=17, routed)          0.518     2.309    clear
    SLICE_X52Y94         FDRE                                         r  cnt1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=17, routed)          1.504   198.484    clk5mhz
    SLICE_X52Y94         FDRE                                         r  cnt1_reg[0]/C
                         clock pessimism              0.601   199.085    
                         clock uncertainty           -0.318   198.768    
    SLICE_X52Y94         FDRE (Setup_fdre_C_R)       -0.429   198.339    cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                        198.339    
                         arrival time                          -2.309    
  -------------------------------------------------------------------
                         slack                                196.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=17, routed)          0.564    -0.600    clk5mhz
    SLICE_X52Y94         FDRE                                         r  cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  cnt1_reg[0]/Q
                         net (fo=2, routed)           0.184    -0.276    cnt1_reg[0]
    SLICE_X52Y94         LUT1 (Prop_lut1_I0_O)        0.045    -0.231 r  cnt1[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.231    cnt1[0]_i_4_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.161 r  cnt1_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.161    cnt1_reg[0]_i_2_n_7
    SLICE_X52Y94         FDRE                                         r  cnt1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=17, routed)          0.834    -0.839    clk5mhz
    SLICE_X52Y94         FDRE                                         r  cnt1_reg[0]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.105    -0.495    cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 cnt1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.256ns (57.725%)  route 0.187ns (42.275%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=17, routed)          0.565    -0.599    clk5mhz
    SLICE_X52Y97         FDRE                                         r  cnt1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  cnt1_reg[12]/Q
                         net (fo=2, routed)           0.187    -0.271    cnt1_reg[12]
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.156 r  cnt1_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.156    cnt1_reg[12]_i_1_n_7
    SLICE_X52Y97         FDRE                                         r  cnt1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=17, routed)          0.835    -0.838    clk5mhz
    SLICE_X52Y97         FDRE                                         r  cnt1_reg[12]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.105    -0.494    cnt1_reg[12]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 cnt1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.256ns (57.717%)  route 0.188ns (42.283%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=17, routed)          0.565    -0.599    clk5mhz
    SLICE_X52Y98         FDRE                                         r  cnt1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  cnt1_reg[16]/Q
                         net (fo=2, routed)           0.188    -0.271    cnt1_reg[16]
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.156 r  cnt1_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.156    cnt1_reg[16]_i_1_n_7
    SLICE_X52Y98         FDRE                                         r  cnt1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=17, routed)          0.835    -0.838    clk5mhz
    SLICE_X52Y98         FDRE                                         r  cnt1_reg[16]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X52Y98         FDRE (Hold_fdre_C_D)         0.105    -0.494    cnt1_reg[16]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 cnt1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.256ns (57.717%)  route 0.188ns (42.283%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=17, routed)          0.564    -0.600    clk5mhz
    SLICE_X52Y95         FDRE                                         r  cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  cnt1_reg[4]/Q
                         net (fo=2, routed)           0.188    -0.272    cnt1_reg[4]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.157 r  cnt1_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.157    cnt1_reg[4]_i_1_n_7
    SLICE_X52Y95         FDRE                                         r  cnt1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=17, routed)          0.834    -0.839    clk5mhz
    SLICE_X52Y95         FDRE                                         r  cnt1_reg[4]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.105    -0.495    cnt1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.292ns (61.383%)  route 0.184ns (38.617%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=17, routed)          0.564    -0.600    clk5mhz
    SLICE_X52Y94         FDRE                                         r  cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  cnt1_reg[0]/Q
                         net (fo=2, routed)           0.184    -0.276    cnt1_reg[0]
    SLICE_X52Y94         LUT1 (Prop_lut1_I0_O)        0.045    -0.231 r  cnt1[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.231    cnt1[0]_i_4_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.125 r  cnt1_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.125    cnt1_reg[0]_i_2_n_6
    SLICE_X52Y94         FDRE                                         r  cnt1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=17, routed)          0.834    -0.839    clk5mhz
    SLICE_X52Y94         FDRE                                         r  cnt1_reg[1]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.105    -0.495    cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 cnt1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.292ns (60.899%)  route 0.187ns (39.101%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=17, routed)          0.565    -0.599    clk5mhz
    SLICE_X52Y97         FDRE                                         r  cnt1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  cnt1_reg[12]/Q
                         net (fo=2, routed)           0.187    -0.271    cnt1_reg[12]
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.120 r  cnt1_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.120    cnt1_reg[12]_i_1_n_6
    SLICE_X52Y97         FDRE                                         r  cnt1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=17, routed)          0.835    -0.838    clk5mhz
    SLICE_X52Y97         FDRE                                         r  cnt1_reg[13]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.105    -0.494    cnt1_reg[13]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 cnt1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.292ns (60.891%)  route 0.188ns (39.109%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=17, routed)          0.564    -0.600    clk5mhz
    SLICE_X52Y95         FDRE                                         r  cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  cnt1_reg[4]/Q
                         net (fo=2, routed)           0.188    -0.272    cnt1_reg[4]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.121 r  cnt1_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.121    cnt1_reg[4]_i_1_n_6
    SLICE_X52Y95         FDRE                                         r  cnt1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=17, routed)          0.834    -0.839    clk5mhz
    SLICE_X52Y95         FDRE                                         r  cnt1_reg[5]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.105    -0.495    cnt1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 cnt1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.249ns (50.921%)  route 0.240ns (49.079%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=17, routed)          0.564    -0.600    clk5mhz
    SLICE_X52Y95         FDRE                                         r  cnt1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  cnt1_reg[7]/Q
                         net (fo=3, routed)           0.240    -0.219    cnt1_reg[7]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.111 r  cnt1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.111    cnt1_reg[4]_i_1_n_4
    SLICE_X52Y95         FDRE                                         r  cnt1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=17, routed)          0.834    -0.839    clk5mhz
    SLICE_X52Y95         FDRE                                         r  cnt1_reg[7]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.105    -0.495    cnt1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 cnt1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.249ns (49.746%)  route 0.252ns (50.254%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=17, routed)          0.564    -0.600    clk5mhz
    SLICE_X52Y96         FDRE                                         r  cnt1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  cnt1_reg[11]/Q
                         net (fo=3, routed)           0.252    -0.208    cnt1_reg[11]
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.100 r  cnt1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.100    cnt1_reg[8]_i_1_n_4
    SLICE_X52Y96         FDRE                                         r  cnt1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=17, routed)          0.834    -0.839    clk5mhz
    SLICE_X52Y96         FDRE                                         r  cnt1_reg[11]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.105    -0.495    cnt1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 cnt1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.720%)  route 0.221ns (54.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=17, routed)          0.564    -0.600    clk5mhz
    SLICE_X52Y96         FDRE                                         r  cnt1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  cnt1_reg[10]/Q
                         net (fo=3, routed)           0.076    -0.383    cnt1_reg[10]
    SLICE_X53Y96         LUT6 (Prop_lut6_I4_O)        0.045    -0.338 r  cnt1[0]_i_1/O
                         net (fo=17, routed)          0.145    -0.193    clear
    SLICE_X52Y95         FDRE                                         r  cnt1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=17, routed)          0.834    -0.839    clk5mhz
    SLICE_X52Y95         FDRE                                         r  cnt1_reg[4]/C
                         clock pessimism              0.255    -0.584    
    SLICE_X52Y95         FDRE (Hold_fdre_C_R)        -0.018    -0.602    cnt1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.409    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { DUT1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   DUT1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X52Y94     cnt1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X52Y96     cnt1_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X52Y96     cnt1_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X52Y97     cnt1_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X52Y97     cnt1_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X52Y97     cnt1_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X52Y97     cnt1_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X52Y98     cnt1_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y94     cnt1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y96     cnt1_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y96     cnt1_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y97     cnt1_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y97     cnt1_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y97     cnt1_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y97     cnt1_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y97     cnt1_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y97     cnt1_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y97     cnt1_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y97     cnt1_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y97     cnt1_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y97     cnt1_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y97     cnt1_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y98     cnt1_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y94     cnt1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y94     cnt1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y96     cnt1_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y96     cnt1_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y96     cnt1_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { DUT1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   DUT1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKFBOUT



