<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta charset="utf-8" />
    <title>PCISIG ReSpec Example</title>
    <!-- // <script src='http://w3.dev/2009/dap/ReSpec.js/js/respec.js' class='remove'></script> -->
    <!-- // <script src='../js/require.js' data-main='../js/profile-w3c-common' async class='remove'></script>-->
    <!-- // <script src='../builds/respec-w3c-common.js' async class='remove'></script> -->
       <script src="respec-debug.js" async="async" class="remove"></script>
    <!-- // <script src='//www.w3.org/Tools/respec/respec-w3c-common' async class='remove'></script> -->
    <!-- // <script src='http://darobin.github.com/respec/builds/respec-w3c-common.js' async class='remove'></script> -->
    <script class="remove">
      var respecConfig = {
              specStatus:   "unofficial"
          ,   shortName:    "pcisig-example"
          ,   editors:      [{ name: "Steve Glaser"}]
          ,   wg:           "Protocol Working Group"
          ,   wgURI:        "http://darobin.github.com/respec"
          ,   wgPublicList: "none"
          ,   wgPatentURI:  "XXX"
          ,   edDraftURI:   "http://sglaser.github.io/respec/examples/xxx.html"
          ,   localBiblio:  {
                  "MEMES":  "<a href='http://w3cmemes.tumblr.com/'>W3C Memes</a>"
              ,   "REX":    "<strong>Overridden!</strong>"
              }
          ,   trace:        true
          ,   figFmt:       "%1Figure %(%c-%#%): %t"
          ,   tblFmt:       "%1Table %(%c-%#%): %t"
          ,   ajaxIsLocal:  true
        };
    </script>
      </head>
    <body>
      <style type="text/css" scoped="false">
          
          dl + * { clear: left;}
          dl.left {
              display: block;
              clear: left;
          }
          dl.left dt {
              display: block;
              overflow: hidden;
              float: left;
              clear: left;
              width: 12%;
          }
          
          dl.left dd {
              display: block;
              overflow: hidden;
              float: left;
              width: 85%;
              margin-left: 1em;
          }
          dl dd {
              margin-bottom: 0.75em;
          }
          
          dl dt {
              margin-bottom: 0.25em;
          }
          
          table {
              border-collapse: collapse;
              border-bottom: 3px solid #0060A9;
          }
          table th {
              background: #0060A9;
              color: white;
          }          
          table caption {
              margin: 12px 0;
          }
          figcaption {
              margin: 12px 0;
              text-align: center;
          }
          th p,
          td p              { margin: 5px 0; }
          th p:first-child,
          td p:first-child  { margin-top: 0px; }
          th p:last-child,
          td p:last-child   { margin-bottom: 0px; }
          th,
          td                { border: 1px solid gray; }

          th { padding: 5px; vertical-align: middle; }
          td { padding: 5px; vertical-align: top; }
          
          th:first-child,
          td:first-child,
          th:last-child,
          td:last-child {
              border-left: none;
              border-right: none;
          }
          
          dfn.field {
              font-style: normal;
              font-weight: bold;
          }
          
          table.pcisig_reg td:first-child,
          table.pcisig_reg td:last-child {
              text-align: center;
          }
          table dl { width: 100%;}
          table dt {
              float: left;
              width: 12%;
              margin-left: 6px;
              font-weight: bold;
          }
          td dl dd {
              overflow: hidden;
              margin-bottom: 0.5em;
          }
          td dl     { margin-top: 0; margin-bottom: 0; }
          td dl + p { margin-top: 0; }
          li        { margin: 0.25em 0;}

          a.state,
          dfn.state { color: #0060A9; }
          
          a.pin.internalDFN,
          dfn.pin {
              text-transform: uppercase;
          }

          a.signal.internalDFN,
          dfn.signal    {
              text-transform: uppercase;
              color: #0060A9;
          }
          
          dfn.pin,
          dfn.signal,
          a.internalDFN.pin,
          a.internalDFN.signal {
              font-weight: normal;
              font-style: normal;
              font-family: "Courier", monospace;
          }
          body {
              padding: 2em 1em 2em 36px;
              font-family: "Source Sans Pro", Calibri, Tahoma, "Lucinda Grande", Arial, Helvetica, sans-serif;
              background-image: none;
          }
          
          #respecHeader > p:first-child::before { content: url(../stylesheets/pcisig/pci_express_PMS.svg);}

          #respec-banner {
              position: fixed;
              top: -15px;
              height: 20px;
              left: -595px;
              width: 600px;
              margin: 0 0 0 0;
              text-align: right;
              padding: 4px 4px 4px 4px;
              /* W3C */
              transform: rotate(270deg);
              transform-origin: right center;
              /* Safari, Chrome */
              -webkit-transform: rotate(270deg);
              -webkit-transform-origin: right center;
          }
          
          #respec-banner {
              font-family: "Source Sans Pro", Calibri, Tahoma, "Lucinda Grande", Arial, Helvetica, sans-serif;
              font-size: 17px;
              color: white;
              background-color: #0060A9; /*#38197a; /* PCIe Logo Blue */
          }
          
          caption, figcaption, thead, h1, h2, h3, h4, h5 {
              font-family: "Source Sans Pro", Calibri, Tahoma, "Lucinda Grande", Arial, Helvetica, sans-serif;
              color: #0060A9; /* PCIe Logo Blue */
          }

          td,
          th {
              font-family: "Lato", "Source Sans Pro", sans-serif;
              font-size: 15px;
          }
          th {
              font-size: 17px;
              font-weight: normal;
          }
          
          path.regBitLine0 {
              stroke: #0060A9;
              stroke-dasharray: 4,2;
              stroke-width: 1px;
          }
          
          path.regBitBracket0 {
              stroke: #0060A9;
              stroke-width: 1px;
          }
          
      </style>
        <div id="respec-banner">
        <span id="respec-banner-status">
            <span>Editor's &nbsp; Draft</span> &nbsp;&mdash;&nbsp;</span>
        <span class="respec-banner-next-state">
            <span>Member &nbsp; Review</span> &nbsp;&mdash;&nbsp;</span>
        <span id="respec-banner-maturity">
            <span>0.3</span> &nbsp; Level &nbsp;&mdash;&nbsp;</span>
        <span class="respec-banner-spec-name">
            <span>PCIe &nbsp; Base &nbsp; 4.0</span> &nbsp;&nbsp;&nbsp;</span>
    </div>
<section id="abstract">
      <p> This is just a very basic document. [[!REX]] Yeah for memes [[MEMES]].
        [[DOM4]], [[XML10]], [[\WHATEVER]] </p>
<!--      <p> [[NO-EXIST]] </p>-->
    </section>
    <section id="sotd">
      <p> CUSTOM PARAGRAPH </p>
    </section>
    <section id="tof"></section>
    <section id="tot"></section>
      <section class="informative">
      <h2>Informative section</h2>
      <p>blah</p>
      <section>
        <h2>Inner section</h2>
        <p>blahblah</p>
      </section>
      <section>
        <h2>Other inner section</h2>
        <p>blahblah</p>
      </section>
    </section>
    <section>
    <h2>Terms and Acronyms</h2>
    <dl>
        <dt><dfn title="tErM1">Term1</dfn></dt>
        <dd>This is the definition for Term #1. It uses no markup.</dd>
        <dt><dfn class="pin">Term2</dfn></dt>
        <dt><dfn class="pin">pin2#</dfn></dt>
        <dt><dfn class="pin">pin2a#</dfn></dt>
        <dd>This is the definition for Term #2. It uses &lt;dfn class="pin"&gt;Term 2&lt;/dnf&gt;.</dd>
        <dt><dfn><abbr title="Term number 3">TERM3</abbr></dfn></dt>
        <dd>This is the definition for Term #3. It uses <span class="highlight">&lt;dfn&gt;&lt;abbr title="Term number 3"&gt;TERM3&lt;abbr&gt;&lt;/dfn&gt;</span></dd>
        <dt><dfn><abbr title="Term number 3a">Term3a</abbr></dfn></dt>
        <dd>This is the definition for Term #3a.</dd>
        <dt><dfn>Term number 4</dfn></dt>
        <dt><dfn><abbr title="Term number 4">Term4</abbr></dfn></dt>
        <dd>This is the definition for Term #4. It uses <span class="highlight">&lt;dfn&gt;&lt;acronym title="Term4"&gt;Term number 4&lt;/acronym&gt;&lt;/dfn&gt;</span></dd>
        <dt><dfn class="state">D3<sub>cold</sub></dfn></dt>
        <dd>This is the definition for D3<sub>cold</sub>. It &lt;dfn class="state"&gt;D3&lt;sub&gt;cold&lt;/sub&gt;&lt;/dfn&gt;.</dd>
        <dt><dfn class="state">Detect.Quiet</dfn></dt>
        <dd>This is &lt;dfn class="state"&gt;Detect.Quiet&lt;/dfn&gt;</dd>
        <dt><dfn>Term<sub>6</sub></dfn></dt>
        <dd>This is the definition for Term<sub>6</sub>. It <span class="highlight">&lt;dfn&gt;Term&lt;sub&gt;6&lt;/sub&gt;&lt;/dfn&gt;.</span></dd>
        <dt><dfn><abbr>Term<sub>7</sub></abbr></dfn></dt>
        <dd>This is the definition for Term<sub>7</sub>. It <span class="highlight">&lt;dfn&gt;&lt;abbr&gt;Term&lt;sub&gt;7&lt;/sub&gt;&lt;/abbr&gt;&lt;/dfn&gt;.</span></dd>
        <dt><dfn>Term number 8</dfn></dt>
        <dt><dfn><abbr title="Term number 8">Term<sub>8</sub></abbr></dfn></dt>
        <dd>This is the definition for Term<sub>8</sub>. It <span class="highlight">&lt;dfn&gt;&lt;acronym title="Term number 8"&gt;Term&lt;sub&gt;8&lt;/sub&gt;&lt;/acronym&gt;&lt;/dfn&gt;.</span></dd>
        <dt><dfn class="pin">Term9</dfn></dt>
        <dd>This is the definition for Term #9. It uses &lt;dfn class="pin"&gt;.</dd>
        <dt><dfn class="signal">Term9</dfn></dt>
        <dd>This is the definition for Term #9. It uses &lt;dfn class="signal"&gt;.</dd>
        <dt><dfn class="term">Term9</dfn></dt>
        <dd>This is the definition for Term #9. It uses &lt;dfn class="term"&gt;.</dd>
        <dt><dfn class="term">Term9</dfn></dt>
        <dd>This is the definition for Term #9. It uses &lt;dfn class="term"&gt;.</dd>
        <dt><dfn class="term">Term 9</dfn></dt>
        <dd>This is the definition for Term #9. It uses &lt;dfn class="term"&gt;.</dd>
 </dl>
        <section>
            <h2>References:</h2>
            <ul>
                <li>Term1 <a>Term1</a></li>
                <li>tErM1 <a>tErM1</a></li>
                <li>Term2 <a>Term2</a></li>
                <li>TERM3 <a>TERM3</a></li>
                <li>term number 3 <a>term number 3</a></li>
                <li>title="term number 3" <a title="term number 3">This is term number 3</a></li>
                <li>TERM3 <a title="term number 3">xxx</a></li>
                <li>Term number 4 <a>Term<sub>4</sub></a></li>
                <li>D3cold <a>D3cold</a></li>
                <li>d3cold <a>d3cold</a></li>
                <li>D3<sub>cold</sub> <a>D3<sub>cold</sub></a></li>
                <li>xyzzy title="d3cold" <a title="d3cold">xyzzy</a></li>
                <li>Term<sub>6</sub> <a>Term<sub>6</sub></a></li>
                <li>Term<sub>7</sub> <a>Term<sub>7</sub></a></li>
                <li>term number 8 <a>term number 8</a></li>
                <li>Term9 class="pin" <a class="pin">Term9</a></li>
                <li>Term9 class="signal" <a class="signal">Term9</a></li>
                <li>Term9 class="term" <a class="term">Term9</a></li>
                <li>Term9 no class (ambiguous) <a>Term9</a></li>
                <li>Term9 class="externalDFN" <a class="externalDFN">Term9</a></li>
                <li>Term 9 (with space before the '9') <a>Term 9</a></li>
                <li>Detect.Quiet <a>Detect.Quiet</a></li>
                <li>first <a>first</a></li>
                <li>Z <a>z</a></li>
                <li>bit13 <a class="field">bit13</a></li>
       </ul></section>
    </section>
      <section>
    <h2>MathML Test</h2>
    <p>This is a simple MathML equation (pi r squared).
        <math>
            <mi>&pi;
                <!-- &#x03C0; π -->
            </mi>
            <mo>&#x2062;
                <!-- &InvisibleTimes; -->
            </mo>
            <msup>
                <mi>r</mi>
                <mn>2</mn>
            </msup>
        </math>
    </p>

</section>
    <section>
    <h2>Register Figure</h2>
    <figure id="figure1" class="register">
        <pre class="json">
            { "width" : 32,
              "unused" : "Bogus",
              "fields": [
                {   "msb": 4,
                    "lsb": 0,
                    "name": "field0_4",
                    "attr": "ro"
                }, {
                    "msb": 7,
                    "lsb":6, "name":"Very long name that will never fit"
                }, {
                    "msb": 9,
                    "name": "bit9"
                }, {
                    "lsb": 10,
                    "name": "bit10"
                }, {
                    "lsb": 11,
                    "name": "bit11"
                }, {
                    "lsb": 12,
                    "name": "bit12"
                }, {
                    "lsb": 13,
                    "name": "bit13",
                    "id": "field-bit13"
                } ] }
        </pre>
        <figcaption>Graph for JSON Defined Register Example</figcaption>
    </figure>

    </section>
      <section>
    <h2>PCISIG style Registers</h2>
    <figure class="register pcisig_reg" data-table="#reg1">
        <figcaption>PCISIG-Style Register #1</figcaption>
    </figure>
    <table class="pcisig_reg" id="reg1">
        <caption>PCISIG-Style Register #1</caption>
        <thead>
            <tr>
                <th>Bit&nbsp;Location</th>
                <th>Register&nbsp;Description</th>
                <th>Attributes</th></tr>
        </thead>
        <tbody>
            <tr>
                <td>0</td>
                <td>
                    <p>
                        <dfn class="field">Z</dfn>
                        &ndash; This field is a very special field.
                    </p>
                    <p>This is the middle paragraph.</p>
                    <p>This is the last paragraph.</p>
                </td>
                <td>RO</td>
            </tr>
            <tr>
                <td>2:1</td>
                <td>
                    <p>
                        <dfn class="field">bit1_2</dfn>
                        &ndash; Bits 1 &amp; 2
                    </p>
                </td>
                <td>RW</td>
            </tr>
            <tr>
                <td>3</td>
                <td><dfn class="field">bit3</dfn> &ndash; three</td>
                <td>RW</td>
            </tr>
            <tr>
                <td>4</td>
                <td>
                    <p>
                        <dfn class="field">Ab</dfn>
                        &ndash; four
                    </p>
                </td>
                <td>RW</td>
            </tr>
            <tr>
                <td>5</td>
                <td>bit5&ndash; five</td>
                <td>RW</td>
            </tr>
            <tr>
                <td>6</td>
                <td>
                    <p>
                        <dfn class="field">bit 6a</dfn>
                        &ndash; six a
                    </p>
                    <p>
                        <dfn class="field">bit 6b</dfn>
                        &ndash; six b
                    </p>
                    <p>bit 6c six c</p>
                </td>
                <td>RW</td>
            </tr>
            <tr>
                <td>7</td>
                <td><dfn class="field">bit7</dfn></td>
                <td>RW</td>
            </tr>
            <tr>
                <td>8</td>
                <td><dfn class="field">bit8</dfn> - eight</td>
                <td>RW</td>
            </tr>
            <tr>
                <td>9</td>
                <td>
                    <dfn class="field">bit9</dfn>
                </td>
                <td>RW</td>
            </tr>
            <tr>
                <td>14</td>
                <td>
                    <dfn class="field">bit 14a</dfn>
                    <table class="simple">
                        <thead>
                        <tr><th>Col&nbsp;1</th><th>Col&nbsp;2</th><th>Col&nbsp;3</th></tr></thead>
                        <tbody><tr>
                            <td>
                                <dfn class="field">first</dfn>
                            </td>
                            <td>
                                <dfn class="field">second</dfn>
                            </td>
                            <td>
                                <dfn class="field">third</dfn>
                            </td>
                        </tr>
                        <tr>
                            <td colspan="3">second row</td>
                        </tr>
                            </tbody>
                    </table>
                    <p>
                        <dfn class="field">fourth</dfn>
                    </p>
                </td>
                <td>RW</td>
            </tr>
        </tbody>
    </table>
</section>
      <section>
    <h2>Device Capabilities 2 Register (Offset 24h)</h2>
    <figure class="register pcisig_reg" data-table="#reg_pcie_capability__device_capability_2">
        <figcaption>Device Capabilities 2 Register</figcaption>
    </figure>
    <table class="pcisig_reg" id="reg_pcie_capability__device_capability_2">
        <caption>Device Capabilities 2 Register</caption>
        <thead>
            <tr>
                <th>Bit&nbsp;Location</th>
                <th>Register&nbsp;Description</th>
                <th>Attributes</th>
            </tr>
        </thead>
        <tbody>
            <tr>
                <td>3:0</td>
                <td>
                    <p>
                        <dfn class="field">Completion Timeout Ranges Supported</dfn> – This field indicates device Function support for the optional Completion Timeout programmability mechanism. This mechanism allows system software to modify the Completion Timeout value.</p>
                    <p>
                        This field is applicable only to Root Ports, Endpoints that issue Requests on their own behalf, and PCI Express to PCI/PCI-X Bridges that take ownership of Requests issued on PCI Express. For all other Functions this field is Reserved and must be hardwired to 0000b.</p>
                    <p>
                        Four time value ranges are defined:</p>
                    <dl>
                        <dt>Range A</dt>
                        <dd>50 &mu;s to 10 ms</dd>
                        <dt>Range B</dt>
                        <dd>10 ms to 250 ms</dd>
                        <dt>Range C</dt>
                        <dd>250 ms to 4 s</dd>
                        <dt>Range D</dt>
                        <dd>4 s to 64 s</dd>
                    </dl>
                    <p>Bits are set according to the table below to show timeout value ranges supported.</p>
                    <dl>
                        <dt>0000b</dt>
                        <dd>Completion Timeout programming not supported – the Function must implement a timeout value in the range 50 &mu;s to 50 ms.</dd>
                        <dt>0001b</dt>
                        <dd>Range A</dd>
                        <dt>0010b</dt>
                        <dd>Range B</dd>
                        <dt>0011b</dt>
                        <dd>Ranges A and B</dd>
                        <dt>0110b</dt>
                        <dd>Ranges B and C</dd>
                        <dt>0111b</dt>
                        <dd>Ranges A, B, and C</dd>
                        <dt>1110b</dt>
                        <dd>Ranges B, C, and D</dd>
                        <dt>1111b</dt>
                        <dd>Ranges A, B, C, and D</dd>
                    </dl>
                    <p>All other values are Reserved.</p>
                    <p>It is strongly recommended that the Completion Timeout mechanism not expire in less than 10 ms.</p>
                </td>
                <td>HwInit</td>
            </tr>

            <tr>
                <td>4</td>
                <td>
                    <p>
                        <dfn class="field">Completion Timeout Disable Supported</dfn> – A value of 1b indicates support for the Completion Timeout Disable mechanism.</p>
                    <p>The Completion Timeout Disable mechanism is required for Endpoints that issue Requests on their own behalf and PCI Express to PCI/PCI-X Bridges that take ownership of Requests issued on PCI Express.
                    </p>
                    <p>This mechanism is optional for Root Ports.</p>
                    <p>For all other Functions this field is Reserved and must be hardwired to 0b.</p>
                </td>
                <td>RO</td>
            </tr>

            <tr>
                <td>5</td>
                <td>
                    <p>
                        <dfn class="field">ARI Forwarding Supported</dfn> – Applicable only to Switch Downstream Ports and Root Ports; must be 0b for other Function types. This bit must be set to 1b if a Switch Downstream Port or Root Port supports this optional capability. See Section 6.13 for additional details.
                    </p>
                </td>
                <td>RO</td>
            </tr>

            <tr>
                <td>6</td>
                <td>
                    <p>
                        <dfn class="field">AtomicOp Routing Supported</dfn> – Applicable only to Switch Upstream Ports, Switch Downstream Ports, and Root Ports; must be 0b for other Function types. This bit must be set to 1b if the Port supports this optional capability. See Section 6.15 for additional details.</p>
                </td>
                <td>RO</td>
            </tr>


            <tr>
                <td>7</td>
                <td>
                    <p>
                        <dfn class="field">32-bit AtomicOp Completer Supported</dfn> – Applicable to Functions with Memory Space BARs as well as all Root Ports; must be 0b otherwise. Includes FetchAdd, Swap, and CAS AtomicOps. This bit must be set to 1b if the Function supports this optional capability. See Section 6.15.3.1 for additional RC requirements.</p>
                </td>
                <td>RO</td>
            </tr>


            <tr>
                <td>8</td>
                <td>
                    <p>
                        <dfn class="field">64-bit AtomicOp Completer Supported</dfn> – Applicable to Functions with Memory Space BARs as well as all Root Ports; must be 0b otherwise. Includes FetchAdd, Swap, and CAS AtomicOps. This bit must be set to 1b if the Function supports this optional capability. See Section 6.15.3.1 for additional RC requirements.
                    </p>
                </td>
                <td>RO</td>
            </tr>


            <tr>
                <td>9</td>
                <td>
                    <p>
                        <dfn class="field">128-bit CAS Completer Supported</dfn> – Applicable to Functions with Memory Space BARs as well as all Root Ports; must be 0b otherwise. This bit must be set to 1b if the Function supports this optional capability. See Section 6.15 for additional details.
                    </p>
                </td>
                <td>RO</td>
            </tr>

            <tr>
                <td>10</td>
                <td>
                    <p>
                        <dfn class="field">No RO-enabled PR-PR Passing</dfn> – If this bit is Set, the routing element never carries out the passing permitted by Table 2-39 entry A2b that is associated with the Relaxed Ordering Attribute field being Set.</p>
                    <p>
                        This bit applies only for Switches and RCs that support peer-to-peer traffic between Root Ports. This bit applies only to Posted Requests being forwarded through the Switch or RC and does not apply to traffic originating or terminating within the Switch or RC itself. All Ports on a Switch or RC must report the same value for this bit.</p>
                    <p class="issue" title="This is an issue">Clearly this applies when both requests are forwarded. What about when only one of the requests is forwarded?</p>
                    <p>
                        For all other functions, this bit must be 0b
                    </p>
                </td>
                <td>HwInit</td>
            </tr>

            <tr>
                <td>11</td>
                <td>
                    <p>
                        <dfn class="field">LTR Mechanism Supported</dfn> – A value of 1b indicates support for the optional Latency Tolerance Reporting (LTR) mechanism.</p>
                    <p>Root Ports, Switches and Endpoints are permitted to implement this capability.</p>
                    <p>For a multi-Function device associated with an Upstream Port, each Function must report the same value for this bit.</p>
                    <p>For Bridges and other Functions that do not implement this capability, this bit must be hardwired to 0b.
                    </p>
                </td>
                <td>RO</td>
            </tr>


            <tr>
                <td>13:12</td>
                <td>
                    <p>
                        <dfn class="field">TPH Completer Supported</dfn> – Value indicates Completer support for TPH or Extended TPH. Applicable only to Root Ports and Endpoints. For all other Functions, this field is Reserved.</p>
                    <p>Defined Encodings are:</p>
                    <dl>
                        <dt>00b</dt>
                        <dd>TPH and Extended TPH Completer not supported.</dd>
                        <dt>01b</dt>
                        <dd>TPH Completer supported; Extended TPH Completer not supported.</dd>
                        <dt>10b</dt>
                        <dd>Reserved.</dd>
                        <dt>11b</dt>
                        <dd>Both TPH and Extended TPH Completer supported.</dd>
                    </dl>
                    <p>See Section 6.17 for details.</p>
                </td>
                <td>RO</td>
            </tr>

            <tr>
                <td>15:14</td>
                <td>
                    <p>
                        <dfn class="field">LN System CLS</dfn> – Applicable only to Root Ports and RCRBs; must be 00b for all other Function types. This field indicates if the Root Port or RCRB supports LN protocol as an LN Completer, and if so, what cacheline size is in effect.</p>
                    <p>Encodings are:</p>
                    <dl>
                        <dt>00b</dt>
                        <dd>LN Completer either not supported or not in effect</dd>
                        <dt>01b</dt>
                        <dd>LN Completer with 64-byte cachelines in effect</dd>
                        <dt>10b</dt>
                        <dd>LN Completer with 128-byte cachelines in effect</dd>
                        <dt>11b</dt>
                        <dd>Reserved</dd>
                    </dl>
                </td>
                <td>HWInit</td>
            </tr>

            <tr>
                <td>19:18</td>
                <td>
                    <p>
                        <dfn class="field">OBFF Supported</dfn> – This field indicates if OBFF is supported and, if so, what signaling mechanism is used.</p>
                    <dl>
                        <dt>00b</dt>
                        <dd>OBFF Not Supported</dd>
                        <dt>01b</dt>
                        <dd>OBFF supported using Message signaling only</dd>
                        <dt>10b</dt>
                        <dd>OBFF supported using WAKE# signaling only</dd>
                        <dt>11b</dt>
                        <dd>OBFF supported using WAKE# and Message signaling</dd>
                    </dl>
                    <p>The value reported in this field must indicate support for WAKE# signaling only if:</p>
                    <ul>
                        <li>for a Downstream Port, driving the WAKE# signal for OBFF is supported and the connector or component connected Downstream is known to receive that same WAKE# signal</li>
                        <li>for an Upstream Port, receiving the WAKE# signal for OBFF is supported and, if the component is on an add-in-card, that the component is connected to the WAKE# signal on the connector.
                        </li>
                    </ul>
                    <p>Root Ports, Switch Ports, and Endpoints are permitted to implement this capability.</p>
                    <p>For a multi-Function device associated with an Upstream Port, each Function must report the same value for this field.</p>
                    <p>For Bridges and Ports that do not implement this capability, this field must be hardwired to 00b.</p>
                </td>
                <td>Hwinit</td>
            </tr>

            <tr>
                <td>20</td>
                <td>
                    <p>
                        <dfn class="field">Extended Fmt Field Supported</dfn> – If Set, the Function supports the 3-bit definition of the Fmt field. If Clear, the Function supports a 2-bit definition of the Fmt field. See Section 2.2.</p>
                    <p>Must be Set for Functions that support End-End TLP Prefixes. All Functions in an Upstream Port must have the same value for this bit. Each Downstream Port of a component may have a different value for this bit.</p>
                    <p>It is strongly recommended that Functions support the 3-bit definition of the Fmt field.
                    </p>
                </td>
                <td>RO</td>
            </tr>


            <tr>
                <td>21</td>
                <td>
                    <p>
                        <dfn class="field">End-End TLP Prefix Supported</dfn> – Indicates whether End-End TLP Prefix support is offered by a Function. Values are:</p>
                    <dl>
                        <dt>0b</dt>
                        <dd>No Support</dd>
                        <dt>1b</dt>
                        <dd>Support is provided to receive TLPs containing End-End TLP Prefixes.</dd>
                    </dl>
                    <p>All Ports of a Switch must have the same value for this bit.
                    </p>
                </td>
                <td>HwInit</td>
            </tr>


            <tr>
                <td>23:22</td>
                <td>
                    <p>
                        <dfn class="field">Max End-End TLP Prefixes</dfn> – Indicates the maximum number of End-End TLP Prefixes supported by this Function. See Section 2.2.10.2 for important details. Values are:</p>
                    <dl>
                        <dt>01b</dt>
                        <dd>1 End-End TLP Prefix</dd>
                        <dt>10b</dt>
                        <dd>2 End-End TLP Prefixes</dd>
                        <dt>11b</dt>
                        <dd>3 End-End TLP Prefixes</dd>
                        <dt>00b</dt>
                        <dd>4 End-End TLP Prefixes</dd>
                    </dl>
                    <p>If End-End TLP Prefix Supported is Clear, this field is RsvdP.</p>
                    <p>Different Root Ports that have the End-End TLP Prefix Supported bit Set MAY are permitted to report different values for this field.</p>
                    <p>For Switches where End-End TLP Prefix Supported is Set, this field MUST be 00b indicating support for up to four End-End TLP Prefixes.
                    </p>
                </td>
                <td>HwInit</td>
            </tr>

            <tr>
                <td>31</td>
                <td>
                    <p>
                        FRS Supported – When Set, indicates support for the optional Function Readiness Status (FRS) capability. Must be Set for all Functions that support generation or receipt capabilities of FRS Messages. Must not be Set by Switch Functions that do not generate FRS Messages on their own behalf.
                    </p>
                </td>
                <td>HwInit</td>
            </tr>
        </tbody>
    </table>
    <p class="impnote" title="Use of the No RO-enabled PR-PR Passing Bit">
        The No RO-enabled PR-PR Passing bit allows platforms to utilize PCI Express switching elements on the path between a requester and completer for requesters that could benefit from a slightly less 5 relaxed ordering model. An example is a device that cannot ensure that multiple overlapping posted writes to the same address are outstanding at the same time. The method by which such a device is enabled to utilize this mode is beyond the scope of this specification.</p>
</section>
    <section>
      <h2>Name <a href="http://berjon.com/">clashes</a> after <span>and <a href="http://w3.org/"
            >deep</a> stuff</span></h2>
      <p> Something MUST happen. </p>
      <p class="issue" title="A real problem"> This is a problem </p>
      <p class="issue atrisk" title="A REAL problem"> This is a problem </p>
      <p class="note" title="About this"> Just a note </p>
      <p class="impnote" title="Imp Note Text"> Body of the implementation note </p>
    </section>
  </body>
</html>
