-- -------------------------------------------------------------
--
--  Entity Declaration for inst_aa
--
-- Generated
--  by:  wig
--  on:  Wed Aug  4 10:55:56 2004
--  cmd: H:/work/mix_new/MIX/mix_0.pl -nodelta ../../typecast.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_aa-e.vhd,v 1.1 2004/08/04 13:31:10 wig Exp $
-- $Date: 2004/08/04 13:31:10 $
-- $Log: inst_aa-e.vhd,v $
-- Revision 1.1  2004/08/04 13:31:10  wig
-- Added typecast/intsig testcase
--
--
-- Based on Mix Entity Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.42 2004/08/02 07:13:40 wig Exp 
--
-- Generator: mix_0.pl Version: Revision: 1.32 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/enty

--

--
-- Start of Generated Entity inst_aa
--
entity inst_aa is
        -- Generics:
		-- No Generated Generics for Entity inst_aa

    	-- Generated Port Declaration:
		port(
		-- Generated Port for Entity inst_aa
			port_a_1	: out	std_ulogic;
			port_a_11	: out	std_ulogic_vector(7 downto 0);
			port_a_3	: out	std_ulogic_vector(7 downto 0);
			port_a_5	: out	std_ulogic;
			port_a_7	: out	std_logic_vector(7 downto 0);
			port_a_9	: out	std_ulogic;
			signal_10	: out	std_logic;
			signal_12	: out	std_logic_vector(15 downto 0);
			signal_2	: out	std_logic;
			signal_4	: out	std_logic_vector(15 downto 0);
			signal_6	: out	std_logic;
			signal_8	: out	std_ulogic_vector(15 downto 0)
		-- End of Generated Port for Entity inst_aa
		);
end inst_aa;
--
-- End of Generated Entity inst_aa
--

--
--!End of Entity/ies
-- --------------------------------------------------------------
