Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a98c70b79539466491076664c6d779e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachine_tb_behav xil_defaultlib.StateMachine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 29 differs from formal bit length 32 for port 'index' [C:/Users/rzesz/Desktop/Coding/FPGA/data_sniffer/Data_sniffer_v2/Data_sniffer_v2.srcs/sources_1/new/StateMachine.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.NumberChecker
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.StateMachine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot StateMachine_tb_behav
