Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx4-3-tqg144

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\saurav raj\Downloads\clock\ping_pong2.0\vga_sync.v" into library work
Parsing module <vga_sync>.
Analyzing Verilog file "C:\Users\saurav raj\Downloads\clock\ping_pong2.0\seven_seg.v" into library work
Parsing module <seven_seg>.
Analyzing Verilog file "C:\Users\saurav raj\Downloads\clock\ping_pong2.0\render.v" into library work
Parsing module <render>.
Analyzing Verilog file "C:\Users\saurav raj\Downloads\clock\ping_pong2.0\paddle.v" into library work
Parsing module <paddle>.
Analyzing Verilog file "C:\Users\saurav raj\Downloads\clock\ping_pong2.0\game_state.v" into library work
Parsing module <game_state>.
Analyzing Verilog file "C:\Users\saurav raj\Downloads\clock\ping_pong2.0\clock_divider.v" into library work
Parsing module <clock_divider>.
Analyzing Verilog file "C:\Users\saurav raj\Downloads\clock\ping_pong2.0\ball.v" into library work
Parsing module <all>.
Analyzing Verilog file "C:\Users\saurav raj\Downloads\clock\ping_pong2.0\top.v" into library work
Parsing module <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\saurav raj\Downloads\clock\ping_pong2.0\top.v" Line 22: Port reset is not connected to this instance

Elaborating module <main>.

Elaborating module <vga_sync>.
WARNING:HDLCompiler:413 - "C:\Users\saurav raj\Downloads\clock\ping_pong2.0\vga_sync.v" Line 74: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\saurav raj\Downloads\clock\ping_pong2.0\vga_sync.v" Line 105: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\saurav raj\Downloads\clock\ping_pong2.0\vga_sync.v" Line 109: Result of 32-bit expression is truncated to fit in 10-bit target.

Elaborating module <render>.

Elaborating module <clock_divider>.
WARNING:HDLCompiler:413 - "C:\Users\saurav raj\Downloads\clock\ping_pong2.0\clock_divider.v" Line 15: Result of 29-bit expression is truncated to fit in 28-bit target.

Elaborating module <all>.
WARNING:HDLCompiler:413 - "C:\Users\saurav raj\Downloads\clock\ping_pong2.0\ball.v" Line 54: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\saurav raj\Downloads\clock\ping_pong2.0\ball.v" Line 62: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\saurav raj\Downloads\clock\ping_pong2.0\ball.v" Line 66: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\saurav raj\Downloads\clock\ping_pong2.0\ball.v" Line 67: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\saurav raj\Downloads\clock\ping_pong2.0\ball.v" Line 77: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <paddle>.
WARNING:HDLCompiler:413 - "C:\Users\saurav raj\Downloads\clock\ping_pong2.0\paddle.v" Line 30: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\saurav raj\Downloads\clock\ping_pong2.0\paddle.v" Line 32: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\saurav raj\Downloads\clock\ping_pong2.0\paddle.v" Line 36: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\saurav raj\Downloads\clock\ping_pong2.0\paddle.v" Line 45: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\saurav raj\Downloads\clock\ping_pong2.0\paddle.v" Line 49: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\saurav raj\Downloads\clock\ping_pong2.0\paddle.v" Line 51: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\saurav raj\Downloads\clock\ping_pong2.0\paddle.v" Line 55: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:604 - "C:\Users\saurav raj\Downloads\clock\ping_pong2.0\top.v" Line 40: Module instantiation should have an instance name

Elaborating module <game_state>.
WARNING:HDLCompiler:872 - "C:\Users\saurav raj\Downloads\clock\ping_pong2.0\game_state.v" Line 7: Using initial value of win since it is never assigned
WARNING:HDLCompiler:604 - "C:\Users\saurav raj\Downloads\clock\ping_pong2.0\top.v" Line 42: Module instantiation should have an instance name

Elaborating module <seven_seg>.
WARNING:HDLCompiler:552 - "C:\Users\saurav raj\Downloads\clock\ping_pong2.0\top.v" Line 22: Input port reset is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "C:\Users\saurav raj\Downloads\clock\ping_pong2.0\top.v".
WARNING:Xst:2898 - Port 'reset', unconnected in block instance 'v1', is tied to GND.
INFO:Xst:3210 - "C:\Users\saurav raj\Downloads\clock\ping_pong2.0\top.v" line 22: Output port <p_tick> of the instance <v1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <vga_sync>.
    Related source file is "C:\Users\saurav raj\Downloads\clock\ping_pong2.0\vga_sync.v".
    Found 10-bit register for signal <v_count_reg>.
    Found 10-bit register for signal <h_count_reg>.
    Found 1-bit register for signal <vsync_reg>.
    Found 1-bit register for signal <hsync_reg>.
    Found 1-bit register for signal <pixel_reg>.
    Found 1-bit adder for signal <pixel_next> created at line 74.
    Found 11-bit adder for signal <n0057[10:0]> created at line 106.
    Found 11-bit adder for signal <n0059[10:0]> created at line 110.
    Found 10-bit comparator lessequal for signal <n0015> created at line 116
    Found 10-bit comparator lessequal for signal <n0017> created at line 116
    Found 10-bit comparator lessequal for signal <n0020> created at line 119
    Found 10-bit comparator lessequal for signal <n0022> created at line 119
    Found 10-bit comparator greater for signal <h_count_reg[9]_PWR_2_o_LessThan_18_o> created at line 122
    Found 10-bit comparator greater for signal <v_count_reg[9]_GND_2_o_LessThan_19_o> created at line 122
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_sync> synthesized.

Synthesizing Unit <render>.
    Related source file is "C:\Users\saurav raj\Downloads\clock\ping_pong2.0\render.v".
WARNING:Xst:647 - Input <x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <y> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_1ms> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit register for signal <rgb_reg>.
    Found 12-bit 4-to-1 multiplexer for signal <GND_3_o_GND_3_o_mux_9_OUT> created at line 47.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <render> synthesized.

Synthesizing Unit <clock_divider>.
    Related source file is "C:\Users\saurav raj\Downloads\clock\ping_pong2.0\clock_divider.v".
    Found 1-bit register for signal <clk_1ms>.
    Found 28-bit register for signal <i>.
    Found 28-bit adder for signal <i[27]_GND_4_o_add_2_OUT> created at line 15.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
Unit <clock_divider> synthesized.

Synthesizing Unit <all>.
    Related source file is "C:\Users\saurav raj\Downloads\clock\ping_pong2.0\ball.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit register for signal <y_ball>.
    Found 4-bit register for signal <p1_score>.
    Found 4-bit register for signal <p2_score>.
    Found 32-bit register for signal <dy>.
    Found 32-bit register for signal <dx>.
    Found 10-bit register for signal <x_ball>.
    Found 32-bit subtractor for signal <dy[31]_unary_minus_4_OUT> created at line 38.
    Found 32-bit subtractor for signal <dy[31]_unary_minus_7_OUT> created at line 40.
    Found 11-bit subtractor for signal <GND_5_o_GND_5_o_sub_9_OUT> created at line 43.
    Found 11-bit subtractor for signal <GND_5_o_GND_5_o_sub_11_OUT> created at line 43.
    Found 32-bit subtractor for signal <dx[31]_unary_minus_15_OUT> created at line 44.
    Found 11-bit subtractor for signal <GND_5_o_GND_5_o_sub_19_OUT> created at line 45.
    Found 32-bit subtractor for signal <dx[31]_unary_minus_23_OUT> created at line 46.
    Found 32-bit subtractor for signal <dy[31]_unary_minus_30_OUT> created at line 60.
    Found 32-bit subtractor for signal <dx[31]_unary_minus_31_OUT> created at line 61.
    Found 11-bit subtractor for signal <GND_5_o_GND_5_o_sub_64_OUT> created at line 77.
    Found 11-bit subtractor for signal <GND_5_o_GND_5_o_sub_68_OUT> created at line 77.
    Found 11-bit adder for signal <n0153> created at line 43.
    Found 11-bit adder for signal <n0155> created at line 45.
    Found 11-bit adder for signal <n0160> created at line 45.
    Found 4-bit adder for signal <p1_score[3]_GND_5_o_add_27_OUT> created at line 54.
    Found 4-bit adder for signal <p2_score[3]_GND_5_o_add_31_OUT> created at line 62.
    Found 32-bit adder for signal <n0114> created at line 66.
    Found 11-bit adder for signal <n0169> created at line 77.
    Found 11-bit adder for signal <n0174> created at line 77.
    Found 10-bit subtractor for signal <GND_5_o_dy[31]_sub_34_OUT<9:0>> created at line 67.
    Found 32-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_10_o> created at line 43
    Found 32-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_12_o> created at line 43
    Found 11-bit comparator greater for signal <GND_5_o_BUS_0001_LessThan_14_o> created at line 43
    Found 11-bit comparator greater for signal <GND_5_o_BUS_0002_LessThan_18_o> created at line 45
    Found 32-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_20_o> created at line 45
    Found 11-bit comparator greater for signal <GND_5_o_BUS_0003_LessThan_22_o> created at line 45
    Found 32-bit comparator lessequal for signal <n0065> created at line 77
    Found 11-bit comparator lessequal for signal <n0068> created at line 77
    Found 32-bit comparator lessequal for signal <n0072> created at line 77
    Found 11-bit comparator lessequal for signal <n0076> created at line 77
    Summary:
	inferred  20 Adder/Subtractor(s).
	inferred  92 D-type flip-flop(s).
	inferred  10 Comparator(s).
	inferred  16 Multiplexer(s).
Unit <all> synthesized.

Synthesizing Unit <paddle>.
    Related source file is "C:\Users\saurav raj\Downloads\clock\ping_pong2.0\paddle.v".
    Found 10-bit register for signal <y_paddle1>.
    Found 10-bit register for signal <x_paddle2>.
    Found 10-bit register for signal <y_paddle2>.
    Found 10-bit register for signal <x_paddle1>.
    Found 11-bit subtractor for signal <GND_7_o_GND_7_o_sub_14_OUT> created at line 36.
    Found 11-bit subtractor for signal <GND_7_o_GND_7_o_sub_18_OUT> created at line 36.
    Found 11-bit subtractor for signal <GND_7_o_GND_7_o_sub_37_OUT> created at line 55.
    Found 11-bit subtractor for signal <GND_7_o_GND_7_o_sub_41_OUT> created at line 55.
    Found 10-bit adder for signal <y_paddle1[9]_GND_7_o_add_6_OUT> created at line 32.
    Found 11-bit adder for signal <n0098> created at line 36.
    Found 11-bit adder for signal <n0093> created at line 36.
    Found 10-bit adder for signal <y_paddle2[9]_GND_7_o_add_29_OUT> created at line 51.
    Found 11-bit adder for signal <n0111> created at line 55.
    Found 11-bit adder for signal <n0106> created at line 55.
    Found 10-bit subtractor for signal <GND_7_o_GND_7_o_sub_4_OUT<9:0>> created at line 30.
    Found 10-bit subtractor for signal <GND_7_o_GND_7_o_sub_27_OUT<9:0>> created at line 49.
    Found 32-bit comparator greater for signal <GND_7_o_GND_7_o_LessThan_3_o> created at line 29
    Found 11-bit comparator greater for signal <BUS_0001_GND_7_o_LessThan_6_o> created at line 31
    Found 32-bit comparator lessequal for signal <n0016> created at line 36
    Found 11-bit comparator lessequal for signal <n0019> created at line 36
    Found 32-bit comparator lessequal for signal <n0023> created at line 36
    Found 11-bit comparator greater for signal <GND_7_o_BUS_0004_LessThan_21_o> created at line 36
    Found 32-bit comparator greater for signal <GND_7_o_GND_7_o_LessThan_26_o> created at line 48
    Found 11-bit comparator greater for signal <BUS_0005_GND_7_o_LessThan_29_o> created at line 50
    Found 32-bit comparator lessequal for signal <n0045> created at line 55
    Found 11-bit comparator lessequal for signal <n0048> created at line 55
    Found 32-bit comparator lessequal for signal <n0052> created at line 55
    Found 11-bit comparator greater for signal <GND_7_o_BUS_0008_LessThan_44_o> created at line 55
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred  12 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <paddle> synthesized.

Synthesizing Unit <game_state>.
    Related source file is "C:\Users\saurav raj\Downloads\clock\ping_pong2.0\game_state.v".
WARNING:Xst:647 - Input <clk_1ms> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <game_state>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <game_state> synthesized.

Synthesizing Unit <seven_seg>.
    Related source file is "C:\Users\saurav raj\Downloads\clock\ping_pong2.0\seven_seg.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_1ms> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   2 Multiplexer(s).
Unit <seven_seg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 34
 1-bit adder                                           : 1
 10-bit addsub                                         : 2
 10-bit subtractor                                     : 1
 11-bit adder                                          : 11
 11-bit subtractor                                     : 9
 28-bit adder                                          : 1
 32-bit adder                                          : 1
 32-bit subtractor                                     : 6
 4-bit adder                                           : 2
# Registers                                            : 19
 1-bit register                                        : 4
 10-bit register                                       : 8
 12-bit register                                       : 1
 2-bit register                                        : 1
 28-bit register                                       : 1
 32-bit register                                       : 2
 4-bit register                                        : 2
# Comparators                                          : 28
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 4
 11-bit comparator greater                             : 7
 11-bit comparator lessequal                           : 4
 32-bit comparator greater                             : 5
 32-bit comparator lessequal                           : 6
# Multiplexers                                         : 25
 10-bit 2-to-1 multiplexer                             : 8
 12-bit 2-to-1 multiplexer                             : 4
 12-bit 4-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 10
 7-bit 2-to-1 multiplexer                              : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <x_paddle2_2> in Unit <p1> is equivalent to the following 6 FFs/Latches, which will be removed : <x_paddle2_5> <x_paddle2_6> <x_paddle2_9> <x_paddle1_2> <x_paddle1_3> <x_paddle1_4> 
INFO:Xst:2261 - The FF/Latch <x_paddle2_0> in Unit <p1> is equivalent to the following 12 FFs/Latches, which will be removed : <x_paddle2_1> <x_paddle2_3> <x_paddle2_4> <x_paddle2_7> <x_paddle2_8> <x_paddle1_0> <x_paddle1_1> <x_paddle1_5> <x_paddle1_6> <x_paddle1_7> <x_paddle1_8> <x_paddle1_9> 
WARNING:Xst:1293 - FF/Latch <x_paddle2_0> has a constant value of 0 in block <p1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_paddle2_2> has a constant value of 1 in block <p1>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <all>.
The following registers are absorbed into counter <p1_score>: 1 register on signal <p1_score>.
The following registers are absorbed into counter <p2_score>: 1 register on signal <p2_score>.
Unit <all> synthesized (advanced).

Synthesizing (advanced) Unit <clock_divider>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
Unit <clock_divider> synthesized (advanced).

Synthesizing (advanced) Unit <paddle>.
The following registers are absorbed into counter <y_paddle1>: 1 register on signal <y_paddle1>.
The following registers are absorbed into counter <y_paddle2>: 1 register on signal <y_paddle2>.
Unit <paddle> synthesized (advanced).

Synthesizing (advanced) Unit <vga_sync>.
The following registers are absorbed into counter <pixel_reg>: 1 register on signal <pixel_reg>.
The following registers are absorbed into counter <v_count_reg>: 1 register on signal <v_count_reg>.
The following registers are absorbed into counter <h_count_reg>: 1 register on signal <h_count_reg>.
Unit <vga_sync> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 26
 10-bit adder                                          : 1
 10-bit subtractor                                     : 1
 11-bit adder                                          : 9
 11-bit subtractor                                     : 9
 32-bit subtractor                                     : 6
# Counters                                             : 8
 1-bit up counter                                      : 1
 10-bit up counter                                     : 2
 10-bit updown counter                                 : 2
 28-bit up counter                                     : 1
 4-bit up counter                                      : 2
# Registers                                            : 121
 Flip-Flops                                            : 121
# Comparators                                          : 28
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 4
 11-bit comparator greater                             : 7
 11-bit comparator lessequal                           : 4
 32-bit comparator greater                             : 5
 32-bit comparator lessequal                           : 6
# Multiplexers                                         : 23
 10-bit 2-to-1 multiplexer                             : 6
 12-bit 2-to-1 multiplexer                             : 4
 12-bit 4-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 10
 7-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <x_paddle1_9> has a constant value of 0 in block <paddle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_paddle1_8> has a constant value of 0 in block <paddle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_paddle1_7> has a constant value of 0 in block <paddle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_paddle1_6> has a constant value of 0 in block <paddle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_paddle1_5> has a constant value of 0 in block <paddle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_paddle1_4> has a constant value of 1 in block <paddle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_paddle1_3> has a constant value of 1 in block <paddle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_paddle1_2> has a constant value of 1 in block <paddle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_paddle1_1> has a constant value of 0 in block <paddle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_paddle1_0> has a constant value of 0 in block <paddle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_paddle2_9> has a constant value of 1 in block <paddle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_paddle2_8> has a constant value of 0 in block <paddle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_paddle2_7> has a constant value of 0 in block <paddle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_paddle2_6> has a constant value of 1 in block <paddle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_paddle2_5> has a constant value of 1 in block <paddle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_paddle2_4> has a constant value of 0 in block <paddle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_paddle2_3> has a constant value of 0 in block <paddle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_paddle2_2> has a constant value of 1 in block <paddle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_paddle2_1> has a constant value of 0 in block <paddle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_paddle2_0> has a constant value of 0 in block <paddle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <dy_10> of sequential type is unconnected in block <all>.
WARNING:Xst:2677 - Node <dy_11> of sequential type is unconnected in block <all>.
WARNING:Xst:2677 - Node <dy_12> of sequential type is unconnected in block <all>.
WARNING:Xst:2677 - Node <dy_13> of sequential type is unconnected in block <all>.
WARNING:Xst:2677 - Node <dy_14> of sequential type is unconnected in block <all>.
WARNING:Xst:2677 - Node <dy_15> of sequential type is unconnected in block <all>.
WARNING:Xst:2677 - Node <dy_16> of sequential type is unconnected in block <all>.
WARNING:Xst:2677 - Node <dy_17> of sequential type is unconnected in block <all>.
WARNING:Xst:2677 - Node <dy_18> of sequential type is unconnected in block <all>.
WARNING:Xst:2677 - Node <dy_19> of sequential type is unconnected in block <all>.
WARNING:Xst:2677 - Node <dy_20> of sequential type is unconnected in block <all>.
WARNING:Xst:2677 - Node <dy_21> of sequential type is unconnected in block <all>.
WARNING:Xst:2677 - Node <dy_22> of sequential type is unconnected in block <all>.
WARNING:Xst:2677 - Node <dy_23> of sequential type is unconnected in block <all>.
WARNING:Xst:2677 - Node <dy_24> of sequential type is unconnected in block <all>.
WARNING:Xst:2677 - Node <dy_25> of sequential type is unconnected in block <all>.
WARNING:Xst:2677 - Node <dy_26> of sequential type is unconnected in block <all>.
WARNING:Xst:2677 - Node <dy_27> of sequential type is unconnected in block <all>.
WARNING:Xst:2677 - Node <dy_28> of sequential type is unconnected in block <all>.
WARNING:Xst:2677 - Node <dy_29> of sequential type is unconnected in block <all>.
WARNING:Xst:2677 - Node <dy_30> of sequential type is unconnected in block <all>.
WARNING:Xst:2677 - Node <dy_31> of sequential type is unconnected in block <all>.
WARNING:Xst:2677 - Node <dx_10> of sequential type is unconnected in block <all>.
WARNING:Xst:2677 - Node <dx_11> of sequential type is unconnected in block <all>.
WARNING:Xst:2677 - Node <dx_12> of sequential type is unconnected in block <all>.
WARNING:Xst:2677 - Node <dx_13> of sequential type is unconnected in block <all>.
WARNING:Xst:2677 - Node <dx_14> of sequential type is unconnected in block <all>.
WARNING:Xst:2677 - Node <dx_15> of sequential type is unconnected in block <all>.
WARNING:Xst:2677 - Node <dx_16> of sequential type is unconnected in block <all>.
WARNING:Xst:2677 - Node <dx_17> of sequential type is unconnected in block <all>.
WARNING:Xst:2677 - Node <dx_18> of sequential type is unconnected in block <all>.
WARNING:Xst:2677 - Node <dx_19> of sequential type is unconnected in block <all>.
WARNING:Xst:2677 - Node <dx_20> of sequential type is unconnected in block <all>.
WARNING:Xst:2677 - Node <dx_21> of sequential type is unconnected in block <all>.
WARNING:Xst:2677 - Node <dx_22> of sequential type is unconnected in block <all>.
WARNING:Xst:2677 - Node <dx_23> of sequential type is unconnected in block <all>.
WARNING:Xst:2677 - Node <dx_24> of sequential type is unconnected in block <all>.
WARNING:Xst:2677 - Node <dx_25> of sequential type is unconnected in block <all>.
WARNING:Xst:2677 - Node <dx_26> of sequential type is unconnected in block <all>.
WARNING:Xst:2677 - Node <dx_27> of sequential type is unconnected in block <all>.
WARNING:Xst:2677 - Node <dx_28> of sequential type is unconnected in block <all>.
WARNING:Xst:2677 - Node <dx_29> of sequential type is unconnected in block <all>.
WARNING:Xst:2677 - Node <dx_30> of sequential type is unconnected in block <all>.
WARNING:Xst:2677 - Node <dx_31> of sequential type is unconnected in block <all>.

Optimizing unit <main> ...

Optimizing unit <render> ...

Optimizing unit <all> ...

Optimizing unit <paddle> ...
WARNING:Xst:1293 - FF/Latch <b1/dx_0> has a constant value of 1 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <b1/dy_0> has a constant value of 1 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <p1/y_paddle2_9> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <p1/y_paddle1_9> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c1/i_17> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c1/i_18> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c1/i_19> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c1/i_20> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c1/i_21> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c1/i_22> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c1/i_23> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c1/i_24> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c1/i_25> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c1/i_26> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c1/i_27> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <b1/dx_9> in Unit <main> is equivalent to the following 8 FFs/Latches, which will be removed : <b1/dx_8> <b1/dx_7> <b1/dx_6> <b1/dx_5> <b1/dx_4> <b1/dx_3> <b1/dx_2> <b1/dx_1> 
INFO:Xst:2261 - The FF/Latch <b1/y_ball_0> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <b1/x_ball_0> 
INFO:Xst:2261 - The FF/Latch <b1/dy_9> in Unit <main> is equivalent to the following 8 FFs/Latches, which will be removed : <b1/dy_8> <b1/dy_7> <b1/dy_6> <b1/dy_5> <b1/dy_4> <b1/dy_3> <b1/dy_2> <b1/dy_1> 
INFO:Xst:2261 - The FF/Latch <r1/rgb_reg_11> in Unit <main> is equivalent to the following 3 FFs/Latches, which will be removed : <r1/rgb_reg_10> <r1/rgb_reg_9> <r1/rgb_reg_8> 
INFO:Xst:2261 - The FF/Latch <v1/pixel_reg> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <c1/i_0> 
INFO:Xst:2261 - The FF/Latch <r1/rgb_reg_3> in Unit <main> is equivalent to the following 3 FFs/Latches, which will be removed : <r1/rgb_reg_2> <r1/rgb_reg_1> <r1/rgb_reg_0> 
INFO:Xst:2261 - The FF/Latch <r1/rgb_reg_7> in Unit <main> is equivalent to the following 3 FFs/Latches, which will be removed : <r1/rgb_reg_6> <r1/rgb_reg_5> <r1/rgb_reg_4> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 26.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 92
 Flip-Flops                                            : 92

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 720
#      GND                         : 1
#      INV                         : 49
#      LUT1                        : 35
#      LUT2                        : 31
#      LUT3                        : 23
#      LUT4                        : 178
#      LUT5                        : 51
#      LUT6                        : 57
#      MULT_AND                    : 16
#      MUXCY                       : 167
#      VCC                         : 1
#      XORCY                       : 111
# FlipFlops/Latches                : 92
#      FD                          : 1
#      FDE                         : 40
#      FDR                         : 23
#      FDRE                        : 28
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 5
#      OBUF                        : 28

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              92  out of   4800     1%  
 Number of Slice LUTs:                  424  out of   2400    17%  
    Number used as Logic:               424  out of   2400    17%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    448
   Number with an unused Flip Flop:     356  out of    448    79%  
   Number with an unused LUT:            24  out of    448     5%  
   Number of fully used LUT-FF pairs:    68  out of    448    15%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    102    33%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 45    |
c1/clk_1ms                         | BUFG                   | 47    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.233ns (Maximum Frequency: 121.469MHz)
   Minimum input arrival time before clock: 4.649ns
   Maximum output required time after clock: 7.048ns
   Maximum combinational path delay: 6.406ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.330ns (frequency: 157.977MHz)
  Total number of paths / destination ports: 1701 / 102
-------------------------------------------------------------------------
Delay:               6.330ns (Levels of Logic = 9)
  Source:            v1/v_count_reg_0 (FF)
  Destination:       r1/rgb_reg_11 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: v1/v_count_reg_0 to r1/rgb_reg_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            16   0.447   1.233  v1/v_count_reg_0 (v1/v_count_reg_0)
     LUT4:I1->O            1   0.205   0.000  p1/Mcompar_GND_7_o_GND_7_o_LessThan_42_o_lut<0> (p1/Mcompar_GND_7_o_GND_7_o_LessThan_42_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  p1/Mcompar_GND_7_o_GND_7_o_LessThan_42_o_cy<0> (p1/Mcompar_GND_7_o_GND_7_o_LessThan_42_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  p1/Mcompar_GND_7_o_GND_7_o_LessThan_42_o_cy<1> (p1/Mcompar_GND_7_o_GND_7_o_LessThan_42_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  p1/Mcompar_GND_7_o_GND_7_o_LessThan_42_o_cy<2> (p1/Mcompar_GND_7_o_GND_7_o_LessThan_42_o_cy<2>)
     MUXCY:CI->O           1   0.213   0.684  p1/Mcompar_GND_7_o_GND_7_o_LessThan_42_o_cy<3> (p1/Mcompar_GND_7_o_GND_7_o_LessThan_42_o_cy<3>)
     LUT5:I3->O            1   0.203   0.808  p1/Mcompar_GND_7_o_GND_7_o_LessThan_42_o_cy<4> (p1/GND_7_o_GND_7_o_LessThan_42_o)
     LUT6:I3->O            2   0.205   0.961  p1/GND_7_o_GND_7_o_AND_21_o13 (paddle2_on)
     LUT6:I1->O            3   0.203   0.651  r1/Mmux_GND_3_o_GND_3_o_mux_9_OUT15 (r1/Mmux_GND_3_o_GND_3_o_mux_9_OUT15)
     LUT5:I4->O            1   0.205   0.000  r1/Mmux_GND_3_o_GND_3_o_mux_9_OUT61 (r1/GND_3_o_GND_3_o_mux_9_OUT<3>)
     FDR:D                     0.102          r1/rgb_reg_3
    ----------------------------------------
    Total                      6.330ns (1.993ns logic, 4.337ns route)
                                       (31.5% logic, 68.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'c1/clk_1ms'
  Clock period: 8.233ns (frequency: 121.469MHz)
  Total number of paths / destination ports: 164129 / 73
-------------------------------------------------------------------------
Delay:               8.233ns (Levels of Logic = 20)
  Source:            p1/y_paddle2_4 (FF)
  Destination:       b1/x_ball_9 (FF)
  Source Clock:      c1/clk_1ms rising
  Destination Clock: c1/clk_1ms rising

  Data Path: p1/y_paddle2_4 to b1/x_ball_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             18   0.447   1.278  p1/y_paddle2_4 (p1/y_paddle2_4)
     LUT5:I2->O            4   0.205   0.931  b1/Msub_GND_5_o_GND_5_o_sub_11_OUT_xor<7>11 (b1/GND_5_o_GND_5_o_sub_11_OUT<7>)
     LUT4:I0->O            0   0.203   0.000  b1/Mcompar_GND_5_o_GND_5_o_LessThan_12_o_lutdi3 (b1/Mcompar_GND_5_o_GND_5_o_LessThan_12_o_lutdi3)
     MUXCY:DI->O           1   0.145   0.000  b1/Mcompar_GND_5_o_GND_5_o_LessThan_12_o_cy<3> (b1/Mcompar_GND_5_o_GND_5_o_LessThan_12_o_cy<3>)
     MUXCY:CI->O           9   0.213   0.934  b1/Mcompar_GND_5_o_GND_5_o_LessThan_12_o_cy<4> (b1/Mcompar_GND_5_o_GND_5_o_LessThan_12_o_cy<4>)
     LUT3:I1->O            0   0.203   0.000  b1/Mmux_dx[31]_dx[31]_mux_15_OUT_A1101 (b1/Mmux_dx[31]_dx[31]_mux_15_OUT_rs_A<0>_mand)
     MUXCY:DI->O           1   0.145   0.000  b1/Mmux_dx[31]_dx[31]_mux_15_OUT_rs_cy<0> (b1/Mmux_dx[31]_dx[31]_mux_15_OUT_rs_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  b1/Mmux_dx[31]_dx[31]_mux_15_OUT_rs_cy<1> (b1/Mmux_dx[31]_dx[31]_mux_15_OUT_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  b1/Mmux_dx[31]_dx[31]_mux_15_OUT_rs_cy<2> (b1/Mmux_dx[31]_dx[31]_mux_15_OUT_rs_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  b1/Mmux_dx[31]_dx[31]_mux_15_OUT_rs_cy<3> (b1/Mmux_dx[31]_dx[31]_mux_15_OUT_rs_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  b1/Mmux_dx[31]_dx[31]_mux_15_OUT_rs_cy<4> (b1/Mmux_dx[31]_dx[31]_mux_15_OUT_rs_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  b1/Mmux_dx[31]_dx[31]_mux_15_OUT_rs_cy<5> (b1/Mmux_dx[31]_dx[31]_mux_15_OUT_rs_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  b1/Mmux_dx[31]_dx[31]_mux_15_OUT_rs_cy<6> (b1/Mmux_dx[31]_dx[31]_mux_15_OUT_rs_cy<6>)
     XORCY:CI->O           2   0.180   0.616  b1/Mmux_dx[31]_dx[31]_mux_15_OUT_rs_xor<7> (b1/dx[31]_dx[31]_mux_15_OUT<7>)
     INV:I->O              1   0.206   0.000  b1/Msub_dx[31]_unary_minus_23_OUT_lut<7>_INV_0 (b1/Msub_dx[31]_unary_minus_23_OUT_lut<7>)
     MUXCY:S->O            1   0.172   0.000  b1/Msub_dx[31]_unary_minus_23_OUT_cy<7> (b1/Msub_dx[31]_unary_minus_23_OUT_cy<7>)
     XORCY:CI->O           2   0.180   0.617  b1/Msub_dx[31]_unary_minus_23_OUT_xor<8> (b1/dx[31]_unary_minus_23_OUT<8>)
     LUT5:I4->O            1   0.205   0.000  b1/Msub_dx[31]_unary_minus_31_OUT_lut<8> (b1/Msub_dx[31]_unary_minus_31_OUT_lut<8>)
     MUXCY:S->O            0   0.172   0.000  b1/Msub_dx[31]_unary_minus_31_OUT_cy<8> (b1/Msub_dx[31]_unary_minus_31_OUT_cy<8>)
     XORCY:CI->O           1   0.180   0.580  b1/Msub_dx[31]_unary_minus_31_OUT_xor<9> (b1/dx[31]_unary_minus_31_OUT<9>)
     LUT6:I5->O            1   0.205   0.000  b1/Mmux_dx[31]_dx[31]_mux_42_OUT321 (b1/dx[31]_dx[31]_mux_42_OUT<9>)
     FDE:D                     0.102          b1/dx_9
    ----------------------------------------
    Total                      8.233ns (3.277ns logic, 4.956ns route)
                                       (39.8% logic, 60.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.390ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       r1/rgb_reg_11 (FF)
  Destination Clock: clk rising

  Data Path: reset to r1/rgb_reg_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            58   1.222   1.600  reset_IBUF (reset_IBUF)
     INV:I->O             13   0.206   0.932  _i000001/reset_inv1_INV_0 (_i000001/reset_inv)
     FDR:R                     0.430          _i000001/game_state_1
    ----------------------------------------
    Total                      4.390ns (1.858ns logic, 2.532ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'c1/clk_1ms'
  Total number of paths / destination ports: 408 / 84
-------------------------------------------------------------------------
Offset:              4.649ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       b1/y_ball_9 (FF)
  Destination Clock: c1/clk_1ms rising

  Data Path: reset to b1/y_ball_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            58   1.222   1.829  reset_IBUF (reset_IBUF)
     LUT3:I0->O           19   0.205   1.071  b1/_n0211_inv1 (b1/_n0211_inv)
     FDE:CE                    0.322          b1/x_ball_1
    ----------------------------------------
    Total                      4.649ns (1.749ns logic, 2.900ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 110 / 14
-------------------------------------------------------------------------
Offset:              7.048ns (Levels of Logic = 4)
  Source:            v1/h_count_reg_9 (FF)
  Destination:       rgb<11> (PAD)
  Source Clock:      clk rising

  Data Path: v1/h_count_reg_9 to rgb<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             9   0.447   1.058  v1/h_count_reg_9 (v1/h_count_reg_9)
     LUT3:I0->O            1   0.205   0.924  v1/video_on_SW0 (N10)
     LUT6:I1->O            3   0.203   0.755  v1/video_on (video_on)
     LUT2:I0->O            4   0.203   0.683  r1/Mmux_rgb13 (rgb_0_OBUF)
     OBUF:I->O                 2.571          rgb_0_OBUF (rgb<0>)
    ----------------------------------------
    Total                      7.048ns (3.629ns logic, 3.419ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'c1/clk_1ms'
  Total number of paths / destination ports: 56 / 14
-------------------------------------------------------------------------
Offset:              5.053ns (Levels of Logic = 2)
  Source:            b1/p1_score_1 (FF)
  Destination:       seg2<5> (PAD)
  Source Clock:      c1/clk_1ms rising

  Data Path: b1/p1_score_1 to seg2<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            12   0.447   1.253  b1/p1_score_1 (b1/p1_score_1)
     LUT5:I0->O            1   0.203   0.579  _i000002/Mmux_seg251 (seg2_4_OBUF)
     OBUF:I->O                 2.571          seg2_4_OBUF (seg2<4>)
    ----------------------------------------
    Total                      5.053ns (3.221ns logic, 1.832ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Delay:               6.406ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       seg1<4> (PAD)

  Data Path: reset to seg1<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            58   1.222   1.829  reset_IBUF (reset_IBUF)
     LUT5:I2->O            1   0.205   0.579  _i000002/Mmux_seg251 (seg2_4_OBUF)
     OBUF:I->O                 2.571          seg2_4_OBUF (seg2<4>)
    ----------------------------------------
    Total                      6.406ns (3.998ns logic, 2.408ns route)
                                       (62.4% logic, 37.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock c1/clk_1ms
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
c1/clk_1ms     |    8.233|         |         |         |
clk            |    2.921|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
c1/clk_1ms     |    7.407|         |         |         |
clk            |    6.330|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.36 secs
 
--> 

Total memory usage is 4503252 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  110 (   0 filtered)
Number of infos    :   11 (   0 filtered)

