Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat May 21 19:18:22 2022
| Host         : divyanshu-HP-ENVY-x360-Convertible-13-bd0xxx running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file design2_timing_summary_routed.rpt -pb design2_timing_summary_routed.pb -rpx design2_timing_summary_routed.rpx -warn_on_violation
| Design       : design2
| Device       : 7a35t-cpg236
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.772        0.000                      0                   96        0.195        0.000                      0                   96        4.500        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.772        0.000                      0                   96        0.195        0.000                      0                   96        4.500        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.772ns  (required time - arrival time)
  Source:                 clk_count_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.799ns (21.449%)  route 2.926ns (78.551%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 14.328 - 10.000 ) 
    Source Clock Delay      (SCD):    4.598ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.439     4.598    clk_IBUF_BUFG
    SLICE_X62Y40         FDSE                                         r  clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDSE (Prop_fdse_C_Q)         0.379     4.977 f  clk_count_reg[11]/Q
                         net (fo=7, routed)           0.846     5.823    clk_count_reg_n_0_[11]
    SLICE_X60Y39         LUT4 (Prop_lut4_I1_O)        0.105     5.928 f  state[1]_i_16/O
                         net (fo=1, routed)           0.452     6.380    state[1]_i_16_n_0
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.105     6.485 f  state[1]_i_15/O
                         net (fo=3, routed)           0.245     6.730    state[1]_i_15_n_0
    SLICE_X59Y40         LUT6 (Prop_lut6_I5_O)        0.105     6.835 r  clk_count[13]_i_4/O
                         net (fo=15, routed)          0.644     7.478    clk_count[13]_i_4_n_0
    SLICE_X62Y40         LUT5 (Prop_lut5_I0_O)        0.105     7.583 r  clk_count[13]_i_1/O
                         net (fo=14, routed)          0.740     8.323    clk_count[13]_i_1_n_0
    SLICE_X60Y39         FDSE                                         r  clk_count_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.328    14.328    clk_IBUF_BUFG
    SLICE_X60Y39         FDSE                                         r  clk_count_reg[5]/C
                         clock pessimism              0.225    14.553    
                         clock uncertainty           -0.035    14.518    
    SLICE_X60Y39         FDSE (Setup_fdse_C_S)       -0.423    14.095    clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.095    
                         arrival time                          -8.323    
  -------------------------------------------------------------------
                         slack                                  5.772    

Slack (MET) :             5.781ns  (required time - arrival time)
  Source:                 clk_count_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 0.799ns (21.510%)  route 2.916ns (78.490%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 14.327 - 10.000 ) 
    Source Clock Delay      (SCD):    4.598ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.439     4.598    clk_IBUF_BUFG
    SLICE_X62Y40         FDSE                                         r  clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDSE (Prop_fdse_C_Q)         0.379     4.977 f  clk_count_reg[11]/Q
                         net (fo=7, routed)           0.846     5.823    clk_count_reg_n_0_[11]
    SLICE_X60Y39         LUT4 (Prop_lut4_I1_O)        0.105     5.928 f  state[1]_i_16/O
                         net (fo=1, routed)           0.452     6.380    state[1]_i_16_n_0
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.105     6.485 f  state[1]_i_15/O
                         net (fo=3, routed)           0.245     6.730    state[1]_i_15_n_0
    SLICE_X59Y40         LUT6 (Prop_lut6_I5_O)        0.105     6.835 r  clk_count[13]_i_4/O
                         net (fo=15, routed)          0.644     7.478    clk_count[13]_i_4_n_0
    SLICE_X62Y40         LUT5 (Prop_lut5_I0_O)        0.105     7.583 r  clk_count[13]_i_1/O
                         net (fo=14, routed)          0.729     8.312    clk_count[13]_i_1_n_0
    SLICE_X60Y38         FDSE                                         r  clk_count_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.327    14.327    clk_IBUF_BUFG
    SLICE_X60Y38         FDSE                                         r  clk_count_reg[1]/C
                         clock pessimism              0.225    14.552    
                         clock uncertainty           -0.035    14.517    
    SLICE_X60Y38         FDSE (Setup_fdse_C_S)       -0.423    14.094    clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.094    
                         arrival time                          -8.312    
  -------------------------------------------------------------------
                         slack                                  5.781    

Slack (MET) :             5.781ns  (required time - arrival time)
  Source:                 clk_count_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 0.799ns (21.510%)  route 2.916ns (78.490%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 14.327 - 10.000 ) 
    Source Clock Delay      (SCD):    4.598ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.439     4.598    clk_IBUF_BUFG
    SLICE_X62Y40         FDSE                                         r  clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDSE (Prop_fdse_C_Q)         0.379     4.977 f  clk_count_reg[11]/Q
                         net (fo=7, routed)           0.846     5.823    clk_count_reg_n_0_[11]
    SLICE_X60Y39         LUT4 (Prop_lut4_I1_O)        0.105     5.928 f  state[1]_i_16/O
                         net (fo=1, routed)           0.452     6.380    state[1]_i_16_n_0
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.105     6.485 f  state[1]_i_15/O
                         net (fo=3, routed)           0.245     6.730    state[1]_i_15_n_0
    SLICE_X59Y40         LUT6 (Prop_lut6_I5_O)        0.105     6.835 r  clk_count[13]_i_4/O
                         net (fo=15, routed)          0.644     7.478    clk_count[13]_i_4_n_0
    SLICE_X62Y40         LUT5 (Prop_lut5_I0_O)        0.105     7.583 r  clk_count[13]_i_1/O
                         net (fo=14, routed)          0.729     8.312    clk_count[13]_i_1_n_0
    SLICE_X60Y38         FDSE                                         r  clk_count_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.327    14.327    clk_IBUF_BUFG
    SLICE_X60Y38         FDSE                                         r  clk_count_reg[2]/C
                         clock pessimism              0.225    14.552    
                         clock uncertainty           -0.035    14.517    
    SLICE_X60Y38         FDSE (Setup_fdse_C_S)       -0.423    14.094    clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.094    
                         arrival time                          -8.312    
  -------------------------------------------------------------------
                         slack                                  5.781    

Slack (MET) :             5.781ns  (required time - arrival time)
  Source:                 clk_count_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 0.799ns (21.510%)  route 2.916ns (78.490%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 14.327 - 10.000 ) 
    Source Clock Delay      (SCD):    4.598ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.439     4.598    clk_IBUF_BUFG
    SLICE_X62Y40         FDSE                                         r  clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDSE (Prop_fdse_C_Q)         0.379     4.977 f  clk_count_reg[11]/Q
                         net (fo=7, routed)           0.846     5.823    clk_count_reg_n_0_[11]
    SLICE_X60Y39         LUT4 (Prop_lut4_I1_O)        0.105     5.928 f  state[1]_i_16/O
                         net (fo=1, routed)           0.452     6.380    state[1]_i_16_n_0
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.105     6.485 f  state[1]_i_15/O
                         net (fo=3, routed)           0.245     6.730    state[1]_i_15_n_0
    SLICE_X59Y40         LUT6 (Prop_lut6_I5_O)        0.105     6.835 r  clk_count[13]_i_4/O
                         net (fo=15, routed)          0.644     7.478    clk_count[13]_i_4_n_0
    SLICE_X62Y40         LUT5 (Prop_lut5_I0_O)        0.105     7.583 r  clk_count[13]_i_1/O
                         net (fo=14, routed)          0.729     8.312    clk_count[13]_i_1_n_0
    SLICE_X60Y38         FDSE                                         r  clk_count_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.327    14.327    clk_IBUF_BUFG
    SLICE_X60Y38         FDSE                                         r  clk_count_reg[3]/C
                         clock pessimism              0.225    14.552    
                         clock uncertainty           -0.035    14.517    
    SLICE_X60Y38         FDSE (Setup_fdse_C_S)       -0.423    14.094    clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.094    
                         arrival time                          -8.312    
  -------------------------------------------------------------------
                         slack                                  5.781    

Slack (MET) :             5.781ns  (required time - arrival time)
  Source:                 clk_count_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 0.799ns (21.510%)  route 2.916ns (78.490%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 14.327 - 10.000 ) 
    Source Clock Delay      (SCD):    4.598ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.439     4.598    clk_IBUF_BUFG
    SLICE_X62Y40         FDSE                                         r  clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDSE (Prop_fdse_C_Q)         0.379     4.977 f  clk_count_reg[11]/Q
                         net (fo=7, routed)           0.846     5.823    clk_count_reg_n_0_[11]
    SLICE_X60Y39         LUT4 (Prop_lut4_I1_O)        0.105     5.928 f  state[1]_i_16/O
                         net (fo=1, routed)           0.452     6.380    state[1]_i_16_n_0
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.105     6.485 f  state[1]_i_15/O
                         net (fo=3, routed)           0.245     6.730    state[1]_i_15_n_0
    SLICE_X59Y40         LUT6 (Prop_lut6_I5_O)        0.105     6.835 r  clk_count[13]_i_4/O
                         net (fo=15, routed)          0.644     7.478    clk_count[13]_i_4_n_0
    SLICE_X62Y40         LUT5 (Prop_lut5_I0_O)        0.105     7.583 r  clk_count[13]_i_1/O
                         net (fo=14, routed)          0.729     8.312    clk_count[13]_i_1_n_0
    SLICE_X60Y38         FDSE                                         r  clk_count_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.327    14.327    clk_IBUF_BUFG
    SLICE_X60Y38         FDSE                                         r  clk_count_reg[4]/C
                         clock pessimism              0.225    14.552    
                         clock uncertainty           -0.035    14.517    
    SLICE_X60Y38         FDSE (Setup_fdse_C_S)       -0.423    14.094    clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.094    
                         arrival time                          -8.312    
  -------------------------------------------------------------------
                         slack                                  5.781    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 clk_count_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 0.799ns (23.406%)  route 2.615ns (76.594%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 14.329 - 10.000 ) 
    Source Clock Delay      (SCD):    4.598ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.439     4.598    clk_IBUF_BUFG
    SLICE_X62Y40         FDSE                                         r  clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDSE (Prop_fdse_C_Q)         0.379     4.977 f  clk_count_reg[11]/Q
                         net (fo=7, routed)           0.846     5.823    clk_count_reg_n_0_[11]
    SLICE_X60Y39         LUT4 (Prop_lut4_I1_O)        0.105     5.928 f  state[1]_i_16/O
                         net (fo=1, routed)           0.452     6.380    state[1]_i_16_n_0
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.105     6.485 f  state[1]_i_15/O
                         net (fo=3, routed)           0.245     6.730    state[1]_i_15_n_0
    SLICE_X59Y40         LUT6 (Prop_lut6_I5_O)        0.105     6.835 r  clk_count[13]_i_4/O
                         net (fo=15, routed)          0.644     7.478    clk_count[13]_i_4_n_0
    SLICE_X62Y40         LUT5 (Prop_lut5_I0_O)        0.105     7.583 r  clk_count[13]_i_1/O
                         net (fo=14, routed)          0.428     8.012    clk_count[13]_i_1_n_0
    SLICE_X60Y40         FDSE                                         r  clk_count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.329    14.329    clk_IBUF_BUFG
    SLICE_X60Y40         FDSE                                         r  clk_count_reg[0]/C
                         clock pessimism              0.225    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X60Y40         FDSE (Setup_fdse_C_S)       -0.423    14.096    clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.096    
                         arrival time                          -8.012    
  -------------------------------------------------------------------
                         slack                                  6.084    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 clk_count_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 0.799ns (23.406%)  route 2.615ns (76.594%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 14.329 - 10.000 ) 
    Source Clock Delay      (SCD):    4.598ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.439     4.598    clk_IBUF_BUFG
    SLICE_X62Y40         FDSE                                         r  clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDSE (Prop_fdse_C_Q)         0.379     4.977 f  clk_count_reg[11]/Q
                         net (fo=7, routed)           0.846     5.823    clk_count_reg_n_0_[11]
    SLICE_X60Y39         LUT4 (Prop_lut4_I1_O)        0.105     5.928 f  state[1]_i_16/O
                         net (fo=1, routed)           0.452     6.380    state[1]_i_16_n_0
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.105     6.485 f  state[1]_i_15/O
                         net (fo=3, routed)           0.245     6.730    state[1]_i_15_n_0
    SLICE_X59Y40         LUT6 (Prop_lut6_I5_O)        0.105     6.835 r  clk_count[13]_i_4/O
                         net (fo=15, routed)          0.644     7.478    clk_count[13]_i_4_n_0
    SLICE_X62Y40         LUT5 (Prop_lut5_I0_O)        0.105     7.583 r  clk_count[13]_i_1/O
                         net (fo=14, routed)          0.428     8.012    clk_count[13]_i_1_n_0
    SLICE_X60Y40         FDSE                                         r  clk_count_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.329    14.329    clk_IBUF_BUFG
    SLICE_X60Y40         FDSE                                         r  clk_count_reg[10]/C
                         clock pessimism              0.225    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X60Y40         FDSE (Setup_fdse_C_S)       -0.423    14.096    clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.096    
                         arrival time                          -8.012    
  -------------------------------------------------------------------
                         slack                                  6.084    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 clk_count_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 0.799ns (23.406%)  route 2.615ns (76.594%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 14.329 - 10.000 ) 
    Source Clock Delay      (SCD):    4.598ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.439     4.598    clk_IBUF_BUFG
    SLICE_X62Y40         FDSE                                         r  clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDSE (Prop_fdse_C_Q)         0.379     4.977 f  clk_count_reg[11]/Q
                         net (fo=7, routed)           0.846     5.823    clk_count_reg_n_0_[11]
    SLICE_X60Y39         LUT4 (Prop_lut4_I1_O)        0.105     5.928 f  state[1]_i_16/O
                         net (fo=1, routed)           0.452     6.380    state[1]_i_16_n_0
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.105     6.485 f  state[1]_i_15/O
                         net (fo=3, routed)           0.245     6.730    state[1]_i_15_n_0
    SLICE_X59Y40         LUT6 (Prop_lut6_I5_O)        0.105     6.835 r  clk_count[13]_i_4/O
                         net (fo=15, routed)          0.644     7.478    clk_count[13]_i_4_n_0
    SLICE_X62Y40         LUT5 (Prop_lut5_I0_O)        0.105     7.583 r  clk_count[13]_i_1/O
                         net (fo=14, routed)          0.428     8.012    clk_count[13]_i_1_n_0
    SLICE_X60Y40         FDSE                                         r  clk_count_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.329    14.329    clk_IBUF_BUFG
    SLICE_X60Y40         FDSE                                         r  clk_count_reg[9]/C
                         clock pessimism              0.225    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X60Y40         FDSE (Setup_fdse_C_S)       -0.423    14.096    clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.096    
                         arrival time                          -8.012    
  -------------------------------------------------------------------
                         slack                                  6.084    

Slack (MET) :             6.106ns  (required time - arrival time)
  Source:                 clk_count_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 0.799ns (22.966%)  route 2.680ns (77.034%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 14.329 - 10.000 ) 
    Source Clock Delay      (SCD):    4.598ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.439     4.598    clk_IBUF_BUFG
    SLICE_X62Y40         FDSE                                         r  clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDSE (Prop_fdse_C_Q)         0.379     4.977 f  clk_count_reg[11]/Q
                         net (fo=7, routed)           0.846     5.823    clk_count_reg_n_0_[11]
    SLICE_X60Y39         LUT4 (Prop_lut4_I1_O)        0.105     5.928 f  state[1]_i_16/O
                         net (fo=1, routed)           0.452     6.380    state[1]_i_16_n_0
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.105     6.485 f  state[1]_i_15/O
                         net (fo=3, routed)           0.245     6.730    state[1]_i_15_n_0
    SLICE_X59Y40         LUT6 (Prop_lut6_I5_O)        0.105     6.835 r  clk_count[13]_i_4/O
                         net (fo=15, routed)          0.644     7.478    clk_count[13]_i_4_n_0
    SLICE_X62Y40         LUT5 (Prop_lut5_I0_O)        0.105     7.583 r  clk_count[13]_i_1/O
                         net (fo=14, routed)          0.494     8.077    clk_count[13]_i_1_n_0
    SLICE_X62Y39         FDSE                                         r  clk_count_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.329    14.329    clk_IBUF_BUFG
    SLICE_X62Y39         FDSE                                         r  clk_count_reg[6]/C
                         clock pessimism              0.241    14.570    
                         clock uncertainty           -0.035    14.535    
    SLICE_X62Y39         FDSE (Setup_fdse_C_S)       -0.352    14.183    clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.183    
                         arrival time                          -8.077    
  -------------------------------------------------------------------
                         slack                                  6.106    

Slack (MET) :             6.106ns  (required time - arrival time)
  Source:                 clk_count_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 0.799ns (22.966%)  route 2.680ns (77.034%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 14.329 - 10.000 ) 
    Source Clock Delay      (SCD):    4.598ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.439     4.598    clk_IBUF_BUFG
    SLICE_X62Y40         FDSE                                         r  clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDSE (Prop_fdse_C_Q)         0.379     4.977 f  clk_count_reg[11]/Q
                         net (fo=7, routed)           0.846     5.823    clk_count_reg_n_0_[11]
    SLICE_X60Y39         LUT4 (Prop_lut4_I1_O)        0.105     5.928 f  state[1]_i_16/O
                         net (fo=1, routed)           0.452     6.380    state[1]_i_16_n_0
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.105     6.485 f  state[1]_i_15/O
                         net (fo=3, routed)           0.245     6.730    state[1]_i_15_n_0
    SLICE_X59Y40         LUT6 (Prop_lut6_I5_O)        0.105     6.835 r  clk_count[13]_i_4/O
                         net (fo=15, routed)          0.644     7.478    clk_count[13]_i_4_n_0
    SLICE_X62Y40         LUT5 (Prop_lut5_I0_O)        0.105     7.583 r  clk_count[13]_i_1/O
                         net (fo=14, routed)          0.494     8.077    clk_count[13]_i_1_n_0
    SLICE_X62Y39         FDSE                                         r  clk_count_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.329    14.329    clk_IBUF_BUFG
    SLICE_X62Y39         FDSE                                         r  clk_count_reg[7]/C
                         clock pessimism              0.241    14.570    
                         clock uncertainty           -0.035    14.535    
    SLICE_X62Y39         FDSE (Setup_fdse_C_S)       -0.352    14.183    clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.183    
                         arrival time                          -8.077    
  -------------------------------------------------------------------
                         slack                                  6.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 byteToDisplay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/digit_B_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.997%)  route 0.114ns (38.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  byteToDisplay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  byteToDisplay_reg[2]/Q
                         net (fo=2, routed)           0.114     1.731    Multi_display/byteToDisplay[2]
    SLICE_X65Y37         LUT4 (Prop_lut4_I3_O)        0.045     1.776 r  Multi_display/digit_B/O
                         net (fo=1, routed)           0.000     1.776    Multi_display/digit_B_n_0
    SLICE_X65Y37         FDRE                                         r  Multi_display/digit_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.862     1.989    Multi_display/clk_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  Multi_display/digit_B_reg/C
                         clock pessimism             -0.499     1.490    
    SLICE_X65Y37         FDRE (Hold_fdre_C_D)         0.091     1.581    Multi_display/digit_B_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 byteToDisplay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            byteToDisplay_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.708%)  route 0.115ns (38.292%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  byteToDisplay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  byteToDisplay_reg[0]/Q
                         net (fo=2, routed)           0.115     1.732    byteToDisplay[0]
    SLICE_X65Y37         LUT5 (Prop_lut5_I4_O)        0.045     1.777 r  byteToDisplay[0]_i_1/O
                         net (fo=1, routed)           0.000     1.777    byteToDisplay[0]_i_1_n_0
    SLICE_X65Y37         FDRE                                         r  byteToDisplay_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  byteToDisplay_reg[0]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X65Y37         FDRE (Hold_fdre_C_D)         0.092     1.567    byteToDisplay_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 byteToDisplay_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            byteToDisplay_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.404%)  route 0.117ns (38.596%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X65Y36         FDRE                                         r  byteToDisplay_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  byteToDisplay_reg[4]/Q
                         net (fo=2, routed)           0.117     1.732    byteToDisplay[4]
    SLICE_X65Y36         LUT5 (Prop_lut5_I4_O)        0.045     1.777 r  byteToDisplay[4]_i_1/O
                         net (fo=1, routed)           0.000     1.777    byteToDisplay[4]_i_1_n_0
    SLICE_X65Y36         FDRE                                         r  byteToDisplay_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X65Y36         FDRE                                         r  byteToDisplay_reg[4]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X65Y36         FDRE (Hold_fdre_C_D)         0.092     1.566    byteToDisplay_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.148%)  route 0.171ns (47.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X59Y39         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  state_reg[1]/Q
                         net (fo=24, routed)          0.171     1.787    state_reg_n_0_[1]
    SLICE_X60Y38         LUT6 (Prop_lut6_I0_O)        0.045     1.832 r  clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.832    clk_count[1]_i_1_n_0
    SLICE_X60Y38         FDSE                                         r  clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X60Y38         FDSE                                         r  clk_count_reg[1]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X60Y38         FDSE (Hold_fdse_C_D)         0.120     1.611    clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 bit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.530%)  route 0.149ns (44.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X62Y38         FDRE                                         r  bit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  bit_index_reg[0]/Q
                         net (fo=12, routed)          0.149     1.766    bit_index_reg_n_0_[0]
    SLICE_X65Y39         LUT6 (Prop_lut6_I4_O)        0.045     1.811 r  bit_index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.811    bit_index[2]_i_1_n_0
    SLICE_X65Y39         FDRE                                         r  bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  bit_index_reg[2]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X65Y39         FDRE (Hold_fdre_C_D)         0.091     1.583    bit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.846%)  route 0.203ns (52.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X62Y41         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  state_reg[0]/Q
                         net (fo=23, routed)          0.203     1.821    state_reg_n_0_[0]
    SLICE_X60Y40         LUT6 (Prop_lut6_I1_O)        0.045     1.866 r  clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.866    clk_count[0]_i_1_n_0
    SLICE_X60Y40         FDSE                                         r  clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.863     1.990    clk_IBUF_BUFG
    SLICE_X60Y40         FDSE                                         r  clk_count_reg[0]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X60Y40         FDSE (Hold_fdse_C_D)         0.121     1.633    clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Multi_display/counter_new_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/digit_C_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.380%)  route 0.162ns (46.620%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.593     1.476    Multi_display/clk_IBUF_BUFG
    SLICE_X62Y38         FDRE                                         r  Multi_display/counter_new_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Multi_display/counter_new_reg[0]/Q
                         net (fo=5, routed)           0.162     1.780    Multi_display/counter_new[0]
    SLICE_X65Y38         LUT4 (Prop_lut4_I2_O)        0.045     1.825 r  Multi_display/digit_C/O
                         net (fo=1, routed)           0.000     1.825    Multi_display/digit_C_n_0
    SLICE_X65Y38         FDRE                                         r  Multi_display/digit_C_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.864     1.991    Multi_display/clk_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  Multi_display/digit_C_reg/C
                         clock pessimism             -0.499     1.492    
    SLICE_X65Y38         FDRE (Hold_fdre_C_D)         0.091     1.583    Multi_display/digit_C_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 registered_data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.002%)  route 0.179ns (55.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X58Y43         FDRE                                         r  registered_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  registered_data_reg/Q
                         net (fo=1, routed)           0.179     1.798    registered_data
    SLICE_X58Y43         FDRE                                         r  data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X58Y43         FDRE                                         r  data_reg/C
                         clock pessimism             -0.514     1.477    
    SLICE_X58Y43         FDRE (Hold_fdre_C_D)         0.070     1.547    data_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 byteToDisplay_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            byteToDisplay_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.390%)  route 0.169ns (47.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X65Y36         FDRE                                         r  byteToDisplay_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  byteToDisplay_reg[7]/Q
                         net (fo=2, routed)           0.169     1.784    byteToDisplay[7]
    SLICE_X65Y36         LUT5 (Prop_lut5_I4_O)        0.045     1.829 r  byteToDisplay[7]_i_1/O
                         net (fo=1, routed)           0.000     1.829    byteToDisplay[7]_i_1_n_0
    SLICE_X65Y36         FDRE                                         r  byteToDisplay_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X65Y36         FDRE                                         r  byteToDisplay_reg[7]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X65Y36         FDRE (Hold_fdre_C_D)         0.092     1.566    byteToDisplay_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Multi_display/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.592     1.475    Multi_display/clk_IBUF_BUFG
    SLICE_X64Y37         FDRE                                         r  Multi_display/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  Multi_display/counter_reg[18]/Q
                         net (fo=4, routed)           0.124     1.763    Multi_display/counter_reg[18]
    SLICE_X64Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.873 r  Multi_display/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.873    Multi_display/counter_reg[16]_i_1_n_5
    SLICE_X64Y37         FDRE                                         r  Multi_display/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.862     1.989    Multi_display/clk_IBUF_BUFG
    SLICE_X64Y37         FDRE                                         r  Multi_display/counter_reg[18]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X64Y37         FDRE (Hold_fdre_C_D)         0.134     1.609    Multi_display/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y38   Multi_display/counter_new_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y38   Multi_display/counter_new_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y33   Multi_display/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y35   Multi_display/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y35   Multi_display/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y36   Multi_display/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y36   Multi_display/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y36   Multi_display/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y36   Multi_display/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y32   Multi_display/light_num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y32   Multi_display/light_num_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y38   Multi_display/counter_new_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y38   Multi_display/counter_new_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y33   Multi_display/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y35   Multi_display/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y35   Multi_display/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y35   Multi_display/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y35   Multi_display/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y36   Multi_display/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y33   Multi_display/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y33   Multi_display/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y33   Multi_display/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y33   Multi_display/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y33   Multi_display/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y35   Multi_display/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y35   Multi_display/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y36   Multi_display/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y36   Multi_display/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y36   Multi_display/counter_reg[14]/C



