# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Dec 10 2023 15:59:58

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: LP8K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk_app
		4.2::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk_app:R vs. clk_app:R)
		5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: usb_n:in
			6.1.2::Path details for port: usb_p:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: usb_n:out
			6.2.2::Path details for port: usb_p:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: usb_n:in
			6.4.2::Path details for port: usb_p:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: usb_n:out
			6.5.2::Path details for port: usb_p:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 4
Clock: clk               | N/A                    | Target: 16.00 MHz   | 
Clock: clk_app           | Frequency: 154.78 MHz  | Target: 191.94 MHz  | 
Clock: clk_usb           | Frequency: 50.25 MHz   | Target: 48.01 MHz   | 
Clock: u_pll/PLLOUTCORE  | N/A                    | Target: 192.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk           clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk           clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_app        5210             -1251       N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20830            931         N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port                                   Setup Times  Clock Reference:Phase  
---------  -------------------------------------------  -----------  ---------------------  
usb_n:in   u_prescaler.prescaler_cnt_1_LC_18_1_5/lcout  1494         clk_usb:R              
usb_p:in   u_prescaler.prescaler_cnt_1_LC_18_1_5/lcout  2227         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port                                   Clock to Out  Clock Reference:Phase  
---------  -------------------------------------------  ------------  ---------------------  
usb_n:out  u_prescaler.prescaler_cnt_1_LC_18_1_5/lcout  14500         clk_usb:R              
usb_p:out  u_prescaler.prescaler_cnt_1_LC_18_1_5/lcout  15357         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port                                   Hold Times  Clock Reference:Phase  
---------  -------------------------------------------  ----------  ---------------------  
usb_n:in   u_prescaler.prescaler_cnt_1_LC_18_1_5/lcout  -253        clk_usb:R              
usb_p:in   u_prescaler.prescaler_cnt_1_LC_18_1_5/lcout  -1029       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port                                   Minimum Clock to Out  Clock Reference:Phase  
---------  -------------------------------------------  --------------------  ---------------------  
usb_n:out  u_prescaler.prescaler_cnt_1_LC_18_1_5/lcout  12237                 clk_usb:R              
usb_p:out  u_prescaler.prescaler_cnt_1_LC_18_1_5/lcout  13064                 clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 154.78 MHz | Target: 191.94 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_ltx4_async_data_in_iready_sq_0_LC_22_14_1/lcout
Path End         : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_ltx4_async_data_in_data_q_7_LC_17_12_7/ce
Capture Clock    : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_ltx4_async_data_in_data_q_7_LC_17_12_7/clk
Setup Constraint : 5210p
Path slack       : -1251p

Capture Clock Arrival Time (clk_app:R#2)   5210
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                  682
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5892

Launch Clock Arrival Time (clk_app:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                  682
+ Clock To Q                               796
+ Data Path Delay                         5665
---------------------------------------   ---- 
End-of-path arrival time (ps)             7143
 
Launch Clock Path
pin name                                                                                         model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                                               SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__11369/I                                                                                       GlobalMux                               0                 0  RISE       1
I__11369/O                                                                                       GlobalMux                             227               227  RISE       1
I__11378/I                                                                                       ClkMux                                  0               227  RISE       1
I__11378/O                                                                                       ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_ltx4_async_data_in_iready_sq_0_LC_22_14_1/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_ltx4_async_data_in_iready_sq_0_LC_22_14_1/lcout           LogicCell40_SEQ_MODE_1010    796              1478  -1251  RISE       4
I__11115/I                                                                                                  Odrv4                          0              1478  -1251  RISE       1
I__11115/O                                                                                                  Odrv4                        517              1995  -1251  RISE       1
I__11117/I                                                                                                  Span4Mux_h                     0              1995  -1251  RISE       1
I__11117/O                                                                                                  Span4Mux_h                   444              2440  -1251  RISE       1
I__11119/I                                                                                                  Span4Mux_v                     0              2440  -1251  RISE       1
I__11119/O                                                                                                  Span4Mux_v                   517              2956  -1251  RISE       1
I__11121/I                                                                                                  LocalMux                       0              2956  -1251  RISE       1
I__11121/O                                                                                                  LocalMux                     486              3442  -1251  RISE       1
I__11124/I                                                                                                  InMux                          0              3442  -1251  RISE       1
I__11124/O                                                                                                  InMux                        382              3825  -1251  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_ltx4_async_data_in_iready_sq_RNIIVU11_0_LC_18_13_6/in1    LogicCell40_SEQ_MODE_0000      0              3825  -1251  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_ltx4_async_data_in_iready_sq_RNIIVU11_0_LC_18_13_6/lcout  LogicCell40_SEQ_MODE_0000    589              4414  -1251  RISE       8
I__7240/I                                                                                                   Odrv12                         0              4414  -1251  RISE       1
I__7240/O                                                                                                   Odrv12                       724              5137  -1251  RISE       1
I__7241/I                                                                                                   Sp12to4                        0              5137  -1251  RISE       1
I__7241/O                                                                                                   Sp12to4                      631              5768  -1251  RISE       1
I__7242/I                                                                                                   LocalMux                       0              5768  -1251  RISE       1
I__7242/O                                                                                                   LocalMux                     486              6254  -1251  RISE       1
I__7243/I                                                                                                   CEMux                          0              6254  -1251  RISE       1
I__7243/O                                                                                                   CEMux                        889              7143  -1251  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_ltx4_async_data_in_data_q_7_LC_17_12_7/ce                 LogicCell40_SEQ_MODE_1010      0              7143  -1251  RISE       1

Capture Clock Path
pin name                                                                                      model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                                            SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__11369/I                                                                                    GlobalMux                               0                 0  RISE       1
I__11369/O                                                                                    GlobalMux                             227               227  RISE       1
I__11371/I                                                                                    ClkMux                                  0               227  RISE       1
I__11371/O                                                                                    ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_ltx4_async_data_in_data_q_7_LC_17_12_7/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 50.25 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_12_23_0/lcout
Path End         : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_q_er_3_LC_20_25_0/ce
Capture Clock    : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_q_er_3_LC_20_25_0/clk
Setup Constraint : 20830p
Path slack       : 931p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2460
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             23290

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2460
+ Clock To Q                                796
+ Data Path Delay                         19103
---------------------------------------   ----- 
End-of-path arrival time (ps)             22359
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_18_1_5/lcout          LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__6933/I                                            LocalMux                       0                 0  RISE       1
I__6933/O                                            LocalMux                     486               486  RISE       1
I__6935/I                                            IoInMux                        0               486  RISE       1
I__6935/O                                            IoInMux                      382               868  RISE       1
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER       ICE_GB                         0               868  RISE       1
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT             ICE_GB                       910              1778  RISE     588
I__14578/I                                           gio2CtrlBuf                    0              1778  RISE       1
I__14578/O                                           gio2CtrlBuf                    0              1778  RISE       1
I__14579/I                                           GlobalMux                      0              1778  RISE       1
I__14579/O                                           GlobalMux                    227              2005  RISE       1
I__14748/I                                           ClkMux                         0              2005  RISE       1
I__14748/O                                           ClkMux                       455              2460  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_12_23_0/clk  LogicCell40_SEQ_MODE_1010      0              2460  RISE       1

Data path
pin name                                                                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_12_23_0/lcout                                  LogicCell40_SEQ_MODE_1010    796              3256    931  RISE       2
I__3256/I                                                                              LocalMux                       0              3256    931  RISE       1
I__3256/O                                                                              LocalMux                     486              3742    931  RISE       1
I__3258/I                                                                              InMux                          0              3742    931  RISE       1
I__3258/O                                                                              InMux                        382              4124    931  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNILRDG_1_LC_13_22_6/in1                            LogicCell40_SEQ_MODE_0000      0              4124    931  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNILRDG_1_LC_13_22_6/lcout                          LogicCell40_SEQ_MODE_0000    589              4714    931  RISE       1
I__3245/I                                                                              Odrv4                          0              4714    931  RISE       1
I__3245/O                                                                              Odrv4                        517              5230    931  RISE       1
I__3246/I                                                                              Span4Mux_v                     0              5230    931  RISE       1
I__3246/O                                                                              Span4Mux_v                   517              5747    931  RISE       1
I__3247/I                                                                              Span4Mux_s3_v                  0              5747    931  RISE       1
I__3247/O                                                                              Span4Mux_s3_v                465              6212    931  RISE       1
I__3248/I                                                                              IoSpan4Mux                     0              6212    931  RISE       1
I__3248/O                                                                              IoSpan4Mux                   424              6636    931  RISE       1
I__3249/I                                                                              LocalMux                       0              6636    931  RISE       1
I__3249/O                                                                              LocalMux                     486              7122    931  RISE       1
I__3250/I                                                                              IoInMux                        0              7122    931  RISE       1
I__3250/O                                                                              IoInMux                      382              7505    931  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNILRDG_0_1/USERSIGNALTOGLOBALBUFFER                ICE_GB                         0              7505    931  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNILRDG_0_1/GLOBALBUFFEROUTPUT                      ICE_GB                       910              8414    931  RISE      37
I__9255/I                                                                              gio2CtrlBuf                    0              8414    931  RISE       1
I__9255/O                                                                              gio2CtrlBuf                    0              8414    931  RISE       1
I__9256/I                                                                              GlobalMux                      0              8414    931  RISE       1
I__9256/O                                                                              GlobalMux                    227              8642    931  RISE       1
I__9257/I                                                                              Glb2LocalMux                   0              8642    931  RISE       1
I__9257/O                                                                              Glb2LocalMux                 662              9303    931  RISE       1
I__9272/I                                                                              LocalMux                       0              9303    931  RISE       1
I__9272/O                                                                              LocalMux                     486              9789    931  RISE       1
I__9276/I                                                                              InMux                          0              9789    931  RISE       1
I__9276/O                                                                              InMux                        382             10172    931  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI8AL23_3_LC_13_14_1/in1                          LogicCell40_SEQ_MODE_0000      0             10172    931  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI8AL23_3_LC_13_14_1/ltout                        LogicCell40_SEQ_MODE_0000    558             10730    931  FALL       1
I__3069/I                                                                              CascadeMux                     0             10730    931  FALL       1
I__3069/O                                                                              CascadeMux                     0             10730    931  FALL       1
u_usb_cdc.u_sie.out_eop_q_RNICMGL4_LC_13_14_2/in2                                      LogicCell40_SEQ_MODE_0000      0             10730    931  FALL       1
u_usb_cdc.u_sie.out_eop_q_RNICMGL4_LC_13_14_2/lcout                                    LogicCell40_SEQ_MODE_0000    558             11288    931  RISE       2
I__3197/I                                                                              LocalMux                       0             11288    931  RISE       1
I__3197/O                                                                              LocalMux                     486             11774    931  RISE       1
I__3199/I                                                                              InMux                          0             11774    931  RISE       1
I__3199/O                                                                              InMux                        382             12156    931  RISE       1
u_usb_cdc.u_sie.u_phy_tx.bulk_out_ready_LC_13_14_4/in3                                 LogicCell40_SEQ_MODE_0000      0             12156    931  RISE       1
u_usb_cdc.u_sie.u_phy_tx.bulk_out_ready_LC_13_14_4/lcout                               LogicCell40_SEQ_MODE_0000    465             12621    931  RISE       2
I__9126/I                                                                              Odrv12                         0             12621    931  RISE       1
I__9126/O                                                                              Odrv12                       724             13345    931  RISE       1
I__9128/I                                                                              Sp12to4                        0             13345    931  RISE       1
I__9128/O                                                                              Sp12to4                      631             13976    931  RISE       1
I__9130/I                                                                              Span4Mux_s3_v                  0             13976    931  RISE       1
I__9130/O                                                                              Span4Mux_s3_v                465             14441    931  RISE       1
I__9132/I                                                                              IoSpan4Mux                     0             14441    931  RISE       1
I__9132/O                                                                              IoSpan4Mux                   424             14864    931  RISE       1
I__9134/I                                                                              LocalMux                       0             14864    931  RISE       1
I__9134/O                                                                              LocalMux                     486             15350    931  RISE       1
I__9136/I                                                                              IoInMux                        0             15350    931  RISE       1
I__9136/O                                                                              IoInMux                      382             15733    931  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.out_ready_i_1_RNI0PV6/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0             15733    931  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.out_ready_i_1_RNI0PV6/GLOBALBUFFEROUTPUT         ICE_GB                       910             16642    931  RISE      86
I__9140/I                                                                              gio2CtrlBuf                    0             16642    931  RISE       1
I__9140/O                                                                              gio2CtrlBuf                    0             16642    931  RISE       1
I__9141/I                                                                              GlobalMux                      0             16642    931  RISE       1
I__9141/O                                                                              GlobalMux                    227             16870    931  RISE       1
I__9143/I                                                                              Glb2LocalMux                   0             16870    931  RISE       1
I__9143/O                                                                              Glb2LocalMux                 662             17531    931  RISE       1
I__9168/I                                                                              LocalMux                       0             17531    931  RISE       1
I__9168/O                                                                              LocalMux                     486             18017    931  RISE       1
I__9171/I                                                                              InMux                          0             18017    931  RISE       1
I__9171/O                                                                              InMux                        382             18400    931  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_state_q_RNIU8RH91_LC_16_17_1/in1    LogicCell40_SEQ_MODE_0000      0             18400    931  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_state_q_RNIU8RH91_LC_16_17_1/lcout  LogicCell40_SEQ_MODE_0000    589             18989    931  RISE       4
I__10856/I                                                                             Odrv4                          0             18989    931  RISE       1
I__10856/O                                                                             Odrv4                        517             19506    931  RISE       1
I__10857/I                                                                             Span4Mux_h                     0             19506    931  RISE       1
I__10857/O                                                                             Span4Mux_h                   444             19950    931  RISE       1
I__10859/I                                                                             Span4Mux_v                     0             19950    931  RISE       1
I__10859/O                                                                             Span4Mux_v                   517             20467    931  RISE       1
I__10861/I                                                                             Span4Mux_v                     0             20467    931  RISE       1
I__10861/O                                                                             Span4Mux_v                   517             20984    931  RISE       1
I__10863/I                                                                             LocalMux                       0             20984    931  RISE       1
I__10863/O                                                                             LocalMux                     486             21470    931  RISE       1
I__10864/I                                                                             CEMux                          0             21470    931  RISE       1
I__10864/O                                                                             CEMux                        889             22359    931  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_q_er_3_LC_20_25_0/ce          LogicCell40_SEQ_MODE_1010      0             22359    931  RISE       1

Capture Clock Path
pin name                                                                        model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_18_1_5/lcout                                     LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__6933/I                                                                       LocalMux                       0                 0  RISE       1
I__6933/O                                                                       LocalMux                     486               486  RISE       1
I__6935/I                                                                       IoInMux                        0               486  RISE       1
I__6935/O                                                                       IoInMux                      382               868  RISE       1
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER                                  ICE_GB                         0               868  RISE       1
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT                                        ICE_GB                       910              1778  RISE     588
I__14578/I                                                                      gio2CtrlBuf                    0              1778  RISE       1
I__14578/O                                                                      gio2CtrlBuf                    0              1778  RISE       1
I__14579/I                                                                      GlobalMux                      0              1778  RISE       1
I__14579/O                                                                      GlobalMux                    227              2005  RISE       1
I__14751/I                                                                      ClkMux                         0              2005  RISE       1
I__14751/O                                                                      ClkMux                       455              2460  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_q_er_3_LC_20_25_0/clk  LogicCell40_SEQ_MODE_1010      0              2460  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_ltx4_async_data_in_iready_sq_0_LC_22_14_1/lcout
Path End         : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_ltx4_async_data_in_data_q_7_LC_17_12_7/ce
Capture Clock    : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_ltx4_async_data_in_data_q_7_LC_17_12_7/clk
Setup Constraint : 5210p
Path slack       : -1251p

Capture Clock Arrival Time (clk_app:R#2)   5210
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                  682
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5892

Launch Clock Arrival Time (clk_app:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                  682
+ Clock To Q                               796
+ Data Path Delay                         5665
---------------------------------------   ---- 
End-of-path arrival time (ps)             7143
 
Launch Clock Path
pin name                                                                                         model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                                               SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__11369/I                                                                                       GlobalMux                               0                 0  RISE       1
I__11369/O                                                                                       GlobalMux                             227               227  RISE       1
I__11378/I                                                                                       ClkMux                                  0               227  RISE       1
I__11378/O                                                                                       ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_ltx4_async_data_in_iready_sq_0_LC_22_14_1/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_ltx4_async_data_in_iready_sq_0_LC_22_14_1/lcout           LogicCell40_SEQ_MODE_1010    796              1478  -1251  RISE       4
I__11115/I                                                                                                  Odrv4                          0              1478  -1251  RISE       1
I__11115/O                                                                                                  Odrv4                        517              1995  -1251  RISE       1
I__11117/I                                                                                                  Span4Mux_h                     0              1995  -1251  RISE       1
I__11117/O                                                                                                  Span4Mux_h                   444              2440  -1251  RISE       1
I__11119/I                                                                                                  Span4Mux_v                     0              2440  -1251  RISE       1
I__11119/O                                                                                                  Span4Mux_v                   517              2956  -1251  RISE       1
I__11121/I                                                                                                  LocalMux                       0              2956  -1251  RISE       1
I__11121/O                                                                                                  LocalMux                     486              3442  -1251  RISE       1
I__11124/I                                                                                                  InMux                          0              3442  -1251  RISE       1
I__11124/O                                                                                                  InMux                        382              3825  -1251  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_ltx4_async_data_in_iready_sq_RNIIVU11_0_LC_18_13_6/in1    LogicCell40_SEQ_MODE_0000      0              3825  -1251  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_ltx4_async_data_in_iready_sq_RNIIVU11_0_LC_18_13_6/lcout  LogicCell40_SEQ_MODE_0000    589              4414  -1251  RISE       8
I__7240/I                                                                                                   Odrv12                         0              4414  -1251  RISE       1
I__7240/O                                                                                                   Odrv12                       724              5137  -1251  RISE       1
I__7241/I                                                                                                   Sp12to4                        0              5137  -1251  RISE       1
I__7241/O                                                                                                   Sp12to4                      631              5768  -1251  RISE       1
I__7242/I                                                                                                   LocalMux                       0              5768  -1251  RISE       1
I__7242/O                                                                                                   LocalMux                     486              6254  -1251  RISE       1
I__7243/I                                                                                                   CEMux                          0              6254  -1251  RISE       1
I__7243/O                                                                                                   CEMux                        889              7143  -1251  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_ltx4_async_data_in_data_q_7_LC_17_12_7/ce                 LogicCell40_SEQ_MODE_1010      0              7143  -1251  RISE       1

Capture Clock Path
pin name                                                                                      model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                                            SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__11369/I                                                                                    GlobalMux                               0                 0  RISE       1
I__11369/O                                                                                    GlobalMux                             227               227  RISE       1
I__11371/I                                                                                    ClkMux                                  0               227  RISE       1
I__11371/O                                                                                    ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_ltx4_async_data_in_data_q_7_LC_17_12_7/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1


5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_12_23_0/lcout
Path End         : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_q_er_3_LC_20_25_0/ce
Capture Clock    : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_q_er_3_LC_20_25_0/clk
Setup Constraint : 20830p
Path slack       : 931p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2460
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             23290

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2460
+ Clock To Q                                796
+ Data Path Delay                         19103
---------------------------------------   ----- 
End-of-path arrival time (ps)             22359
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_18_1_5/lcout          LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__6933/I                                            LocalMux                       0                 0  RISE       1
I__6933/O                                            LocalMux                     486               486  RISE       1
I__6935/I                                            IoInMux                        0               486  RISE       1
I__6935/O                                            IoInMux                      382               868  RISE       1
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER       ICE_GB                         0               868  RISE       1
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT             ICE_GB                       910              1778  RISE     588
I__14578/I                                           gio2CtrlBuf                    0              1778  RISE       1
I__14578/O                                           gio2CtrlBuf                    0              1778  RISE       1
I__14579/I                                           GlobalMux                      0              1778  RISE       1
I__14579/O                                           GlobalMux                    227              2005  RISE       1
I__14748/I                                           ClkMux                         0              2005  RISE       1
I__14748/O                                           ClkMux                       455              2460  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_12_23_0/clk  LogicCell40_SEQ_MODE_1010      0              2460  RISE       1

Data path
pin name                                                                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_12_23_0/lcout                                  LogicCell40_SEQ_MODE_1010    796              3256    931  RISE       2
I__3256/I                                                                              LocalMux                       0              3256    931  RISE       1
I__3256/O                                                                              LocalMux                     486              3742    931  RISE       1
I__3258/I                                                                              InMux                          0              3742    931  RISE       1
I__3258/O                                                                              InMux                        382              4124    931  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNILRDG_1_LC_13_22_6/in1                            LogicCell40_SEQ_MODE_0000      0              4124    931  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNILRDG_1_LC_13_22_6/lcout                          LogicCell40_SEQ_MODE_0000    589              4714    931  RISE       1
I__3245/I                                                                              Odrv4                          0              4714    931  RISE       1
I__3245/O                                                                              Odrv4                        517              5230    931  RISE       1
I__3246/I                                                                              Span4Mux_v                     0              5230    931  RISE       1
I__3246/O                                                                              Span4Mux_v                   517              5747    931  RISE       1
I__3247/I                                                                              Span4Mux_s3_v                  0              5747    931  RISE       1
I__3247/O                                                                              Span4Mux_s3_v                465              6212    931  RISE       1
I__3248/I                                                                              IoSpan4Mux                     0              6212    931  RISE       1
I__3248/O                                                                              IoSpan4Mux                   424              6636    931  RISE       1
I__3249/I                                                                              LocalMux                       0              6636    931  RISE       1
I__3249/O                                                                              LocalMux                     486              7122    931  RISE       1
I__3250/I                                                                              IoInMux                        0              7122    931  RISE       1
I__3250/O                                                                              IoInMux                      382              7505    931  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNILRDG_0_1/USERSIGNALTOGLOBALBUFFER                ICE_GB                         0              7505    931  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNILRDG_0_1/GLOBALBUFFEROUTPUT                      ICE_GB                       910              8414    931  RISE      37
I__9255/I                                                                              gio2CtrlBuf                    0              8414    931  RISE       1
I__9255/O                                                                              gio2CtrlBuf                    0              8414    931  RISE       1
I__9256/I                                                                              GlobalMux                      0              8414    931  RISE       1
I__9256/O                                                                              GlobalMux                    227              8642    931  RISE       1
I__9257/I                                                                              Glb2LocalMux                   0              8642    931  RISE       1
I__9257/O                                                                              Glb2LocalMux                 662              9303    931  RISE       1
I__9272/I                                                                              LocalMux                       0              9303    931  RISE       1
I__9272/O                                                                              LocalMux                     486              9789    931  RISE       1
I__9276/I                                                                              InMux                          0              9789    931  RISE       1
I__9276/O                                                                              InMux                        382             10172    931  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI8AL23_3_LC_13_14_1/in1                          LogicCell40_SEQ_MODE_0000      0             10172    931  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI8AL23_3_LC_13_14_1/ltout                        LogicCell40_SEQ_MODE_0000    558             10730    931  FALL       1
I__3069/I                                                                              CascadeMux                     0             10730    931  FALL       1
I__3069/O                                                                              CascadeMux                     0             10730    931  FALL       1
u_usb_cdc.u_sie.out_eop_q_RNICMGL4_LC_13_14_2/in2                                      LogicCell40_SEQ_MODE_0000      0             10730    931  FALL       1
u_usb_cdc.u_sie.out_eop_q_RNICMGL4_LC_13_14_2/lcout                                    LogicCell40_SEQ_MODE_0000    558             11288    931  RISE       2
I__3197/I                                                                              LocalMux                       0             11288    931  RISE       1
I__3197/O                                                                              LocalMux                     486             11774    931  RISE       1
I__3199/I                                                                              InMux                          0             11774    931  RISE       1
I__3199/O                                                                              InMux                        382             12156    931  RISE       1
u_usb_cdc.u_sie.u_phy_tx.bulk_out_ready_LC_13_14_4/in3                                 LogicCell40_SEQ_MODE_0000      0             12156    931  RISE       1
u_usb_cdc.u_sie.u_phy_tx.bulk_out_ready_LC_13_14_4/lcout                               LogicCell40_SEQ_MODE_0000    465             12621    931  RISE       2
I__9126/I                                                                              Odrv12                         0             12621    931  RISE       1
I__9126/O                                                                              Odrv12                       724             13345    931  RISE       1
I__9128/I                                                                              Sp12to4                        0             13345    931  RISE       1
I__9128/O                                                                              Sp12to4                      631             13976    931  RISE       1
I__9130/I                                                                              Span4Mux_s3_v                  0             13976    931  RISE       1
I__9130/O                                                                              Span4Mux_s3_v                465             14441    931  RISE       1
I__9132/I                                                                              IoSpan4Mux                     0             14441    931  RISE       1
I__9132/O                                                                              IoSpan4Mux                   424             14864    931  RISE       1
I__9134/I                                                                              LocalMux                       0             14864    931  RISE       1
I__9134/O                                                                              LocalMux                     486             15350    931  RISE       1
I__9136/I                                                                              IoInMux                        0             15350    931  RISE       1
I__9136/O                                                                              IoInMux                      382             15733    931  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.out_ready_i_1_RNI0PV6/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0             15733    931  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.out_ready_i_1_RNI0PV6/GLOBALBUFFEROUTPUT         ICE_GB                       910             16642    931  RISE      86
I__9140/I                                                                              gio2CtrlBuf                    0             16642    931  RISE       1
I__9140/O                                                                              gio2CtrlBuf                    0             16642    931  RISE       1
I__9141/I                                                                              GlobalMux                      0             16642    931  RISE       1
I__9141/O                                                                              GlobalMux                    227             16870    931  RISE       1
I__9143/I                                                                              Glb2LocalMux                   0             16870    931  RISE       1
I__9143/O                                                                              Glb2LocalMux                 662             17531    931  RISE       1
I__9168/I                                                                              LocalMux                       0             17531    931  RISE       1
I__9168/O                                                                              LocalMux                     486             18017    931  RISE       1
I__9171/I                                                                              InMux                          0             18017    931  RISE       1
I__9171/O                                                                              InMux                        382             18400    931  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_state_q_RNIU8RH91_LC_16_17_1/in1    LogicCell40_SEQ_MODE_0000      0             18400    931  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_state_q_RNIU8RH91_LC_16_17_1/lcout  LogicCell40_SEQ_MODE_0000    589             18989    931  RISE       4
I__10856/I                                                                             Odrv4                          0             18989    931  RISE       1
I__10856/O                                                                             Odrv4                        517             19506    931  RISE       1
I__10857/I                                                                             Span4Mux_h                     0             19506    931  RISE       1
I__10857/O                                                                             Span4Mux_h                   444             19950    931  RISE       1
I__10859/I                                                                             Span4Mux_v                     0             19950    931  RISE       1
I__10859/O                                                                             Span4Mux_v                   517             20467    931  RISE       1
I__10861/I                                                                             Span4Mux_v                     0             20467    931  RISE       1
I__10861/O                                                                             Span4Mux_v                   517             20984    931  RISE       1
I__10863/I                                                                             LocalMux                       0             20984    931  RISE       1
I__10863/O                                                                             LocalMux                     486             21470    931  RISE       1
I__10864/I                                                                             CEMux                          0             21470    931  RISE       1
I__10864/O                                                                             CEMux                        889             22359    931  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_q_er_3_LC_20_25_0/ce          LogicCell40_SEQ_MODE_1010      0             22359    931  RISE       1

Capture Clock Path
pin name                                                                        model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_18_1_5/lcout                                     LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__6933/I                                                                       LocalMux                       0                 0  RISE       1
I__6933/O                                                                       LocalMux                     486               486  RISE       1
I__6935/I                                                                       IoInMux                        0               486  RISE       1
I__6935/O                                                                       IoInMux                      382               868  RISE       1
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER                                  ICE_GB                         0               868  RISE       1
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT                                        ICE_GB                       910              1778  RISE     588
I__14578/I                                                                      gio2CtrlBuf                    0              1778  RISE       1
I__14578/O                                                                      gio2CtrlBuf                    0              1778  RISE       1
I__14579/I                                                                      GlobalMux                      0              1778  RISE       1
I__14579/O                                                                      GlobalMux                    227              2005  RISE       1
I__14751/I                                                                      ClkMux                         0              2005  RISE       1
I__14751/O                                                                      ClkMux                       455              2460  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_q_er_3_LC_20_25_0/clk  LogicCell40_SEQ_MODE_1010      0              2460  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_prescaler.prescaler_cnt_1_LC_18_1_5/lcout
Clock Reference   : clk_usb:R
Setup Time        : 1494


Data Path Delay                3262
+ Setup Time                    693
- Capture Clock Path Delay    -2460
---------------------------- ------
Setup to Clock                 1494

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        loopback_2ch               0      0                  RISE  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_n_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__2015/I                                       Odrv12                     0      1670               RISE  1       
I__2015/O                                       Odrv12                     724    2393               RISE  1       
I__2016/I                                       LocalMux                   0      2393               RISE  1       
I__2016/O                                       LocalMux                   486    2879               RISE  1       
I__2017/I                                       InMux                      0      2879               RISE  1       
I__2017/O                                       InMux                      382    3262               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_10_26_4/in0  LogicCell40_SEQ_MODE_1010  0      3262               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_1_LC_18_1_5/lcout     LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__6933/I                                       LocalMux                   0      0                  RISE  1       
I__6933/O                                       LocalMux                   486    486                RISE  1       
I__6935/I                                       IoInMux                    0      486                RISE  1       
I__6935/O                                       IoInMux                    382    868                RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      868                RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT        ICE_GB                     910    1778               RISE  588     
I__14578/I                                      gio2CtrlBuf                0      1778               RISE  1       
I__14578/O                                      gio2CtrlBuf                0      1778               RISE  1       
I__14579/I                                      GlobalMux                  0      1778               RISE  1       
I__14579/O                                      GlobalMux                  227    2005               RISE  1       
I__14768/I                                      ClkMux                     0      2005               RISE  1       
I__14768/O                                      ClkMux                     455    2460               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_10_26_4/clk  LogicCell40_SEQ_MODE_1010  0      2460               RISE  1       

6.1.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_prescaler.prescaler_cnt_1_LC_18_1_5/lcout
Clock Reference   : clk_usb:R
Setup Time        : 2227


Data Path Delay                3995
+ Setup Time                    693
- Capture Clock Path Delay    -2460
---------------------------- ------
Setup to Clock                 2227

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        loopback_2ch               0      0                  RISE  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_p_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__2382/I                                       Odrv4                      0      1670               RISE  1       
I__2382/O                                       Odrv4                      517    2186               RISE  1       
I__2383/I                                       IoSpan4Mux                 0      2186               RISE  1       
I__2383/O                                       IoSpan4Mux                 424    2610               RISE  1       
I__2384/I                                       Span4Mux_v                 0      2610               RISE  1       
I__2384/O                                       Span4Mux_v                 517    3127               RISE  1       
I__2385/I                                       LocalMux                   0      3127               RISE  1       
I__2385/O                                       LocalMux                   486    3613               RISE  1       
I__2386/I                                       InMux                      0      3613               RISE  1       
I__2386/O                                       InMux                      382    3995               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_11_26_2/in0  LogicCell40_SEQ_MODE_1010  0      3995               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_1_LC_18_1_5/lcout     LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__6933/I                                       LocalMux                   0      0                  RISE  1       
I__6933/O                                       LocalMux                   486    486                RISE  1       
I__6935/I                                       IoInMux                    0      486                RISE  1       
I__6935/O                                       IoInMux                    382    868                RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      868                RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT        ICE_GB                     910    1778               RISE  588     
I__14578/I                                      gio2CtrlBuf                0      1778               RISE  1       
I__14578/O                                      gio2CtrlBuf                0      1778               RISE  1       
I__14579/I                                      GlobalMux                  0      1778               RISE  1       
I__14579/O                                      GlobalMux                  227    2005               RISE  1       
I__14766/I                                      ClkMux                     0      2005               RISE  1       
I__14766/O                                      ClkMux                     455    2460               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_11_26_2/clk  LogicCell40_SEQ_MODE_1010  0      2460               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_prescaler.prescaler_cnt_1_LC_18_1_5/lcout
Clock Reference    : clk_usb:R
Clock to Out Delay : 14500


Launch Clock Path Delay        2460
+ Clock To Q Delay              796
+ Data Path Delay             11244
---------------------------- ------
Clock To Out Delay            14500

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_1_LC_18_1_5/lcout          LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__6933/I                                            LocalMux                   0      0                  RISE  1       
I__6933/O                                            LocalMux                   486    486                RISE  1       
I__6935/I                                            IoInMux                    0      486                RISE  1       
I__6935/O                                            IoInMux                    382    868                RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER       ICE_GB                     0      868                RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT             ICE_GB                     910    1778               RISE  588     
I__14578/I                                           gio2CtrlBuf                0      1778               RISE  1       
I__14578/O                                           gio2CtrlBuf                0      1778               RISE  1       
I__14579/I                                           GlobalMux                  0      1778               RISE  1       
I__14579/O                                           GlobalMux                  227    2005               RISE  1       
I__14645/I                                           ClkMux                     0      2005               RISE  1       
I__14645/O                                           ClkMux                     455    2460               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_12_12_3/clk  LogicCell40_SEQ_MODE_1010  0      2460               RISE  1       

Data Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_12_12_3/lcout       LogicCell40_SEQ_MODE_1010  796    3256               FALL  4       
I__2422/I                                                   Odrv4                      0      3256               FALL  1       
I__2422/O                                                   Odrv4                      548    3804               FALL  1       
I__2424/I                                                   Span4Mux_v                 0      3804               FALL  1       
I__2424/O                                                   Span4Mux_v                 548    4352               FALL  1       
I__2426/I                                                   Span4Mux_v                 0      4352               FALL  1       
I__2426/O                                                   Span4Mux_v                 548    4900               FALL  1       
I__2428/I                                                   LocalMux                   0      4900               FALL  1       
I__2428/O                                                   LocalMux                   455    5355               FALL  1       
I__2430/I                                                   InMux                      0      5355               FALL  1       
I__2430/O                                                   InMux                      320    5675               FALL  1       
I__2432/I                                                   CascadeMux                 0      5675               FALL  1       
I__2432/O                                                   CascadeMux                 0      5675               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_0_LC_10_18_1/in2    LogicCell40_SEQ_MODE_0000  0      5675               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_0_LC_10_18_1/lcout  LogicCell40_SEQ_MODE_0000  517    6192               FALL  1       
I__1952/I                                                   Odrv12                     0      6192               FALL  1       
I__1952/O                                                   Odrv12                     796    6988               FALL  1       
I__1953/I                                                   Span12Mux_v                0      6988               FALL  1       
I__1953/O                                                   Span12Mux_v                796    7784               FALL  1       
I__1954/I                                                   Span12Mux_s1_v             0      7784               FALL  1       
I__1954/O                                                   Span12Mux_s1_v             155    7939               FALL  1       
I__1955/I                                                   LocalMux                   0      7939               FALL  1       
I__1955/O                                                   LocalMux                   455    8394               FALL  1       
I__1956/I                                                   IoInMux                    0      8394               FALL  1       
I__1956/O                                                   IoInMux                    320    8714               FALL  1       
u_usb_n_preio/DOUT0                                         PRE_IO_PIN_TYPE_101001     0      8714               FALL  1       
u_usb_n_preio/PADOUT                                        PRE_IO_PIN_TYPE_101001     3297   12012              FALL  1       
u_usb_n_iopad/DIN                                           IO_PAD                     0      12012              FALL  1       
u_usb_n_iopad/PACKAGEPIN:out                                IO_PAD                     2488   14500              FALL  1       
usb_n:out                                                   loopback_2ch               0      14500              FALL  1       

6.2.2::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_prescaler.prescaler_cnt_1_LC_18_1_5/lcout
Clock Reference    : clk_usb:R
Clock to Out Delay : 15357


Launch Clock Path Delay        2460
+ Clock To Q Delay              796
+ Data Path Delay             12101
---------------------------- ------
Clock To Out Delay            15357

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_1_LC_18_1_5/lcout          LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__6933/I                                            LocalMux                   0      0                  RISE  1       
I__6933/O                                            LocalMux                   486    486                RISE  1       
I__6935/I                                            IoInMux                    0      486                RISE  1       
I__6935/O                                            IoInMux                    382    868                RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER       ICE_GB                     0      868                RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT             ICE_GB                     910    1778               RISE  588     
I__14578/I                                           gio2CtrlBuf                0      1778               RISE  1       
I__14578/O                                           gio2CtrlBuf                0      1778               RISE  1       
I__14579/I                                           GlobalMux                  0      1778               RISE  1       
I__14579/O                                           GlobalMux                  227    2005               RISE  1       
I__14645/I                                           ClkMux                     0      2005               RISE  1       
I__14645/O                                           ClkMux                     455    2460               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_12_12_3/clk  LogicCell40_SEQ_MODE_1010  0      2460               RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_12_12_3/lcout     LogicCell40_SEQ_MODE_1010  796    3256               RISE  4       
I__2422/I                                                 Odrv4                      0      3256               RISE  1       
I__2422/O                                                 Odrv4                      517    3773               RISE  1       
I__2424/I                                                 Span4Mux_v                 0      3773               RISE  1       
I__2424/O                                                 Span4Mux_v                 517    4290               RISE  1       
I__2426/I                                                 Span4Mux_v                 0      4290               RISE  1       
I__2426/O                                                 Span4Mux_v                 517    4807               RISE  1       
I__2428/I                                                 LocalMux                   0      4807               RISE  1       
I__2428/O                                                 LocalMux                   486    5293               RISE  1       
I__2431/I                                                 InMux                      0      5293               RISE  1       
I__2431/O                                                 InMux                      382    5675               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_LC_10_18_0/in1    LogicCell40_SEQ_MODE_0000  0      5675               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_LC_10_18_0/lcout  LogicCell40_SEQ_MODE_0000  558    6233               FALL  1       
I__1957/I                                                 Odrv4                      0      6233               FALL  1       
I__1957/O                                                 Odrv4                      548    6781               FALL  1       
I__1958/I                                                 Span4Mux_v                 0      6781               FALL  1       
I__1958/O                                                 Span4Mux_v                 548    7329               FALL  1       
I__1959/I                                                 Span4Mux_v                 0      7329               FALL  1       
I__1959/O                                                 Span4Mux_v                 548    7877               FALL  1       
I__1960/I                                                 Span4Mux_v                 0      7877               FALL  1       
I__1960/O                                                 Span4Mux_v                 548    8425               FALL  1       
I__1961/I                                                 Span4Mux_s2_v              0      8425               FALL  1       
I__1961/O                                                 Span4Mux_s2_v              372    8797               FALL  1       
I__1962/I                                                 LocalMux                   0      8797               FALL  1       
I__1962/O                                                 LocalMux                   455    9252               FALL  1       
I__1963/I                                                 IoInMux                    0      9252               FALL  1       
I__1963/O                                                 IoInMux                    320    9572               FALL  1       
u_usb_p_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      9572               FALL  1       
u_usb_p_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     3297   12869              FALL  1       
u_usb_p_iopad/DIN                                         IO_PAD                     0      12869              FALL  1       
u_usb_p_iopad/PACKAGEPIN:out                              IO_PAD                     2488   15357              FALL  1       
usb_p:out                                                 loopback_2ch               0      15357              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_prescaler.prescaler_cnt_1_LC_18_1_5/lcout
Clock Reference   : clk_usb:R
Hold Time         : -253


Capture Clock Path Delay       2460
+ Hold  Time                      0
- Data Path Delay             -2713
---------------------------- ------
Hold Time                      -253

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        loopback_2ch               0      0                  FALL  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_n_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__2015/I                                       Odrv12                     0      1142               FALL  1       
I__2015/O                                       Odrv12                     796    1938               FALL  1       
I__2016/I                                       LocalMux                   0      1938               FALL  1       
I__2016/O                                       LocalMux                   455    2393               FALL  1       
I__2017/I                                       InMux                      0      2393               FALL  1       
I__2017/O                                       InMux                      320    2713               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_10_26_4/in0  LogicCell40_SEQ_MODE_1010  0      2713               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_1_LC_18_1_5/lcout     LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__6933/I                                       LocalMux                   0      0                  RISE  1       
I__6933/O                                       LocalMux                   486    486                RISE  1       
I__6935/I                                       IoInMux                    0      486                RISE  1       
I__6935/O                                       IoInMux                    382    868                RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      868                RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT        ICE_GB                     910    1778               RISE  588     
I__14578/I                                      gio2CtrlBuf                0      1778               RISE  1       
I__14578/O                                      gio2CtrlBuf                0      1778               RISE  1       
I__14579/I                                      GlobalMux                  0      1778               RISE  1       
I__14579/O                                      GlobalMux                  227    2005               RISE  1       
I__14768/I                                      ClkMux                     0      2005               RISE  1       
I__14768/O                                      ClkMux                     455    2460               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_10_26_4/clk  LogicCell40_SEQ_MODE_1010  0      2460               RISE  1       

6.4.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_prescaler.prescaler_cnt_1_LC_18_1_5/lcout
Clock Reference   : clk_usb:R
Hold Time         : -1029


Capture Clock Path Delay       2460
+ Hold  Time                      0
- Data Path Delay             -3489
---------------------------- ------
Hold Time                     -1029

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        loopback_2ch               0      0                  FALL  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_p_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__2382/I                                       Odrv4                      0      1142               FALL  1       
I__2382/O                                       Odrv4                      548    1690               FALL  1       
I__2383/I                                       IoSpan4Mux                 0      1690               FALL  1       
I__2383/O                                       IoSpan4Mux                 475    2166               FALL  1       
I__2384/I                                       Span4Mux_v                 0      2166               FALL  1       
I__2384/O                                       Span4Mux_v                 548    2713               FALL  1       
I__2385/I                                       LocalMux                   0      2713               FALL  1       
I__2385/O                                       LocalMux                   455    3168               FALL  1       
I__2386/I                                       InMux                      0      3168               FALL  1       
I__2386/O                                       InMux                      320    3489               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_11_26_2/in0  LogicCell40_SEQ_MODE_1010  0      3489               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_1_LC_18_1_5/lcout     LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__6933/I                                       LocalMux                   0      0                  RISE  1       
I__6933/O                                       LocalMux                   486    486                RISE  1       
I__6935/I                                       IoInMux                    0      486                RISE  1       
I__6935/O                                       IoInMux                    382    868                RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      868                RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT        ICE_GB                     910    1778               RISE  588     
I__14578/I                                      gio2CtrlBuf                0      1778               RISE  1       
I__14578/O                                      gio2CtrlBuf                0      1778               RISE  1       
I__14579/I                                      GlobalMux                  0      1778               RISE  1       
I__14579/O                                      GlobalMux                  227    2005               RISE  1       
I__14766/I                                      ClkMux                     0      2005               RISE  1       
I__14766/O                                      ClkMux                     455    2460               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_11_26_2/clk  LogicCell40_SEQ_MODE_1010  0      2460               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_prescaler.prescaler_cnt_1_LC_18_1_5/lcout
Clock Reference    : clk_usb:R
Clock to Out Delay : 12237


Launch Clock Path Delay        2460
+ Clock To Q Delay              796
+ Data Path Delay              8981
---------------------------- ------
Clock To Out Delay            12237

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_1_LC_18_1_5/lcout           LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__6933/I                                             LocalMux                   0      0                  RISE  1       
I__6933/O                                             LocalMux                   486    486                RISE  1       
I__6935/I                                             IoInMux                    0      486                RISE  1       
I__6935/O                                             IoInMux                    382    868                RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER        ICE_GB                     0      868                RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT              ICE_GB                     910    1778               RISE  588     
I__14578/I                                            gio2CtrlBuf                0      1778               RISE  1       
I__14578/O                                            gio2CtrlBuf                0      1778               RISE  1       
I__14579/I                                            GlobalMux                  0      1778               RISE  1       
I__14579/O                                            GlobalMux                  227    2005               RISE  1       
I__14724/I                                            ClkMux                     0      2005               RISE  1       
I__14724/O                                            ClkMux                     455    2460               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_10_18_7/clk  LogicCell40_SEQ_MODE_1010  0      2460               RISE  1       

Data Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_10_18_7/lcout      LogicCell40_SEQ_MODE_1010  796    3256               FALL  14      
I__2756/I                                                   LocalMux                   0      3256               FALL  1       
I__2756/O                                                   LocalMux                   455    3711               FALL  1       
I__2762/I                                                   InMux                      0      3711               FALL  1       
I__2762/O                                                   InMux                      320    4031               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_0_LC_10_18_1/in3    LogicCell40_SEQ_MODE_0000  0      4031               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_0_LC_10_18_1/lcout  LogicCell40_SEQ_MODE_0000  465    4497               RISE  1       
I__1952/I                                                   Odrv12                     0      4497               RISE  1       
I__1952/O                                                   Odrv12                     724    5220               RISE  1       
I__1953/I                                                   Span12Mux_v                0      5220               RISE  1       
I__1953/O                                                   Span12Mux_v                724    5944               RISE  1       
I__1954/I                                                   Span12Mux_s1_v             0      5944               RISE  1       
I__1954/O                                                   Span12Mux_s1_v             155    6099               RISE  1       
I__1955/I                                                   LocalMux                   0      6099               RISE  1       
I__1955/O                                                   LocalMux                   486    6585               RISE  1       
I__1956/I                                                   IoInMux                    0      6585               RISE  1       
I__1956/O                                                   IoInMux                    382    6967               RISE  1       
u_usb_n_preio/DOUT0                                         PRE_IO_PIN_TYPE_101001     0      6967               RISE  1       
u_usb_n_preio/PADOUT                                        PRE_IO_PIN_TYPE_101001     2956   9923               RISE  1       
u_usb_n_iopad/DIN                                           IO_PAD                     0      9923               RISE  1       
u_usb_n_iopad/PACKAGEPIN:out                                IO_PAD                     2314   12237              RISE  1       
usb_n:out                                                   loopback_2ch               0      12237              RISE  1       

6.5.2::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_prescaler.prescaler_cnt_1_LC_18_1_5/lcout
Clock Reference    : clk_usb:R
Clock to Out Delay : 13064


Launch Clock Path Delay        2460
+ Clock To Q Delay              796
+ Data Path Delay              9808
---------------------------- ------
Clock To Out Delay            13064

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_1_LC_18_1_5/lcout           LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__6933/I                                             LocalMux                   0      0                  RISE  1       
I__6933/O                                             LocalMux                   486    486                RISE  1       
I__6935/I                                             IoInMux                    0      486                RISE  1       
I__6935/O                                             IoInMux                    382    868                RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER        ICE_GB                     0      868                RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT              ICE_GB                     910    1778               RISE  588     
I__14578/I                                            gio2CtrlBuf                0      1778               RISE  1       
I__14578/O                                            gio2CtrlBuf                0      1778               RISE  1       
I__14579/I                                            GlobalMux                  0      1778               RISE  1       
I__14579/O                                            GlobalMux                  227    2005               RISE  1       
I__14724/I                                            ClkMux                     0      2005               RISE  1       
I__14724/O                                            ClkMux                     455    2460               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_10_18_4/clk  LogicCell40_SEQ_MODE_1010  0      2460               RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_10_18_4/lcout    LogicCell40_SEQ_MODE_1010  796    3256               FALL  14      
I__2732/I                                                 LocalMux                   0      3256               FALL  1       
I__2732/O                                                 LocalMux                   455    3711               FALL  1       
I__2739/I                                                 InMux                      0      3711               FALL  1       
I__2739/O                                                 InMux                      320    4031               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_LC_10_18_0/in3    LogicCell40_SEQ_MODE_0000  0      4031               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_LC_10_18_0/lcout  LogicCell40_SEQ_MODE_0000  424    4455               FALL  1       
I__1957/I                                                 Odrv4                      0      4455               FALL  1       
I__1957/O                                                 Odrv4                      548    5003               FALL  1       
I__1958/I                                                 Span4Mux_v                 0      5003               FALL  1       
I__1958/O                                                 Span4Mux_v                 548    5551               FALL  1       
I__1959/I                                                 Span4Mux_v                 0      5551               FALL  1       
I__1959/O                                                 Span4Mux_v                 548    6099               FALL  1       
I__1960/I                                                 Span4Mux_v                 0      6099               FALL  1       
I__1960/O                                                 Span4Mux_v                 548    6647               FALL  1       
I__1961/I                                                 Span4Mux_s2_v              0      6647               FALL  1       
I__1961/O                                                 Span4Mux_s2_v              372    7019               FALL  1       
I__1962/I                                                 LocalMux                   0      7019               FALL  1       
I__1962/O                                                 LocalMux                   455    7474               FALL  1       
I__1963/I                                                 IoInMux                    0      7474               FALL  1       
I__1963/O                                                 IoInMux                    320    7794               FALL  1       
u_usb_p_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      7794               FALL  1       
u_usb_p_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     2956   10750              RISE  1       
u_usb_p_iopad/DIN                                         IO_PAD                     0      10750              RISE  1       
u_usb_p_iopad/PACKAGEPIN:out                              IO_PAD                     2314   13064              RISE  1       
usb_p:out                                                 loopback_2ch               0      13064              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

