Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Apr  8 22:03:11 2018
| Host         : Saldytuvas running 64-bit major release  (build 9200)
| Command      : report_methodology -file zose_wrapper_methodology_drc_routed.rpt -pb zose_wrapper_methodology_drc_routed.pb -rpx zose_wrapper_methodology_drc_routed.rpx
| Design       : zose_wrapper
| Device       : xc7a35ticsg324-1L
| Speed File   : -1L
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 44
+-----------+----------+------------------------------------------------+------------+
| Rule      | Severity | Description                                    | Violations |
+-----------+----------+------------------------------------------------+------------+
| TIMING-6  | Warning  | No common primary clock between related clocks | 6          |
| TIMING-16 | Warning  | Large setup violation                          | 32         |
| TIMING-17 | Warning  | Non-clocked sequential cell                    | 6          |
+-----------+----------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks clk_100_zose_clk_wiz_0_0 and clk_100_zose_clk_wiz_0_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_100_zose_clk_wiz_0_0] -to [get_clocks clk_100_zose_clk_wiz_0_0_1]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks clk_100_zose_clk_wiz_0_0 and clk_12288_zose_clk_wiz_0_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_100_zose_clk_wiz_0_0] -to [get_clocks clk_12288_zose_clk_wiz_0_0_1]
Related violations: <none>

TIMING-6#3 Warning
No common primary clock between related clocks  
The clocks clk_100_zose_clk_wiz_0_0_1 and clk_100_zose_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_100_zose_clk_wiz_0_0_1] -to [get_clocks clk_100_zose_clk_wiz_0_0]
Related violations: <none>

TIMING-6#4 Warning
No common primary clock between related clocks  
The clocks clk_100_zose_clk_wiz_0_0_1 and clk_12288_zose_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_100_zose_clk_wiz_0_0_1] -to [get_clocks clk_12288_zose_clk_wiz_0_0]
Related violations: <none>

TIMING-6#5 Warning
No common primary clock between related clocks  
The clocks clk_12288_zose_clk_wiz_0_0 and clk_12288_zose_clk_wiz_0_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_12288_zose_clk_wiz_0_0] -to [get_clocks clk_12288_zose_clk_wiz_0_0_1]
Related violations: <none>

TIMING-6#6 Warning
No common primary clock between related clocks  
The clocks clk_12288_zose_clk_wiz_0_0_1 and clk_12288_zose_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_12288_zose_clk_wiz_0_0_1] -to [get_clocks clk_12288_zose_clk_wiz_0_0]
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -3.233 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0_1) and zose_i/switcher_0/inst/out_R_reg[1]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -3.270 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0_1) and zose_i/switcher_0/inst/out_L_reg[12]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -3.274 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0_1) and zose_i/switcher_0/inst/out_L_reg[3]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -3.274 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0_1) and zose_i/switcher_0/inst/out_L_reg[7]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -3.288 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0_1) and zose_i/switcher_0/inst/out_R_reg[8]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -3.302 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0_1) and zose_i/switcher_0/inst/out_R_reg[10]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -3.304 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0_1) and zose_i/switcher_0/inst/out_R_reg[12]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -3.307 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0_1) and zose_i/switcher_0/inst/out_R_reg[4]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -3.396 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0_1) and zose_i/switcher_0/inst/out_R_reg[3]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -3.421 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0_1) and zose_i/switcher_0/inst/out_R_reg[7]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -3.430 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0_1) and zose_i/switcher_0/inst/out_R_reg[9]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -3.432 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0_1) and zose_i/switcher_0/inst/out_L_reg[13]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -3.435 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0_1) and zose_i/switcher_0/inst/out_R_reg[14]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -3.443 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0_1) and zose_i/switcher_0/inst/out_R_reg[0]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -3.444 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0_1) and zose_i/switcher_0/inst/out_R_reg[6]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -3.446 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0_1) and zose_i/switcher_0/inst/out_L_reg[8]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -3.453 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0_1) and zose_i/switcher_0/inst/out_L_reg[9]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -3.454 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0_1) and zose_i/switcher_0/inst/out_L_reg[15]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -3.456 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0_1) and zose_i/switcher_0/inst/out_R_reg[13]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -3.458 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0_1) and zose_i/switcher_0/inst/out_L_reg[14]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -3.458 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0_1) and zose_i/switcher_0/inst/out_R_reg[11]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -3.459 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0_1) and zose_i/switcher_0/inst/out_R_reg[5]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -3.462 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0_1) and zose_i/switcher_0/inst/out_L_reg[5]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -3.465 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0_1) and zose_i/switcher_0/inst/out_L_reg[0]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -3.465 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0_1) and zose_i/switcher_0/inst/out_L_reg[10]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -3.479 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0_1) and zose_i/switcher_0/inst/out_R_reg[2]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -3.489 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0_1) and zose_i/switcher_0/inst/out_L_reg[2]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -3.490 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0_1) and zose_i/switcher_0/inst/out_L_reg[4]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -3.502 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0_1) and zose_i/switcher_0/inst/out_L_reg[11]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -3.505 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0_1) and zose_i/switcher_0/inst/out_R_reg[15]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -3.523 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0_1) and zose_i/switcher_0/inst/out_L_reg[1]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -3.617 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0_1) and zose_i/switcher_0/inst/out_L_reg[6]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin zose_i/clocker_0/inst/lrclk_divider_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin zose_i/clocker_0/inst/lrclk_divider_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin zose_i/clocker_0/inst/lrclk_divider_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin zose_i/clocker_0/inst/lrclk_divider_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin zose_i/clocker_0/inst/lrclk_divider_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin zose_i/clocker_0/inst/out_lrclock_reg/C is not reached by a timing clock
Related violations: <none>


