#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon May 22 23:53:44 2023
# Process ID: 212252
# Current directory: /home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/Pong pt2/project_1.runs/synth_1
# Command line: vivado -log pong_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pong_top.tcl
# Log file: /home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/Pong pt2/project_1.runs/synth_1/pong_top.vds
# Journal file: /home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/Pong pt2/project_1.runs/synth_1/vivado.jou
# Running On: jordi-5600G, OS: Linux, CPU Frequency: 1400.000 MHz, CPU Physical cores: 12, Host memory: 16021 MB
#-----------------------------------------------------------
source pong_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/Pong pt2/project_1.srcs/utils_1/imports/synth_1/pong_top.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from /home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/Pong pt2/project_1.srcs/utils_1/imports/synth_1/pong_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top pong_top -part xc7a100tfgg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 212269
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1968.277 ; gain = 370.801 ; free physical = 1024 ; free virtual = 7115
Synthesis current peak Physical Memory [PSS] (MB): peak = 1407.858; parent = 1198.874; children = 208.984
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2970.855; parent = 1971.250; children = 999.605
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pong_top' [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/Pong pt2/pong_top.v:12]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/Pong pt2/project_1.runs/synth_1/.Xil/Vivado-212252-jordi-5600G/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/Pong pt2/project_1.runs/synth_1/.Xil/Vivado-212252-jordi-5600G/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-7071] port 'reset' of module 'clk_wiz_0' is unconnected for instance 'instance_name' [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/Pong pt2/pong_top.v:35]
WARNING: [Synth 8-7071] port 'locked' of module 'clk_wiz_0' is unconnected for instance 'instance_name' [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/Pong pt2/pong_top.v:35]
WARNING: [Synth 8-7023] instance 'instance_name' of module 'clk_wiz_0' has 4 connections declared, but only 2 given [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/Pong pt2/pong_top.v:35]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/Pong pt2/vga_controller.v:21]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/Pong pt2/vga_controller.v:21]
INFO: [Synth 8-6157] synthesizing module 'pong_text' [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/Pong pt2/pong_text.v:13]
INFO: [Synth 8-6157] synthesizing module 'ascii_rom' [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/Pong pt2/ascii_rom.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ascii_rom' (0#1) [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/Pong pt2/ascii_rom.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/Pong pt2/pong_text.v:97]
INFO: [Synth 8-6155] done synthesizing module 'pong_text' (0#1) [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/Pong pt2/pong_text.v:13]
INFO: [Synth 8-6157] synthesizing module 'pong_graph' [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/Pong pt2/pong_graph.v:12]
INFO: [Synth 8-6155] done synthesizing module 'pong_graph' (0#1) [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/Pong pt2/pong_graph.v:12]
INFO: [Synth 8-6157] synthesizing module 'timer' [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/Pong pt2/timer.v:12]
INFO: [Synth 8-6155] done synthesizing module 'timer' (0#1) [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/Pong pt2/timer.v:12]
INFO: [Synth 8-6157] synthesizing module 'm100_counter' [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/Pong pt2/m100_counter.v:12]
WARNING: [Synth 8-6090] variable 'dig0_next' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/Pong pt2/m100_counter.v:40]
WARNING: [Synth 8-6090] variable 'dig1_next' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/Pong pt2/m100_counter.v:41]
INFO: [Synth 8-6155] done synthesizing module 'm100_counter' (0#1) [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/Pong pt2/m100_counter.v:12]
INFO: [Synth 8-6155] done synthesizing module 'pong_top' (0#1) [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/Pong pt2/pong_top.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2045.215 ; gain = 447.738 ; free physical = 1105 ; free virtual = 7196
Synthesis current peak Physical Memory [PSS] (MB): peak = 1407.858; parent = 1198.874; children = 208.984
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3044.824; parent = 2045.219; children = 999.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2057.090 ; gain = 459.613 ; free physical = 1105 ; free virtual = 7196
Synthesis current peak Physical Memory [PSS] (MB): peak = 1407.858; parent = 1198.874; children = 208.984
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3056.699; parent = 2057.094; children = 999.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2057.090 ; gain = 459.613 ; free physical = 1105 ; free virtual = 7196
Synthesis current peak Physical Memory [PSS] (MB): peak = 1407.858; parent = 1198.874; children = 208.984
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3056.699; parent = 2057.094; children = 999.605
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2057.090 ; gain = 0.000 ; free physical = 1100 ; free virtual = 7191
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/Pong pt2/project_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/Pong pt2/project_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'instance_name'
Parsing XDC File [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/Pong pt2/const_pong2.xdc]
Finished Parsing XDC File [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/Pong pt2/const_pong2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/Pong pt2/const_pong2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pong_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pong_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2216.840 ; gain = 0.000 ; free physical = 1017 ; free virtual = 7109
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2216.840 ; gain = 0.000 ; free physical = 1017 ; free virtual = 7109
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2216.840 ; gain = 619.363 ; free physical = 1082 ; free virtual = 7173
Synthesis current peak Physical Memory [PSS] (MB): peak = 1407.858; parent = 1198.874; children = 209.004
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3184.434; parent = 2184.828; children = 999.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2216.840 ; gain = 619.363 ; free physical = 1082 ; free virtual = 7173
Synthesis current peak Physical Memory [PSS] (MB): peak = 1407.858; parent = 1198.874; children = 209.004
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3184.434; parent = 2184.828; children = 999.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_i. (constraint file  {/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/Pong pt2/project_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_i. (constraint file  {/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/Pong pt2/project_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for instance_name. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2216.840 ; gain = 619.363 ; free physical = 1082 ; free virtual = 7173
Synthesis current peak Physical Memory [PSS] (MB): peak = 1407.858; parent = 1198.874; children = 209.004
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3184.434; parent = 2184.828; children = 999.605
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'pong_top'
WARNING: [Synth 8-327] inferring latch for variable 'char_addr_r_reg' [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/Pong pt2/pong_text.v:99]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 newgame |                               00 |                               00
                    play |                               01 |                               01
                    over |                               10 |                               11
                 newball |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'pong_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2216.840 ; gain = 619.363 ; free physical = 1157 ; free virtual = 7208
Synthesis current peak Physical Memory [PSS] (MB): peak = 1407.858; parent = 1198.874; children = 209.004
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3184.434; parent = 2184.828; children = 999.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 6     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   3 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 9     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   12 Bit        Muxes := 4     
	   3 Input   12 Bit        Muxes := 1     
	   5 Input   12 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 4     
	   8 Input    8 Bit        Muxes := 1     
	  14 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 7     
	   2 Input    3 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 13    
	   4 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (text_unit/char_addr_r_reg[6]) is unused and will be removed from module pong_top.
WARNING: [Synth 8-3332] Sequential element (text_unit/char_addr_r_reg[5]) is unused and will be removed from module pong_top.
WARNING: [Synth 8-3332] Sequential element (text_unit/char_addr_r_reg[4]) is unused and will be removed from module pong_top.
WARNING: [Synth 8-3332] Sequential element (text_unit/char_addr_r_reg[3]) is unused and will be removed from module pong_top.
WARNING: [Synth 8-3332] Sequential element (text_unit/char_addr_r_reg[2]) is unused and will be removed from module pong_top.
WARNING: [Synth 8-3332] Sequential element (text_unit/char_addr_r_reg[1]) is unused and will be removed from module pong_top.
WARNING: [Synth 8-3332] Sequential element (text_unit/char_addr_r_reg[0]) is unused and will be removed from module pong_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2216.840 ; gain = 619.363 ; free physical = 1130 ; free virtual = 7185
Synthesis current peak Physical Memory [PSS] (MB): peak = 1407.858; parent = 1198.874; children = 209.004
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3184.434; parent = 2184.828; children = 999.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+-----------------------------------+---------------+----------------+
|Module Name | RTL Object                        | Depth x Width | Implemented As | 
+------------+-----------------------------------+---------------+----------------+
|pong_text   | char_addr_r0                      | 256x7         | LUT            | 
|pong_top    | text_unit/ascii_unit/addr_reg_reg | 2048x8        | Block RAM      | 
|pong_top    | text_unit/char_addr_r0            | 256x7         | LUT            | 
+------------+-----------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2216.840 ; gain = 619.363 ; free physical = 992 ; free virtual = 7052
Synthesis current peak Physical Memory [PSS] (MB): peak = 1519.437; parent = 1310.452; children = 209.004
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3184.434; parent = 2184.828; children = 999.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2216.840 ; gain = 619.363 ; free physical = 980 ; free virtual = 7040
Synthesis current peak Physical Memory [PSS] (MB): peak = 1527.905; parent = 1318.921; children = 209.004
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3184.434; parent = 2184.828; children = 999.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance text_unit/ascii_unit/addr_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2216.840 ; gain = 619.363 ; free physical = 977 ; free virtual = 7036
Synthesis current peak Physical Memory [PSS] (MB): peak = 1528.702; parent = 1319.718; children = 209.004
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3184.434; parent = 2184.828; children = 999.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2216.840 ; gain = 619.363 ; free physical = 977 ; free virtual = 7037
Synthesis current peak Physical Memory [PSS] (MB): peak = 1528.772; parent = 1319.788; children = 209.004
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3184.434; parent = 2184.828; children = 999.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2216.840 ; gain = 619.363 ; free physical = 977 ; free virtual = 7037
Synthesis current peak Physical Memory [PSS] (MB): peak = 1528.772; parent = 1319.788; children = 209.004
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3184.434; parent = 2184.828; children = 999.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2216.840 ; gain = 619.363 ; free physical = 977 ; free virtual = 7037
Synthesis current peak Physical Memory [PSS] (MB): peak = 1528.772; parent = 1319.788; children = 209.004
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3184.434; parent = 2184.828; children = 999.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2216.840 ; gain = 619.363 ; free physical = 977 ; free virtual = 7037
Synthesis current peak Physical Memory [PSS] (MB): peak = 1528.835; parent = 1319.851; children = 209.004
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3184.434; parent = 2184.828; children = 999.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2216.840 ; gain = 619.363 ; free physical = 977 ; free virtual = 7037
Synthesis current peak Physical Memory [PSS] (MB): peak = 1528.835; parent = 1319.851; children = 209.004
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3184.434; parent = 2184.828; children = 999.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2216.840 ; gain = 619.363 ; free physical = 977 ; free virtual = 7037
Synthesis current peak Physical Memory [PSS] (MB): peak = 1528.835; parent = 1319.851; children = 209.004
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3184.434; parent = 2184.828; children = 999.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |clk_wiz  |     1|
|2     |CARRY4   |    25|
|3     |LUT1     |     4|
|4     |LUT2     |    29|
|5     |LUT3     |    43|
|6     |LUT4     |    84|
|7     |LUT5     |    47|
|8     |LUT6     |   112|
|9     |MUXF7    |     2|
|10    |RAMB18E1 |     1|
|11    |FDCE     |    87|
|12    |FDPE     |    11|
|13    |IBUF     |     3|
|14    |OBUF     |    14|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2216.840 ; gain = 619.363 ; free physical = 977 ; free virtual = 7037
Synthesis current peak Physical Memory [PSS] (MB): peak = 1528.835; parent = 1319.851; children = 209.004
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3184.434; parent = 2184.828; children = 999.605
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2216.840 ; gain = 459.613 ; free physical = 1032 ; free virtual = 7091
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2216.840 ; gain = 619.363 ; free physical = 1032 ; free virtual = 7091
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2216.840 ; gain = 0.000 ; free physical = 1136 ; free virtual = 7195
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2216.840 ; gain = 0.000 ; free physical = 1083 ; free virtual = 7142
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a118218d
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 14 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/Pong pt2/project_1.runs/synth_1/pong_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pong_top_utilization_synth.rpt -pb pong_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 22 23:54:08 2023...
