module top_module (input a, input b, input c, output out);//
    
    wire f;

    andgate inst1 ( f, a, b, c, 1,1 );
    assign out=~f;

endmodule
