// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="syr2k_syr2k,hls_ip_2022_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7v585t-ffg1761-2,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=27.457000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=4078,HLS_SYN_LUT=8502,HLS_VERSION=2022_2}" *)

module syr2k (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        alpha,
        beta,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP
);

parameter    ap_ST_fsm_state1 = 17'd1;
parameter    ap_ST_fsm_state2 = 17'd2;
parameter    ap_ST_fsm_state3 = 17'd4;
parameter    ap_ST_fsm_state4 = 17'd8;
parameter    ap_ST_fsm_state5 = 17'd16;
parameter    ap_ST_fsm_state6 = 17'd32;
parameter    ap_ST_fsm_state7 = 17'd64;
parameter    ap_ST_fsm_state8 = 17'd128;
parameter    ap_ST_fsm_state9 = 17'd256;
parameter    ap_ST_fsm_state10 = 17'd512;
parameter    ap_ST_fsm_state11 = 17'd1024;
parameter    ap_ST_fsm_state12 = 17'd2048;
parameter    ap_ST_fsm_state13 = 17'd4096;
parameter    ap_ST_fsm_state14 = 17'd8192;
parameter    ap_ST_fsm_state15 = 17'd16384;
parameter    ap_ST_fsm_state16 = 17'd32768;
parameter    ap_ST_fsm_state17 = 17'd65536;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
input  [31:0] alpha;
input  [31:0] beta;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;

reg ap_done;
reg ap_idle;
reg ap_ready;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [63:0] A;
wire   [63:0] B;
wire   [63:0] C;
reg   [63:0] C_read_reg_503;
reg   [63:0] B_read_reg_515;
reg   [63:0] A_read_reg_523;
reg   [4:0] indvars_iv79_load_reg_534;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_fu_280_p3;
wire   [3:0] empty_37_fu_292_p1;
reg   [3:0] empty_37_reg_541;
wire   [8:0] tmp_2_fu_319_p3;
reg   [8:0] tmp_2_reg_548;
wire    ap_CS_fsm_state4;
reg   [4:0] indvars_iv77_load_reg_553;
wire    ap_CS_fsm_state6;
wire   [7:0] shl_ln50_4_fu_331_p3;
reg   [7:0] shl_ln50_4_reg_560;
wire   [7:0] or_ln50_fu_338_p2;
reg   [7:0] or_ln50_reg_566;
reg   [3:0] tmp_3_reg_571;
wire   [8:0] tmp_6_fu_366_p3;
reg   [8:0] tmp_6_reg_576;
wire    ap_CS_fsm_state8;
reg   [4:0] indvars_iv75_load_reg_581;
wire    ap_CS_fsm_state10;
wire   [7:0] or_ln50_1_fu_378_p2;
reg   [7:0] or_ln50_1_reg_588;
reg   [3:0] tmp_9_reg_593;
wire   [8:0] tmp_8_fu_405_p3;
reg   [8:0] tmp_8_reg_598;
wire    ap_CS_fsm_state12;
reg   [4:0] indvars_iv73_load_reg_603;
wire    ap_CS_fsm_state14;
wire   [7:0] or_ln50_2_fu_417_p2;
reg   [7:0] or_ln50_2_reg_610;
reg   [3:0] tmp_s_reg_615;
wire   [8:0] tmp_10_fu_444_p3;
reg   [8:0] tmp_10_reg_620;
wire    ap_CS_fsm_state16;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_ap_start;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_ap_done;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_ap_idle;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_ap_ready;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_AWVALID;
wire   [63:0] grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_AWADDR;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_AWID;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_AWLEN;
wire   [2:0] grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_AWSIZE;
wire   [1:0] grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_AWBURST;
wire   [1:0] grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_AWLOCK;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_AWCACHE;
wire   [2:0] grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_AWPROT;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_AWQOS;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_AWREGION;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_AWUSER;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_WVALID;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_WDATA;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_WSTRB;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_WLAST;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_WID;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_WUSER;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_ARVALID;
wire   [63:0] grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_ARADDR;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_ARID;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_ARLEN;
wire   [2:0] grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_ARSIZE;
wire   [1:0] grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_ARBURST;
wire   [1:0] grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_ARLOCK;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_ARCACHE;
wire   [2:0] grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_ARPROT;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_ARQOS;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_ARREGION;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_ARUSER;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_RREADY;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_BREADY;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_grp_fu_625_p_din0;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_grp_fu_625_p_din1;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_grp_fu_625_p_ce;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_ap_start;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_ap_done;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_ap_idle;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_ap_ready;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_AWVALID;
wire   [63:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_AWADDR;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_AWID;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_AWLEN;
wire   [2:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_AWSIZE;
wire   [1:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_AWBURST;
wire   [1:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_AWLOCK;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_AWCACHE;
wire   [2:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_AWPROT;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_AWQOS;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_AWREGION;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_AWUSER;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_WVALID;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_WDATA;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_WSTRB;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_WLAST;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_WID;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_WUSER;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_ARVALID;
wire   [63:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_ARADDR;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_ARID;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_ARLEN;
wire   [2:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_ARSIZE;
wire   [1:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_ARBURST;
wire   [1:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_ARLOCK;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_ARCACHE;
wire   [2:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_ARPROT;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_ARQOS;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_ARREGION;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_ARUSER;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_RREADY;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_BREADY;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_grp_fu_629_p_din0;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_grp_fu_629_p_din1;
wire   [1:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_grp_fu_629_p_opcode;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_grp_fu_629_p_ce;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_grp_fu_625_p_din0;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_grp_fu_625_p_din1;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_grp_fu_625_p_ce;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_grp_fu_633_p_din0;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_grp_fu_633_p_din1;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_grp_fu_633_p_ce;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_ap_start;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_ap_done;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_ap_idle;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_ap_ready;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_AWVALID;
wire   [63:0] grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_AWADDR;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_AWID;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_AWLEN;
wire   [2:0] grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_AWSIZE;
wire   [1:0] grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_AWBURST;
wire   [1:0] grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_AWLOCK;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_AWCACHE;
wire   [2:0] grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_AWPROT;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_AWQOS;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_AWREGION;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_AWUSER;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_WVALID;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_WDATA;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_WSTRB;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_WLAST;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_WID;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_WUSER;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_ARVALID;
wire   [63:0] grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_ARADDR;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_ARID;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_ARLEN;
wire   [2:0] grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_ARSIZE;
wire   [1:0] grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_ARBURST;
wire   [1:0] grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_ARLOCK;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_ARCACHE;
wire   [2:0] grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_ARPROT;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_ARQOS;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_ARREGION;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_ARUSER;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_RREADY;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_BREADY;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_grp_fu_625_p_din0;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_grp_fu_625_p_din1;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_grp_fu_625_p_ce;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_ap_start;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_ap_done;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_ap_idle;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_ap_ready;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_AWVALID;
wire   [63:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_AWADDR;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_AWID;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_AWLEN;
wire   [2:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_AWSIZE;
wire   [1:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_AWBURST;
wire   [1:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_AWLOCK;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_AWCACHE;
wire   [2:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_AWPROT;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_AWQOS;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_AWREGION;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_AWUSER;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_WVALID;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_WDATA;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_WSTRB;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_WLAST;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_WID;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_WUSER;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_ARVALID;
wire   [63:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_ARADDR;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_ARID;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_ARLEN;
wire   [2:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_ARSIZE;
wire   [1:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_ARBURST;
wire   [1:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_ARLOCK;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_ARCACHE;
wire   [2:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_ARPROT;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_ARQOS;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_ARREGION;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_ARUSER;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_RREADY;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_BREADY;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_grp_fu_629_p_din0;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_grp_fu_629_p_din1;
wire   [1:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_grp_fu_629_p_opcode;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_grp_fu_629_p_ce;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_grp_fu_625_p_din0;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_grp_fu_625_p_din1;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_grp_fu_625_p_ce;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_grp_fu_633_p_din0;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_grp_fu_633_p_din1;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_grp_fu_633_p_ce;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_ap_start;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_ap_done;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_ap_idle;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_ap_ready;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_AWVALID;
wire   [63:0] grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_AWADDR;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_AWID;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_AWLEN;
wire   [2:0] grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_AWSIZE;
wire   [1:0] grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_AWBURST;
wire   [1:0] grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_AWLOCK;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_AWCACHE;
wire   [2:0] grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_AWPROT;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_AWQOS;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_AWREGION;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_AWUSER;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_WVALID;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_WDATA;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_WSTRB;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_WLAST;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_WID;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_WUSER;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_ARVALID;
wire   [63:0] grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_ARADDR;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_ARID;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_ARLEN;
wire   [2:0] grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_ARSIZE;
wire   [1:0] grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_ARBURST;
wire   [1:0] grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_ARLOCK;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_ARCACHE;
wire   [2:0] grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_ARPROT;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_ARQOS;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_ARREGION;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_ARUSER;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_RREADY;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_BREADY;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_grp_fu_625_p_din0;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_grp_fu_625_p_din1;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_grp_fu_625_p_ce;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_ap_start;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_ap_done;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_ap_idle;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_ap_ready;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_AWVALID;
wire   [63:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_AWADDR;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_AWID;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_AWLEN;
wire   [2:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_AWSIZE;
wire   [1:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_AWBURST;
wire   [1:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_AWLOCK;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_AWCACHE;
wire   [2:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_AWPROT;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_AWQOS;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_AWREGION;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_AWUSER;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_WVALID;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_WDATA;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_WSTRB;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_WLAST;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_WID;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_WUSER;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_ARVALID;
wire   [63:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_ARADDR;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_ARID;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_ARLEN;
wire   [2:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_ARSIZE;
wire   [1:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_ARBURST;
wire   [1:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_ARLOCK;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_ARCACHE;
wire   [2:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_ARPROT;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_ARQOS;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_ARREGION;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_ARUSER;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_RREADY;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_BREADY;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_grp_fu_629_p_din0;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_grp_fu_629_p_din1;
wire   [1:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_grp_fu_629_p_opcode;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_grp_fu_629_p_ce;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_grp_fu_625_p_din0;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_grp_fu_625_p_din1;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_grp_fu_625_p_ce;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_grp_fu_633_p_din0;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_grp_fu_633_p_din1;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_grp_fu_633_p_ce;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_ap_start;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_ap_done;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_ap_idle;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_ap_ready;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_AWVALID;
wire   [63:0] grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_AWADDR;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_AWID;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_AWLEN;
wire   [2:0] grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_AWSIZE;
wire   [1:0] grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_AWBURST;
wire   [1:0] grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_AWLOCK;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_AWCACHE;
wire   [2:0] grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_AWPROT;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_AWQOS;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_AWREGION;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_AWUSER;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_WVALID;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_WDATA;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_WSTRB;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_WLAST;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_WID;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_WUSER;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_ARVALID;
wire   [63:0] grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_ARADDR;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_ARID;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_ARLEN;
wire   [2:0] grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_ARSIZE;
wire   [1:0] grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_ARBURST;
wire   [1:0] grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_ARLOCK;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_ARCACHE;
wire   [2:0] grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_ARPROT;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_ARQOS;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_ARREGION;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_ARUSER;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_RREADY;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_BREADY;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_grp_fu_625_p_din0;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_grp_fu_625_p_din1;
wire    grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_grp_fu_625_p_ce;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_ap_start;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_ap_done;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_ap_idle;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_ap_ready;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_AWVALID;
wire   [63:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_AWADDR;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_AWID;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_AWLEN;
wire   [2:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_AWSIZE;
wire   [1:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_AWBURST;
wire   [1:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_AWLOCK;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_AWCACHE;
wire   [2:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_AWPROT;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_AWQOS;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_AWREGION;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_AWUSER;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_WVALID;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_WDATA;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_WSTRB;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_WLAST;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_WID;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_WUSER;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_ARVALID;
wire   [63:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_ARADDR;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_ARID;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_ARLEN;
wire   [2:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_ARSIZE;
wire   [1:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_ARBURST;
wire   [1:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_ARLOCK;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_ARCACHE;
wire   [2:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_ARPROT;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_ARQOS;
wire   [3:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_ARREGION;
wire   [0:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_ARUSER;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_RREADY;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_BREADY;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_grp_fu_629_p_din0;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_grp_fu_629_p_din1;
wire   [1:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_grp_fu_629_p_opcode;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_grp_fu_629_p_ce;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_grp_fu_625_p_din0;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_grp_fu_625_p_din1;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_grp_fu_625_p_ce;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_grp_fu_633_p_din0;
wire   [31:0] grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_grp_fu_633_p_din1;
wire    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_grp_fu_633_p_ce;
reg    gmem_AWVALID;
wire    gmem_AWREADY;
reg   [63:0] gmem_AWADDR;
reg   [31:0] gmem_AWLEN;
reg    gmem_WVALID;
wire    gmem_WREADY;
reg   [31:0] gmem_WDATA;
reg   [3:0] gmem_WSTRB;
reg    gmem_ARVALID;
wire    gmem_ARREADY;
reg   [63:0] gmem_ARADDR;
reg   [31:0] gmem_ARLEN;
wire    gmem_RVALID;
reg    gmem_RREADY;
wire   [31:0] gmem_RDATA;
wire   [8:0] gmem_RFIFONUM;
wire    gmem_BVALID;
reg    gmem_BREADY;
reg    grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_ap_start_reg;
wire    ap_CS_fsm_state3;
reg    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_ap_start_reg;
wire    ap_CS_fsm_state5;
reg    grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_ap_start_reg;
wire    ap_CS_fsm_state7;
reg    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_ap_start_reg;
wire    ap_CS_fsm_state9;
reg    grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_ap_start_reg;
wire    ap_CS_fsm_state11;
reg    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_ap_start_reg;
wire    ap_CS_fsm_state13;
reg    grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_ap_start_reg;
wire    ap_CS_fsm_state15;
reg    grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_ap_start_reg;
wire    ap_CS_fsm_state17;
reg   [4:0] indvars_iv73_fu_110;
wire   [4:0] add_ln46_4_fu_433_p2;
reg   [4:0] indvars_iv75_fu_114;
wire   [4:0] add_ln46_3_fu_394_p2;
reg   [4:0] indvars_iv77_fu_118;
wire   [4:0] add_ln46_2_fu_355_p2;
reg   [4:0] indvars_iv79_fu_122;
wire   [4:0] add_ln46_1_fu_303_p2;
reg   [4:0] i_fu_126;
wire   [4:0] add_ln46_fu_297_p2;
wire   [31:0] grp_fu_625_p2;
reg   [31:0] grp_fu_625_p0;
reg   [31:0] grp_fu_625_p1;
reg    grp_fu_625_ce;
wire   [31:0] grp_fu_629_p2;
reg   [31:0] grp_fu_629_p0;
reg   [31:0] grp_fu_629_p1;
reg    grp_fu_629_ce;
wire   [31:0] grp_fu_633_p2;
reg   [31:0] grp_fu_633_p0;
reg   [31:0] grp_fu_633_p1;
reg    grp_fu_633_ce;
reg   [16:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 17'd1;
#0 grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_ap_start_reg = 1'b0;
#0 grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_ap_start_reg = 1'b0;
#0 grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_ap_start_reg = 1'b0;
#0 grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_ap_start_reg = 1'b0;
#0 grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_ap_start_reg = 1'b0;
#0 grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_ap_start_reg = 1'b0;
#0 grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_ap_start_reg = 1'b0;
#0 grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_ap_start_reg = 1'b0;
end

syr2k_syr2k_Pipeline_VITIS_LOOP_48_2 grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_ap_start),
    .ap_done(grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_ap_done),
    .ap_idle(grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_ap_idle),
    .ap_ready(grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_ap_ready),
    .m_axi_gmem_AWVALID(grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .indvars_iv79(indvars_iv79_load_reg_534),
    .i_cast1(empty_37_reg_541),
    .C(C_read_reg_503),
    .beta(beta),
    .grp_fu_625_p_din0(grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_grp_fu_625_p_din0),
    .grp_fu_625_p_din1(grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_grp_fu_625_p_din1),
    .grp_fu_625_p_dout0(grp_fu_625_p2),
    .grp_fu_625_p_ce(grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_grp_fu_625_p_ce)
);

syr2k_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_ap_start),
    .ap_done(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_ap_done),
    .ap_idle(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_ap_idle),
    .ap_ready(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_ap_ready),
    .m_axi_gmem_AWVALID(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .i_cast1(empty_37_reg_541),
    .B(B_read_reg_515),
    .A(A_read_reg_523),
    .indvars_iv79(indvars_iv79_load_reg_534),
    .zext_ln52(tmp_2_reg_548),
    .alpha(alpha),
    .C(C_read_reg_503),
    .grp_fu_629_p_din0(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_grp_fu_629_p_din0),
    .grp_fu_629_p_din1(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_grp_fu_629_p_din1),
    .grp_fu_629_p_opcode(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_grp_fu_629_p_opcode),
    .grp_fu_629_p_dout0(grp_fu_629_p2),
    .grp_fu_629_p_ce(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_grp_fu_629_p_ce),
    .grp_fu_625_p_din0(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_grp_fu_625_p_din0),
    .grp_fu_625_p_din1(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_grp_fu_625_p_din1),
    .grp_fu_625_p_dout0(grp_fu_625_p2),
    .grp_fu_625_p_ce(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_grp_fu_625_p_ce),
    .grp_fu_633_p_din0(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_grp_fu_633_p_din0),
    .grp_fu_633_p_din1(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_grp_fu_633_p_din1),
    .grp_fu_633_p_dout0(grp_fu_633_p2),
    .grp_fu_633_p_ce(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_grp_fu_633_p_ce)
);

syr2k_syr2k_Pipeline_VITIS_LOOP_48_21 grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_ap_start),
    .ap_done(grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_ap_done),
    .ap_idle(grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_ap_idle),
    .ap_ready(grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_ap_ready),
    .m_axi_gmem_AWVALID(grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .indvars_iv77(indvars_iv77_load_reg_553),
    .or_ln50(or_ln50_reg_566),
    .C(C_read_reg_503),
    .beta(beta),
    .grp_fu_625_p_din0(grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_grp_fu_625_p_din0),
    .grp_fu_625_p_din1(grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_grp_fu_625_p_din1),
    .grp_fu_625_p_dout0(grp_fu_625_p2),
    .grp_fu_625_p_ce(grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_grp_fu_625_p_ce)
);

syr2k_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42 grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_ap_start),
    .ap_done(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_ap_done),
    .ap_idle(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_ap_idle),
    .ap_ready(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_ap_ready),
    .m_axi_gmem_AWVALID(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .tmp_3(tmp_3_reg_571),
    .B(B_read_reg_515),
    .A(A_read_reg_523),
    .indvars_iv77(indvars_iv77_load_reg_553),
    .zext_ln52_1(tmp_6_reg_576),
    .alpha(alpha),
    .C(C_read_reg_503),
    .grp_fu_629_p_din0(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_grp_fu_629_p_din0),
    .grp_fu_629_p_din1(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_grp_fu_629_p_din1),
    .grp_fu_629_p_opcode(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_grp_fu_629_p_opcode),
    .grp_fu_629_p_dout0(grp_fu_629_p2),
    .grp_fu_629_p_ce(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_grp_fu_629_p_ce),
    .grp_fu_625_p_din0(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_grp_fu_625_p_din0),
    .grp_fu_625_p_din1(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_grp_fu_625_p_din1),
    .grp_fu_625_p_dout0(grp_fu_625_p2),
    .grp_fu_625_p_ce(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_grp_fu_625_p_ce),
    .grp_fu_633_p_din0(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_grp_fu_633_p_din0),
    .grp_fu_633_p_din1(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_grp_fu_633_p_din1),
    .grp_fu_633_p_dout0(grp_fu_633_p2),
    .grp_fu_633_p_ce(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_grp_fu_633_p_ce)
);

syr2k_syr2k_Pipeline_VITIS_LOOP_48_23 grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_ap_start),
    .ap_done(grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_ap_done),
    .ap_idle(grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_ap_idle),
    .ap_ready(grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_ap_ready),
    .m_axi_gmem_AWVALID(grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .indvars_iv75(indvars_iv75_load_reg_581),
    .or_ln50_1(or_ln50_1_reg_588),
    .C(C_read_reg_503),
    .beta(beta),
    .grp_fu_625_p_din0(grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_grp_fu_625_p_din0),
    .grp_fu_625_p_din1(grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_grp_fu_625_p_din1),
    .grp_fu_625_p_dout0(grp_fu_625_p2),
    .grp_fu_625_p_ce(grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_grp_fu_625_p_ce)
);

syr2k_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44 grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_ap_start),
    .ap_done(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_ap_done),
    .ap_idle(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_ap_idle),
    .ap_ready(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_ap_ready),
    .m_axi_gmem_AWVALID(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .tmp_9(tmp_9_reg_593),
    .B(B_read_reg_515),
    .A(A_read_reg_523),
    .indvars_iv75(indvars_iv75_load_reg_581),
    .zext_ln52_2(tmp_8_reg_598),
    .alpha(alpha),
    .C(C_read_reg_503),
    .grp_fu_629_p_din0(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_grp_fu_629_p_din0),
    .grp_fu_629_p_din1(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_grp_fu_629_p_din1),
    .grp_fu_629_p_opcode(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_grp_fu_629_p_opcode),
    .grp_fu_629_p_dout0(grp_fu_629_p2),
    .grp_fu_629_p_ce(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_grp_fu_629_p_ce),
    .grp_fu_625_p_din0(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_grp_fu_625_p_din0),
    .grp_fu_625_p_din1(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_grp_fu_625_p_din1),
    .grp_fu_625_p_dout0(grp_fu_625_p2),
    .grp_fu_625_p_ce(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_grp_fu_625_p_ce),
    .grp_fu_633_p_din0(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_grp_fu_633_p_din0),
    .grp_fu_633_p_din1(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_grp_fu_633_p_din1),
    .grp_fu_633_p_dout0(grp_fu_633_p2),
    .grp_fu_633_p_ce(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_grp_fu_633_p_ce)
);

syr2k_syr2k_Pipeline_VITIS_LOOP_48_25 grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_ap_start),
    .ap_done(grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_ap_done),
    .ap_idle(grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_ap_idle),
    .ap_ready(grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_ap_ready),
    .m_axi_gmem_AWVALID(grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .indvars_iv73(indvars_iv73_load_reg_603),
    .or_ln50_2(or_ln50_2_reg_610),
    .C(C_read_reg_503),
    .beta(beta),
    .grp_fu_625_p_din0(grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_grp_fu_625_p_din0),
    .grp_fu_625_p_din1(grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_grp_fu_625_p_din1),
    .grp_fu_625_p_dout0(grp_fu_625_p2),
    .grp_fu_625_p_ce(grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_grp_fu_625_p_ce)
);

syr2k_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46 grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_ap_start),
    .ap_done(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_ap_done),
    .ap_idle(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_ap_idle),
    .ap_ready(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_ap_ready),
    .m_axi_gmem_AWVALID(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .tmp_s(tmp_s_reg_615),
    .B(B_read_reg_515),
    .A(A_read_reg_523),
    .zext_ln52_3(tmp_10_reg_620),
    .indvars_iv73(indvars_iv73_load_reg_603),
    .alpha(alpha),
    .C(C_read_reg_503),
    .grp_fu_629_p_din0(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_grp_fu_629_p_din0),
    .grp_fu_629_p_din1(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_grp_fu_629_p_din1),
    .grp_fu_629_p_opcode(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_grp_fu_629_p_opcode),
    .grp_fu_629_p_dout0(grp_fu_629_p2),
    .grp_fu_629_p_ce(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_grp_fu_629_p_ce),
    .grp_fu_625_p_din0(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_grp_fu_625_p_din0),
    .grp_fu_625_p_din1(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_grp_fu_625_p_din1),
    .grp_fu_625_p_dout0(grp_fu_625_p2),
    .grp_fu_625_p_ce(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_grp_fu_625_p_ce),
    .grp_fu_633_p_din0(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_grp_fu_633_p_din0),
    .grp_fu_633_p_din1(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_grp_fu_633_p_din1),
    .grp_fu_633_p_dout0(grp_fu_633_p2),
    .grp_fu_633_p_ce(grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_grp_fu_633_p_ce)
);

syr2k_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .A(A),
    .B(B),
    .C(C)
);

syr2k_gmem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem_ARVALID),
    .I_ARREADY(gmem_ARREADY),
    .I_ARADDR(gmem_ARADDR),
    .I_ARLEN(gmem_ARLEN),
    .I_RVALID(gmem_RVALID),
    .I_RREADY(gmem_RREADY),
    .I_RDATA(gmem_RDATA),
    .I_RFIFONUM(gmem_RFIFONUM),
    .I_AWVALID(gmem_AWVALID),
    .I_AWREADY(gmem_AWREADY),
    .I_AWADDR(gmem_AWADDR),
    .I_AWLEN(gmem_AWLEN),
    .I_WVALID(gmem_WVALID),
    .I_WREADY(gmem_WREADY),
    .I_WDATA(gmem_WDATA),
    .I_WSTRB(gmem_WSTRB),
    .I_BVALID(gmem_BVALID),
    .I_BREADY(gmem_BREADY)
);

syr2k_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U69(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_625_p0),
    .din1(grp_fu_625_p1),
    .ce(grp_fu_625_ce),
    .dout(grp_fu_625_p2)
);

syr2k_fadd_32ns_32ns_32_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_no_dsp_1_U70(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_629_p0),
    .din1(grp_fu_629_p1),
    .ce(grp_fu_629_ce),
    .dout(grp_fu_629_p2)
);

syr2k_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U71(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_633_p0),
    .din1(grp_fu_633_p1),
    .ce(grp_fu_633_ce),
    .dout(grp_fu_633_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_ap_start_reg <= 1'b1;
        end else if ((grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_ap_ready == 1'b1)) begin
            grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_ap_start_reg <= 1'b1;
        end else if ((grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_ap_ready == 1'b1)) begin
            grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_ap_start_reg <= 1'b1;
        end else if ((grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_ap_ready == 1'b1)) begin
            grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (tmp_fu_280_p3 == 1'd0))) begin
            grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_ap_start_reg <= 1'b1;
        end else if ((grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_ap_ready == 1'b1)) begin
            grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_ap_start_reg <= 1'b1;
        end else if ((grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_ap_ready == 1'b1)) begin
            grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_ap_start_reg <= 1'b1;
        end else if ((grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_ap_ready == 1'b1)) begin
            grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state16)) begin
            grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_ap_start_reg <= 1'b1;
        end else if ((grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_ap_ready == 1'b1)) begin
            grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_ap_start_reg <= 1'b1;
        end else if ((grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_ap_ready == 1'b1)) begin
            grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_fu_126 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_state2) & (tmp_fu_280_p3 == 1'd0))) begin
        i_fu_126 <= add_ln46_fu_297_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvars_iv73_fu_110 <= 5'd4;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        indvars_iv73_fu_110 <= add_ln46_4_fu_433_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvars_iv75_fu_114 <= 5'd3;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        indvars_iv75_fu_114 <= add_ln46_3_fu_394_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvars_iv77_fu_118 <= 5'd2;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        indvars_iv77_fu_118 <= add_ln46_2_fu_355_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvars_iv79_fu_122 <= 5'd1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (tmp_fu_280_p3 == 1'd0))) begin
        indvars_iv79_fu_122 <= add_ln46_1_fu_303_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        A_read_reg_523 <= A;
        B_read_reg_515 <= B;
        C_read_reg_503 <= C;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_fu_280_p3 == 1'd0))) begin
        empty_37_reg_541 <= empty_37_fu_292_p1;
        indvars_iv79_load_reg_534 <= indvars_iv79_fu_122;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        indvars_iv73_load_reg_603 <= indvars_iv73_fu_110;
        or_ln50_2_reg_610[7 : 6] <= or_ln50_2_fu_417_p2[7 : 6];
        tmp_s_reg_615 <= {{or_ln50_2_fu_417_p2[7:4]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        indvars_iv75_load_reg_581 <= indvars_iv75_fu_114;
        or_ln50_1_reg_588[4] <= or_ln50_1_fu_378_p2[4];
or_ln50_1_reg_588[7 : 6] <= or_ln50_1_fu_378_p2[7 : 6];
        tmp_9_reg_593 <= {{or_ln50_1_fu_378_p2[7:4]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        indvars_iv77_load_reg_553 <= indvars_iv77_fu_118;
        or_ln50_reg_566[7 : 5] <= or_ln50_fu_338_p2[7 : 5];
        shl_ln50_4_reg_560[7 : 4] <= shl_ln50_4_fu_331_p3[7 : 4];
        tmp_3_reg_571 <= {{or_ln50_fu_338_p2[7:4]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        tmp_10_reg_620[8 : 4] <= tmp_10_fu_444_p3[8 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_2_reg_548[8 : 4] <= tmp_2_fu_319_p3[8 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        tmp_6_reg_576[8 : 4] <= tmp_6_fu_366_p3[8 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        tmp_8_reg_598[8 : 4] <= tmp_8_fu_405_p3[8 : 4];
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_ap_done == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_ap_done == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_fu_280_p3 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_fu_280_p3 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        gmem_ARADDR = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem_ARADDR = grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem_ARADDR = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_ARADDR = grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        gmem_ARADDR = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        gmem_ARADDR = grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem_ARADDR = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & (tmp_fu_280_p3 == 1'd0)))) begin
        gmem_ARADDR = grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_ARADDR;
    end else begin
        gmem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        gmem_ARLEN = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem_ARLEN = grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem_ARLEN = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_ARLEN = grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        gmem_ARLEN = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        gmem_ARLEN = grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem_ARLEN = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & (tmp_fu_280_p3 == 1'd0)))) begin
        gmem_ARLEN = grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_ARLEN;
    end else begin
        gmem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        gmem_ARVALID = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem_ARVALID = grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem_ARVALID = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_ARVALID = grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        gmem_ARVALID = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        gmem_ARVALID = grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem_ARVALID = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & (tmp_fu_280_p3 == 1'd0)))) begin
        gmem_ARVALID = grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_ARVALID;
    end else begin
        gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        gmem_AWADDR = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem_AWADDR = grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem_AWADDR = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_AWADDR = grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        gmem_AWADDR = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        gmem_AWADDR = grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem_AWADDR = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & (tmp_fu_280_p3 == 1'd0)))) begin
        gmem_AWADDR = grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_AWADDR;
    end else begin
        gmem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        gmem_AWLEN = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem_AWLEN = grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem_AWLEN = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_AWLEN = grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        gmem_AWLEN = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        gmem_AWLEN = grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem_AWLEN = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & (tmp_fu_280_p3 == 1'd0)))) begin
        gmem_AWLEN = grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_AWLEN;
    end else begin
        gmem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        gmem_AWVALID = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem_AWVALID = grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem_AWVALID = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_AWVALID = grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        gmem_AWVALID = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        gmem_AWVALID = grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem_AWVALID = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & (tmp_fu_280_p3 == 1'd0)))) begin
        gmem_AWVALID = grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_AWVALID;
    end else begin
        gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        gmem_BREADY = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem_BREADY = grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem_BREADY = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_BREADY = grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        gmem_BREADY = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        gmem_BREADY = grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem_BREADY = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & (tmp_fu_280_p3 == 1'd0)))) begin
        gmem_BREADY = grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_BREADY;
    end else begin
        gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        gmem_RREADY = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem_RREADY = grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem_RREADY = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_RREADY = grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        gmem_RREADY = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        gmem_RREADY = grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem_RREADY = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & (tmp_fu_280_p3 == 1'd0)))) begin
        gmem_RREADY = grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_RREADY;
    end else begin
        gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        gmem_WDATA = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem_WDATA = grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem_WDATA = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_WDATA = grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        gmem_WDATA = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        gmem_WDATA = grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem_WDATA = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & (tmp_fu_280_p3 == 1'd0)))) begin
        gmem_WDATA = grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_WDATA;
    end else begin
        gmem_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        gmem_WSTRB = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem_WSTRB = grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem_WSTRB = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_WSTRB = grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        gmem_WSTRB = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        gmem_WSTRB = grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem_WSTRB = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & (tmp_fu_280_p3 == 1'd0)))) begin
        gmem_WSTRB = grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_WSTRB;
    end else begin
        gmem_WSTRB = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        gmem_WVALID = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem_WVALID = grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem_WVALID = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_WVALID = grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        gmem_WVALID = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        gmem_WVALID = grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem_WVALID = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & (tmp_fu_280_p3 == 1'd0)))) begin
        gmem_WVALID = grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_m_axi_gmem_WVALID;
    end else begin
        gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_625_ce = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_grp_fu_625_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_625_ce = grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_grp_fu_625_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_625_ce = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_grp_fu_625_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_625_ce = grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_grp_fu_625_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_625_ce = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_grp_fu_625_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_625_ce = grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_grp_fu_625_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_625_ce = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_grp_fu_625_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_625_ce = grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_grp_fu_625_p_ce;
    end else begin
        grp_fu_625_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_625_p0 = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_grp_fu_625_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_625_p0 = grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_grp_fu_625_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_625_p0 = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_grp_fu_625_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_625_p0 = grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_grp_fu_625_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_625_p0 = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_grp_fu_625_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_625_p0 = grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_grp_fu_625_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_625_p0 = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_grp_fu_625_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_625_p0 = grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_grp_fu_625_p_din0;
    end else begin
        grp_fu_625_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_625_p1 = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_grp_fu_625_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_625_p1 = grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_grp_fu_625_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_625_p1 = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_grp_fu_625_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_625_p1 = grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_grp_fu_625_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_625_p1 = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_grp_fu_625_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_625_p1 = grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_grp_fu_625_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_625_p1 = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_grp_fu_625_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_625_p1 = grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_grp_fu_625_p_din1;
    end else begin
        grp_fu_625_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_629_ce = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_grp_fu_629_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_629_ce = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_grp_fu_629_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_629_ce = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_grp_fu_629_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_629_ce = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_grp_fu_629_p_ce;
    end else begin
        grp_fu_629_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_629_p0 = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_grp_fu_629_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_629_p0 = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_grp_fu_629_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_629_p0 = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_grp_fu_629_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_629_p0 = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_grp_fu_629_p_din0;
    end else begin
        grp_fu_629_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_629_p1 = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_grp_fu_629_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_629_p1 = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_grp_fu_629_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_629_p1 = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_grp_fu_629_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_629_p1 = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_grp_fu_629_p_din1;
    end else begin
        grp_fu_629_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_633_ce = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_grp_fu_633_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_633_ce = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_grp_fu_633_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_633_ce = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_grp_fu_633_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_633_ce = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_grp_fu_633_p_ce;
    end else begin
        grp_fu_633_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_633_p0 = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_grp_fu_633_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_633_p0 = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_grp_fu_633_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_633_p0 = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_grp_fu_633_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_633_p0 = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_grp_fu_633_p_din0;
    end else begin
        grp_fu_633_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_633_p1 = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_grp_fu_633_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_633_p1 = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_grp_fu_633_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_633_p1 = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_grp_fu_633_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_633_p1 = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_grp_fu_633_p_din1;
    end else begin
        grp_fu_633_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (tmp_fu_280_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln46_1_fu_303_p2 = (indvars_iv79_fu_122 + 5'd4);

assign add_ln46_2_fu_355_p2 = (indvars_iv77_fu_118 + 5'd4);

assign add_ln46_3_fu_394_p2 = (indvars_iv75_fu_114 + 5'd4);

assign add_ln46_4_fu_433_p2 = (indvars_iv73_fu_110 + 5'd4);

assign add_ln46_fu_297_p2 = (i_fu_126 + 5'd4);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign empty_37_fu_292_p1 = i_fu_126[3:0];

assign grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_ap_start = grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_ap_start_reg;

assign grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_ap_start = grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_ap_start_reg;

assign grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_ap_start = grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_ap_start_reg;

assign grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_ap_start = grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_ap_start_reg;

assign grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_ap_start = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_ap_start_reg;

assign grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_ap_start = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_ap_start_reg;

assign grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_ap_start = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_ap_start_reg;

assign grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_ap_start = grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_ap_start_reg;

assign or_ln50_1_fu_378_p2 = (shl_ln50_4_reg_560 | 8'd32);

assign or_ln50_2_fu_417_p2 = (shl_ln50_4_reg_560 | 8'd48);

assign or_ln50_fu_338_p2 = (shl_ln50_4_fu_331_p3 | 8'd16);

assign shl_ln50_4_fu_331_p3 = {{empty_37_reg_541}, {4'd0}};

assign tmp_10_fu_444_p3 = {{indvars_iv73_load_reg_603}, {4'd0}};

assign tmp_2_fu_319_p3 = {{indvars_iv79_load_reg_534}, {4'd0}};

assign tmp_6_fu_366_p3 = {{indvars_iv77_load_reg_553}, {4'd0}};

assign tmp_8_fu_405_p3 = {{indvars_iv75_load_reg_581}, {4'd0}};

assign tmp_fu_280_p3 = i_fu_126[32'd4];

always @ (posedge ap_clk) begin
    tmp_2_reg_548[3:0] <= 4'b0000;
    shl_ln50_4_reg_560[3:0] <= 4'b0000;
    or_ln50_reg_566[4:0] <= 5'b10000;
    tmp_6_reg_576[3:0] <= 4'b0000;
    or_ln50_1_reg_588[3:0] <= 4'b0000;
    or_ln50_1_reg_588[5] <= 1'b1;
    tmp_8_reg_598[3:0] <= 4'b0000;
    or_ln50_2_reg_610[5:0] <= 6'b110000;
    tmp_10_reg_620[3:0] <= 4'b0000;
end

endmodule //syr2k
