
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.013356                       # Number of seconds simulated
sim_ticks                                 13356270000                       # Number of ticks simulated
final_tick                                13356270000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  35510                       # Simulator instruction rate (inst/s)
host_op_rate                                    62025                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               11217897                       # Simulator tick rate (ticks/s)
host_mem_usage                                1756648                       # Number of bytes of host memory used
host_seconds                                  1190.62                       # Real time elapsed on the host
sim_insts                                    42279250                       # Number of instructions simulated
sim_ops                                      73848724                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::ruby.dir_cntrl0      8550720                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           8550720                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::ruby.dir_cntrl0      1287744                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1287744                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::ruby.dir_cntrl0       133605                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             133605                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::ruby.dir_cntrl0        20121                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             20121                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::ruby.dir_cntrl0    640202691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            640202691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::ruby.dir_cntrl0     96414942                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            96414942                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::ruby.dir_cntrl0    736617634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           736617634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                     133605                       # Number of read requests accepted
system.mem_ctrls0.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls0.writeReqs                     20121                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   133605                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   20121                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM               8550208                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                    512                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                1285824                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                8550720                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             1287744                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             8809                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             8876                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             8084                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             8127                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             8152                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             8135                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             7882                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             7856                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             8085                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             8081                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            8632                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            8477                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            8521                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            8624                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            8538                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            8718                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             1247                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1             1308                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             1286                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3             1326                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4             1250                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5             1168                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6             1106                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7             1314                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8             1229                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             1419                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            1290                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            1247                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            1303                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            1134                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            1203                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15            1261                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                  13355308500                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               133605                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               20121                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  64949                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  34659                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  17998                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   9075                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   4242                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   1772                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    642                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    194                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     49                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     12                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                   463                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                   505                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                   856                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                  1140                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                  1226                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                  1225                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                  1233                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                  1219                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                  1231                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                  1219                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                  1223                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                  1227                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                  1230                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                  1237                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                  1222                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                  1220                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                  1198                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                  1193                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    26                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     9                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        86697                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   113.447801                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    87.829102                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   126.224223                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        62088     71.61%     71.61% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        16657     19.21%     90.83% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         3367      3.88%     94.71% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         1733      2.00%     96.71% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1112      1.28%     97.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         1121      1.29%     99.29% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          142      0.16%     99.45% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           88      0.10%     99.55% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          389      0.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        86697                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples         1188                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    112.437710                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    32.957820                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev  1944.754522                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-4095         1187     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::65536-69631            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         1188                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         1188                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.911616                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.875270                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.127029                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             677     56.99%     56.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              42      3.54%     60.52% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             386     32.49%     93.01% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              70      5.89%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               9      0.76%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               2      0.17%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               1      0.08%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23               1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         1188                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                  3886545000                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat             6391488750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                 667985000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    29091.56                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               47841.56                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      640.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       96.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   640.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    96.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        5.75                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    5.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.75                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.56                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     10.90                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                   61006                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                   5982                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                45.66                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               29.73                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                     86877.36                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   43.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy               302900220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy               160995285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy              470675940                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy              52226100                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        1059024720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy          1350817350                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy            25805280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy     4335671940                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy      271116480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        40293360                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy            8069526675                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           604.175168                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime         10325666750                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     15237250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF    448136000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF    112667250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    705983000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   2565609750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN   9508636750                       # Time in different power states
system.mem_ctrls0_1.actEnergy               316137780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy               168019830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy              483206640                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy              52648920                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        1059639360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy          1416828480                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy            24936960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy     4341369660                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy      239802720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy        17724705                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy            8120411535                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           607.984979                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime         10183670500                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     12778250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF    448342000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF     39003750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    624332500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   2710606000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN   9521207500                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::ruby.dir_cntrl1      8625088                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           8625088                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::ruby.dir_cntrl1      1309440                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        1309440                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::ruby.dir_cntrl1       134767                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             134767                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::ruby.dir_cntrl1        20460                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             20460                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::ruby.dir_cntrl1    645770713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            645770713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::ruby.dir_cntrl1     98039348                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            98039348                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::ruby.dir_cntrl1    743810061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           743810061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                     134767                       # Number of read requests accepted
system.mem_ctrls1.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls1.writeReqs                     20460                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   134767                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   20460                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM               8624000                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                   1088                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                1308160                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                8625088                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             1309440                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                    17                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             8819                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             8951                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             8185                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             8185                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             8193                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             8159                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             7997                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             7924                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             8165                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             8166                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            8721                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            8581                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            8598                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            8708                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            8586                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            8812                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0             1212                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1             1375                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             1306                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             1347                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4             1268                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5             1154                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6             1136                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7             1324                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8             1266                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             1433                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            1307                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            1286                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            1348                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            1173                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            1194                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15            1311                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                  13355851000                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               134767                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               20460                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  65276                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  35059                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  18253                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   9218                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   4344                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   1746                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    598                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    195                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     51                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     10                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                   460                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                   518                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                   876                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                  1158                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                  1240                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                  1250                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                  1251                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                  1247                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                  1254                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                  1241                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                  1244                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                  1252                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                  1250                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                  1245                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                  1257                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                  1232                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                  1215                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                  1215                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    29                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        88527                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   112.190676                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    87.224790                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   124.581447                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        63882     72.16%     72.16% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        16754     18.93%     91.09% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         3389      3.83%     94.91% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         1699      1.92%     96.83% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1108      1.25%     98.09% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         1086      1.23%     99.31% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          115      0.13%     99.44% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           92      0.10%     99.55% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          402      0.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        88527                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples         1209                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    111.452440                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    32.224060                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev  1948.503262                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-4095         1208     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::65536-69631            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         1209                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         1209                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.906534                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.870888                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.113002                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             692     57.24%     57.24% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              40      3.31%     60.55% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             391     32.34%     92.89% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              70      5.79%     98.68% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              16      1.32%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         1209                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                  3917792250                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat             6444354750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                 673750000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    29074.53                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               47824.53                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      645.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       97.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   645.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    98.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        5.81                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    5.04                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.77                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.54                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     10.80                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                   60587                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                   6072                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                44.96                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               29.68                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                     86040.77                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   42.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy               309633240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy               164558790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy              474188820                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy              52836840                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        1060254000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy          1364876400                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy            25608960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy     4343400570                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy      261775680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        34234620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy            8091367920                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           605.810449                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime         10296582250                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE     15379000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF    448650000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF     89719750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    681695000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT   2595530750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN   9525295500                       # Time in different power states
system.mem_ctrls1_1.actEnergy               322478100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy               171401175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy              487926180                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy              53859960                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        1058410080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy          1395998970                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy            25018080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy     4341029940                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy      247864800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy        24375750                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy            8128520085                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           608.588772                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime         10228711250                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     13227500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF    447735750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF     64158000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    645193000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT   2666595500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN   9519360250                       # Time in different power states
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::ruby.dir_cntrl2      8540352                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           8540352                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::ruby.dir_cntrl2      1284096                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total        1284096                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::ruby.dir_cntrl2       133443                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             133443                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::ruby.dir_cntrl2        20064                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total             20064                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::ruby.dir_cntrl2    639426427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            639426427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::ruby.dir_cntrl2     96141812                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            96141812                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::ruby.dir_cntrl2    735568239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           735568239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                     133443                       # Number of read requests accepted
system.mem_ctrls2.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls2.writeReqs                     20064                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   133443                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                   20064                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM               8540032                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                    320                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                1282176                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                8540352                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys             1284096                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                     5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             8729                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             8890                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             8102                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             8101                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             8108                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             8056                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             7889                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             7876                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             8036                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             8036                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            8637                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            8536                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            8547                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            8670                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            8535                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            8690                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0             1176                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1             1317                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2             1272                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3             1335                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4             1265                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5             1147                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6             1135                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7             1309                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8             1229                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9             1400                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10            1285                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11            1265                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12            1327                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13            1121                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14            1176                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15            1275                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                  13355425500                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               133443                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6               20064                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  64828                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                  34715                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                  18049                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                   9049                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                   4158                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                   1719                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                    627                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                    210                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     61                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     18                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     4                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                   468                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                   511                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                   876                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                  1137                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                  1208                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                  1209                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                  1213                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                  1220                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                  1237                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                  1211                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                  1213                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                  1217                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                  1230                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                  1229                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                  1225                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                  1216                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                  1197                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                  1188                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                    26                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     2                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        86322                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   113.776048                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    87.896089                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   127.610375                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        61793     71.58%     71.58% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255        16614     19.25%     90.83% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         3322      3.85%     94.68% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         1703      1.97%     96.65% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1129      1.31%     97.96% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767         1100      1.27%     99.23% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          138      0.16%     99.39% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          116      0.13%     99.53% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          407      0.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        86322                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples         1184                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean    112.684966                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    33.062553                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev  1950.819085                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-4095         1183     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::65536-69631            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total         1184                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples         1184                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     16.920608                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    16.885391                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     1.106554                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16             663     56.00%     56.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17              43      3.63%     59.63% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18             404     34.12%     93.75% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19              60      5.07%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::20              12      1.01%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::21               1      0.08%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::22               1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total         1184                       # Writes before turning the bus around for reads
system.mem_ctrls2.totQLat                  3887597000                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat             6389559500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                 667190000                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    29134.11                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               47884.11                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                      639.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                       96.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   639.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    96.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        5.75                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    5.00                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.75                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      1.55                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     10.71                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                   61049                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                   6093                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                45.75                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               30.37                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                     87002.06                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   43.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy               302121960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy               160570245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy              469462140                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy              51970320                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        1059024720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy          1351422120                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy            25862880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy     4339012710                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy      267047520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        41305305                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy            8067855870                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower           604.050073                       # Core power per rank (mW)
system.mem_ctrls2_0.totalIdleTime         10325072000                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.memoryStateTime::IDLE     16363250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF    448136000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF    114326250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    695686000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT   2566669000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN   9515089500                       # Time in different power states
system.mem_ctrls2_1.actEnergy               314274240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy               167021745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy              483285180                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy              52607160                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        1060868640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy          1388916150                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy            25483200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy     4331537730                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy      272476800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy        17961090                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy            8114627745                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower           607.551940                       # Core power per rank (mW)
system.mem_ctrls2_1.totalIdleTime         10243635000                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.memoryStateTime::IDLE     14279750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF    448868000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF     35041250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    709408500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT   2649170000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN   9499502500                       # Time in different power states
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::ruby.dir_cntrl3      8645632                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           8645632                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::ruby.dir_cntrl3      1310848                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total        1310848                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::ruby.dir_cntrl3       135088                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             135088                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::ruby.dir_cntrl3        20482                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total             20482                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::ruby.dir_cntrl3    647308867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            647308867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::ruby.dir_cntrl3     98144766                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            98144766                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::ruby.dir_cntrl3    745453633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           745453633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                     135088                       # Number of read requests accepted
system.mem_ctrls3.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls3.writeReqs                     20482                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   135088                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                   20482                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM               8644480                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                   1152                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                1309376                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                8645632                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys             1310848                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                    18                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             8878                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             8956                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             8250                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             8174                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             8187                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             8157                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             7985                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             7975                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             8183                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             8144                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            8692                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            8615                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            8659                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            8750                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            8690                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            8775                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0             1239                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1             1357                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2             1285                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3             1350                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4             1277                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5             1195                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6             1152                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7             1328                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8             1262                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9             1420                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10            1316                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11            1272                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12            1343                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13            1138                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14            1212                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15            1313                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                  13355997000                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               135088                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6               20482                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  66134                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                  34942                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                  18171                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                   8973                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                   4159                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                   1728                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    658                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                    208                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     71                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     18                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     4                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                   470                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                   516                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                   898                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                  1169                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                  1244                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                  1244                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                  1244                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                  1241                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                  1250                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                  1240                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                  1239                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                  1248                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                  1254                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                  1260                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                  1242                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                  1235                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                  1218                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                  1217                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                    26                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     5                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     2                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     2                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        88934                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   111.920480                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    87.071803                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   124.393108                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        64294     72.29%     72.29% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255        16739     18.82%     91.12% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         3381      3.80%     94.92% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         1722      1.94%     96.85% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1124      1.26%     98.12% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767         1049      1.18%     99.30% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          120      0.13%     99.43% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023          106      0.12%     99.55% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          399      0.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        88934                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples         1209                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean    111.714640                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    32.339456                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev  1973.089353                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-4095         1208     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::65536-69631            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total         1209                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples         1209                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     16.922250                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    16.886325                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     1.117549                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16             682     56.41%     56.41% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17              46      3.80%     60.22% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18             388     32.09%     92.31% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19              81      6.70%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::20              10      0.83%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::21               2      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total         1209                       # Writes before turning the bus around for reads
system.mem_ctrls3.totQLat                  3972867250                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat             6505429750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                 675350000                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    29413.39                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               48163.39                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                      647.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                       98.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   647.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    98.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        5.82                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    5.06                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.77                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      1.56                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     10.91                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                   60509                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                   6084                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                44.80                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               29.70                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                     85852.01                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   42.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy               311154060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy               165382305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy              475252680                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy              53155260                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        1057180800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy          1366899330                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy            25576800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy     4338899280                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy      254827200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        38797440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy            8087125155                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower           605.492788                       # Core power per rank (mW)
system.mem_ctrls3_0.totalIdleTime         10289944250                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.memoryStateTime::IDLE     14796250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF    447326000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF    113336250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    663428000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT   2601638250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN   9515745250                       # Time in different power states
system.mem_ctrls3_1.actEnergy               323848980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy               172122225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy              489147120                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy              53640720                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        1059024720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy          1397177160                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy            28490880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy     4343523690                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy      245211840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy        21913350                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy            8134231515                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower           609.019697                       # Core power per rank (mW)
system.mem_ctrls3_1.totalIdleTime         10217883000                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.memoryStateTime::IDLE     21850750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF    448088000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF     53957750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    638343500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT   2668218250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN   9525811750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.cpu00.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.num_syscalls                133                       # Number of system calls
system.cpu00.pwrStateResidencyTicks::ON   13356270000                       # Cumulative time (in ticks) in various power states
system.cpu00.numCycles                       18953041                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                   2820715                       # Number of instructions committed
system.cpu00.committedOps                     4960757                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses             4888938                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                72354                       # Number of float alu accesses
system.cpu00.num_func_calls                     34424                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts       404720                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                    4888938                       # number of integer instructions
system.cpu00.num_fp_insts                       72354                       # number of float instructions
system.cpu00.num_int_register_reads           9796552                       # number of times the integer registers were read
system.cpu00.num_int_register_writes          4195930                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads             122389                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes             62285                       # number of times the floating registers were written
system.cpu00.num_cc_register_reads            2863495                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes           2204149                       # number of times the CC registers were written
system.cpu00.num_mem_refs                     1019126                       # number of memory refs
system.cpu00.num_load_insts                    719459                       # Number of load instructions
system.cpu00.num_store_insts                   299667                       # Number of store instructions
system.cpu00.num_idle_cycles             5505508.001611                       # Number of idle cycles
system.cpu00.num_busy_cycles             13447532.998389                       # Number of busy cycles
system.cpu00.not_idle_fraction               0.709518                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.290482                       # Percentage of idle cycles
system.cpu00.Branches                          472317                       # Number of branches fetched
system.cpu00.op_class::No_OpClass               22431      0.45%      0.45% # Class of executed instruction
system.cpu00.op_class::IntAlu                 3820902     77.02%     77.47% # Class of executed instruction
system.cpu00.op_class::IntMult                   9617      0.19%     77.67% # Class of executed instruction
system.cpu00.op_class::IntDiv                   36957      0.74%     78.41% # Class of executed instruction
system.cpu00.op_class::FloatAdd                 51724      1.04%     79.46% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     79.46% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     79.46% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     79.46% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     79.46% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     79.46% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     79.46% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     79.46% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     79.46% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     79.46% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     79.46% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     79.46% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     79.46% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     79.46% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     79.46% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     79.46% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     79.46% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     79.46% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     79.46% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     79.46% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     79.46% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     79.46% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     79.46% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     79.46% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     79.46% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     79.46% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     79.46% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     79.46% # Class of executed instruction
system.cpu00.op_class::MemRead                 704442     14.20%     93.66% # Class of executed instruction
system.cpu00.op_class::MemWrite                297838      6.00%     99.66% # Class of executed instruction
system.cpu00.op_class::FloatMemRead             15017      0.30%     99.96% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                  4960757                       # Class of executed instruction
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.cpu01.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.cpu01.workload.num_syscalls                139                       # Number of system calls
system.cpu01.pwrStateResidencyTicks::ON   13356270000                       # Cumulative time (in ticks) in various power states
system.cpu01.numCycles                       18956204                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                   2828321                       # Number of instructions committed
system.cpu01.committedOps                     4973533                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses             4901671                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                72400                       # Number of float alu accesses
system.cpu01.num_func_calls                     34462                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts       405729                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                    4901671                       # number of integer instructions
system.cpu01.num_fp_insts                       72400                       # number of float instructions
system.cpu01.num_int_register_reads           9821454                       # number of times the integer registers were read
system.cpu01.num_int_register_writes          4206613                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads             122471                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes             62327                       # number of times the floating registers were written
system.cpu01.num_cc_register_reads            2869275                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes           2208974                       # number of times the CC registers were written
system.cpu01.num_mem_refs                     1023424                       # number of memory refs
system.cpu01.num_load_insts                    722725                       # Number of load instructions
system.cpu01.num_store_insts                   300699                       # Number of store instructions
system.cpu01.num_idle_cycles             5504182.213127                       # Number of idle cycles
system.cpu01.num_busy_cycles             13452021.786873                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.709637                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.290363                       # Percentage of idle cycles
system.cpu01.Branches                          473346                       # Number of branches fetched
system.cpu01.op_class::No_OpClass               22438      0.45%      0.45% # Class of executed instruction
system.cpu01.op_class::IntAlu                 3829324     76.99%     77.45% # Class of executed instruction
system.cpu01.op_class::IntMult                   9623      0.19%     77.64% # Class of executed instruction
system.cpu01.op_class::IntDiv                   36964      0.74%     78.38% # Class of executed instruction
system.cpu01.op_class::FloatAdd                 51760      1.04%     79.42% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     79.42% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     79.42% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     79.42% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     79.42% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     79.42% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     79.42% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     79.42% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     79.42% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     79.42% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     79.42% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     79.42% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     79.42% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     79.42% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     79.42% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     79.42% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     79.42% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     79.42% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     79.42% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     79.42% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     79.42% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     79.42% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     79.42% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     79.42% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     79.42% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     79.42% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     79.42% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     79.42% # Class of executed instruction
system.cpu01.op_class::MemRead                 707704     14.23%     93.65% # Class of executed instruction
system.cpu01.op_class::MemWrite                298870      6.01%     99.66% # Class of executed instruction
system.cpu01.op_class::FloatMemRead             15021      0.30%     99.96% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                  4973533                       # Class of executed instruction
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.cpu02.workload.num_syscalls                133                       # Number of system calls
system.cpu02.pwrStateResidencyTicks::ON   13356270000                       # Cumulative time (in ticks) in various power states
system.cpu02.numCycles                       17041489                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                   2688947                       # Number of instructions committed
system.cpu02.committedOps                     4751049                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses             4679230                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                72354                       # Number of float alu accesses
system.cpu02.num_func_calls                     34424                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts       389132                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                    4679230                       # number of integer instructions
system.cpu02.num_fp_insts                       72354                       # number of float instructions
system.cpu02.num_int_register_reads           9385296                       # number of times the integer registers were read
system.cpu02.num_int_register_writes          4017398                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads             122389                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes             62285                       # number of times the floating registers were written
system.cpu02.num_cc_register_reads            2777738                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes           2126255                       # number of times the CC registers were written
system.cpu02.num_mem_refs                      941734                       # number of memory refs
system.cpu02.num_load_insts                    657609                       # Number of load instructions
system.cpu02.num_store_insts                   284125                       # Number of store instructions
system.cpu02.num_idle_cycles             6169728.122323                       # Number of idle cycles
system.cpu02.num_busy_cycles             10871760.877677                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.637958                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.362042                       # Percentage of idle cycles
system.cpu02.Branches                          456683                       # Number of branches fetched
system.cpu02.op_class::No_OpClass               22431      0.47%      0.47% # Class of executed instruction
system.cpu02.op_class::IntAlu                 3688586     77.64%     78.11% # Class of executed instruction
system.cpu02.op_class::IntMult                   9617      0.20%     78.31% # Class of executed instruction
system.cpu02.op_class::IntDiv                   36957      0.78%     79.09% # Class of executed instruction
system.cpu02.op_class::FloatAdd                 51724      1.09%     80.18% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     80.18% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     80.18% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     80.18% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     80.18% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     80.18% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     80.18% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     80.18% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     80.18% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     80.18% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     80.18% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     80.18% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     80.18% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     80.18% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     80.18% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     80.18% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     80.18% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     80.18% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     80.18% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     80.18% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     80.18% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     80.18% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     80.18% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     80.18% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     80.18% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     80.18% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     80.18% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     80.18% # Class of executed instruction
system.cpu02.op_class::MemRead                 642592     13.53%     93.70% # Class of executed instruction
system.cpu02.op_class::MemWrite                282296      5.94%     99.65% # Class of executed instruction
system.cpu02.op_class::FloatMemRead             15017      0.32%     99.96% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                  4751049                       # Class of executed instruction
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.cpu03.workload.num_syscalls                133                       # Number of system calls
system.cpu03.pwrStateResidencyTicks::ON   13356270000                       # Cumulative time (in ticks) in various power states
system.cpu03.numCycles                       17043273                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                   2686371                       # Number of instructions committed
system.cpu03.committedOps                     4746653                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses             4674834                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                72354                       # Number of float alu accesses
system.cpu03.num_func_calls                     34424                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts       388768                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                    4674834                       # number of integer instructions
system.cpu03.num_fp_insts                       72354                       # number of float instructions
system.cpu03.num_int_register_reads           9376784                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          4013730                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads             122389                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes             62285                       # number of times the floating registers were written
system.cpu03.num_cc_register_reads            2775750                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes           2124407                       # number of times the CC registers were written
system.cpu03.num_mem_refs                      940222                       # number of memory refs
system.cpu03.num_load_insts                    656489                       # Number of load instructions
system.cpu03.num_store_insts                   283733                       # Number of store instructions
system.cpu03.num_idle_cycles             6169235.767645                       # Number of idle cycles
system.cpu03.num_busy_cycles             10874037.232355                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.638025                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.361975                       # Percentage of idle cycles
system.cpu03.Branches                          456347                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               22431      0.47%      0.47% # Class of executed instruction
system.cpu03.op_class::IntAlu                 3685702     77.65%     78.12% # Class of executed instruction
system.cpu03.op_class::IntMult                   9617      0.20%     78.32% # Class of executed instruction
system.cpu03.op_class::IntDiv                   36957      0.78%     79.10% # Class of executed instruction
system.cpu03.op_class::FloatAdd                 51724      1.09%     80.19% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     80.19% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     80.19% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     80.19% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     80.19% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     80.19% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     80.19% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     80.19% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     80.19% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     80.19% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     80.19% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     80.19% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     80.19% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     80.19% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     80.19% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     80.19% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     80.19% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     80.19% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     80.19% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     80.19% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     80.19% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     80.19% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     80.19% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     80.19% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     80.19% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     80.19% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     80.19% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     80.19% # Class of executed instruction
system.cpu03.op_class::MemRead                 641472     13.51%     93.71% # Class of executed instruction
system.cpu03.op_class::MemWrite                281904      5.94%     99.65% # Class of executed instruction
system.cpu03.op_class::FloatMemRead             15017      0.32%     99.96% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  4746653                       # Class of executed instruction
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.cpu04.workload.num_syscalls                145                       # Number of system calls
system.cpu04.pwrStateResidencyTicks::ON   13356270000                       # Cumulative time (in ticks) in various power states
system.cpu04.numCycles                       22757102                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                   3095949                       # Number of instructions committed
system.cpu04.committedOps                     5399215                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses             5327310                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                72446                       # Number of float alu accesses
system.cpu04.num_func_calls                     34500                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts       437316                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                    5327310                       # number of integer instructions
system.cpu04.num_fp_insts                       72446                       # number of float instructions
system.cpu04.num_int_register_reads          10656833                       # number of times the integer registers were read
system.cpu04.num_int_register_writes          4569062                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads             122553                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes             62369                       # number of times the floating registers were written
system.cpu04.num_cc_register_reads            3043263                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes           2366669                       # number of times the CC registers were written
system.cpu04.num_mem_refs                     1180602                       # number of memory refs
system.cpu04.num_load_insts                    848337                       # Number of load instructions
system.cpu04.num_store_insts                   332265                       # Number of store instructions
system.cpu04.num_idle_cycles             3369739.682541                       # Number of idle cycles
system.cpu04.num_busy_cycles             19387362.317459                       # Number of busy cycles
system.cpu04.not_idle_fraction               0.851926                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.148074                       # Percentage of idle cycles
system.cpu04.Branches                          504987                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               22445      0.42%      0.42% # Class of executed instruction
system.cpu04.op_class::IntAlu                 4097766     75.90%     76.31% # Class of executed instruction
system.cpu04.op_class::IntMult                   9635      0.18%     76.49% # Class of executed instruction
system.cpu04.op_class::IntDiv                   36971      0.68%     77.17% # Class of executed instruction
system.cpu04.op_class::FloatAdd                 51796      0.96%     78.13% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     78.13% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     78.13% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     78.13% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     78.13% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     78.13% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     78.13% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     78.13% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     78.13% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     78.13% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     78.13% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     78.13% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     78.13% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     78.13% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     78.13% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     78.13% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     78.13% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     78.13% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     78.13% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     78.13% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     78.13% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     78.13% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     78.13% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     78.13% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     78.13% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     78.13% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     78.13% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     78.13% # Class of executed instruction
system.cpu04.op_class::MemRead                 833312     15.43%     93.57% # Class of executed instruction
system.cpu04.op_class::MemWrite                330436      6.12%     99.69% # Class of executed instruction
system.cpu04.op_class::FloatMemRead             15025      0.28%     99.97% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                  5399215                       # Class of executed instruction
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.cpu05.workload.num_syscalls                139                       # Number of system calls
system.cpu05.pwrStateResidencyTicks::ON   13356270000                       # Cumulative time (in ticks) in various power states
system.cpu05.numCycles                       20860775                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                   2953244                       # Number of instructions committed
system.cpu05.committedOps                     5171876                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses             5100014                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                72400                       # Number of float alu accesses
system.cpu05.num_func_calls                     34462                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts       420413                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                    5100014                       # number of integer instructions
system.cpu05.num_fp_insts                       72400                       # number of float instructions
system.cpu05.num_int_register_reads          10210669                       # number of times the integer registers were read
system.cpu05.num_int_register_writes          4375588                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads             122471                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes             62327                       # number of times the floating registers were written
system.cpu05.num_cc_register_reads            2950068                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes           2282332                       # number of times the CC registers were written
system.cpu05.num_mem_refs                     1096834                       # number of memory refs
system.cpu05.num_load_insts                    781513                       # Number of load instructions
system.cpu05.num_store_insts                   315321                       # Number of store instructions
system.cpu05.num_idle_cycles             4569851.951572                       # Number of idle cycles
system.cpu05.num_busy_cycles             16290923.048428                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.780936                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.219064                       # Percentage of idle cycles
system.cpu05.Branches                          488092                       # Number of branches fetched
system.cpu05.op_class::No_OpClass               22438      0.43%      0.43% # Class of executed instruction
system.cpu05.op_class::IntAlu                 3954257     76.46%     76.89% # Class of executed instruction
system.cpu05.op_class::IntMult                   9623      0.19%     77.08% # Class of executed instruction
system.cpu05.op_class::IntDiv                   36964      0.71%     77.79% # Class of executed instruction
system.cpu05.op_class::FloatAdd                 51760      1.00%     78.79% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::MemRead                 766492     14.82%     93.61% # Class of executed instruction
system.cpu05.op_class::MemWrite                313492      6.06%     99.67% # Class of executed instruction
system.cpu05.op_class::FloatMemRead             15021      0.29%     99.96% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                  5171876                       # Class of executed instruction
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.cpu06.workload.num_syscalls                139                       # Number of system calls
system.cpu06.pwrStateResidencyTicks::ON   13356270000                       # Cumulative time (in ticks) in various power states
system.cpu06.numCycles                       20849671                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                   2947004                       # Number of instructions committed
system.cpu06.committedOps                     5161751                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses             5089889                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                72400                       # Number of float alu accesses
system.cpu06.num_func_calls                     34462                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts       419636                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                    5089889                       # number of integer instructions
system.cpu06.num_fp_insts                       72400                       # number of float instructions
system.cpu06.num_int_register_reads          10190873                       # number of times the integer registers were read
system.cpu06.num_int_register_writes          4367017                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads             122471                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes             62327                       # number of times the floating registers were written
system.cpu06.num_cc_register_reads            2945805                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes           2278426                       # number of times the CC registers were written
system.cpu06.num_mem_refs                     1093164                       # number of memory refs
system.cpu06.num_load_insts                    778641                       # Number of load instructions
system.cpu06.num_store_insts                   314523                       # Number of store instructions
system.cpu06.num_idle_cycles             4576086.354897                       # Number of idle cycles
system.cpu06.num_busy_cycles             16273584.645103                       # Number of busy cycles
system.cpu06.not_idle_fraction               0.780520                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.219480                       # Percentage of idle cycles
system.cpu06.Branches                          487336                       # Number of branches fetched
system.cpu06.op_class::No_OpClass               22438      0.43%      0.43% # Class of executed instruction
system.cpu06.op_class::IntAlu                 3947802     76.48%     76.92% # Class of executed instruction
system.cpu06.op_class::IntMult                   9623      0.19%     77.10% # Class of executed instruction
system.cpu06.op_class::IntDiv                   36964      0.72%     77.82% # Class of executed instruction
system.cpu06.op_class::FloatAdd                 51760      1.00%     78.82% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     78.82% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     78.82% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     78.82% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     78.82% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     78.82% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     78.82% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     78.82% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     78.82% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     78.82% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     78.82% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     78.82% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     78.82% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     78.82% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     78.82% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     78.82% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     78.82% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     78.82% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     78.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     78.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     78.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     78.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     78.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     78.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     78.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     78.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     78.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     78.82% # Class of executed instruction
system.cpu06.op_class::MemRead                 763620     14.79%     93.62% # Class of executed instruction
system.cpu06.op_class::MemWrite                312694      6.06%     99.67% # Class of executed instruction
system.cpu06.op_class::FloatMemRead             15021      0.29%     99.96% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                  5161751                       # Class of executed instruction
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.cpu07.workload.num_syscalls                133                       # Number of system calls
system.cpu07.pwrStateResidencyTicks::ON   13356270000                       # Cumulative time (in ticks) in various power states
system.cpu07.numCycles                       10665626                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                   2569042                       # Number of instructions committed
system.cpu07.committedOps                     4545507                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses             4473688                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                72354                       # Number of float alu accesses
system.cpu07.num_func_calls                     34424                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts       372004                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                    4473688                       # number of integer instructions
system.cpu07.num_fp_insts                       72354                       # number of float instructions
system.cpu07.num_int_register_reads           8991295                       # number of times the integer registers were read
system.cpu07.num_int_register_writes          3846110                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads             122389                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes             62285                       # number of times the floating registers were written
system.cpu07.num_cc_register_reads            2683542                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes           2040603                       # number of times the CC registers were written
system.cpu07.num_mem_refs                      873195                       # number of memory refs
system.cpu07.num_load_insts                    606212                       # Number of load instructions
system.cpu07.num_store_insts                   266983                       # Number of store instructions
system.cpu07.num_idle_cycles             6407117.525577                       # Number of idle cycles
system.cpu07.num_busy_cycles             4258508.474423                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.399274                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.600726                       # Percentage of idle cycles
system.cpu07.Branches                          439571                       # Number of branches fetched
system.cpu07.op_class::No_OpClass               22431      0.49%      0.49% # Class of executed instruction
system.cpu07.op_class::IntAlu                 3551583     78.13%     78.63% # Class of executed instruction
system.cpu07.op_class::IntMult                   9617      0.21%     78.84% # Class of executed instruction
system.cpu07.op_class::IntDiv                   36957      0.81%     79.65% # Class of executed instruction
system.cpu07.op_class::FloatAdd                 51724      1.14%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::MemRead                 591195     13.01%     93.80% # Class of executed instruction
system.cpu07.op_class::MemWrite                265154      5.83%     99.63% # Class of executed instruction
system.cpu07.op_class::FloatMemRead             15017      0.33%     99.96% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                  4545507                       # Class of executed instruction
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.cpu08.workload.num_syscalls                157                       # Number of system calls
system.cpu08.pwrStateResidencyTicks::ON   13356270000                       # Cumulative time (in ticks) in various power states
system.cpu08.numCycles                       26552249                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                   3389685                       # Number of instructions committed
system.cpu08.committedOps                     5866849                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses             5794858                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                72538                       # Number of float alu accesses
system.cpu08.num_func_calls                     34576                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts       472045                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                    5794858                       # number of integer instructions
system.cpu08.num_fp_insts                       72538                       # number of float instructions
system.cpu08.num_int_register_reads          11574323                       # number of times the integer registers were read
system.cpu08.num_int_register_writes          4967086                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads             122717                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes             62453                       # number of times the floating registers were written
system.cpu08.num_cc_register_reads            3234786                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes           2539769                       # number of times the CC registers were written
system.cpu08.num_mem_refs                     1352933                       # number of memory refs
system.cpu08.num_load_insts                    985997                       # Number of load instructions
system.cpu08.num_store_insts                   366936                       # Number of store instructions
system.cpu08.num_idle_cycles             159329.161407                       # Number of idle cycles
system.cpu08.num_busy_cycles             26392919.838593                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.993999                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.006001                       # Percentage of idle cycles
system.cpu08.Branches                          539862                       # Number of branches fetched
system.cpu08.op_class::No_OpClass               22459      0.38%      0.38% # Class of executed instruction
system.cpu08.op_class::IntAlu                 4392957     74.88%     75.26% # Class of executed instruction
system.cpu08.op_class::IntMult                   9647      0.16%     75.42% # Class of executed instruction
system.cpu08.op_class::IntDiv                   36985      0.63%     76.06% # Class of executed instruction
system.cpu08.op_class::FloatAdd                 51868      0.88%     76.94% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     76.94% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     76.94% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     76.94% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     76.94% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     76.94% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     76.94% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     76.94% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     76.94% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     76.94% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     76.94% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     76.94% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     76.94% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     76.94% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     76.94% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     76.94% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     76.94% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     76.94% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     76.94% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     76.94% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     76.94% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     76.94% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     76.94% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     76.94% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     76.94% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     76.94% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     76.94% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     76.94% # Class of executed instruction
system.cpu08.op_class::MemRead                 970964     16.55%     93.49% # Class of executed instruction
system.cpu08.op_class::MemWrite                365107      6.22%     99.71% # Class of executed instruction
system.cpu08.op_class::FloatMemRead             15033      0.26%     99.97% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                  5866849                       # Class of executed instruction
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.cpu09.workload.num_syscalls                157                       # Number of system calls
system.cpu09.pwrStateResidencyTicks::ON   13356270000                       # Cumulative time (in ticks) in various power states
system.cpu09.numCycles                       24674566                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                   3245839                       # Number of instructions committed
system.cpu09.committedOps                     5638875                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses             5566884                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                72538                       # Number of float alu accesses
system.cpu09.num_func_calls                     34576                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts       455220                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                    5566884                       # number of integer instructions
system.cpu09.num_fp_insts                       72538                       # number of float instructions
system.cpu09.num_int_register_reads          11126355                       # number of times the integer registers were read
system.cpu09.num_int_register_writes          4772764                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads             122717                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes             62453                       # number of times the floating registers were written
system.cpu09.num_cc_register_reads            3142278                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes           2455585                       # number of times the CC registers were written
system.cpu09.num_mem_refs                     1268174                       # number of memory refs
system.cpu09.num_load_insts                    918123                       # Number of load instructions
system.cpu09.num_store_insts                   350051                       # Number of store instructions
system.cpu09.num_idle_cycles             1882491.294907                       # Number of idle cycles
system.cpu09.num_busy_cycles             22792074.705093                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.923707                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.076293                       # Percentage of idle cycles
system.cpu09.Branches                          523095                       # Number of branches fetched
system.cpu09.op_class::No_OpClass               22459      0.40%      0.40% # Class of executed instruction
system.cpu09.op_class::IntAlu                 4249742     75.37%     75.76% # Class of executed instruction
system.cpu09.op_class::IntMult                   9647      0.17%     75.93% # Class of executed instruction
system.cpu09.op_class::IntDiv                   36985      0.66%     76.59% # Class of executed instruction
system.cpu09.op_class::FloatAdd                 51868      0.92%     77.51% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     77.51% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     77.51% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     77.51% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     77.51% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     77.51% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     77.51% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     77.51% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     77.51% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     77.51% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     77.51% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     77.51% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     77.51% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     77.51% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     77.51% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     77.51% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     77.51% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     77.51% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     77.51% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     77.51% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     77.51% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     77.51% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     77.51% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     77.51% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     77.51% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     77.51% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     77.51% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     77.51% # Class of executed instruction
system.cpu09.op_class::MemRead                 903090     16.02%     93.53% # Class of executed instruction
system.cpu09.op_class::MemWrite                348222      6.18%     99.70% # Class of executed instruction
system.cpu09.op_class::FloatMemRead             15033      0.27%     99.97% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                  5638875                       # Class of executed instruction
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.cpu10.workload.num_syscalls                163                       # Number of system calls
system.cpu10.pwrStateResidencyTicks::ON   13356270000                       # Cumulative time (in ticks) in various power states
system.cpu10.numCycles                       26712540                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   3467059                       # Number of instructions committed
system.cpu10.committedOps                     5973846                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses             5901812                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                72584                       # Number of float alu accesses
system.cpu10.num_func_calls                     34614                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts       477944                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                    5901812                       # number of integer instructions
system.cpu10.num_fp_insts                       72584                       # number of float instructions
system.cpu10.num_int_register_reads          11794437                       # number of times the integer registers were read
system.cpu10.num_int_register_writes          5062208                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads             122799                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes             62495                       # number of times the floating registers were written
system.cpu10.num_cc_register_reads            3267496                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes           2568978                       # number of times the CC registers were written
system.cpu10.num_mem_refs                     1400390                       # number of memory refs
system.cpu10.num_load_insts                   1027600                       # Number of load instructions
system.cpu10.num_store_insts                   372790                       # Number of store instructions
system.cpu10.num_idle_cycles                 0.002000                       # Number of idle cycles
system.cpu10.num_busy_cycles             26712539.998000                       # Number of busy cycles
system.cpu10.not_idle_fraction               1.000000                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.000000                       # Percentage of idle cycles
system.cpu10.Branches                          545851                       # Number of branches fetched
system.cpu10.op_class::No_OpClass               22466      0.38%      0.38% # Class of executed instruction
system.cpu10.op_class::IntAlu                 4452441     74.53%     74.91% # Class of executed instruction
system.cpu10.op_class::IntMult                   9653      0.16%     75.07% # Class of executed instruction
system.cpu10.op_class::IntDiv                   36992      0.62%     75.69% # Class of executed instruction
system.cpu10.op_class::FloatAdd                 51904      0.87%     76.56% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     76.56% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     76.56% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     76.56% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     76.56% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     76.56% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     76.56% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     76.56% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     76.56% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     76.56% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     76.56% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     76.56% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     76.56% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     76.56% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     76.56% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     76.56% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     76.56% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     76.56% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     76.56% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     76.56% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     76.56% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     76.56% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     76.56% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     76.56% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     76.56% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     76.56% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     76.56% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     76.56% # Class of executed instruction
system.cpu10.op_class::MemRead                1012563     16.95%     93.51% # Class of executed instruction
system.cpu10.op_class::MemWrite                370961      6.21%     99.72% # Class of executed instruction
system.cpu10.op_class::FloatMemRead             15037      0.25%     99.97% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                  5973846                       # Class of executed instruction
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.cpu11.workload.num_syscalls                145                       # Number of system calls
system.cpu11.pwrStateResidencyTicks::ON   13356270000                       # Cumulative time (in ticks) in various power states
system.cpu11.numCycles                       22758493                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                   3097753                       # Number of instructions committed
system.cpu11.committedOps                     5402139                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses             5330234                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                72446                       # Number of float alu accesses
system.cpu11.num_func_calls                     34500                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts       437540                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                    5330234                       # number of integer instructions
system.cpu11.num_fp_insts                       72446                       # number of float instructions
system.cpu11.num_int_register_reads          10662237                       # number of times the integer registers were read
system.cpu11.num_int_register_writes          4571538                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads             122553                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes             62369                       # number of times the floating registers were written
system.cpu11.num_cc_register_reads            3044551                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes           2367677                       # number of times the CC registers were written
system.cpu11.num_mem_refs                     1181506                       # number of memory refs
system.cpu11.num_load_insts                    849129                       # Number of load instructions
system.cpu11.num_store_insts                   332377                       # Number of store instructions
system.cpu11.num_idle_cycles             3368760.552533                       # Number of idle cycles
system.cpu11.num_busy_cycles             19389732.447467                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.851978                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.148022                       # Percentage of idle cycles
system.cpu11.Branches                          505323                       # Number of branches fetched
system.cpu11.op_class::No_OpClass               22445      0.42%      0.42% # Class of executed instruction
system.cpu11.op_class::IntAlu                 4099786     75.89%     76.31% # Class of executed instruction
system.cpu11.op_class::IntMult                   9635      0.18%     76.49% # Class of executed instruction
system.cpu11.op_class::IntDiv                   36971      0.68%     77.17% # Class of executed instruction
system.cpu11.op_class::FloatAdd                 51796      0.96%     78.13% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     78.13% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     78.13% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     78.13% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     78.13% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     78.13% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     78.13% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     78.13% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     78.13% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     78.13% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     78.13% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     78.13% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     78.13% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     78.13% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     78.13% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     78.13% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     78.13% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     78.13% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     78.13% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     78.13% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     78.13% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     78.13% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     78.13% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     78.13% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     78.13% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     78.13% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     78.13% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     78.13% # Class of executed instruction
system.cpu11.op_class::MemRead                 834104     15.44%     93.57% # Class of executed instruction
system.cpu11.op_class::MemWrite                330548      6.12%     99.69% # Class of executed instruction
system.cpu11.op_class::FloatMemRead             15025      0.28%     99.97% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                  5402139                       # Class of executed instruction
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.cpu12.workload.num_syscalls                151                       # Number of system calls
system.cpu12.pwrStateResidencyTicks::ON   13356270000                       # Cumulative time (in ticks) in various power states
system.cpu12.numCycles                       24658146                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                   3234032                       # Number of instructions committed
system.cpu12.committedOps                     5619148                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses             5547200                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                72492                       # Number of float alu accesses
system.cpu12.num_func_calls                     34538                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts       453661                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                    5547200                       # number of integer instructions
system.cpu12.num_fp_insts                       72492                       # number of float instructions
system.cpu12.num_int_register_reads          11088064                       # number of times the integer registers were read
system.cpu12.num_int_register_writes          4756230                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads             122635                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes             62411                       # number of times the floating registers were written
system.cpu12.num_cc_register_reads            3133458                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes           2448040                       # number of times the CC registers were written
system.cpu12.num_mem_refs                     1261482                       # number of memory refs
system.cpu12.num_load_insts                    912983                       # Number of load instructions
system.cpu12.num_store_insts                   348499                       # Number of store instructions
system.cpu12.num_idle_cycles             1896395.746681                       # Number of idle cycles
system.cpu12.num_busy_cycles             22761750.253319                       # Number of busy cycles
system.cpu12.not_idle_fraction               0.923093                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.076907                       # Percentage of idle cycles
system.cpu12.Branches                          521486                       # Number of branches fetched
system.cpu12.op_class::No_OpClass               22452      0.40%      0.40% # Class of executed instruction
system.cpu12.op_class::IntAlu                 4236763     75.40%     75.80% # Class of executed instruction
system.cpu12.op_class::IntMult                   9641      0.17%     75.97% # Class of executed instruction
system.cpu12.op_class::IntDiv                   36978      0.66%     76.63% # Class of executed instruction
system.cpu12.op_class::FloatAdd                 51832      0.92%     77.55% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     77.55% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     77.55% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     77.55% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     77.55% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     77.55% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     77.55% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     77.55% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     77.55% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     77.55% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     77.55% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     77.55% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     77.55% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     77.55% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     77.55% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     77.55% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     77.55% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     77.55% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     77.55% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     77.55% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     77.55% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     77.55% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     77.55% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     77.55% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     77.55% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     77.55% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     77.55% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     77.55% # Class of executed instruction
system.cpu12.op_class::MemRead                 897954     15.98%     93.53% # Class of executed instruction
system.cpu12.op_class::MemWrite                346670      6.17%     99.70% # Class of executed instruction
system.cpu12.op_class::FloatMemRead             15029      0.27%     99.97% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                  5619148                       # Class of executed instruction
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.cpu13.workload.num_syscalls                163                       # Number of system calls
system.cpu13.pwrStateResidencyTicks::ON   13356270000                       # Cumulative time (in ticks) in various power states
system.cpu13.numCycles                       24850486                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                   3255289                       # Number of instructions committed
system.cpu13.committedOps                     5637526                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses             5565492                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                72584                       # Number of float alu accesses
system.cpu13.num_func_calls                     34614                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts       453034                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                    5565492                       # number of integer instructions
system.cpu13.num_fp_insts                       72584                       # number of float instructions
system.cpu13.num_int_register_reads          11134203                       # number of times the integer registers were read
system.cpu13.num_int_register_writes          4775708                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads             122799                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes             62495                       # number of times the floating registers were written
system.cpu13.num_cc_register_reads            3130498                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes           2444414                       # number of times the CC registers were written
system.cpu13.num_mem_refs                     1275798                       # number of memory refs
system.cpu13.num_load_insts                    927932                       # Number of load instructions
system.cpu13.num_store_insts                   347866                       # Number of store instructions
system.cpu13.num_idle_cycles             1732255.596229                       # Number of idle cycles
system.cpu13.num_busy_cycles             23118230.403771                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.930293                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.069707                       # Percentage of idle cycles
system.cpu13.Branches                          520955                       # Number of branches fetched
system.cpu13.op_class::No_OpClass               22466      0.40%      0.40% # Class of executed instruction
system.cpu13.op_class::IntAlu                 4240713     75.22%     75.62% # Class of executed instruction
system.cpu13.op_class::IntMult                   9653      0.17%     75.79% # Class of executed instruction
system.cpu13.op_class::IntDiv                   36992      0.66%     76.45% # Class of executed instruction
system.cpu13.op_class::FloatAdd                 51904      0.92%     77.37% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     77.37% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     77.37% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     77.37% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     77.37% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     77.37% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     77.37% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     77.37% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     77.37% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     77.37% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     77.37% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     77.37% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     77.37% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     77.37% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     77.37% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     77.37% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     77.37% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     77.37% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     77.37% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     77.37% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     77.37% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     77.37% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     77.37% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     77.37% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     77.37% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     77.37% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     77.37% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     77.37% # Class of executed instruction
system.cpu13.op_class::MemRead                 912895     16.19%     93.56% # Class of executed instruction
system.cpu13.op_class::MemWrite                346037      6.14%     99.70% # Class of executed instruction
system.cpu13.op_class::FloatMemRead             15037      0.27%     99.97% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                  5637526                       # Class of executed instruction
system.fpga0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga0.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.fpga0.itb.walker.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.fpga0.pwrStateResidencyTicks::ON   13356270000                       # Cumulative time (in ticks) in various power states
system.fpga0.numCycles                        3887774                       # number of cpu cycles simulated
system.fpga0.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga0.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.fpga1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga1.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.fpga1.itb.walker.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.fpga1.pwrStateResidencyTicks::ON   13356270000                       # Cumulative time (in ticks) in various power states
system.fpga1.numCycles                        3606121                       # number of cpu cycles simulated
system.fpga1.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga1.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq              418788                       # Transaction distribution
system.piobus.trans_dist::ReadResp             418788                       # Transaction distribution
system.piobus.trans_dist::WriteReq                448                       # Transaction distribution
system.piobus.trans_dist::WriteResp               448                       # Transaction distribution
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port        37286                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total        37286                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port        38094                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        38094                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port        21652                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        21652                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port        21316                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total        21316                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port        69492                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::total        69492                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port        52840                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::total        52840                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port        52084                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::total        52084                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port         4540                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::total         4540                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       103924                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       103924                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port        87158                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::total        87158                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port       109692                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::total       109692                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port        69828                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::total        69828                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port        85770                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::total        85770                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port        84796                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::total        84796                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total                 838472                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       149144                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       149144                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       152376                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       152376                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port        86608                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        86608                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port        85264                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total        85264                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       277968                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       277968                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       211360                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       211360                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       208336                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       208336                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port        18160                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::total        18160                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       415696                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       415696                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port       348632                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::total       348632                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port       438768                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::total       438768                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       279312                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       279312                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       343080                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       343080                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port       339184                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::total       339184                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                 3353888                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy           300593500                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.piobus.reqLayer1.occupancy           222373500                       # Layer occupancy (ticks)
system.piobus.reqLayer1.utilization               1.7                       # Layer utilization (%)
system.piobus.respLayer2.occupancy           40766000                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization              0.3                       # Layer utilization (%)
system.piobus.respLayer4.occupancy           41441500                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization              0.3                       # Layer utilization (%)
system.piobus.respLayer6.occupancy           23178500                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization              0.2                       # Layer utilization (%)
system.piobus.respLayer8.occupancy           22875500                       # Layer occupancy (ticks)
system.piobus.respLayer8.utilization              0.2                       # Layer utilization (%)
system.piobus.respLayer10.occupancy          77323500                       # Layer occupancy (ticks)
system.piobus.respLayer10.utilization             0.6                       # Layer utilization (%)
system.piobus.respLayer12.occupancy          58346500                       # Layer occupancy (ticks)
system.piobus.respLayer12.utilization             0.4                       # Layer utilization (%)
system.piobus.respLayer14.occupancy          57494000                       # Layer occupancy (ticks)
system.piobus.respLayer14.utilization             0.4                       # Layer utilization (%)
system.piobus.respLayer16.occupancy           4517000                       # Layer occupancy (ticks)
system.piobus.respLayer16.utilization             0.0                       # Layer utilization (%)
system.piobus.respLayer18.occupancy         117662500                       # Layer occupancy (ticks)
system.piobus.respLayer18.utilization             0.9                       # Layer utilization (%)
system.piobus.respLayer20.occupancy          97612000                       # Layer occupancy (ticks)
system.piobus.respLayer20.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer22.occupancy         121664500                       # Layer occupancy (ticks)
system.piobus.respLayer22.utilization             0.9                       # Layer utilization (%)
system.piobus.respLayer24.occupancy          77636000                       # Layer occupancy (ticks)
system.piobus.respLayer24.utilization             0.6                       # Layer utilization (%)
system.piobus.respLayer26.occupancy          96406500                       # Layer occupancy (ticks)
system.piobus.respLayer26.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer28.occupancy          95157000                       # Layer occupancy (ticks)
system.piobus.respLayer28.utilization             0.7                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples     70993784                      
system.ruby.outstanding_req_hist_seqr::mean     1.000023                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000016                      
system.ruby.outstanding_req_hist_seqr::stdev     0.004824                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |    70992132    100.00%    100.00% |        1652      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total     70993784                      
system.ruby.latency_hist_seqr::bucket_size          128                      
system.ruby.latency_hist_seqr::max_bucket         1279                      
system.ruby.latency_hist_seqr::samples       70993784                      
system.ruby.latency_hist_seqr::mean          3.140329                      
system.ruby.latency_hist_seqr::gmean         1.533277                      
system.ruby.latency_hist_seqr::stdev        16.101049                      
system.ruby.latency_hist_seqr            |    70582365     99.42%     99.42% |      389924      0.55%     99.97% |       10269      0.01%     99.98% |        2704      0.00%     99.99% |        4107      0.01%     99.99% |        3943      0.01%    100.00% |         430      0.00%    100.00% |          29      0.00%    100.00% |           2      0.00%    100.00% |          11      0.00%    100.00%
system.ruby.latency_hist_seqr::total         70993784                      
system.ruby.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.hit_latency_hist_seqr::samples     70454011                      
system.ruby.hit_latency_hist_seqr::mean      1.854402                      
system.ruby.hit_latency_hist_seqr::gmean     1.479487                      
system.ruby.hit_latency_hist_seqr::stdev     1.391927                      
system.ruby.hit_latency_hist_seqr        |    50616008     71.84%     71.84% |           0      0.00%     71.84% |    19748063     28.03%     99.87% |           0      0.00%     99.87% |           0      0.00%     99.87% |       72448      0.10%     99.98% |           1      0.00%     99.98% |       17491      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total     70454011                      
system.ruby.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.miss_latency_hist_seqr::samples       539773                      
system.ruby.miss_latency_hist_seqr::mean   170.986241                      
system.ruby.miss_latency_hist_seqr::gmean   162.185777                      
system.ruby.miss_latency_hist_seqr::stdev    73.865685                      
system.ruby.miss_latency_hist_seqr       |      128354     23.78%     23.78% |      389924     72.24%     96.02% |       10269      1.90%     97.92% |        2704      0.50%     98.42% |        4107      0.76%     99.18% |        3943      0.73%     99.91% |         430      0.08%     99.99% |          29      0.01%    100.00% |           2      0.00%    100.00% |          11      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       539773                      
system.ruby.dir_cntrl0.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl0.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl0.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.fully_busy_cycles            3                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl1.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl1.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl1.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl2.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl2.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl2.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl3.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl3.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl3.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.L1Dcache.demand_hits       969248                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        31353                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses      1000601                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      3740833                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         1663                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      3742496                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L2cache.demand_hits         5900                       # Number of cache demand hits
system.ruby.l1_cntrl0.L2cache.demand_misses        27116                       # Number of cache demand misses
system.ruby.l1_cntrl0.L2cache.demand_accesses        33016                       # Number of cache demand accesses
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.fully_busy_cycles             9                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.L1Dcache.demand_hits       972508                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        31987                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      1004495                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      3749799                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses         1657                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      3751456                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L2cache.demand_hits         6098                       # Number of cache demand hits
system.ruby.l1_cntrl1.L2cache.demand_misses        27546                       # Number of cache demand misses
system.ruby.l1_cntrl1.L2cache.demand_accesses        33644                       # Number of cache demand accesses
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.fully_busy_cycles            35                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl10.L1Dcache.demand_hits      1277390                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        68272                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Dcache.demand_accesses      1345662                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      4452557                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses         1663                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      4454220                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L2cache.demand_hits         9912                       # Number of cache demand hits
system.ruby.l1_cntrl10.L2cache.demand_misses        60023                       # Number of cache demand misses
system.ruby.l1_cntrl10.L2cache.demand_accesses        69935                       # Number of cache demand accesses
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.fully_busy_cycles          355                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl11.L1Dcache.demand_hits      1098975                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        47735                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Dcache.demand_accesses      1146710                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits      4051382                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses         1672                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses      4053054                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L2cache.demand_hits         6143                       # Number of cache demand hits
system.ruby.l1_cntrl11.L2cache.demand_misses        43264                       # Number of cache demand misses
system.ruby.l1_cntrl11.L2cache.demand_accesses        49407                       # Number of cache demand accesses
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.fully_busy_cycles          219                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl12.L1Dcache.demand_hits      1162982                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses        55733                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Dcache.demand_accesses      1218715                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits      4203247                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses         2482                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses      4205729                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L2cache.demand_hits         6788                       # Number of cache demand hits
system.ruby.l1_cntrl12.L2cache.demand_misses        51427                       # Number of cache demand misses
system.ruby.l1_cntrl12.L2cache.demand_accesses        58215                       # Number of cache demand accesses
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.fully_busy_cycles          289                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl13.L1Dcache.demand_hits      1175888                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        57630                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Dcache.demand_accesses      1233518                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      4215875                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses         1679                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses      4217554                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L2cache.demand_hits         7405                       # Number of cache demand hits
system.ruby.l1_cntrl13.L2cache.demand_misses        51904                       # Number of cache demand misses
system.ruby.l1_cntrl13.L2cache.demand_accesses        59309                       # Number of cache demand accesses
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.fully_busy_cycles          449                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl14.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L2cache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L2cache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L2cache.demand_accesses          889                       # Number of cache demand accesses
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L2cache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L2cache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L2cache.demand_accesses          889                       # Number of cache demand accesses
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.L1Dcache.demand_hits       906157                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        24869                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses       931026                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      3593236                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         1653                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      3594889                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L2cache.demand_hits         6628                       # Number of cache demand hits
system.ruby.l1_cntrl2.L2cache.demand_misses        19894                       # Number of cache demand misses
system.ruby.l1_cntrl2.L2cache.demand_accesses        26522                       # Number of cache demand accesses
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.fully_busy_cycles             4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.L1Dcache.demand_hits       906093                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        23589                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses       929682                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      3590122                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         1659                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      3591781                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L2cache.demand_hits         5550                       # Number of cache demand hits
system.ruby.l1_cntrl3.L2cache.demand_misses        19698                       # Number of cache demand misses
system.ruby.l1_cntrl3.L2cache.demand_accesses        25248                       # Number of cache demand accesses
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.fully_busy_cycles             6                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl4.L1Dcache.demand_hits      1098358                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        47616                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses      1145974                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits      4049314                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses         1660                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses      4050974                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L2cache.demand_hits         6052                       # Number of cache demand hits
system.ruby.l1_cntrl4.L2cache.demand_misses        43224                       # Number of cache demand misses
system.ruby.l1_cntrl4.L2cache.demand_accesses        49276                       # Number of cache demand accesses
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.fully_busy_cycles           267                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl5.L1Dcache.demand_hits      1031297                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        39235                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      1070532                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits      3889358                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses         1679                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses      3891037                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L2cache.demand_hits         6071                       # Number of cache demand hits
system.ruby.l1_cntrl5.L2cache.demand_misses        34843                       # Number of cache demand misses
system.ruby.l1_cntrl5.L2cache.demand_accesses        40914                       # Number of cache demand accesses
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.fully_busy_cycles           158                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl6.L1Dcache.demand_hits      1028455                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        38785                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      1067240                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      3882240                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses         1662                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      3883902                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L2cache.demand_hits         6022                       # Number of cache demand hits
system.ruby.l1_cntrl6.L2cache.demand_misses        34425                       # Number of cache demand misses
system.ruby.l1_cntrl6.L2cache.demand_accesses        40447                       # Number of cache demand accesses
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.fully_busy_cycles            66                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl7.L1Dcache.demand_hits       855491                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        15552                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Dcache.demand_accesses       871043                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      3447642                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses         1659                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      3449301                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L2cache.demand_hits         5145                       # Number of cache demand hits
system.ruby.l1_cntrl7.L2cache.demand_misses        12066                       # Number of cache demand misses
system.ruby.l1_cntrl7.L2cache.demand_accesses        17211                       # Number of cache demand accesses
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.fully_busy_cycles             2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl8.L1Dcache.demand_hits      1236064                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        65025                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Dcache.demand_accesses      1301089                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      4378333                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses         1655                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      4379988                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L2cache.demand_hits         6255                       # Number of cache demand hits
system.ruby.l1_cntrl8.L2cache.demand_misses        60425                       # Number of cache demand misses
system.ruby.l1_cntrl8.L2cache.demand_accesses        66680                       # Number of cache demand accesses
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.fully_busy_cycles           338                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl9.L1Dcache.demand_hits      1168306                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        56407                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Dcache.demand_accesses      1224713                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits      4217899                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses         1704                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses      4219603                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L2cache.demand_hits         5971                       # Number of cache demand hits
system.ruby.l1_cntrl9.L2cache.demand_misses        52140                       # Number of cache demand misses
system.ruby.l1_cntrl9.L2cache.demand_accesses        58111                       # Number of cache demand accesses
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.fully_busy_cycles           236                       # cycles for which number of transistions == max transitions
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads      3272663                      
system.ruby.network.routers00.buffer_writes      3272663                      
system.ruby.network.routers00.sw_input_arbiter_activity      3327145                      
system.ruby.network.routers00.sw_output_arbiter_activity      3272663                      
system.ruby.network.routers00.crossbar_activity      3272663                      
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.buffer_reads      6825765                      
system.ruby.network.routers01.buffer_writes      6825765                      
system.ruby.network.routers01.sw_input_arbiter_activity      7117069                      
system.ruby.network.routers01.sw_output_arbiter_activity      6825765                      
system.ruby.network.routers01.crossbar_activity      6825765                      
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.buffer_reads      6509173                      
system.ruby.network.routers02.buffer_writes      6509173                      
system.ruby.network.routers02.sw_input_arbiter_activity      6790377                      
system.ruby.network.routers02.sw_output_arbiter_activity      6509173                      
system.ruby.network.routers02.crossbar_activity      6509173                      
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.buffer_reads      2781099                      
system.ruby.network.routers03.buffer_writes      2781099                      
system.ruby.network.routers03.sw_input_arbiter_activity      2829480                      
system.ruby.network.routers03.sw_output_arbiter_activity      2781099                      
system.ruby.network.routers03.crossbar_activity      2781099                      
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.buffer_reads      4237357                      
system.ruby.network.routers04.buffer_writes      4237357                      
system.ruby.network.routers04.sw_input_arbiter_activity      4604694                      
system.ruby.network.routers04.sw_output_arbiter_activity      4237357                      
system.ruby.network.routers04.crossbar_activity      4237357                      
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.buffer_reads      4250535                      
system.ruby.network.routers05.buffer_writes      4250535                      
system.ruby.network.routers05.sw_input_arbiter_activity      4573720                      
system.ruby.network.routers05.sw_output_arbiter_activity      4250535                      
system.ruby.network.routers05.crossbar_activity      4250535                      
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.buffer_reads      3984755                      
system.ruby.network.routers06.buffer_writes      3984755                      
system.ruby.network.routers06.sw_input_arbiter_activity      4265008                      
system.ruby.network.routers06.sw_output_arbiter_activity      3984755                      
system.ruby.network.routers06.crossbar_activity      3984755                      
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.buffer_reads      3173094                      
system.ruby.network.routers07.buffer_writes      3173094                      
system.ruby.network.routers07.sw_input_arbiter_activity      3398205                      
system.ruby.network.routers07.sw_output_arbiter_activity      3173094                      
system.ruby.network.routers07.crossbar_activity      3173094                      
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.buffer_reads      7276197                      
system.ruby.network.routers08.buffer_writes      7276197                      
system.ruby.network.routers08.sw_input_arbiter_activity      7999188                      
system.ruby.network.routers08.sw_output_arbiter_activity      7276197                      
system.ruby.network.routers08.crossbar_activity      7276197                      
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.buffer_reads      7473925                      
system.ruby.network.routers09.buffer_writes      7473925                      
system.ruby.network.routers09.sw_input_arbiter_activity      8082035                      
system.ruby.network.routers09.sw_output_arbiter_activity      7473925                      
system.ruby.network.routers09.crossbar_activity      7473925                      
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.buffer_reads      7247036                      
system.ruby.network.routers10.buffer_writes      7247036                      
system.ruby.network.routers10.sw_input_arbiter_activity      7888574                      
system.ruby.network.routers10.sw_output_arbiter_activity      7247036                      
system.ruby.network.routers10.crossbar_activity      7247036                      
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.buffer_reads      6318361                      
system.ruby.network.routers11.buffer_writes      6318361                      
system.ruby.network.routers11.sw_input_arbiter_activity      6890064                      
system.ruby.network.routers11.sw_output_arbiter_activity      6318361                      
system.ruby.network.routers11.crossbar_activity      6318361                      
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.buffer_reads      2679838                      
system.ruby.network.routers12.buffer_writes      2679838                      
system.ruby.network.routers12.sw_input_arbiter_activity      2881336                      
system.ruby.network.routers12.sw_output_arbiter_activity      2679838                      
system.ruby.network.routers12.crossbar_activity      2679838                      
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.buffer_reads      3262397                      
system.ruby.network.routers13.buffer_writes      3262397                      
system.ruby.network.routers13.sw_input_arbiter_activity      3456232                      
system.ruby.network.routers13.sw_output_arbiter_activity      3262397                      
system.ruby.network.routers13.crossbar_activity      3262397                      
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.buffer_reads      2810928                      
system.ruby.network.routers14.buffer_writes      2810928                      
system.ruby.network.routers14.sw_input_arbiter_activity      2926351                      
system.ruby.network.routers14.sw_output_arbiter_activity      2810928                      
system.ruby.network.routers14.crossbar_activity      2810928                      
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.buffer_reads      2116796                      
system.ruby.network.routers15.buffer_writes      2116796                      
system.ruby.network.routers15.sw_input_arbiter_activity      2203534                      
system.ruby.network.routers15.sw_output_arbiter_activity      2116796                      
system.ruby.network.routers15.crossbar_activity      2116796                      
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packets_received     |           0      0.00%      0.00% |           0      0.00%      0.00% |      670215      3.68%      3.68% |     8227037     45.20%     48.88% |     8633498     47.43%     96.32% |      670214      3.68%    100.00%
system.ruby.network.packets_received::total     18200964                      
system.ruby.network.packets_injected     |           0      0.00%      0.00% |           0      0.00%      0.00% |      670215      3.68%      3.68% |     8227037     45.20%     48.88% |     8633498     47.43%     96.32% |      670214      3.68%    100.00%
system.ruby.network.packets_injected::total     18200964                      
system.ruby.network.packet_network_latency |           0                       |           0                       |     6205059                       |    77845378                       |    91379803                       |     7867617                      
system.ruby.network.packet_queueing_latency |           0                       |           0                       |     1462004                       |   114067946                       |    82572087                       |     6702140                      
system.ruby.network.memory_received      |           0      0.00%      0.00% |           0      0.00%      0.00% |      670215     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |      670214     50.00%    100.00%
system.ruby.network.memory_received::total      1340429                      
system.ruby.network.memory_network_latency |           0                       |           0                       |     6205059                       |           0                       |           0                       |     7867617                      
system.ruby.network.memory_queueing_latency |           0                       |           0                       |     1462004                       |           0                       |           0                       |     6702140                      
system.ruby.network.average_packet_vnet_latency |         nan                       |         nan                       |    9.258311                       |    9.462140                       |   10.584331                       |   11.738962                      
system.ruby.network.average_packet_vqueue_latency |         nan                       |         nan                       |    2.181396                       |   13.865009                       |    9.564152                       |          10                      
system.ruby.network.average_packet_network_latency    10.070777                      
system.ruby.network.average_packet_queueing_latency    11.252381                      
system.ruby.network.average_packet_latency    21.323158                      
system.ruby.network.average_memory_network_latency    10.498636                      
system.ruby.network.average_memory_queueing_latency     6.090695                      
system.ruby.network.average_memory_latency    16.589331                      
system.ruby.network.flits_received       |           0      0.00%      0.00% |           0      0.00%      0.00% |      670215      3.24%      3.24% |     8227037     39.77%     43.01% |    10792590     52.18%     95.19% |      994722      4.81%    100.00%
system.ruby.network.flits_received::total     20684564                      
system.ruby.network.flits_injected       |           0      0.00%      0.00% |           0      0.00%      0.00% |      670215      3.24%      3.24% |     8227037     39.77%     43.01% |    10792590     52.18%     95.19% |      994722      4.81%    100.00%
system.ruby.network.flits_injected::total     20684564                      
system.ruby.network.flit_network_latency |           0                       |           0                       |     6205059                       |    77845378                       |   116394365                       |    13298860                      
system.ruby.network.flit_queueing_latency |           0                       |           0                       |     1462004                       |   114067946                       |    89111435                       |     9947220                      
system.ruby.network.average_flit_vnet_latency |         nan                       |         nan                       |    9.258311                       |    9.462140                       |   10.784655                       |   13.369424                      
system.ruby.network.average_flit_vqueue_latency |         nan                       |         nan                       |    2.181396                       |   13.865009                       |    8.256724                       |          10                      
system.ruby.network.average_flit_network_latency    10.333486                      
system.ruby.network.average_flit_queueing_latency    10.374335                      
system.ruby.network.average_flit_latency    20.707822                      
system.ruby.network.ext_in_link_utilization     20684564                      
system.ruby.network.ext_out_link_utilization     20684564                      
system.ruby.network.int_link_utilization     53535355                      
system.ruby.network.avg_link_utilization     3.552806                      
system.ruby.network.avg_vc_load          |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |    0.078702      2.22%      2.22% |    0.023360      0.66%      2.87% |    0.006569      0.18%      3.06% |    0.006382      0.18%      3.24% |    0.915123     25.76%     28.99% |    0.261504      7.36%     36.36% |    0.129887      3.66%     40.01% |    0.077964      2.19%     42.21% |    1.044880     29.41%     71.62% |    0.415211     11.69%     83.30% |    0.252675      7.11%     90.41% |    0.170341      4.79%     95.21% |    0.138067      3.89%     99.10% |    0.013507      0.38%     99.48% |    0.009581      0.27%     99.75% |    0.009054      0.25%    100.00%
system.ruby.network.avg_vc_load::total       3.552806                      
system.ruby.network.average_hops             2.588179                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  13356270000                       # Cumulative time (in ticks) in various power states
system.ruby.LD.latency_hist_seqr::bucket_size          128                      
system.ruby.LD.latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.latency_hist_seqr::samples     10441713                      
system.ruby.LD.latency_hist_seqr::mean       8.470007                      
system.ruby.LD.latency_hist_seqr::gmean      1.773057                      
system.ruby.LD.latency_hist_seqr::stdev     36.109685                      
system.ruby.LD.latency_hist_seqr         |    10119838     96.92%     96.92% |      306322      2.93%     99.85% |        7535      0.07%     99.92% |        1624      0.02%     99.94% |        2907      0.03%     99.97% |        3143      0.03%    100.00% |         328      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |           9      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      10441713                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.LD.hit_latency_hist_seqr::samples     10045833                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.887602                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.482256                      
system.ruby.LD.hit_latency_hist_seqr::stdev     1.558653                      
system.ruby.LD.hit_latency_hist_seqr     |     7245864     72.13%     72.13% |           0      0.00%     72.13% |     2731880     27.19%     99.32% |           0      0.00%     99.32% |           0      0.00%     99.32% |       54697      0.54%     99.87% |           1      0.00%     99.87% |       13391      0.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     10045833                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.miss_latency_hist_seqr::samples       395880                      
system.ruby.LD.miss_latency_hist_seqr::mean   175.504802                      
system.ruby.LD.miss_latency_hist_seqr::gmean   167.093818                      
system.ruby.LD.miss_latency_hist_seqr::stdev    73.007553                      
system.ruby.LD.miss_latency_hist_seqr    |       74005     18.69%     18.69% |      306322     77.38%     96.07% |        7535      1.90%     97.97% |        1624      0.41%     98.38% |        2907      0.73%     99.12% |        3143      0.79%     99.91% |         328      0.08%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |           9      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       395880                      
system.ruby.ST.latency_hist_seqr::bucket_size          128                      
system.ruby.ST.latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.latency_hist_seqr::samples      4525019                      
system.ruby.ST.latency_hist_seqr::mean       5.913529                      
system.ruby.ST.latency_hist_seqr::gmean      1.608708                      
system.ruby.ST.latency_hist_seqr::stdev     27.834830                      
system.ruby.ST.latency_hist_seqr         |     4454826     98.45%     98.45% |       65023      1.44%     99.89% |        2395      0.05%     99.94% |         963      0.02%     99.96% |        1037      0.02%     99.98% |         656      0.01%    100.00% |          93      0.00%    100.00% |          22      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       4525019                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.ST.hit_latency_hist_seqr::samples      4403442                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.781432                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.420372                      
system.ruby.ST.hit_latency_hist_seqr::stdev     1.440725                      
system.ruby.ST.hit_latency_hist_seqr     |     3302692     75.00%     75.00% |           0      0.00%     75.00% |     1082626     24.59%     99.59% |           0      0.00%     99.59% |           0      0.00%     99.59% |       14167      0.32%     99.91% |           0      0.00%     99.91% |        3957      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      4403442                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.miss_latency_hist_seqr::samples       121577                      
system.ruby.ST.miss_latency_hist_seqr::mean   155.575495                      
system.ruby.ST.miss_latency_hist_seqr::gmean   146.232303                      
system.ruby.ST.miss_latency_hist_seqr::stdev    75.792327                      
system.ruby.ST.miss_latency_hist_seqr    |       51384     42.26%     42.26% |       65023     53.48%     95.75% |        2395      1.97%     97.72% |         963      0.79%     98.51% |        1037      0.85%     99.36% |         656      0.54%     99.90% |          93      0.08%     99.98% |          22      0.02%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       121577                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples     55485984                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.925600                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.491086                      
system.ruby.IFETCH.latency_hist_seqr::stdev     3.823870                      
system.ruby.IFETCH.latency_hist_seqr     |    55467944     99.97%     99.97% |       17332      0.03%    100.00% |         315      0.00%    100.00% |         110      0.00%    100.00% |         148      0.00%    100.00% |         127      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total     55485984                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples     55465268                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.861027                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.488456                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     1.358730                      
system.ruby.IFETCH.hit_latency_hist_seqr |    39554337     71.31%     71.31% |           0      0.00%     71.31% |    15907500     28.68%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |        3335      0.01%    100.00% |           0      0.00%    100.00% |          96      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total     55465268                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        20716                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   174.812850                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   168.189058                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    65.725454                      
system.ruby.IFETCH.miss_latency_hist_seqr |        2676     12.92%     12.92% |       17332     83.66%     96.58% |         315      1.52%     98.10% |         110      0.53%     98.63% |         148      0.71%     99.35% |         127      0.61%     99.96% |           8      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        20716                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples       541068                      
system.ruby.RMW_Read.latency_hist_seqr::mean     1.663063                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.086764                      
system.ruby.RMW_Read.latency_hist_seqr::stdev    10.353166                      
system.ruby.RMW_Read.latency_hist_seqr   |      539757     99.76%     99.76% |        1247      0.23%     99.99% |          24      0.00%     99.99% |           7      0.00%     99.99% |          15      0.00%    100.00% |          17      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       541068                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       539468                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.150652                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.070683                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.687675                      
system.ruby.RMW_Read.hit_latency_hist_seqr |      513115     95.12%     95.12% |           0      0.00%     95.12% |       26057      4.83%     99.95% |           0      0.00%     99.95% |           0      0.00%     99.95% |         249      0.05%     99.99% |           0      0.00%     99.99% |          47      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       539468                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         1600                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   174.431250                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   165.616706                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    78.450458                      
system.ruby.RMW_Read.miss_latency_hist_seqr |         289     18.06%     18.06% |        1247     77.94%     96.00% |          24      1.50%     97.50% |           7      0.44%     97.94% |          15      0.94%     98.88% |          17      1.06%     99.94% |           1      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         1600                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::samples     70364071                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::mean     1.841966                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::gmean     1.475610                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::stdev     1.347958                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr |           0      0.00%      0.00% |    50616008     71.93%     71.93% |           0      0.00%     71.93% |           0      0.00%     71.93% |    19748063     28.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.hit_mach_latency_hist_seqr::total     70364071                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::bucket_size           16                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::max_bucket          159                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::samples         2870                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::mean    60.962718                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::gmean    60.350431                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::stdev     8.990390                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |          77      2.68%      2.68% |        1826     63.62%     66.31% |         874     30.45%     96.76% |          76      2.65%     99.41% |          13      0.45%     99.86% |           4      0.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_mach_latency_hist_seqr::total         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::samples         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::mean            1                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::gmean            1                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request |           0      0.00%      0.00% |        2870    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::total         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::bucket_size            4                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::max_bucket           39                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::samples         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::mean    11.732056                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::gmean    11.493958                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::stdev     2.377347                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward |           0      0.00%      0.00% |          91      3.17%      3.17% |        1557     54.25%     57.42% |        1048     36.52%     93.94% |         172      5.99%     99.93% |           1      0.03%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::total         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::bucket_size           16                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::max_bucket          159                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::samples         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::mean    31.854704                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::gmean    31.213285                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::stdev     7.407202                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response |           0      0.00%      0.00% |        1635     56.97%     56.97% |        1112     38.75%     95.71% |          91      3.17%     98.89% |          25      0.87%     99.76% |           6      0.21%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::total         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::bucket_size            4                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::max_bucket           39                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::samples         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::mean    16.375958                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::gmean    15.280915                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::stdev     6.004626                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion |          17      0.59%      0.59% |          72      2.51%      3.10% |         422     14.70%     17.80% |        1047     36.48%     54.29% |         632     22.02%     76.31% |         277      9.65%     85.96% |         227      7.91%     93.87% |         100      3.48%     97.35% |          74      2.58%     99.93% |           2      0.07%    100.00%
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::total         2870                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::samples        89940                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::mean    11.583433                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::gmean    11.528198                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::stdev     1.187392                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |       72448     80.55%     80.55% |           1      0.00%     80.55% |       17491     19.45%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache.hit_mach_latency_hist_seqr::total        89940                      
system.ruby.Directory.miss_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.Directory.miss_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.Directory.miss_mach_latency_hist_seqr::samples       536903                      
system.ruby.Directory.miss_mach_latency_hist_seqr::mean   171.574368                      
system.ruby.Directory.miss_mach_latency_hist_seqr::gmean   163.045100                      
system.ruby.Directory.miss_mach_latency_hist_seqr::stdev    73.619422                      
system.ruby.Directory.miss_mach_latency_hist_seqr |      125484     23.37%     23.37% |      389924     72.62%     96.00% |       10269      1.91%     97.91% |        2704      0.50%     98.41% |        4107      0.76%     99.18% |        3943      0.73%     99.91% |         430      0.08%     99.99% |          29      0.01%    100.00% |           2      0.00%    100.00% |          11      0.00%    100.00%
system.ruby.Directory.miss_mach_latency_hist_seqr::total       536903                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            8                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket           79                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples       536903                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::mean     1.280812                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::gmean     1.137490                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev     0.913251                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request |      536848     99.99%     99.99% |           1      0.00%     99.99% |          16      0.00%     99.99% |          27      0.01%    100.00% |           8      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::total       536903                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            8                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket           79                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::samples       536903                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::mean    12.506045                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::gmean    12.175949                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::stdev     2.802729                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward |       28239      5.26%      5.26% |      442108     82.34%     87.60% |       66455     12.38%     99.98% |          56      0.01%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |          26      0.00%    100.00% |          16      0.00%    100.00% |           3      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::total       536903                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size           32                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket          319                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::samples       536903                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::mean    34.833603                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::gmean    33.893334                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev     9.378476                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response |      233282     43.45%     43.45% |      292572     54.49%     97.94% |       10300      1.92%     99.86% |         687      0.13%     99.99% |          45      0.01%    100.00% |          12      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::total       536903                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size          128                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket         1279                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::samples       536903                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::mean   122.953908                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean   112.505896                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev    72.915132                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion |      326107     60.74%     60.74% |      196344     36.57%     97.31% |        4267      0.79%     98.10% |        3037      0.57%     98.67% |        4945      0.92%     99.59% |        2033      0.38%     99.97% |         145      0.03%    100.00% |          12      0.00%    100.00% |           5      0.00%    100.00% |           8      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::total       536903                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::samples      9977744                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.821392                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.461647                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::stdev     1.337719                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |     7245864     72.62%     72.62% |           0      0.00%     72.62% |           0      0.00%     72.62% |     2731880     27.38%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::total      9977744                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size           16                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket          159                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::samples         1792                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::mean    60.817522                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::gmean    60.200868                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::stdev     9.029863                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |          44      2.46%      2.46% |        1166     65.07%     67.52% |         518     28.91%     96.43% |          55      3.07%     99.50% |           7      0.39%     99.89% |           2      0.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::total         1792                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::samples        68089                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::mean    11.590022                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::gmean    11.534305                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::stdev     1.192448                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |       54697     80.33%     80.33% |           1      0.00%     80.33% |       13391     19.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::total        68089                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::samples       394088                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::mean   176.026309                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::gmean   167.871288                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    72.759102                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr |       72213     18.32%     18.32% |      306322     77.73%     96.05% |        7535      1.91%     97.97% |        1624      0.41%     98.38% |        2907      0.74%     99.12% |        3143      0.80%     99.91% |         328      0.08%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |           9      0.00%    100.00%
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::total       394088                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::samples      4385318                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.740625                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.408100                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::stdev     1.293581                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |     3302692     75.31%     75.31% |           0      0.00%     75.31% |           0      0.00%     75.31% |     1082626     24.69%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::total      4385318                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size           16                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket          159                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::samples         1078                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::mean    61.204082                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::gmean    60.599878                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::stdev     8.923335                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |          33      3.06%      3.06% |         660     61.22%     64.29% |         356     33.02%     97.31% |          21      1.95%     99.26% |           6      0.56%     99.81% |           2      0.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::total         1078                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::samples        18124                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::mean    11.654988                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::gmean    11.594699                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::stdev     1.239371                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |       14167     78.17%     78.17% |           0      0.00%     78.17% |        3957     21.83%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::total        18124                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::samples       120499                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::mean   156.419755                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::gmean   147.389266                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    75.596092                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr |       50306     41.75%     41.75% |       65023     53.96%     95.71% |        2395      1.99%     97.70% |         963      0.80%     98.50% |        1037      0.86%     99.36% |         656      0.54%     99.90% |          93      0.08%     99.98% |          22      0.02%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00%
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::total       120499                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::samples     55461837                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.860457                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.488271                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::stdev     1.356829                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |    39554337     71.32%     71.32% |           0      0.00%     71.32% |           0      0.00%     71.32% |    15907500     28.68%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::total     55461837                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::samples         3431                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::mean    11.083941                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::gmean    11.074476                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::stdev     0.494820                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |        3335     97.20%     97.20% |           0      0.00%     97.20% |          96      2.80%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::total         3431                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples        20716                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean   174.812850                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean   168.189058                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    65.725454                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        2676     12.92%     12.92% |       17332     83.66%     96.58% |         315      1.52%     98.10% |         110      0.53%     98.63% |         148      0.71%     99.35% |         127      0.61%     99.96% |           8      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total        20716                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::samples       539172                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.144983                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.069292                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::stdev     0.643375                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |      513115     95.17%     95.17% |           0      0.00%     95.17% |           0      0.00%     95.17% |       26057      4.83%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::total       539172                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::samples          296                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::mean    11.476351                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::gmean    11.429388                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::stdev     1.098280                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         249     84.12%     84.12% |           0      0.00%     84.12% |          47     15.88%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::total          296                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples         1600                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean   174.431250                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean   165.616706                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    78.450458                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |         289     18.06%     18.06% |        1247     77.94%     96.00% |          24      1.50%     97.50% |           7      0.44%     97.94% |          15      0.94%     98.88% |          17      1.06%     99.94% |           1      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total         1600                      
system.ruby.Directory_Controller.GETX    |       30702     24.92%     24.92% |       30817     25.02%     49.94% |       30889     25.08%     75.02% |       30775     24.98%    100.00%
system.ruby.Directory_Controller.GETX::total       123183                      
system.ruby.Directory_Controller.GETS    |      103585     24.86%     24.86% |      104712     25.13%     49.99% |      103300     24.79%     74.79% |      105048     25.21%    100.00%
system.ruby.Directory_Controller.GETS::total       416645                      
system.ruby.Directory_Controller.PUT     |       32443     24.87%     24.87% |       32795     25.14%     50.01% |       32301     24.76%     74.78% |       32903     25.22%    100.00%
system.ruby.Directory_Controller.PUT::total       130442                      
system.ruby.Directory_Controller.UnblockS |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.UnblockS::total           14                      
system.ruby.Directory_Controller.UnblockM |      134277     24.88%     24.88% |      135509     25.11%     49.98% |      134170     24.86%     74.84% |      135802     25.16%    100.00%
system.ruby.Directory_Controller.UnblockM::total       539758                      
system.ruby.Directory_Controller.Writeback_Exclusive_Clean |       12322     24.99%     24.99% |       12335     25.01%     50.00% |       12237     24.81%     74.81% |       12421     25.19%    100.00%
system.ruby.Directory_Controller.Writeback_Exclusive_Clean::total        49315                      
system.ruby.Directory_Controller.Writeback_Exclusive_Dirty |       20121     24.80%     24.80% |       20460     25.22%     50.02% |       20064     24.73%     74.75% |       20482     25.25%    100.00%
system.ruby.Directory_Controller.Writeback_Exclusive_Dirty::total        81127                      
system.ruby.Directory_Controller.Memory_Data |      133605     24.88%     24.88% |      134767     25.10%     49.99% |      133443     24.85%     74.84% |      135088     25.16%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       536903                      
system.ruby.Directory_Controller.Memory_Ack |       20121     24.80%     24.80% |       20460     25.22%     50.02% |       20064     24.73%     74.75% |       20482     25.25%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total        81127                      
system.ruby.Directory_Controller.NX.GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.NX.GETX::total           14                      
system.ruby.Directory_Controller.NO.GETX |         252     23.68%     23.68% |         280     26.32%     50.00% |         266     25.00%     75.00% |         266     25.00%    100.00%
system.ruby.Directory_Controller.NO.GETX::total         1064                      
system.ruby.Directory_Controller.NO.GETS |         420     23.44%     23.44% |         462     25.78%     49.22% |         462     25.78%     75.00% |         448     25.00%    100.00%
system.ruby.Directory_Controller.NO.GETS::total         1792                      
system.ruby.Directory_Controller.NO.PUT  |       32443     24.87%     24.87% |       32795     25.14%     50.01% |       32301     24.76%     74.78% |       32903     25.22%    100.00%
system.ruby.Directory_Controller.NO.PUT::total       130442                      
system.ruby.Directory_Controller.E.GETX  |       30449     24.94%     24.94% |       30535     25.01%     49.95% |       30609     25.07%     75.02% |       30506     24.98%    100.00%
system.ruby.Directory_Controller.E.GETX::total       122099                      
system.ruby.Directory_Controller.E.GETS  |      103156     24.87%     24.87% |      104232     25.13%     50.00% |      102834     24.79%     74.79% |      104582     25.21%    100.00%
system.ruby.Directory_Controller.E.GETS::total       414804                      
system.ruby.Directory_Controller.NO_B.UnblockS |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.NO_B.UnblockS::total           14                      
system.ruby.Directory_Controller.NO_B.UnblockM |      134277     24.88%     24.88% |      135509     25.11%     49.98% |      134170     24.86%     74.84% |      135802     25.16%    100.00%
system.ruby.Directory_Controller.NO_B.UnblockM::total       539758                      
system.ruby.Directory_Controller.NO_B_W.Memory_Data |      133605     24.88%     24.88% |      134767     25.10%     49.99% |      133443     24.85%     74.84% |      135088     25.16%    100.00%
system.ruby.Directory_Controller.NO_B_W.Memory_Data::total       536903                      
system.ruby.Directory_Controller.WB.GETX |           1     16.67%     16.67% |           2     33.33%     50.00% |           0      0.00%     50.00% |           3     50.00%    100.00%
system.ruby.Directory_Controller.WB.GETX::total            6                      
system.ruby.Directory_Controller.WB.GETS |           9     18.37%     18.37% |          18     36.73%     55.10% |           4      8.16%     63.27% |          18     36.73%    100.00%
system.ruby.Directory_Controller.WB.GETS::total           49                      
system.ruby.Directory_Controller.WB.Writeback_Exclusive_Clean |       12322     24.99%     24.99% |       12335     25.01%     50.00% |       12237     24.81%     74.81% |       12421     25.19%    100.00%
system.ruby.Directory_Controller.WB.Writeback_Exclusive_Clean::total        49315                      
system.ruby.Directory_Controller.WB.Writeback_Exclusive_Dirty |       20121     24.80%     24.80% |       20460     25.22%     50.02% |       20064     24.73%     74.75% |       20482     25.25%    100.00%
system.ruby.Directory_Controller.WB.Writeback_Exclusive_Dirty::total        81127                      
system.ruby.Directory_Controller.WB_E_W.Memory_Ack |       20121     24.80%     24.80% |       20460     25.22%     50.02% |       20064     24.73%     74.75% |       20482     25.25%    100.00%
system.ruby.Directory_Controller.WB_E_W.Memory_Ack::total        81127                      
system.ruby.L1Cache_Controller.Load      |      673533      6.45%      6.45% |      675949      6.47%     12.92% |      627270      6.01%     18.93% |      626514      6.00%     24.93% |      770158      7.38%     32.31% |        4200      0.04%     32.35% |        4200      0.04%     32.39% |      720056      6.90%     39.28% |      717958      6.88%     46.16% |      593000      5.68%     51.84% |      873410      8.36%     60.20% |      822364      7.88%     68.08% |      909275      8.71%     76.79% |      770730      7.38%     84.17% |      818620      7.84%     92.01% |      834525      7.99%    100.00%
system.ruby.L1Cache_Controller.Load::total     10441762                      
system.ruby.L1Cache_Controller.Ifetch    |     3742496      6.74%      6.74% |     3751456      6.76%     13.51% |     3594889      6.48%     19.98% |     3591781      6.47%     26.46% |     4050974      7.30%     33.76% |           0      0.00%     33.76% |           0      0.00%     33.76% |     3891037      7.01%     40.77% |     3883902      7.00%     47.77% |     3449301      6.22%     53.99% |     4379988      7.89%     61.88% |     4219603      7.60%     69.49% |     4454220      8.03%     77.51% |     4053054      7.30%     84.82% |     4205729      7.58%     92.40% |     4217554      7.60%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total     55485984                      
system.ruby.L1Cache_Controller.Store     |      327070      6.46%      6.46% |      328546      6.49%     12.94% |      303756      6.00%     18.94% |      303168      5.98%     24.92% |      375819      7.42%     32.34% |        4200      0.08%     32.42% |        4200      0.08%     32.51% |      350479      6.92%     39.42% |      349282      6.89%     46.32% |      278043      5.49%     51.81% |      427684      8.44%     60.25% |      402357      7.94%     68.19% |      436393      8.61%     76.80% |      375987      7.42%     84.23% |      400102      7.90%     92.12% |      399007      7.88%    100.00%
system.ruby.L1Cache_Controller.Store::total      5066093                      
system.ruby.L1Cache_Controller.L2_Replacement |         266      0.20%      0.20% |         885      0.68%      0.88% |           2      0.00%      0.88% |          21      0.02%      0.90% |        9122      6.99%      7.89% |           0      0.00%      7.89% |           0      0.00%      7.89% |        3574      2.74%     10.63% |        2817      2.16%     12.79% |           1      0.00%     12.79% |       26092     20.00%     32.80% |       17860     13.69%     46.49% |       25814     19.79%     66.28% |        9125      7.00%     73.27% |       17164     13.16%     86.43% |       17699     13.57%    100.00%
system.ruby.L1Cache_Controller.L2_Replacement::total       130442                      
system.ruby.L1Cache_Controller.L1_to_L2  |       31390      5.19%      5.19% |       32011      5.29%     10.48% |       24892      4.11%     14.59% |       23611      3.90%     18.49% |       47645      7.87%     26.37% |           0      0.00%     26.37% |           0      0.00%     26.37% |       39276      6.49%     32.86% |       38808      6.41%     39.27% |       15573      2.57%     41.85% |       65045     10.75%     52.60% |       56473      9.33%     61.93% |       68299     11.29%     73.22% |       47768      7.89%     81.12% |       56582      9.35%     90.47% |       57678      9.53%    100.00%
system.ruby.L1Cache_Controller.L1_to_L2::total       605051                      
system.ruby.L1Cache_Controller.Trigger_L2_to_L1D |        5707      6.60%      6.60% |        5910      6.83%     13.43% |        6444      7.45%     20.88% |        5360      6.20%     27.07% |        5872      6.79%     33.86% |           0      0.00%     33.86% |           0      0.00%     33.86% |        5863      6.78%     40.64% |        5833      6.74%     47.38% |        4955      5.73%     53.11% |        6095      7.05%     60.15% |        5757      6.65%     66.81% |        9746     11.27%     78.08% |        5952      6.88%     84.96% |        5796      6.70%     91.66% |        7219      8.34%    100.00%
system.ruby.L1Cache_Controller.Trigger_L2_to_L1D::total        86509                      
system.ruby.L1Cache_Controller.Trigger_L2_to_L1I |         193      5.63%      5.63% |         188      5.48%     11.10% |         184      5.36%     16.47% |         190      5.54%     22.01% |         180      5.25%     27.25% |           0      0.00%     27.25% |           0      0.00%     27.25% |         208      6.06%     33.31% |         189      5.51%     38.82% |         190      5.54%     44.36% |         160      4.66%     49.02% |         214      6.24%     55.26% |         166      4.84%     60.10% |         191      5.57%     65.67% |         992     28.91%     94.58% |         186      5.42%    100.00%
system.ruby.L1Cache_Controller.Trigger_L2_to_L1I::total         3431                      
system.ruby.L1Cache_Controller.Complete_L2_to_L1 |        5900      6.56%      6.56% |        6098      6.78%     13.34% |        6628      7.37%     20.71% |        5550      6.17%     26.88% |        6052      6.73%     33.61% |           0      0.00%     33.61% |           0      0.00%     33.61% |        6071      6.75%     40.36% |        6022      6.70%     47.05% |        5145      5.72%     52.78% |        6255      6.95%     59.73% |        5971      6.64%     66.37% |        9912     11.02%     77.39% |        6143      6.83%     84.22% |        6788      7.55%     91.77% |        7405      8.23%    100.00%
system.ruby.L1Cache_Controller.Complete_L2_to_L1::total        89940                      
system.ruby.L1Cache_Controller.Other_GETX |      113077      6.12%      6.12% |      112886      6.11%     12.23% |      112803      6.11%     18.33% |      112999      6.12%     24.45% |      112700      6.10%     30.55% |      122652      6.64%     37.19% |      122652      6.64%     43.83% |      112948      6.11%     49.94% |      113085      6.12%     56.06% |      120631      6.53%     62.59% |      112410      6.08%     68.67% |      112180      6.07%     74.74% |      120678      6.53%     81.28% |      112772      6.10%     87.38% |      112514      6.09%     93.47% |      120668      6.53%    100.00%
system.ruby.L1Cache_Controller.Other_GETX::total      1847655                      
system.ruby.L1Cache_Controller.Other_GETS |      399580      6.39%      6.39% |      399341      6.39%     12.78% |      407076      6.51%     19.30% |      407076      6.51%     25.81% |      383849      6.14%     31.96% |      416232      6.66%     38.62% |      416232      6.66%     45.28% |      391982      6.27%     51.55% |      392263      6.28%     57.83% |      407076      6.51%     64.34% |      366938      5.87%     70.21% |      375453      6.01%     76.22% |      359072      5.75%     81.97% |      383737      6.14%     88.11% |      375832      6.01%     94.12% |      367201      5.88%    100.00%
system.ruby.L1Cache_Controller.Other_GETS::total      6248940                      
system.ruby.L1Cache_Controller.Ack       |      406637      5.02%      5.02% |      413087      5.10%     10.13% |      298307      3.69%     13.81% |      295367      3.65%     17.46% |      648257      8.01%     25.47% |       12621      0.16%     25.63% |       12621      0.16%     25.78% |      522542      6.46%     32.24% |      516272      6.38%     38.62% |      180887      2.23%     40.85% |      906272     11.20%     52.05% |      781997      9.66%     61.71% |      900242     11.12%     72.84% |      648857      8.02%     80.85% |      771302      9.53%     90.38% |      778457      9.62%    100.00%
system.ruby.L1Cache_Controller.Ack::total      8093725                      
system.ruby.L1Cache_Controller.Data      |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.Data::total           14                      
system.ruby.L1Cache_Controller.Shared_Data |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.Shared_Data::total           14                      
system.ruby.L1Cache_Controller.Exclusive_Data |       27114      5.02%      5.02% |       27544      5.10%     10.13% |       19892      3.69%     13.81% |       19696      3.65%     17.46% |       43222      8.01%     25.47% |         889      0.16%     25.63% |         889      0.16%     25.80% |       34841      6.46%     32.25% |       34423      6.38%     38.63% |       12064      2.24%     40.87% |       60423     11.19%     52.06% |       52138      9.66%     61.72% |       60021     11.12%     72.84% |       43262      8.02%     80.86% |       51425      9.53%     90.38% |       51902      9.62%    100.00%
system.ruby.L1Cache_Controller.Exclusive_Data::total       539745                      
system.ruby.L1Cache_Controller.Writeback_Ack |         266      0.20%      0.20% |         885      0.68%      0.88% |           2      0.00%      0.88% |          21      0.02%      0.90% |        9122      6.99%      7.89% |           0      0.00%      7.89% |           0      0.00%      7.89% |        3574      2.74%     10.63% |        2817      2.16%     12.79% |           1      0.00%     12.79% |       26092     20.00%     32.80% |       17860     13.69%     46.49% |       25814     19.79%     66.28% |        9125      7.00%     73.27% |       17164     13.16%     86.43% |       17699     13.57%    100.00%
system.ruby.L1Cache_Controller.Writeback_Ack::total       130442                      
system.ruby.L1Cache_Controller.All_acks  |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.All_acks::total           14                      
system.ruby.L1Cache_Controller.All_acks_no_sharers |       27115      5.02%      5.02% |       27545      5.10%     10.13% |       19893      3.69%     13.81% |       19697      3.65%     17.46% |       43223      8.01%     25.47% |         889      0.16%     25.63% |         889      0.16%     25.80% |       34842      6.46%     32.25% |       34424      6.38%     38.63% |       12065      2.24%     40.87% |       60424     11.19%     52.06% |       52139      9.66%     61.72% |       60022     11.12%     72.84% |       43263      8.02%     80.86% |       51426      9.53%     90.38% |       51903      9.62%    100.00%
system.ruby.L1Cache_Controller.All_acks_no_sharers::total       539759                      
system.ruby.L1Cache_Controller.I.Load    |       15546      3.93%      3.93% |       15786      3.99%      7.91% |        8051      2.03%      9.95% |        8051      2.03%     11.98% |       31267      7.90%     19.88% |         364      0.09%     19.97% |         364      0.09%     20.06% |       23143      5.85%     25.91% |       22860      5.77%     31.68% |        8051      2.03%     33.72% |       48163     12.17%     45.88% |       39653     10.02%     55.90% |       56027     14.15%     70.05% |       31378      7.93%     77.98% |       39274      9.92%     87.90% |       47902     12.10%    100.00%
system.ruby.L1Cache_Controller.I.Load::total       395880                      
system.ruby.L1Cache_Controller.I.Ifetch  |        1470      7.10%      7.10% |        1469      7.09%     14.19% |        1469      7.09%     21.28% |        1469      7.09%     28.37% |        1480      7.14%     35.51% |           0      0.00%     35.51% |           0      0.00%     35.51% |        1471      7.10%     42.61% |        1473      7.11%     49.72% |        1469      7.09%     56.82% |        1495      7.22%     64.03% |        1490      7.19%     71.23% |        1497      7.23%     78.45% |        1481      7.15%     85.60% |        1490      7.19%     92.79% |        1493      7.21%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total        20716                      
system.ruby.L1Cache_Controller.I.Store   |       10099      8.20%      8.20% |       10290      8.35%     16.55% |       10373      8.42%     24.98% |       10177      8.26%     33.24% |       10476      8.51%     41.75% |         525      0.43%     42.17% |         525      0.43%     42.60% |       10228      8.30%     50.90% |       10091      8.19%     59.10% |        2545      2.07%     61.16% |       10766      8.74%     69.90% |       10996      8.93%     78.83% |        2498      2.03%     80.86% |       10404      8.45%     89.31% |       10662      8.66%     97.96% |        2508      2.04%    100.00%
system.ruby.L1Cache_Controller.I.Store::total       123163                      
system.ruby.L1Cache_Controller.I.Other_GETX |      113027      6.12%      6.12% |      112836      6.11%     12.23% |      112753      6.11%     18.34% |      112949      6.12%     24.45% |      112650      6.10%     30.55% |      122463      6.63%     37.19% |      122463      6.63%     43.82% |      112898      6.11%     49.93% |      113035      6.12%     56.05% |      120581      6.53%     62.58% |      112360      6.08%     68.67% |      112130      6.07%     74.74% |      120628      6.53%     81.27% |      112722      6.10%     87.38% |      112464      6.09%     93.47% |      120618      6.53%    100.00%
system.ruby.L1Cache_Controller.I.Other_GETX::total      1846577                      
system.ruby.L1Cache_Controller.I.Other_GETS |      399528      6.40%      6.40% |      399289      6.39%     12.79% |      407024      6.52%     19.30% |      407024      6.52%     25.82% |      383797      6.14%     31.96% |      415700      6.65%     38.62% |      415700      6.65%     45.27% |      391930      6.27%     51.54% |      392211      6.28%     57.82% |      407024      6.52%     64.34% |      366886      5.87%     70.21% |      375401      6.01%     76.22% |      359020      5.75%     81.97% |      383685      6.14%     88.11% |      375780      6.02%     94.12% |      367149      5.88%    100.00%
system.ruby.L1Cache_Controller.I.Other_GETS::total      6247148                      
system.ruby.L1Cache_Controller.S.Store   |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           14                      
system.ruby.L1Cache_Controller.O.Other_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7     50.00%     50.00% |           7     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Other_GETX::total           14                      
system.ruby.L1Cache_Controller.M.Load    |      192771      7.12%      7.12% |      192725      7.12%     14.24% |      192018      7.09%     21.33% |      192615      7.11%     28.45% |      192836      7.12%     35.57% |        3836      0.14%     35.71% |        3836      0.14%     35.85% |      192743      7.12%     42.97% |      192748      7.12%     50.09% |      192725      7.12%     57.21% |      192946      7.13%     64.34% |      193103      7.13%     71.47% |      193299      7.14%     78.61% |      192896      7.13%     85.74% |      192917      7.13%     92.86% |      193212      7.14%    100.00%
system.ruby.L1Cache_Controller.M.Load::total      2707226                      
system.ruby.L1Cache_Controller.M.Ifetch  |     3740833      6.74%      6.74% |     3749799      6.76%     13.51% |     3593236      6.48%     19.98% |     3590122      6.47%     26.46% |     4049314      7.30%     33.76% |           0      0.00%     33.76% |           0      0.00%     33.76% |     3889357      7.01%     40.77% |     3882240      7.00%     47.77% |     3447640      6.22%     53.99% |     4378333      7.89%     61.88% |     4217899      7.61%     69.49% |     4452557      8.03%     77.52% |     4051382      7.30%     84.82% |     4203247      7.58%     92.40% |     4215875      7.60%    100.00%
system.ruby.L1Cache_Controller.M.Ifetch::total     55461834                      
system.ruby.L1Cache_Controller.M.Store   |        8068      2.79%      2.79% |        8304      2.87%      5.65% |         576      0.20%      5.85% |         576      0.20%      6.05% |       23743      8.20%     14.25% |           0      0.00%     14.25% |           0      0.00%     14.25% |       15628      5.40%     19.64% |       15373      5.31%     24.95% |         578      0.20%     25.15% |       40530     13.99%     39.14% |       32050     11.06%     50.21% |       48387     16.70%     66.91% |       23848      8.23%     75.14% |       31690     10.94%     86.08% |       40306     13.92%    100.00%
system.ruby.L1Cache_Controller.M.Store::total       289657                      
system.ruby.L1Cache_Controller.M.L2_Replacement |         182      0.37%      0.37% |         547      1.11%      1.48% |           1      0.00%      1.48% |          11      0.02%      1.50% |        4308      8.74%     10.24% |           0      0.00%     10.24% |           0      0.00%     10.24% |        1983      4.02%     14.26% |        1758      3.56%     17.82% |           0      0.00%     17.82% |        8066     16.36%     34.18% |        6969     14.13%     48.31% |        7585     15.38%     63.69% |        4482      9.09%     72.78% |        6720     13.63%     86.41% |        6703     13.59%    100.00%
system.ruby.L1Cache_Controller.M.L2_Replacement::total        49315                      
system.ruby.L1Cache_Controller.M.L1_to_L2 |       11862      7.04%      7.04% |       11919      7.08%     14.12% |       12580      7.47%     21.59% |       11987      7.12%     28.71% |       11900      7.07%     35.78% |           0      0.00%     35.78% |           0      0.00%     35.78% |       11978      7.11%     42.89% |       11890      7.06%     49.95% |       11852      7.04%     56.99% |       11972      7.11%     64.10% |       11988      7.12%     71.22% |       11913      7.07%     78.29% |       11881      7.06%     85.35% |       12729      7.56%     92.91% |       11946      7.09%    100.00%
system.ruby.L1Cache_Controller.M.L1_to_L2::total       168397                      
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1D |        3360      6.97%      6.97% |        3418      7.09%     14.05% |        4090      8.48%     22.54% |        3493      7.24%     29.78% |        3387      7.02%     36.80% |           0      0.00%     36.80% |           0      0.00%     36.80% |        3454      7.16%     43.96% |        3390      7.03%     50.99% |        3381      7.01%     58.00% |        3412      7.08%     65.08% |        3397      7.04%     72.12% |        3351      6.95%     79.07% |        3343      6.93%     86.00% |        3363      6.97%     92.98% |        3387      7.02%    100.00%
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1D::total        48226                      
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1I |         193      5.63%      5.63% |         188      5.48%     11.10% |         184      5.36%     16.47% |         190      5.54%     22.01% |         180      5.25%     27.25% |           0      0.00%     27.25% |           0      0.00%     27.25% |         208      6.06%     33.31% |         189      5.51%     38.82% |         190      5.54%     44.36% |         160      4.66%     49.02% |         214      6.24%     55.26% |         166      4.84%     60.10% |         191      5.57%     65.67% |         992     28.91%     94.58% |         186      5.42%    100.00%
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1I::total         3431                      
system.ruby.L1Cache_Controller.M.Other_GETX |          50      4.70%      4.70% |          50      4.70%      9.40% |          50      4.70%     14.10% |          50      4.70%     18.80% |          50      4.70%     23.50% |         182     17.11%     40.60% |         182     17.11%     57.71% |          50      4.70%     62.41% |          50      4.70%     67.11% |          50      4.70%     71.80% |          50      4.70%     76.50% |          50      4.70%     81.20% |          50      4.70%     85.90% |          50      4.70%     90.60% |          50      4.70%     95.30% |          50      4.70%    100.00%
system.ruby.L1Cache_Controller.M.Other_GETX::total         1064                      
system.ruby.L1Cache_Controller.M.Other_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7     50.00%     50.00% |           7     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Other_GETS::total           14                      
system.ruby.L1Cache_Controller.MM.Load   |      460978      6.34%      6.34% |      463055      6.37%     12.71% |      422334      5.81%     18.52% |      421507      5.80%     24.32% |      541630      7.45%     31.77% |           0      0.00%     31.77% |           0      0.00%     31.77% |      499776      6.87%     38.64% |      497959      6.85%     45.49% |      387964      5.34%     50.82% |      627578      8.63%     59.46% |      585152      8.05%     67.50% |      651048      8.95%     76.46% |      541953      7.45%     83.91% |      581956      8.00%     91.92% |      587627      8.08%    100.00%
system.ruby.L1Cache_Controller.MM.Load::total      7270517                      
system.ruby.L1Cache_Controller.MM.Store  |      307429      6.63%      6.63% |      308423      6.65%     13.29% |      291229      6.28%     19.57% |      291394      6.29%     25.86% |      340149      7.34%     33.20% |        3675      0.08%     33.28% |        3675      0.08%     33.36% |      323150      6.97%     40.33% |      322375      6.96%     47.28% |      274224      5.92%     53.20% |      375010      8.09%     61.29% |      358001      7.72%     69.02% |      384653      8.30%     77.31% |      340277      7.34%     84.66% |      356419      7.69%     92.35% |      354743      7.65%    100.00%
system.ruby.L1Cache_Controller.MM.Store::total      4634826                      
system.ruby.L1Cache_Controller.MM.L2_Replacement |          84      0.10%      0.10% |         338      0.42%      0.52% |           1      0.00%      0.52% |          10      0.01%      0.53% |        4814      5.93%      6.47% |           0      0.00%      6.47% |           0      0.00%      6.47% |        1591      1.96%      8.43% |        1059      1.31%      9.73% |           1      0.00%      9.74% |       18026     22.22%     31.95% |       10891     13.42%     45.38% |       18229     22.47%     67.85% |        4643      5.72%     73.57% |       10444     12.87%     86.45% |       10996     13.55%    100.00%
system.ruby.L1Cache_Controller.MM.L2_Replacement::total        81127                      
system.ruby.L1Cache_Controller.MM.L1_to_L2 |       19528      4.47%      4.47% |       20092      4.60%      9.07% |       12312      2.82%     11.89% |       11624      2.66%     14.56% |       35745      8.19%     22.74% |           0      0.00%     22.74% |           0      0.00%     22.74% |       27298      6.25%     28.99% |       26918      6.16%     35.16% |        3721      0.85%     36.01% |       53073     12.15%     48.16% |       44485     10.19%     58.35% |       56386     12.91%     71.27% |       35887      8.22%     79.48% |       43853     10.04%     89.53% |       45732     10.47%    100.00%
system.ruby.L1Cache_Controller.MM.L1_to_L2::total       436654                      
system.ruby.L1Cache_Controller.MM.Trigger_L2_to_L1D |        2347      6.13%      6.13% |        2492      6.51%     12.64% |        2354      6.15%     18.79% |        1867      4.88%     23.67% |        2485      6.49%     30.16% |           0      0.00%     30.16% |           0      0.00%     30.16% |        2409      6.29%     36.45% |        2443      6.38%     42.83% |        1574      4.11%     46.94% |        2683      7.01%     53.95% |        2360      6.16%     60.12% |        6395     16.70%     76.82% |        2609      6.82%     83.64% |        2433      6.36%     89.99% |        3832     10.01%    100.00%
system.ruby.L1Cache_Controller.MM.Trigger_L2_to_L1D::total        38283                      
system.ruby.L1Cache_Controller.MM.Other_GETS |          52      2.92%      2.92% |          52      2.92%      5.85% |          52      2.92%      8.77% |          52      2.92%     11.70% |          52      2.92%     14.62% |         525     29.53%     44.15% |         525     29.53%     73.68% |          52      2.92%     76.60% |          52      2.92%     79.53% |          52      2.92%     82.45% |          52      2.92%     85.38% |          52      2.92%     88.30% |          52      2.92%     91.23% |          52      2.92%     94.15% |          52      2.92%     97.08% |          52      2.92%    100.00%
system.ruby.L1Cache_Controller.MM.Other_GETS::total         1778                      
system.ruby.L1Cache_Controller.MR.Load   |        3352      6.97%      6.97% |        3409      7.09%     14.05% |        4081      8.48%     22.54% |        3484      7.24%     29.78% |        3379      7.02%     36.81% |           0      0.00%     36.81% |           0      0.00%     36.81% |        3445      7.16%     43.97% |        3382      7.03%     51.00% |        3374      7.01%     58.01% |        3403      7.07%     65.09% |        3388      7.04%     72.13% |        3342      6.95%     79.08% |        3333      6.93%     86.01% |        3353      6.97%     92.98% |        3379      7.02%    100.00%
system.ruby.L1Cache_Controller.MR.Load::total        48104                      
system.ruby.L1Cache_Controller.MR.Ifetch |         193      5.63%      5.63% |         188      5.48%     11.10% |         184      5.36%     16.47% |         190      5.54%     22.01% |         180      5.25%     27.25% |           0      0.00%     27.25% |           0      0.00%     27.25% |         208      6.06%     33.31% |         189      5.51%     38.82% |         190      5.54%     44.36% |         160      4.66%     49.02% |         214      6.24%     55.26% |         166      4.84%     60.10% |         191      5.57%     65.67% |         992     28.91%     94.58% |         186      5.42%    100.00%
system.ruby.L1Cache_Controller.MR.Ifetch::total         3431                      
system.ruby.L1Cache_Controller.MR.Store  |           8      6.56%      6.56% |           9      7.38%     13.93% |           9      7.38%     21.31% |           9      7.38%     28.69% |           8      6.56%     35.25% |           0      0.00%     35.25% |           0      0.00%     35.25% |           9      7.38%     42.62% |           8      6.56%     49.18% |           7      5.74%     54.92% |           9      7.38%     62.30% |           9      7.38%     69.67% |           9      7.38%     77.05% |          10      8.20%     85.25% |          10      8.20%     93.44% |           8      6.56%    100.00%
system.ruby.L1Cache_Controller.MR.Store::total          122                      
system.ruby.L1Cache_Controller.MMR.Load  |         884      4.42%      4.42% |         974      4.87%      9.30% |         786      3.93%     13.23% |         857      4.29%     17.52% |        1043      5.22%     22.74% |           0      0.00%     22.74% |           0      0.00%     22.74% |         946      4.73%     27.47% |        1009      5.05%     32.52% |         886      4.43%     36.95% |        1316      6.58%     43.54% |        1061      5.31%     48.85% |        5553     27.79%     76.63% |        1163      5.82%     82.45% |        1116      5.58%     88.04% |        2391     11.96%    100.00%
system.ruby.L1Cache_Controller.MMR.Load::total        19985                      
system.ruby.L1Cache_Controller.MMR.Store |        1463      8.00%      8.00% |        1518      8.30%     16.29% |        1568      8.57%     24.86% |        1010      5.52%     30.38% |        1442      7.88%     38.26% |           0      0.00%     38.26% |           0      0.00%     38.26% |        1463      8.00%     46.26% |        1434      7.84%     54.09% |         688      3.76%     57.85% |        1367      7.47%     65.32% |        1299      7.10%     72.42% |         842      4.60%     77.02% |        1446      7.90%     84.93% |        1317      7.20%     92.12% |        1441      7.88%    100.00%
system.ruby.L1Cache_Controller.MMR.Store::total        18298                      
system.ruby.L1Cache_Controller.IM.Ack    |      151208      8.22%      8.22% |      154097      8.37%     16.59% |      155348      8.44%     25.03% |      152398      8.28%     33.31% |      156866      8.52%     41.83% |        5836      0.32%     42.15% |        5883      0.32%     42.47% |      153260      8.33%     50.80% |      151232      8.22%     59.01% |       37927      2.06%     61.07% |      161259      8.76%     69.83% |      164779      8.95%     78.79% |       37295      2.03%     80.81% |      155887      8.47%     89.28% |      159737      8.68%     97.96% |       37513      2.04%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total      1840525                      
system.ruby.L1Cache_Controller.IM.Exclusive_Data |       10099      8.20%      8.20% |       10290      8.35%     16.55% |       10373      8.42%     24.98% |       10177      8.26%     33.24% |       10476      8.51%     41.75% |         525      0.43%     42.17% |         525      0.43%     42.60% |       10228      8.30%     50.90% |       10091      8.19%     59.10% |        2545      2.07%     61.16% |       10766      8.74%     69.90% |       10996      8.93%     78.83% |        2498      2.03%     80.86% |       10404      8.45%     89.31% |       10662      8.66%     97.96% |        2508      2.04%    100.00%
system.ruby.L1Cache_Controller.IM.Exclusive_Data::total       123163                      
system.ruby.L1Cache_Controller.SM.Ack    |           7      5.88%      5.88% |           8      6.72%     12.61% |           7      5.88%     18.49% |           3      2.52%     21.01% |           6      5.04%     26.05% |           0      0.00%     26.05% |           0      0.00%     26.05% |           7      5.88%     31.93% |          10      8.40%     40.34% |           6      5.04%     45.38% |          12     10.08%     55.46% |          14     11.76%     67.23% |           8      6.72%     73.95% |           5      4.20%     78.15% |          12     10.08%     88.24% |          14     11.76%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total          119                      
system.ruby.L1Cache_Controller.SM.Data   |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.SM.Data::total           14                      
system.ruby.L1Cache_Controller.ISM.Ack   |           7      9.09%      9.09% |           6      7.79%     16.88% |           7      9.09%     25.97% |          11     14.29%     40.26% |           8     10.39%     50.65% |           0      0.00%     50.65% |           0      0.00%     50.65% |           7      9.09%     59.74% |           4      5.19%     64.94% |           8     10.39%     75.32% |           2      2.60%     77.92% |           0      0.00%     77.92% |           6      7.79%     85.71% |           9     11.69%     97.40% |           2      2.60%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.ISM.Ack::total           77                      
system.ruby.L1Cache_Controller.ISM.All_acks_no_sharers |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.ISM.All_acks_no_sharers::total           14                      
system.ruby.L1Cache_Controller.M_W.Load  |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Load::total            1                      
system.ruby.L1Cache_Controller.M_W.Ifetch |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           2     66.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Ifetch::total            3                      
system.ruby.L1Cache_Controller.M_W.Store |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3     75.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Store::total            4                      
system.ruby.L1Cache_Controller.M_W.Ack   |         708      6.48%      6.48% |         628      5.75%     12.24% |         650      5.95%     18.19% |         654      5.99%     24.18% |         741      6.79%     30.96% |        1730     15.84%     46.81% |        1661     15.21%     62.02% |         415      3.80%     65.82% |         331      3.03%     68.85% |         637      5.83%     74.69% |         567      5.19%     79.88% |         385      3.53%     83.41% |         523      4.79%     88.19% |         461      4.22%     92.42% |         444      4.07%     96.48% |         384      3.52%    100.00%
system.ruby.L1Cache_Controller.M_W.Ack::total        10919                      
system.ruby.L1Cache_Controller.M_W.All_acks_no_sharers |       17015      4.08%      4.08% |       17254      4.14%      8.23% |        9519      2.29%     10.51% |        9519      2.29%     12.80% |       32746      7.86%     20.66% |         364      0.09%     20.74% |         364      0.09%     20.83% |       24613      5.91%     26.74% |       24332      5.84%     32.58% |        9519      2.29%     34.87% |       49657     11.92%     46.79% |       41142      9.88%     56.66% |       57520     13.81%     70.47% |       32857      7.89%     78.36% |       40763      9.79%     88.14% |       49394     11.86%    100.00%
system.ruby.L1Cache_Controller.M_W.All_acks_no_sharers::total       416578                      
system.ruby.L1Cache_Controller.MM_W.Store |           1     33.33%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.Store::total            3                      
system.ruby.L1Cache_Controller.MM_W.Ack  |         251      4.28%      4.28% |         227      3.87%      8.16% |         221      3.77%     11.93% |         231      3.94%     15.87% |         248      4.23%     20.11% |        1689     28.83%     48.93% |        1642     28.03%     76.96% |         134      2.29%     79.25% |         107      1.83%     81.07% |         222      3.79%     84.86% |         205      3.50%     88.36% |         135      2.30%     90.66% |         152      2.59%     93.26% |         147      2.51%     95.77% |         167      2.85%     98.62% |          81      1.38%    100.00%
system.ruby.L1Cache_Controller.MM_W.Ack::total         5859                      
system.ruby.L1Cache_Controller.MM_W.All_acks_no_sharers |       10099      8.20%      8.20% |       10290      8.35%     16.55% |       10373      8.42%     24.98% |       10177      8.26%     33.24% |       10476      8.51%     41.74% |         525      0.43%     42.17% |         525      0.43%     42.60% |       10228      8.30%     50.90% |       10091      8.19%     59.09% |        2545      2.07%     61.16% |       10766      8.74%     69.90% |       10996      8.93%     78.83% |        2501      2.03%     80.86% |       10405      8.45%     89.31% |       10662      8.66%     97.96% |        2508      2.04%    100.00%
system.ruby.L1Cache_Controller.MM_W.All_acks_no_sharers::total       123167                      
system.ruby.L1Cache_Controller.IS.Ack    |      254447      4.08%      4.08% |      258114      4.14%      8.22% |      142066      2.28%     10.50% |      142060      2.28%     12.78% |      490379      7.86%     20.64% |        3366      0.05%     20.69% |        3435      0.06%     20.75% |      368714      5.91%     26.66% |      364584      5.85%     32.51% |      142077      2.28%     34.78% |      744223     11.93%     46.72% |      616684      9.89%     56.61% |      862256     13.83%     70.43% |      492340      7.89%     78.33% |      610936      9.80%     88.13% |      740462     11.87%    100.00%
system.ruby.L1Cache_Controller.IS.Ack::total      6236143                      
system.ruby.L1Cache_Controller.IS.Shared_Data |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.IS.Shared_Data::total           14                      
system.ruby.L1Cache_Controller.IS.Exclusive_Data |       17015      4.08%      4.08% |       17254      4.14%      8.23% |        9519      2.29%     10.51% |        9519      2.29%     12.80% |       32746      7.86%     20.66% |         364      0.09%     20.74% |         364      0.09%     20.83% |       24613      5.91%     26.74% |       24332      5.84%     32.58% |        9519      2.29%     34.87% |       49657     11.92%     46.79% |       41142      9.88%     56.66% |       57523     13.81%     70.47% |       32858      7.89%     78.36% |       40763      9.79%     88.14% |       49394     11.86%    100.00%
system.ruby.L1Cache_Controller.IS.Exclusive_Data::total       416582                      
system.ruby.L1Cache_Controller.SS.Ack    |           9     10.84%     10.84% |           7      8.43%     19.28% |           8      9.64%     28.92% |          10     12.05%     40.96% |           9     10.84%     51.81% |           0      0.00%     51.81% |           0      0.00%     51.81% |           5      6.02%     57.83% |           4      4.82%     62.65% |          10     12.05%     74.70% |           4      4.82%     79.52% |           0      0.00%     79.52% |           2      2.41%     81.93% |           8      9.64%     91.57% |           4      4.82%     96.39% |           3      3.61%    100.00%
system.ruby.L1Cache_Controller.SS.Ack::total           83                      
system.ruby.L1Cache_Controller.SS.All_acks |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.SS.All_acks::total           14                      
system.ruby.L1Cache_Controller.MI.Load   |           1      2.04%      2.04% |           0      0.00%      2.04% |           0      0.00%      2.04% |           0      0.00%      2.04% |           3      6.12%      8.16% |           0      0.00%      8.16% |           0      0.00%      8.16% |           3      6.12%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           4      8.16%     22.45% |           7     14.29%     36.73% |           6     12.24%     48.98% |           7     14.29%     63.27% |           4      8.16%     71.43% |          14     28.57%    100.00%
system.ruby.L1Cache_Controller.MI.Load::total           49                      
system.ruby.L1Cache_Controller.MI.Store  |           1     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           1     16.67%     33.33% |           1     16.67%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           3     50.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MI.Store::total            6                      
system.ruby.L1Cache_Controller.MI.Writeback_Ack |         266      0.20%      0.20% |         885      0.68%      0.88% |           2      0.00%      0.88% |          21      0.02%      0.90% |        9122      6.99%      7.89% |           0      0.00%      7.89% |           0      0.00%      7.89% |        3574      2.74%     10.63% |        2817      2.16%     12.79% |           1      0.00%     12.79% |       26092     20.00%     32.80% |       17860     13.69%     46.49% |       25814     19.79%     66.28% |        9125      7.00%     73.27% |       17164     13.16%     86.43% |       17699     13.57%    100.00%
system.ruby.L1Cache_Controller.MI.Writeback_Ack::total       130442                      
system.ruby.L1Cache_Controller.MT.Complete_L2_to_L1 |        3553      6.88%      6.88% |        3606      6.98%     13.86% |        4274      8.27%     22.13% |        3683      7.13%     29.26% |        3567      6.91%     36.17% |           0      0.00%     36.17% |           0      0.00%     36.17% |        3662      7.09%     43.26% |        3579      6.93%     50.18% |        3571      6.91%     57.10% |        3572      6.91%     64.01% |        3611      6.99%     71.00% |        3517      6.81%     77.81% |        3534      6.84%     84.65% |        4355      8.43%     93.08% |        3573      6.92%    100.00%
system.ruby.L1Cache_Controller.MT.Complete_L2_to_L1::total        51657                      
system.ruby.L1Cache_Controller.MMT.Complete_L2_to_L1 |        2347      6.13%      6.13% |        2492      6.51%     12.64% |        2354      6.15%     18.79% |        1867      4.88%     23.67% |        2485      6.49%     30.16% |           0      0.00%     30.16% |           0      0.00%     30.16% |        2409      6.29%     36.45% |        2443      6.38%     42.83% |        1574      4.11%     46.94% |        2683      7.01%     53.95% |        2360      6.16%     60.12% |        6395     16.70%     76.82% |        2609      6.82%     83.64% |        2433      6.36%     89.99% |        3832     10.01%    100.00%
system.ruby.L1Cache_Controller.MMT.Complete_L2_to_L1::total        38283                      

---------- End Simulation Statistics   ----------
