
################################################################
# This is a generated script based on design: neural_net_accel_conv_db
#
# Though there are limitations about the generated script,
# the main purpose of this utility is to make learning
# IP Integrator Tcl commands easier.
################################################################

namespace eval _tcl {
proc get_script_folder {} {
   set script_path [file normalize [info script]]
   set script_folder [file dirname $script_path]
   return $script_folder
}
}
variable script_folder
set script_folder [_tcl::get_script_folder]

################################################################
# Check if script is running in correct Vivado version.
################################################################
set scripts_vivado_version 2016.4
set current_vivado_version [version -short]

if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
   puts ""
   catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}

   return 1
}

################################################################
# START
################################################################

# To test this script, run the following commands from Vivado Tcl console:
# source neural_net_accel_conv_db_script.tcl

# If there is no project opened, this script will create a
# project, but make sure you do not have an existing project
# <./myproj/project_1.xpr> in the current working folder.

set list_projs [get_projects -quiet]
if { $list_projs eq "" } {
   create_project project_1 myproj -part xc7a200tsbg484-1
}


# CHANGE DESIGN NAME HERE
set design_name neural_net_accel_conv_db

# If you do not already have an existing IP Integrator design open,
# you can create a design using the following command:
#    create_bd_design $design_name

# Creating design if needed
set errMsg ""
set nRet 0

set cur_design [current_bd_design -quiet]
set list_cells [get_bd_cells -quiet]

if { ${design_name} eq "" } {
   # USE CASES:
   #    1) Design_name not set

   set errMsg "Please set the variable <design_name> to a non-empty value."
   set nRet 1

} elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
   # USE CASES:
   #    2): Current design opened AND is empty AND names same.
   #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
   #    4): Current design opened AND is empty AND names diff; design_name exists in project.

   if { $cur_design ne $design_name } {
      common::send_msg_id "BD_TCL-001" "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
      set design_name [get_property NAME $cur_design]
   }
   common::send_msg_id "BD_TCL-002" "INFO" "Constructing design in IPI design <$cur_design>..."

} elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
   # USE CASES:
   #    5) Current design opened AND has components AND same names.

   set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
   set nRet 1
} elseif { [get_files -quiet ${design_name}.bd] ne "" } {
   # USE CASES: 
   #    6) Current opened design, has components, but diff names, design_name exists in project.
   #    7) No opened design, design_name exists in project.

   set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
   set nRet 2

} else {
   # USE CASES:
   #    8) No opened design, design_name not in project.
   #    9) Current opened design, has components, but diff names, design_name not in project.

   common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."

   create_bd_design $design_name

   common::send_msg_id "BD_TCL-004" "INFO" "Making design <$design_name> as current_bd_design."
   current_bd_design $design_name

}

common::send_msg_id "BD_TCL-005" "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."

if { $nRet != 0 } {
   catch {common::send_msg_id "BD_TCL-114" "ERROR" $errMsg}
   return $nRet
}


##################################################################
# MIG PRJ FILE TCL PROCs
##################################################################

proc write_mig_file_neural_net_accel_conv_db_mig_7series_0_0 { str_mig_prj_filepath } {

   set mig_prj_file [open $str_mig_prj_filepath  w+]

   puts $mig_prj_file {<?xml version='1.0' encoding='UTF-8'?>}
   puts $mig_prj_file {<!-- IMPORTANT: This is an internal file that has been generated by the MIG software. Any direct editing or changes made to this file may result in unpredictable behavior or data corruption. It is strongly advised that users do not edit the contents of this file. Re-run the MIG GUI with the required settings if any of the options provided below need to be altered. -->}
   puts $mig_prj_file {<Project NoOfControllers="1" >}
   puts $mig_prj_file {    <ModuleName>neural_net_accel_conv_db_mig_7series_0_0</ModuleName>}
   puts $mig_prj_file {    <dci_inouts_inputs>1</dci_inouts_inputs>}
   puts $mig_prj_file {    <dci_inputs>1</dci_inputs>}
   puts $mig_prj_file {    <Debug_En>OFF</Debug_En>}
   puts $mig_prj_file {    <DataDepth_En>1024</DataDepth_En>}
   puts $mig_prj_file {    <LowPower_En>ON</LowPower_En>}
   puts $mig_prj_file {    <XADC_En>Disabled</XADC_En>}
   puts $mig_prj_file {    <TargetFPGA>xc7a200t-sbg484/-1</TargetFPGA>}
   puts $mig_prj_file {    <Version>4.0</Version>}
   puts $mig_prj_file {    <SystemClock>No Buffer</SystemClock>}
   puts $mig_prj_file {    <ReferenceClock>No Buffer</ReferenceClock>}
   puts $mig_prj_file {    <SysResetPolarity>ACTIVE LOW</SysResetPolarity>}
   puts $mig_prj_file {    <BankSelectionFlag>FALSE</BankSelectionFlag>}
   puts $mig_prj_file {    <InternalVref>1</InternalVref>}
   puts $mig_prj_file {    <dci_hr_inouts_inputs>50 Ohms</dci_hr_inouts_inputs>}
   puts $mig_prj_file {    <dci_cascade>0</dci_cascade>}
   puts $mig_prj_file {    <FPGADevice>}
   puts $mig_prj_file {        <selected>7a/xc7a200ti-sbg484</selected>}
   puts $mig_prj_file {    </FPGADevice>}
   puts $mig_prj_file {    <Controller number="0" >}
   puts $mig_prj_file {        <MemoryDevice>DDR3_SDRAM/Components/MT41K256M16XX-125</MemoryDevice>}
   puts $mig_prj_file {        <TimePeriod>2500</TimePeriod>}
   puts $mig_prj_file {        <VccAuxIO>1.8V</VccAuxIO>}
   puts $mig_prj_file {        <PHYRatio>4:1</PHYRatio>}
   puts $mig_prj_file {        <InputClkFreq>100</InputClkFreq>}
   puts $mig_prj_file {        <UIExtraClocks>0</UIExtraClocks>}
   puts $mig_prj_file {        <MMCM_VCO>800</MMCM_VCO>}
   puts $mig_prj_file {        <MMCMClkOut0> 1.000</MMCMClkOut0>}
   puts $mig_prj_file {        <MMCMClkOut1>1</MMCMClkOut1>}
   puts $mig_prj_file {        <MMCMClkOut2>1</MMCMClkOut2>}
   puts $mig_prj_file {        <MMCMClkOut3>1</MMCMClkOut3>}
   puts $mig_prj_file {        <MMCMClkOut4>1</MMCMClkOut4>}
   puts $mig_prj_file {        <DataWidth>16</DataWidth>}
   puts $mig_prj_file {        <DeepMemory>1</DeepMemory>}
   puts $mig_prj_file {        <DataMask>1</DataMask>}
   puts $mig_prj_file {        <ECC>Disabled</ECC>}
   puts $mig_prj_file {        <Ordering>Normal</Ordering>}
   puts $mig_prj_file {        <BankMachineCnt>4</BankMachineCnt>}
   puts $mig_prj_file {        <CustomPart>FALSE</CustomPart>}
   puts $mig_prj_file {        <NewPartName></NewPartName>}
   puts $mig_prj_file {        <RowAddress>15</RowAddress>}
   puts $mig_prj_file {        <ColAddress>10</ColAddress>}
   puts $mig_prj_file {        <BankAddress>3</BankAddress>}
   puts $mig_prj_file {        <MemoryVoltage>1.5V</MemoryVoltage>}
   puts $mig_prj_file {        <C0_MEM_SIZE>536870912</C0_MEM_SIZE>}
   puts $mig_prj_file {        <UserMemoryAddressMap>BANK_ROW_COLUMN</UserMemoryAddressMap>}
   puts $mig_prj_file {        <PinSelection>}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="M2" SLEW="FAST" name="ddr3_addr[0]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="L5" SLEW="FAST" name="ddr3_addr[10]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="N5" SLEW="FAST" name="ddr3_addr[11]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="N4" SLEW="FAST" name="ddr3_addr[12]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="P2" SLEW="FAST" name="ddr3_addr[13]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="P6" SLEW="FAST" name="ddr3_addr[14]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="M5" SLEW="FAST" name="ddr3_addr[1]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="M3" SLEW="FAST" name="ddr3_addr[2]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="M1" SLEW="FAST" name="ddr3_addr[3]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="L6" SLEW="FAST" name="ddr3_addr[4]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="P1" SLEW="FAST" name="ddr3_addr[5]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="N3" SLEW="FAST" name="ddr3_addr[6]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="N2" SLEW="FAST" name="ddr3_addr[7]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="M6" SLEW="FAST" name="ddr3_addr[8]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="R1" SLEW="FAST" name="ddr3_addr[9]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="L3" SLEW="FAST" name="ddr3_ba[0]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="K6" SLEW="FAST" name="ddr3_ba[1]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="L4" SLEW="FAST" name="ddr3_ba[2]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="K3" SLEW="FAST" name="ddr3_cas_n" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="DIFF_SSTL15" PADName="P4" SLEW="FAST" name="ddr3_ck_n[0]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="DIFF_SSTL15" PADName="P5" SLEW="FAST" name="ddr3_ck_p[0]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="J6" SLEW="FAST" name="ddr3_cke[0]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="G3" SLEW="FAST" name="ddr3_dm[0]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="F1" SLEW="FAST" name="ddr3_dm[1]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="G2" SLEW="FAST" name="ddr3_dq[0]" IN_TERM="UNTUNED_SPLIT_50" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="F3" SLEW="FAST" name="ddr3_dq[10]" IN_TERM="UNTUNED_SPLIT_50" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="D2" SLEW="FAST" name="ddr3_dq[11]" IN_TERM="UNTUNED_SPLIT_50" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="C2" SLEW="FAST" name="ddr3_dq[12]" IN_TERM="UNTUNED_SPLIT_50" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="A1" SLEW="FAST" name="ddr3_dq[13]" IN_TERM="UNTUNED_SPLIT_50" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="E2" SLEW="FAST" name="ddr3_dq[14]" IN_TERM="UNTUNED_SPLIT_50" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="B1" SLEW="FAST" name="ddr3_dq[15]" IN_TERM="UNTUNED_SPLIT_50" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="H4" SLEW="FAST" name="ddr3_dq[1]" IN_TERM="UNTUNED_SPLIT_50" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="H5" SLEW="FAST" name="ddr3_dq[2]" IN_TERM="UNTUNED_SPLIT_50" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="J1" SLEW="FAST" name="ddr3_dq[3]" IN_TERM="UNTUNED_SPLIT_50" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="K1" SLEW="FAST" name="ddr3_dq[4]" IN_TERM="UNTUNED_SPLIT_50" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="H3" SLEW="FAST" name="ddr3_dq[5]" IN_TERM="UNTUNED_SPLIT_50" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="H2" SLEW="FAST" name="ddr3_dq[6]" IN_TERM="UNTUNED_SPLIT_50" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="J5" SLEW="FAST" name="ddr3_dq[7]" IN_TERM="UNTUNED_SPLIT_50" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="E3" SLEW="FAST" name="ddr3_dq[8]" IN_TERM="UNTUNED_SPLIT_50" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="B2" SLEW="FAST" name="ddr3_dq[9]" IN_TERM="UNTUNED_SPLIT_50" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="DIFF_SSTL15" PADName="J2" SLEW="FAST" name="ddr3_dqs_n[0]" IN_TERM="UNTUNED_SPLIT_50" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="DIFF_SSTL15" PADName="D1" SLEW="FAST" name="ddr3_dqs_n[1]" IN_TERM="UNTUNED_SPLIT_50" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="DIFF_SSTL15" PADName="K2" SLEW="FAST" name="ddr3_dqs_p[0]" IN_TERM="UNTUNED_SPLIT_50" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="DIFF_SSTL15" PADName="E1" SLEW="FAST" name="ddr3_dqs_p[1]" IN_TERM="UNTUNED_SPLIT_50" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="K4" SLEW="FAST" name="ddr3_odt[0]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="J4" SLEW="FAST" name="ddr3_ras_n" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="LVCMOS15" PADName="G1" SLEW="FAST" name="ddr3_reset_n" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="" IOSTANDARD="SSTL15" PADName="L1" SLEW="FAST" name="ddr3_we_n" IN_TERM="" />}
   puts $mig_prj_file {        </PinSelection>}
   puts $mig_prj_file {        <System_Control>}
   puts $mig_prj_file {            <Pin PADName="No connect" Bank="Select Bank" name="sys_rst" />}
   puts $mig_prj_file {            <Pin PADName="No connect" Bank="Select Bank" name="init_calib_complete" />}
   puts $mig_prj_file {            <Pin PADName="No connect" Bank="Select Bank" name="tg_compare_error" />}
   puts $mig_prj_file {        </System_Control>}
   puts $mig_prj_file {        <TimingParameters>}
   puts $mig_prj_file {            <Parameters twtr="7.5" trrd="7.5" trefi="7.8" tfaw="40" trtp="7.5" tcke="5" trfc="260" trp="13.75" tras="35" trcd="13.75" />}
   puts $mig_prj_file {        </TimingParameters>}
   puts $mig_prj_file {        <mrBurstLength name="Burst Length" >8 - Fixed</mrBurstLength>}
   puts $mig_prj_file {        <mrBurstType name="Read Burst Type and Length" >Sequential</mrBurstType>}
   puts $mig_prj_file {        <mrCasLatency name="CAS Latency" >6</mrCasLatency>}
   puts $mig_prj_file {        <mrMode name="Mode" >Normal</mrMode>}
   puts $mig_prj_file {        <mrDllReset name="DLL Reset" >No</mrDllReset>}
   puts $mig_prj_file {        <mrPdMode name="DLL control for precharge PD" >Slow Exit</mrPdMode>}
   puts $mig_prj_file {        <emrDllEnable name="DLL Enable" >Enable</emrDllEnable>}
   puts $mig_prj_file {        <emrOutputDriveStrength name="Output Driver Impedance Control" >RZQ/6</emrOutputDriveStrength>}
   puts $mig_prj_file {        <emrMirrorSelection name="Address Mirroring" >Disable</emrMirrorSelection>}
   puts $mig_prj_file {        <emrCSSelection name="Controller Chip Select Pin" >Disable</emrCSSelection>}
   puts $mig_prj_file {        <emrRTT name="RTT (nominal) - On Die Termination (ODT)" >RZQ/6</emrRTT>}
   puts $mig_prj_file {        <emrPosted name="Additive Latency (AL)" >0</emrPosted>}
   puts $mig_prj_file {        <emrOCD name="Write Leveling Enable" >Disabled</emrOCD>}
   puts $mig_prj_file {        <emrDQS name="TDQS enable" >Enabled</emrDQS>}
   puts $mig_prj_file {        <emrRDQS name="Qoff" >Output Buffer Enabled</emrRDQS>}
   puts $mig_prj_file {        <mr2PartialArraySelfRefresh name="Partial-Array Self Refresh" >Full Array</mr2PartialArraySelfRefresh>}
   puts $mig_prj_file {        <mr2CasWriteLatency name="CAS write latency" >5</mr2CasWriteLatency>}
   puts $mig_prj_file {        <mr2AutoSelfRefresh name="Auto Self Refresh" >Enabled</mr2AutoSelfRefresh>}
   puts $mig_prj_file {        <mr2SelfRefreshTempRange name="High Temparature Self Refresh Rate" >Normal</mr2SelfRefreshTempRange>}
   puts $mig_prj_file {        <mr2RTTWR name="RTT_WR - Dynamic On Die Termination (ODT)" >Dynamic ODT off</mr2RTTWR>}
   puts $mig_prj_file {        <PortInterface>AXI</PortInterface>}
   puts $mig_prj_file {        <AXIParameters>}
   puts $mig_prj_file {            <C0_C_RD_WR_ARB_ALGORITHM>ROUND_ROBIN</C0_C_RD_WR_ARB_ALGORITHM>}
   puts $mig_prj_file {            <C0_S_AXI_ADDR_WIDTH>29</C0_S_AXI_ADDR_WIDTH>}
   puts $mig_prj_file {            <C0_S_AXI_DATA_WIDTH>32</C0_S_AXI_DATA_WIDTH>}
   puts $mig_prj_file {            <C0_S_AXI_ID_WIDTH>3</C0_S_AXI_ID_WIDTH>}
   puts $mig_prj_file {            <C0_S_AXI_SUPPORTS_NARROW_BURST>0</C0_S_AXI_SUPPORTS_NARROW_BURST>}
   puts $mig_prj_file {        </AXIParameters>}
   puts $mig_prj_file {    </Controller>}
   puts $mig_prj_file {</Project>}

   close $mig_prj_file
}
# End of write_mig_file_neural_net_accel_conv_db_mig_7series_0_0()



##################################################################
# DESIGN PROCs
##################################################################


# Hierarchical cell: microblaze_0_local_memory
proc create_hier_cell_microblaze_0_local_memory { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" create_hier_cell_microblaze_0_local_memory() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode MirroredMaster -vlnv xilinx.com:interface:lmb_rtl:1.0 DLMB
  create_bd_intf_pin -mode MirroredMaster -vlnv xilinx.com:interface:lmb_rtl:1.0 ILMB
  create_bd_intf_pin -mode MirroredMaster -vlnv xilinx.com:interface:lmb_rtl:1.0 LMB_M

  # Create pins
  create_bd_pin -dir I -type clk LMB_Clk
  create_bd_pin -dir I -type rst SYS_Rst

  # Create instance: dlmb_bram_if_cntlr, and set properties
  set dlmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 dlmb_bram_if_cntlr ]
  set_property -dict [ list \
CONFIG.C_ECC {0} \
CONFIG.C_NUM_LMB {2} \
 ] $dlmb_bram_if_cntlr

  # Create instance: dlmb_v10, and set properties
  set dlmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 dlmb_v10 ]

  # Create instance: ilmb_bram_if_cntlr, and set properties
  set ilmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 ilmb_bram_if_cntlr ]
  set_property -dict [ list \
CONFIG.C_ECC {0} \
 ] $ilmb_bram_if_cntlr

  # Create instance: ilmb_v10, and set properties
  set ilmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 ilmb_v10 ]

  # Create instance: lmb_bram, and set properties
  set lmb_bram [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 lmb_bram ]
  set_property -dict [ list \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.use_bram_block {BRAM_Controller} \
 ] $lmb_bram

  # Create instance: lmb_v10, and set properties
  set lmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 lmb_v10 ]

  # Create interface connections
  connect_bd_intf_net -intf_net microblaze_0_dlmb [get_bd_intf_pins DLMB] [get_bd_intf_pins dlmb_v10/LMB_M]
  connect_bd_intf_net -intf_net microblaze_0_dlmb_bus [get_bd_intf_pins dlmb_bram_if_cntlr/SLMB] [get_bd_intf_pins dlmb_v10/LMB_Sl_0]
  connect_bd_intf_net -intf_net microblaze_0_dlmb_cntlr [get_bd_intf_pins dlmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTA]
  connect_bd_intf_net -intf_net microblaze_0_ilmb [get_bd_intf_pins ILMB] [get_bd_intf_pins ilmb_v10/LMB_M]
  connect_bd_intf_net -intf_net microblaze_0_ilmb_bus [get_bd_intf_pins ilmb_bram_if_cntlr/SLMB] [get_bd_intf_pins ilmb_v10/LMB_Sl_0]
  connect_bd_intf_net -intf_net microblaze_0_ilmb_cntlr [get_bd_intf_pins ilmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTB]
  connect_bd_intf_net -intf_net microblaze_0_lmb [get_bd_intf_pins LMB_M] [get_bd_intf_pins lmb_v10/LMB_M]
  connect_bd_intf_net -intf_net microblaze_0_lmb_bus [get_bd_intf_pins dlmb_bram_if_cntlr/SLMB1] [get_bd_intf_pins lmb_v10/LMB_Sl_0]

  # Create port connections
  connect_bd_net -net SYS_Rst_1 [get_bd_pins SYS_Rst] [get_bd_pins dlmb_bram_if_cntlr/LMB_Rst] [get_bd_pins dlmb_v10/SYS_Rst] [get_bd_pins ilmb_bram_if_cntlr/LMB_Rst] [get_bd_pins ilmb_v10/SYS_Rst] [get_bd_pins lmb_v10/SYS_Rst]
  connect_bd_net -net microblaze_0_Clk [get_bd_pins LMB_Clk] [get_bd_pins dlmb_bram_if_cntlr/LMB_Clk] [get_bd_pins dlmb_v10/LMB_Clk] [get_bd_pins ilmb_bram_if_cntlr/LMB_Clk] [get_bd_pins ilmb_v10/LMB_Clk] [get_bd_pins lmb_v10/LMB_Clk]

  # Restore current instance
  current_bd_instance $oldCurInst
}


# Procedure to create entire design; Provide argument to make
# procedure reusable. If parentCell is "", will use root.
proc create_root_design { parentCell } {

  variable script_folder

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports
  set DDR3 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR3 ]
  set uart_rtl [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 uart_rtl ]

  # Create ports
  set conv_busy [ create_bd_port -dir O conv_busy ]
  set i_reset_n [ create_bd_port -dir I -type rst i_reset_n ]
  set_property -dict [ list \
CONFIG.POLARITY {ACTIVE_LOW} \
 ] $i_reset_n
  set i_sys_clk [ create_bd_port -dir I -type clk i_sys_clk ]
  set_property -dict [ list \
CONFIG.FREQ_HZ {100000000} \
CONFIG.PHASE {0.000} \
 ] $i_sys_clk

  # Create instance: Convolution_Layer_32bit_0, and set properties
  set Convolution_Layer_32bit_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:Convolution_Layer_32bit:1.0 Convolution_Layer_32bit_0 ]

  # Create instance: axi_mem_intercon, and set properties
  set axi_mem_intercon [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_mem_intercon ]
  set_property -dict [ list \
CONFIG.NUM_MI {1} \
CONFIG.NUM_SI {4} \
 ] $axi_mem_intercon

  # Create instance: axi_uartlite_0, and set properties
  set axi_uartlite_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0 ]

  # Create instance: clk_wiz_0, and set properties
  set clk_wiz_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.3 clk_wiz_0 ]
  set_property -dict [ list \
CONFIG.CLKOUT1_JITTER {130.958} \
CONFIG.CLKOUT1_PHASE_ERROR {98.575} \
CONFIG.CLKOUT2_JITTER {175.402} \
CONFIG.CLKOUT2_PHASE_ERROR {98.575} \
CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {25} \
CONFIG.CLKOUT2_USED {true} \
CONFIG.CLKOUT3_JITTER {114.829} \
CONFIG.CLKOUT3_PHASE_ERROR {98.575} \
CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {200} \
CONFIG.CLKOUT3_USED {true} \
CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} \
CONFIG.MMCM_CLKIN1_PERIOD {10.0} \
CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} \
CONFIG.MMCM_CLKOUT1_DIVIDE {40} \
CONFIG.MMCM_CLKOUT2_DIVIDE {5} \
CONFIG.MMCM_COMPENSATION {ZHOLD} \
CONFIG.MMCM_DIVCLK_DIVIDE {1} \
CONFIG.NUM_OUT_CLKS {3} \
CONFIG.RESET_PORT {resetn} \
CONFIG.RESET_TYPE {ACTIVE_LOW} \
 ] $clk_wiz_0

  # Need to retain value_src of defaults
  set_property -dict [ list \
CONFIG.CLKOUT1_JITTER.VALUE_SRC {DEFAULT} \
CONFIG.CLKOUT1_PHASE_ERROR.VALUE_SRC {DEFAULT} \
CONFIG.MMCM_CLKFBOUT_MULT_F.VALUE_SRC {DEFAULT} \
CONFIG.MMCM_CLKIN1_PERIOD.VALUE_SRC {DEFAULT} \
CONFIG.MMCM_CLKIN2_PERIOD.VALUE_SRC {DEFAULT} \
CONFIG.MMCM_CLKOUT0_DIVIDE_F.VALUE_SRC {DEFAULT} \
CONFIG.MMCM_COMPENSATION.VALUE_SRC {DEFAULT} \
 ] $clk_wiz_0

  # Create instance: ila_0, and set properties
  set ila_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0 ]
  set_property -dict [ list \
CONFIG.C_ENABLE_ILA_AXI_MON {false} \
CONFIG.C_MONITOR_TYPE {Native} \
CONFIG.C_NUM_OF_PROBES {64} \
CONFIG.C_PROBE0_WIDTH {4} \
CONFIG.C_PROBE10_WIDTH {32} \
CONFIG.C_PROBE12_WIDTH {32} \
CONFIG.C_PROBE13_WIDTH {32} \
CONFIG.C_PROBE14_WIDTH {32} \
CONFIG.C_PROBE15_WIDTH {8} \
CONFIG.C_PROBE18_WIDTH {16} \
CONFIG.C_PROBE20_WIDTH {5} \
CONFIG.C_PROBE21_WIDTH {16} \
CONFIG.C_PROBE22_WIDTH {16} \
CONFIG.C_PROBE25_WIDTH {8} \
CONFIG.C_PROBE28_WIDTH {8} \
CONFIG.C_PROBE30_WIDTH {16} \
CONFIG.C_PROBE31_WIDTH {16} \
CONFIG.C_PROBE32_WIDTH {16} \
CONFIG.C_PROBE33_WIDTH {16} \
CONFIG.C_PROBE34_WIDTH {16} \
CONFIG.C_PROBE35_WIDTH {16} \
CONFIG.C_PROBE36_WIDTH {16} \
CONFIG.C_PROBE37_WIDTH {16} \
CONFIG.C_PROBE38_WIDTH {16} \
CONFIG.C_PROBE39_WIDTH {16} \
CONFIG.C_PROBE40_WIDTH {16} \
CONFIG.C_PROBE41_WIDTH {16} \
CONFIG.C_PROBE42_WIDTH {16} \
CONFIG.C_PROBE43_WIDTH {16} \
CONFIG.C_PROBE44_WIDTH {4} \
CONFIG.C_PROBE45_WIDTH {16} \
CONFIG.C_PROBE46_WIDTH {8} \
CONFIG.C_PROBE47_WIDTH {10} \
CONFIG.C_PROBE48_WIDTH {16} \
CONFIG.C_PROBE49_WIDTH {10} \
CONFIG.C_PROBE4_WIDTH {16} \
CONFIG.C_PROBE50_WIDTH {16} \
CONFIG.C_PROBE51_WIDTH {16} \
CONFIG.C_PROBE52_WIDTH {16} \
CONFIG.C_PROBE53_WIDTH {16} \
CONFIG.C_PROBE54_WIDTH {16} \
CONFIG.C_PROBE55_WIDTH {4} \
CONFIG.C_PROBE56_WIDTH {4} \
CONFIG.C_PROBE59_WIDTH {8} \
CONFIG.C_PROBE5_WIDTH {8} \
CONFIG.C_PROBE60_WIDTH {16} \
CONFIG.C_PROBE61_WIDTH {16} \
CONFIG.C_PROBE62_WIDTH {64} \
CONFIG.C_PROBE63_WIDTH {64} \
CONFIG.C_PROBE6_WIDTH {8} \
CONFIG.C_PROBE7_WIDTH {8} \
CONFIG.C_PROBE8_WIDTH {32} \
CONFIG.C_PROBE9_WIDTH {32} \
 ] $ila_0

  # Create instance: ila_1, and set properties
  set ila_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_1 ]
  set_property -dict [ list \
CONFIG.C_ENABLE_ILA_AXI_MON {false} \
CONFIG.C_MONITOR_TYPE {Native} \
CONFIG.C_NUM_OF_PROBES {48} \
CONFIG.C_PROBE0_WIDTH {32} \
CONFIG.C_PROBE10_WIDTH {32} \
CONFIG.C_PROBE11_WIDTH {32} \
CONFIG.C_PROBE12_WIDTH {32} \
CONFIG.C_PROBE13_WIDTH {32} \
CONFIG.C_PROBE14_WIDTH {32} \
CONFIG.C_PROBE15_WIDTH {32} \
CONFIG.C_PROBE16_WIDTH {32} \
CONFIG.C_PROBE17_WIDTH {32} \
CONFIG.C_PROBE18_WIDTH {32} \
CONFIG.C_PROBE19_WIDTH {32} \
CONFIG.C_PROBE1_WIDTH {32} \
CONFIG.C_PROBE20_WIDTH {32} \
CONFIG.C_PROBE21_WIDTH {32} \
CONFIG.C_PROBE22_WIDTH {32} \
CONFIG.C_PROBE23_WIDTH {32} \
CONFIG.C_PROBE24_WIDTH {32} \
CONFIG.C_PROBE25_WIDTH {32} \
CONFIG.C_PROBE26_WIDTH {32} \
CONFIG.C_PROBE27_WIDTH {32} \
CONFIG.C_PROBE28_WIDTH {32} \
CONFIG.C_PROBE29_WIDTH {32} \
CONFIG.C_PROBE2_WIDTH {32} \
CONFIG.C_PROBE32_WIDTH {32} \
CONFIG.C_PROBE33_WIDTH {32} \
CONFIG.C_PROBE34_WIDTH {32} \
CONFIG.C_PROBE35_WIDTH {32} \
CONFIG.C_PROBE36_WIDTH {32} \
CONFIG.C_PROBE37_WIDTH {32} \
CONFIG.C_PROBE38_WIDTH {32} \
CONFIG.C_PROBE39_WIDTH {32} \
CONFIG.C_PROBE3_WIDTH {32} \
CONFIG.C_PROBE40_WIDTH {32} \
CONFIG.C_PROBE41_WIDTH {32} \
CONFIG.C_PROBE42_WIDTH {32} \
CONFIG.C_PROBE43_WIDTH {32} \
CONFIG.C_PROBE44_WIDTH {32} \
CONFIG.C_PROBE45_WIDTH {32} \
CONFIG.C_PROBE46_WIDTH {32} \
CONFIG.C_PROBE47_WIDTH {32} \
CONFIG.C_PROBE4_WIDTH {32} \
CONFIG.C_PROBE5_WIDTH {32} \
CONFIG.C_PROBE6_WIDTH {32} \
CONFIG.C_PROBE7_WIDTH {32} \
CONFIG.C_PROBE8_WIDTH {32} \
CONFIG.C_PROBE9_WIDTH {32} \
 ] $ila_1

  # Create instance: ila_5, and set properties
  set ila_5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_5 ]
  set_property -dict [ list \
CONFIG.C_ENABLE_ILA_AXI_MON {false} \
CONFIG.C_MONITOR_TYPE {Native} \
CONFIG.C_NUM_OF_PROBES {64} \
CONFIG.C_PROBE0_WIDTH {32} \
CONFIG.C_PROBE10_WIDTH {3} \
CONFIG.C_PROBE17_WIDTH {32} \
CONFIG.C_PROBE1_WIDTH {8} \
CONFIG.C_PROBE20_WIDTH {8} \
CONFIG.C_PROBE21_WIDTH {8} \
CONFIG.C_PROBE22_WIDTH {32} \
CONFIG.C_PROBE23_WIDTH {32} \
CONFIG.C_PROBE24_WIDTH {32} \
CONFIG.C_PROBE25_WIDTH {32} \
CONFIG.C_PROBE26_WIDTH {32} \
CONFIG.C_PROBE27_WIDTH {32} \
CONFIG.C_PROBE28_WIDTH {32} \
CONFIG.C_PROBE29_WIDTH {32} \
CONFIG.C_PROBE30_WIDTH {32} \
CONFIG.C_PROBE31_WIDTH {32} \
CONFIG.C_PROBE32_WIDTH {8} \
CONFIG.C_PROBE33_WIDTH {8} \
CONFIG.C_PROBE34_WIDTH {8} \
CONFIG.C_PROBE35_WIDTH {16} \
CONFIG.C_PROBE36_WIDTH {16} \
CONFIG.C_PROBE37_WIDTH {16} \
CONFIG.C_PROBE38_WIDTH {16} \
CONFIG.C_PROBE39_WIDTH {16} \
CONFIG.C_PROBE3_WIDTH {32} \
CONFIG.C_PROBE40_WIDTH {32} \
CONFIG.C_PROBE42_WIDTH {8} \
CONFIG.C_PROBE44_WIDTH {16} \
CONFIG.C_PROBE45_WIDTH {16} \
CONFIG.C_PROBE46_WIDTH {8} \
CONFIG.C_PROBE48_WIDTH {4} \
CONFIG.C_PROBE49_WIDTH {16} \
CONFIG.C_PROBE51_WIDTH {16} \
CONFIG.C_PROBE53_WIDTH {32} \
CONFIG.C_PROBE54_WIDTH {32} \
CONFIG.C_PROBE55_WIDTH {32} \
CONFIG.C_PROBE56_WIDTH {32} \
CONFIG.C_PROBE57_WIDTH {32} \
CONFIG.C_PROBE58_WIDTH {32} \
CONFIG.C_PROBE59_WIDTH {32} \
CONFIG.C_PROBE61_WIDTH {32} \
CONFIG.C_PROBE62_WIDTH {64} \
CONFIG.C_PROBE63_WIDTH {64} \
CONFIG.C_PROBE6_WIDTH {4} \
CONFIG.C_PROBE8_WIDTH {32} \
CONFIG.C_PROBE9_WIDTH {8} \
 ] $ila_5

  # Create instance: ila_6, and set properties
  set ila_6 [ create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_6 ]
  set_property -dict [ list \
CONFIG.C_ENABLE_ILA_AXI_MON {false} \
CONFIG.C_MONITOR_TYPE {Native} \
CONFIG.C_NUM_OF_PROBES {64} \
CONFIG.C_PROBE0_WIDTH {3} \
CONFIG.C_PROBE12_WIDTH {32} \
CONFIG.C_PROBE13_WIDTH {32} \
CONFIG.C_PROBE14_WIDTH {32} \
CONFIG.C_PROBE15_WIDTH {33} \
CONFIG.C_PROBE16_WIDTH {33} \
CONFIG.C_PROBE17_WIDTH {33} \
CONFIG.C_PROBE18_WIDTH {33} \
CONFIG.C_PROBE19_WIDTH {33} \
CONFIG.C_PROBE20_WIDTH {33} \
CONFIG.C_PROBE21_WIDTH {33} \
CONFIG.C_PROBE22_WIDTH {33} \
CONFIG.C_PROBE23_WIDTH {33} \
CONFIG.C_PROBE24_WIDTH {33} \
CONFIG.C_PROBE25_WIDTH {33} \
CONFIG.C_PROBE26_WIDTH {33} \
CONFIG.C_PROBE27_WIDTH {33} \
CONFIG.C_PROBE28_WIDTH {33} \
CONFIG.C_PROBE29_WIDTH {33} \
CONFIG.C_PROBE2_WIDTH {16} \
CONFIG.C_PROBE30_WIDTH {33} \
CONFIG.C_PROBE31_WIDTH {33} \
CONFIG.C_PROBE32_WIDTH {33} \
CONFIG.C_PROBE33_WIDTH {33} \
CONFIG.C_PROBE34_WIDTH {33} \
CONFIG.C_PROBE35_WIDTH {33} \
CONFIG.C_PROBE36_WIDTH {33} \
CONFIG.C_PROBE37_WIDTH {33} \
CONFIG.C_PROBE38_WIDTH {33} \
CONFIG.C_PROBE42_WIDTH {33} \
CONFIG.C_PROBE43_WIDTH {33} \
CONFIG.C_PROBE44_WIDTH {33} \
CONFIG.C_PROBE45_WIDTH {33} \
CONFIG.C_PROBE46_WIDTH {4} \
CONFIG.C_PROBE47_WIDTH {33} \
CONFIG.C_PROBE48_WIDTH {16} \
CONFIG.C_PROBE4_WIDTH {5} \
CONFIG.C_PROBE50_WIDTH {4} \
CONFIG.C_PROBE51_WIDTH {33} \
CONFIG.C_PROBE53_WIDTH {33} \
CONFIG.C_PROBE54_WIDTH {33} \
CONFIG.C_PROBE55_WIDTH {33} \
CONFIG.C_PROBE56_WIDTH {33} \
CONFIG.C_PROBE57_WIDTH {33} \
CONFIG.C_PROBE58_WIDTH {33} \
CONFIG.C_PROBE59_WIDTH {10} \
CONFIG.C_PROBE60_WIDTH {16} \
CONFIG.C_PROBE61_WIDTH {8} \
CONFIG.C_PROBE62_WIDTH {64} \
CONFIG.C_PROBE63_WIDTH {64} \
 ] $ila_6

  # Create instance: ila_8, and set properties
  set ila_8 [ create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_8 ]
  set_property -dict [ list \
CONFIG.C_ENABLE_ILA_AXI_MON {false} \
CONFIG.C_MONITOR_TYPE {Native} \
CONFIG.C_NUM_OF_PROBES {64} \
CONFIG.C_PROBE0_WIDTH {8} \
CONFIG.C_PROBE10_WIDTH {33} \
CONFIG.C_PROBE11_WIDTH {33} \
CONFIG.C_PROBE12_WIDTH {33} \
CONFIG.C_PROBE13_WIDTH {33} \
CONFIG.C_PROBE14_WIDTH {33} \
CONFIG.C_PROBE15_WIDTH {33} \
CONFIG.C_PROBE16_WIDTH {33} \
CONFIG.C_PROBE17_WIDTH {33} \
CONFIG.C_PROBE19_WIDTH {32} \
CONFIG.C_PROBE1_WIDTH {16} \
CONFIG.C_PROBE25_WIDTH {32} \
CONFIG.C_PROBE28_WIDTH {32} \
CONFIG.C_PROBE2_WIDTH {33} \
CONFIG.C_PROBE31_WIDTH {32} \
CONFIG.C_PROBE36_WIDTH {4} \
CONFIG.C_PROBE37_WIDTH {33} \
CONFIG.C_PROBE38_WIDTH {16} \
CONFIG.C_PROBE39_WIDTH {78} \
CONFIG.C_PROBE3_WIDTH {33} \
CONFIG.C_PROBE40_WIDTH {51} \
CONFIG.C_PROBE44_WIDTH {32} \
CONFIG.C_PROBE45_WIDTH {32} \
CONFIG.C_PROBE46_WIDTH {32} \
CONFIG.C_PROBE48_WIDTH {32} \
CONFIG.C_PROBE50_WIDTH {32} \
CONFIG.C_PROBE53_WIDTH {32} \
CONFIG.C_PROBE59_WIDTH {32} \
CONFIG.C_PROBE5_WIDTH {33} \
CONFIG.C_PROBE60_WIDTH {32} \
CONFIG.C_PROBE61_WIDTH {16} \
CONFIG.C_PROBE62_WIDTH {64} \
CONFIG.C_PROBE63_WIDTH {64} \
CONFIG.C_PROBE6_WIDTH {4} \
CONFIG.C_PROBE7_WIDTH {8} \
CONFIG.C_PROBE8_WIDTH {33} \
CONFIG.C_PROBE9_WIDTH {32} \
 ] $ila_8

  # Create instance: ila_10, and set properties
  set ila_10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_10 ]
  set_property -dict [ list \
CONFIG.C_ENABLE_ILA_AXI_MON {false} \
CONFIG.C_MONITOR_TYPE {Native} \
CONFIG.C_NUM_OF_PROBES {61} \
CONFIG.C_PROBE0_WIDTH {16} \
CONFIG.C_PROBE10_WIDTH {32} \
CONFIG.C_PROBE11_WIDTH {32} \
CONFIG.C_PROBE1_WIDTH {33} \
CONFIG.C_PROBE24_WIDTH {32} \
CONFIG.C_PROBE25_WIDTH {32} \
CONFIG.C_PROBE2_WIDTH {16} \
CONFIG.C_PROBE33_WIDTH {8} \
CONFIG.C_PROBE34_WIDTH {8} \
CONFIG.C_PROBE37_WIDTH {16} \
CONFIG.C_PROBE39_WIDTH {8} \
CONFIG.C_PROBE3_WIDTH {16} \
CONFIG.C_PROBE40_WIDTH {8} \
CONFIG.C_PROBE41_WIDTH {16} \
CONFIG.C_PROBE42_WIDTH {8} \
CONFIG.C_PROBE43_WIDTH {8} \
CONFIG.C_PROBE44_WIDTH {12} \
CONFIG.C_PROBE45_WIDTH {4} \
CONFIG.C_PROBE46_WIDTH {4} \
CONFIG.C_PROBE47_WIDTH {16} \
CONFIG.C_PROBE48_WIDTH {16} \
CONFIG.C_PROBE49_WIDTH {4} \
CONFIG.C_PROBE4_WIDTH {16} \
CONFIG.C_PROBE50_WIDTH {4} \
CONFIG.C_PROBE51_WIDTH {16} \
CONFIG.C_PROBE52_WIDTH {16} \
CONFIG.C_PROBE53_WIDTH {16} \
CONFIG.C_PROBE54_WIDTH {16} \
CONFIG.C_PROBE55_WIDTH {16} \
CONFIG.C_PROBE56_WIDTH {16} \
CONFIG.C_PROBE59_WIDTH {64} \
CONFIG.C_PROBE5_WIDTH {16} \
CONFIG.C_PROBE60_WIDTH {64} \
CONFIG.C_PROBE6_WIDTH {16} \
CONFIG.C_PROBE7_WIDTH {8} \
CONFIG.C_PROBE8_WIDTH {16} \
CONFIG.C_PROBE9_WIDTH {33} \
CONFIG.C_TRIGIN_EN {true} \
CONFIG.C_TRIGOUT_EN {true} \
 ] $ila_10

  # Create instance: mdm_1, and set properties
  set mdm_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mdm:3.2 mdm_1 ]
  set_property -dict [ list \
CONFIG.C_DBG_MEM_ACCESS {1} \
CONFIG.C_USE_CROSS_TRIGGER {1} \
 ] $mdm_1

  # Create instance: microblaze_0, and set properties
  set microblaze_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:10.0 microblaze_0 ]
  set_property -dict [ list \
CONFIG.C_CACHE_BYTE_SIZE {32768} \
CONFIG.C_DCACHE_ALWAYS_USED {1} \
CONFIG.C_DCACHE_BYTE_SIZE {32768} \
CONFIG.C_DCACHE_LINE_LEN {8} \
CONFIG.C_DEBUG_ENABLED {2} \
CONFIG.C_D_AXI {1} \
CONFIG.C_D_LMB {1} \
CONFIG.C_ICACHE_ALWAYS_USED {1} \
CONFIG.C_ICACHE_LINE_LEN {8} \
CONFIG.C_I_LMB {1} \
CONFIG.C_USE_DCACHE {1} \
CONFIG.C_USE_ICACHE {1} \
 ] $microblaze_0

  # Create instance: microblaze_0_axi_intc, and set properties
  set microblaze_0_axi_intc [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 microblaze_0_axi_intc ]
  set_property -dict [ list \
CONFIG.C_HAS_FAST {1} \
 ] $microblaze_0_axi_intc

  # Create instance: microblaze_0_axi_periph, and set properties
  set microblaze_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 microblaze_0_axi_periph ]
  set_property -dict [ list \
CONFIG.NUM_MI {4} \
CONFIG.NUM_SI {1} \
 ] $microblaze_0_axi_periph

  # Create instance: microblaze_0_local_memory
  create_hier_cell_microblaze_0_local_memory [current_bd_instance .] microblaze_0_local_memory

  # Create instance: microblaze_0_xlconcat, and set properties
  set microblaze_0_xlconcat [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 microblaze_0_xlconcat ]
  set_property -dict [ list \
CONFIG.NUM_PORTS {3} \
 ] $microblaze_0_xlconcat

  # Create instance: mig_7series_0, and set properties
  set mig_7series_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:4.0 mig_7series_0 ]

  # Generate the PRJ File for MIG
  set str_mig_folder [get_property IP_DIR [ get_ips [ get_property CONFIG.Component_Name $mig_7series_0 ] ] ]
  set str_mig_file_name mig_b.prj
  set str_mig_file_path ${str_mig_folder}/${str_mig_file_name}

  write_mig_file_neural_net_accel_conv_db_mig_7series_0_0 $str_mig_file_path

  set_property -dict [ list \
CONFIG.BOARD_MIG_PARAM {Custom} \
CONFIG.RESET_BOARD_INTERFACE {Custom} \
CONFIG.XML_INPUT_FILE {mig_b.prj} \
 ] $mig_7series_0

  # Create instance: rst_clk_wiz_0_100M, and set properties
  set rst_clk_wiz_0_100M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_clk_wiz_0_100M ]

  # Create instance: rst_mig_7series_0_100M, and set properties
  set rst_mig_7series_0_100M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_mig_7series_0_100M ]

  # Create instance: xadc_wiz_0, and set properties
  set xadc_wiz_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xadc_wiz:3.3 xadc_wiz_0 ]
  set_property -dict [ list \
CONFIG.ADC_CONVERSION_RATE {1000} \
CONFIG.CHANNEL_ENABLE_VP_VN {false} \
CONFIG.DCLK_FREQUENCY {100} \
CONFIG.ENABLE_RESET {false} \
CONFIG.ENABLE_TEMP_BUS {true} \
CONFIG.INTERFACE_SELECTION {Enable_AXI} \
 ] $xadc_wiz_0

  # Need to retain value_src of defaults
  set_property -dict [ list \
CONFIG.ADC_CONVERSION_RATE.VALUE_SRC {DEFAULT} \
CONFIG.CHANNEL_ENABLE_VP_VN.VALUE_SRC {DEFAULT} \
CONFIG.DCLK_FREQUENCY.VALUE_SRC {DEFAULT} \
CONFIG.ENABLE_RESET.VALUE_SRC {DEFAULT} \
CONFIG.INTERFACE_SELECTION.VALUE_SRC {DEFAULT} \
 ] $xadc_wiz_0

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]

  # Create interface connections
  connect_bd_intf_net -intf_net Convolution_Layer_32bit_0_M00_AXI [get_bd_intf_pins Convolution_Layer_32bit_0/M00_AXI] [get_bd_intf_pins axi_mem_intercon/S02_AXI]
  connect_bd_intf_net -intf_net axi_mem_intercon_M00_AXI [get_bd_intf_pins axi_mem_intercon/M00_AXI] [get_bd_intf_pins mig_7series_0/S_AXI]
  connect_bd_intf_net -intf_net axi_uartlite_0_UART [get_bd_intf_ports uart_rtl] [get_bd_intf_pins axi_uartlite_0/UART]
  connect_bd_intf_net -intf_net ila_10_TRIG_OUT [get_bd_intf_pins ila_10/TRIG_OUT] [get_bd_intf_pins mdm_1/TRIG_IN_0]
  connect_bd_intf_net -intf_net mdm_1_M_AXI [get_bd_intf_pins axi_mem_intercon/S03_AXI] [get_bd_intf_pins mdm_1/M_AXI]
  connect_bd_intf_net -intf_net mdm_1_TRIG_OUT_0 [get_bd_intf_pins ila_10/TRIG_IN] [get_bd_intf_pins mdm_1/TRIG_OUT_0]
  connect_bd_intf_net -intf_net microblaze_0_M_AXI_DC [get_bd_intf_pins axi_mem_intercon/S00_AXI] [get_bd_intf_pins microblaze_0/M_AXI_DC]
  connect_bd_intf_net -intf_net microblaze_0_M_AXI_DP [get_bd_intf_pins microblaze_0/M_AXI_DP] [get_bd_intf_pins microblaze_0_axi_periph/S00_AXI]
  connect_bd_intf_net -intf_net microblaze_0_M_AXI_IC [get_bd_intf_pins axi_mem_intercon/S01_AXI] [get_bd_intf_pins microblaze_0/M_AXI_IC]
  connect_bd_intf_net -intf_net microblaze_0_axi_intc_interrupt [get_bd_intf_pins microblaze_0/INTERRUPT] [get_bd_intf_pins microblaze_0_axi_intc/interrupt]
  connect_bd_intf_net -intf_net microblaze_0_axi_periph_M01_AXI [get_bd_intf_pins Convolution_Layer_32bit_0/S00_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M01_AXI]
  connect_bd_intf_net -intf_net microblaze_0_axi_periph_M02_AXI [get_bd_intf_pins axi_uartlite_0/S_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M02_AXI]
  connect_bd_intf_net -intf_net microblaze_0_axi_periph_M03_AXI [get_bd_intf_pins microblaze_0_axi_periph/M03_AXI] [get_bd_intf_pins xadc_wiz_0/s_axi_lite]
  connect_bd_intf_net -intf_net microblaze_0_debug [get_bd_intf_pins mdm_1/MBDEBUG_0] [get_bd_intf_pins microblaze_0/DEBUG]
  connect_bd_intf_net -intf_net microblaze_0_dlmb_1 [get_bd_intf_pins microblaze_0/DLMB] [get_bd_intf_pins microblaze_0_local_memory/DLMB]
  connect_bd_intf_net -intf_net microblaze_0_ilmb_1 [get_bd_intf_pins microblaze_0/ILMB] [get_bd_intf_pins microblaze_0_local_memory/ILMB]
  connect_bd_intf_net -intf_net microblaze_0_intc_axi [get_bd_intf_pins microblaze_0_axi_intc/s_axi] [get_bd_intf_pins microblaze_0_axi_periph/M00_AXI]
  connect_bd_intf_net -intf_net microblaze_0_lmb [get_bd_intf_pins mdm_1/LMB_0] [get_bd_intf_pins microblaze_0_local_memory/LMB_M]
  connect_bd_intf_net -intf_net mig_7series_0_DDR4 [get_bd_intf_ports DDR3] [get_bd_intf_pins mig_7series_0/DDR3]

  # Create port connections
  connect_bd_net -net Convolution_Layer_32bit_0_ila_acc_fifo_din [get_bd_pins Convolution_Layer_32bit_0/ila_acc_fifo_din] [get_bd_pins ila_6/probe13]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_acc_fifo_dout [get_bd_pins Convolution_Layer_32bit_0/ila_acc_fifo_dout] [get_bd_pins ila_6/probe14]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_acc_fifo_empty [get_bd_pins Convolution_Layer_32bit_0/ila_acc_fifo_empty] [get_bd_pins ila_6/probe7]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_acc_fifo_full [get_bd_pins Convolution_Layer_32bit_0/ila_acc_fifo_full] [get_bd_pins ila_6/probe8]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_acc_fifo_rd_en [get_bd_pins Convolution_Layer_32bit_0/ila_acc_fifo_rd_en] [get_bd_pins ila_6/probe9]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_acc_fifo_valid [get_bd_pins Convolution_Layer_32bit_0/ila_acc_fifo_valid] [get_bd_pins ila_6/probe10]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_acc_fifo_wr_en [get_bd_pins Convolution_Layer_32bit_0/ila_acc_fifo_wr_en] [get_bd_pins ila_6/probe11]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_acc_relay_addend [get_bd_pins Convolution_Layer_32bit_0/ila_acc_relay_addend] [get_bd_pins ila_0/probe8]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_acc_relay_adder_counter [get_bd_pins Convolution_Layer_32bit_0/ila_acc_relay_adder_counter] [get_bd_pins ila_0/probe7]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_acc_relay_affine_en [get_bd_pins Convolution_Layer_32bit_0/ila_acc_relay_affine_en] [get_bd_pins ila_0/probe19]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_acc_relay_augend [get_bd_pins Convolution_Layer_32bit_0/ila_acc_relay_augend] [get_bd_pins ila_0/probe9]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_acc_relay_bias_data [get_bd_pins Convolution_Layer_32bit_0/ila_acc_relay_bias_data] [get_bd_pins ila_0/probe13]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_acc_relay_bias_read [get_bd_pins Convolution_Layer_32bit_0/ila_acc_relay_bias_read] [get_bd_pins ila_0/probe16]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_acc_relay_complete [get_bd_pins Convolution_Layer_32bit_0/ila_acc_relay_complete] [get_bd_pins ila_0/probe1]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_acc_relay_filter_counter [get_bd_pins Convolution_Layer_32bit_0/ila_acc_relay_filter_counter] [get_bd_pins ila_0/probe4]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_acc_relay_filter_iteration_counter [get_bd_pins Convolution_Layer_32bit_0/ila_acc_relay_filter_iteration_counter] [get_bd_pins ila_0/probe18]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_acc_relay_first_channel_set_complete [get_bd_pins Convolution_Layer_32bit_0/ila_acc_relay_first_channel_set_complete] [get_bd_pins ila_0/probe11]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_acc_relay_iteration_complete [get_bd_pins Convolution_Layer_32bit_0/ila_acc_relay_iteration_complete] [get_bd_pins ila_0/probe3]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_acc_relay_iteration_counter [get_bd_pins Convolution_Layer_32bit_0/ila_acc_relay_iteration_counter] [get_bd_pins ila_0/probe15]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_acc_relay_output_pixel_counter [get_bd_pins Convolution_Layer_32bit_0/ila_acc_relay_output_pixel_counter] [get_bd_pins ila_0/probe5]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_acc_relay_prev_data [get_bd_pins Convolution_Layer_32bit_0/ila_acc_relay_prev_data] [get_bd_pins ila_0/probe14]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_acc_relay_prev_read [get_bd_pins Convolution_Layer_32bit_0/ila_acc_relay_prev_read] [get_bd_pins ila_0/probe17]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_acc_relay_state [get_bd_pins Convolution_Layer_32bit_0/ila_acc_relay_state] [get_bd_pins ila_0/probe0]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_acc_relay_sum_result [get_bd_pins Convolution_Layer_32bit_0/ila_acc_relay_sum_result] [get_bd_pins ila_0/probe10]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_acc_relay_volume_data [get_bd_pins Convolution_Layer_32bit_0/ila_acc_relay_volume_data] [get_bd_pins ila_0/probe12]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_acc_relay_volume_processed [get_bd_pins Convolution_Layer_32bit_0/ila_acc_relay_volume_processed] [get_bd_pins ila_0/probe2]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_acc_relay_volume_row_counter [get_bd_pins Convolution_Layer_32bit_0/ila_acc_relay_volume_row_counter] [get_bd_pins ila_0/probe6]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_accu_fifo_input [get_bd_pins Convolution_Layer_32bit_0/ila_accu_fifo_input] [get_bd_pins ila_6/probe12]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_accumulator_acc_complete [get_bd_pins Convolution_Layer_32bit_0/ila_accumulator_acc_complete] [get_bd_pins ila_8/probe42]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_accumulator_acc_data [get_bd_pins Convolution_Layer_32bit_0/ila_accumulator_acc_data] [get_bd_pins ila_8/probe44]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_accumulator_acc_ready [get_bd_pins Convolution_Layer_32bit_0/ila_accumulator_acc_ready] [get_bd_pins ila_8/probe41]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_accumulator_acc_valid [get_bd_pins Convolution_Layer_32bit_0/ila_accumulator_acc_valid] [get_bd_pins ila_8/probe43]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_accumulator_channels_allowed_counter [get_bd_pins Convolution_Layer_32bit_0/ila_accumulator_channels_allowed_counter] [get_bd_pins ila_8/probe59]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_accumulator_channels_filt_counter [get_bd_pins Convolution_Layer_32bit_0/ila_accumulator_channels_filt_counter] [get_bd_pins ila_8/probe61]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_accumulator_column_counter [get_bd_pins Convolution_Layer_32bit_0/ila_accumulator_column_counter] [get_bd_pins ila_8/probe45]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_accumulator_delay_shift_register [get_bd_pins Convolution_Layer_32bit_0/ila_accumulator_delay_shift_register] [get_bd_pins ila_8/probe39]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_accumulator_filter_counter [get_bd_pins Convolution_Layer_32bit_0/ila_accumulator_filter_counter] [get_bd_pins ila_8/probe46]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_accumulator_filter_size_counter [get_bd_pins Convolution_Layer_32bit_0/ila_accumulator_filter_size_counter] [get_bd_pins ila_8/probe60]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_accumulator_kernel_delay_shift_register [get_bd_pins Convolution_Layer_32bit_0/ila_accumulator_kernel_delay_shift_register] [get_bd_pins ila_8/probe40]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_accumulator_kernel_element_counter [get_bd_pins Convolution_Layer_32bit_0/ila_accumulator_kernel_element_counter] [get_bd_pins ila_8/probe38]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_accumulator_kernel_flag [get_bd_pins Convolution_Layer_32bit_0/ila_accumulator_kernel_flag] [get_bd_pins ila_8/probe47]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_accumulator_products_array_valid [get_bd_pins Convolution_Layer_32bit_0/ila_accumulator_products_array_valid] [get_bd_pins ila_8/probe37]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_accumulator_que_acc_data [get_bd_pins Convolution_Layer_32bit_0/ila_accumulator_que_acc_data] [get_bd_pins ila_8/probe48]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_accumulator_que_acc_valid [get_bd_pins Convolution_Layer_32bit_0/ila_accumulator_que_acc_valid] [get_bd_pins ila_8/probe49]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_accumulator_que_fifo_din [get_bd_pins Convolution_Layer_32bit_0/ila_accumulator_que_fifo_din] [get_bd_pins ila_8/probe50]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_accumulator_que_fifo_dout [get_bd_pins Convolution_Layer_32bit_0/ila_accumulator_que_fifo_dout] [get_bd_pins ila_8/probe53]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_accumulator_que_fifo_empty [get_bd_pins Convolution_Layer_32bit_0/ila_accumulator_que_fifo_empty] [get_bd_pins ila_8/probe56]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_accumulator_que_fifo_full [get_bd_pins Convolution_Layer_32bit_0/ila_accumulator_que_fifo_full] [get_bd_pins ila_8/probe54]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_accumulator_que_fifo_rd_en [get_bd_pins Convolution_Layer_32bit_0/ila_accumulator_que_fifo_rd_en] [get_bd_pins ila_8/probe52]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_accumulator_que_fifo_valid [get_bd_pins Convolution_Layer_32bit_0/ila_accumulator_que_fifo_valid] [get_bd_pins ila_8/probe58]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_accumulator_que_fifo_wr_en [get_bd_pins Convolution_Layer_32bit_0/ila_accumulator_que_fifo_wr_en] [get_bd_pins ila_8/probe51]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_accumulator_state [get_bd_pins Convolution_Layer_32bit_0/ila_accumulator_state] [get_bd_pins ila_8/probe36]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_bias_fifo_data_return [get_bd_pins Convolution_Layer_32bit_0/ila_bias_fifo_data_return] [get_bd_pins ila_8/probe25]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_bias_fifo_data_return_en [get_bd_pins Convolution_Layer_32bit_0/ila_bias_fifo_data_return_en] [get_bd_pins ila_8/probe26]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_bias_fifo_din_mux [get_bd_pins Convolution_Layer_32bit_0/ila_bias_fifo_din_mux] [get_bd_pins ila_8/probe28]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_bias_fifo_dout [get_bd_pins Convolution_Layer_32bit_0/ila_bias_fifo_dout] [get_bd_pins ila_8/probe19]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_bias_fifo_empty [get_bd_pins Convolution_Layer_32bit_0/ila_bias_fifo_empty] [get_bd_pins ila_8/probe20]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_bias_fifo_full [get_bd_pins Convolution_Layer_32bit_0/ila_bias_fifo_full] [get_bd_pins ila_8/probe21]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_bias_fifo_rd_en [get_bd_pins Convolution_Layer_32bit_0/ila_bias_fifo_rd_en] [get_bd_pins ila_8/probe23]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_bias_fifo_return_wr_en [get_bd_pins Convolution_Layer_32bit_0/ila_bias_fifo_return_wr_en] [get_bd_pins ila_8/probe27]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_bias_fifo_valid [get_bd_pins Convolution_Layer_32bit_0/ila_bias_fifo_valid] [get_bd_pins ila_8/probe24]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_bias_fifo_wr_en_mux [get_bd_pins Convolution_Layer_32bit_0/ila_bias_fifo_wr_en_mux] [get_bd_pins ila_8/probe29]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_accumulator_en [get_bd_pins Convolution_Layer_32bit_0/ila_controller_accumulator_en] [get_bd_pins ila_0/probe23]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_all_channels_processed [get_bd_pins Convolution_Layer_32bit_0/ila_controller_all_channels_processed] [get_bd_pins ila_0/probe29]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_channel_iteration_calc [get_bd_pins Convolution_Layer_32bit_0/ila_controller_channel_iteration_calc] [get_bd_pins ila_0/probe60]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_channel_iteration_complete [get_bd_pins Convolution_Layer_32bit_0/ila_controller_channel_iteration_complete] [get_bd_pins ila_0/probe58]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_channel_iteration_counter [get_bd_pins Convolution_Layer_32bit_0/ila_controller_channel_iteration_counter] [get_bd_pins ila_0/probe54]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_channel_iterations_required [get_bd_pins Convolution_Layer_32bit_0/ila_controller_channel_iterations_required] [get_bd_pins ila_0/probe61]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_channel_mask [get_bd_pins Convolution_Layer_32bit_0/ila_controller_channel_mask] [get_bd_pins ila_10/probe1]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_channels_allowed [get_bd_pins Convolution_Layer_32bit_0/ila_controller_channels_allowed] [get_bd_pins ila_0/probe25]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_channels_in_set [get_bd_pins Convolution_Layer_32bit_0/ila_controller_channels_in_set] [get_bd_pins ila_10/probe7]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_channels_processed [get_bd_pins Convolution_Layer_32bit_0/ila_controller_channels_processed] [get_bd_pins ila_0/probe45]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_element_counter [get_bd_pins Convolution_Layer_32bit_0/ila_controller_element_counter] [get_bd_pins ila_0/probe43]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_empty_data_complete [get_bd_pins Convolution_Layer_32bit_0/ila_controller_empty_data_complete] [get_bd_pins ila_10/probe9]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_fifo_clear [get_bd_pins Convolution_Layer_32bit_0/ila_controller_fifo_clear] [get_bd_pins ila_0/probe24]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_fifo_clear_counter [get_bd_pins Convolution_Layer_32bit_0/ila_controller_fifo_clear_counter] [get_bd_pins ila_0/probe59]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_filter_column_counter [get_bd_pins Convolution_Layer_32bit_0/ila_controller_filter_column_counter] [get_bd_pins ila_0/probe34]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_filter_counter [get_bd_pins Convolution_Layer_32bit_0/ila_controller_filter_counter] [get_bd_pins ila_0/probe35]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_filter_iteration_calc [get_bd_pins Convolution_Layer_32bit_0/ila_controller_filter_iteration_calc] [get_bd_pins ila_10/probe0]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_filter_iteration_complete [get_bd_pins Convolution_Layer_32bit_0/ila_controller_filter_iteration_complete] [get_bd_pins ila_0/probe57]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_filter_iteration_counter [get_bd_pins Convolution_Layer_32bit_0/ila_controller_filter_iteration_counter] [get_bd_pins ila_0/probe53]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_filter_iterations_required [get_bd_pins Convolution_Layer_32bit_0/ila_controller_filter_iterations_required] [get_bd_pins ila_0/probe21]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_filter_row_counter [get_bd_pins Convolution_Layer_32bit_0/ila_controller_filter_row_counter] [get_bd_pins ila_0/probe33]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_filters_in_set [get_bd_pins Convolution_Layer_32bit_0/ila_controller_filters_in_set] [get_bd_pins ila_0/probe22]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_input_volume_channels [get_bd_pins Convolution_Layer_32bit_0/ila_controller_input_volume_channels] [get_bd_pins ila_10/probe4]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_input_volume_row_counter [get_bd_pins Convolution_Layer_32bit_0/ila_controller_input_volume_row_counter] [get_bd_pins ila_0/probe30]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_input_volume_size [get_bd_pins Convolution_Layer_32bit_0/ila_controller_input_volume_size] [get_bd_pins ila_10/probe3]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_iteration_calc [get_bd_pins Convolution_Layer_32bit_0/ila_controller_iteration_calc] [get_bd_pins ila_0/probe51]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_iteration_counter [get_bd_pins Convolution_Layer_32bit_0/ila_controller_iteration_counter] [get_bd_pins ila_0/probe52]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_more_dsps_needed [get_bd_pins Convolution_Layer_32bit_0/ila_controller_more_dsps_needed] [get_bd_pins ila_0/probe26]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_num_iterations [get_bd_pins Convolution_Layer_32bit_0/ila_controller_num_iterations] [get_bd_pins ila_0/probe28]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_number_of_filters [get_bd_pins Convolution_Layer_32bit_0/ila_controller_number_of_filters] [get_bd_pins ila_10/probe6]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_operation_complete [get_bd_pins Convolution_Layer_32bit_0/ila_controller_operation_complete] [get_bd_pins ila_0/probe27]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_pad_8bit [get_bd_pins Convolution_Layer_32bit_0/ila_controller_pad_8bit] [get_bd_pins ila_0/probe46]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_pad_counter [get_bd_pins Convolution_Layer_32bit_0/ila_controller_pad_counter] [get_bd_pins ila_0/probe44]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_pad_row_counter [get_bd_pins Convolution_Layer_32bit_0/ila_controller_pad_row_counter] [get_bd_pins ila_0/probe56]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_padded_volume_column_size [get_bd_pins Convolution_Layer_32bit_0/ila_controller_padded_volume_column_size] [get_bd_pins ila_0/probe41]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_padded_volume_row_size [get_bd_pins Convolution_Layer_32bit_0/ila_controller_padded_volume_row_size] [get_bd_pins ila_0/probe40]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_state [get_bd_pins Convolution_Layer_32bit_0/ila_controller_state] [get_bd_pins ila_0/probe20]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_stride_counter [get_bd_pins Convolution_Layer_32bit_0/ila_controller_stride_counter] [get_bd_pins ila_0/probe55]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_stride_index [get_bd_pins Convolution_Layer_32bit_0/ila_controller_stride_index] [get_bd_pins ila_10/probe8]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_volume_channel_counter [get_bd_pins Convolution_Layer_32bit_0/ila_controller_volume_channel_counter] [get_bd_pins ila_0/probe31]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_volume_column_counter [get_bd_pins Convolution_Layer_32bit_0/ila_controller_volume_column_counter] [get_bd_pins ila_0/probe37]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_volume_index_counter [get_bd_pins Convolution_Layer_32bit_0/ila_controller_volume_index_counter] [get_bd_pins ila_0/probe38]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_volume_row [get_bd_pins Convolution_Layer_32bit_0/ila_controller_volume_row] [get_bd_pins ila_0/probe50]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_volume_row_counter [get_bd_pins Convolution_Layer_32bit_0/ila_controller_volume_row_counter] [get_bd_pins ila_0/probe36]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_volume_rows_processed [get_bd_pins Convolution_Layer_32bit_0/ila_controller_volume_rows_processed] [get_bd_pins ila_0/probe42]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_weight_channel_counter [get_bd_pins Convolution_Layer_32bit_0/ila_controller_weight_channel_counter] [get_bd_pins ila_0/probe32]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_weight_filter_channels [get_bd_pins Convolution_Layer_32bit_0/ila_controller_weight_filter_channels] [get_bd_pins ila_10/probe5]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_weight_filter_size [get_bd_pins Convolution_Layer_32bit_0/ila_controller_weight_filter_size] [get_bd_pins ila_10/probe2]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_controller_weight_index_counter [get_bd_pins Convolution_Layer_32bit_0/ila_controller_weight_index_counter] [get_bd_pins ila_0/probe39]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_get_volume_row [get_bd_pins Convolution_Layer_32bit_0/ila_get_volume_row] [get_bd_pins ila_6/probe37]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_get_weight_row [get_bd_pins Convolution_Layer_32bit_0/ila_get_weight_row] [get_bd_pins ila_8/probe17]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_inbuff_din [get_bd_pins Convolution_Layer_32bit_0/ila_inbuff_din] [get_bd_pins ila_10/probe10]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_inbuff_dout [get_bd_pins Convolution_Layer_32bit_0/ila_inbuff_dout] [get_bd_pins ila_10/probe11]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_inbuff_empty [get_bd_pins Convolution_Layer_32bit_0/ila_inbuff_empty] [get_bd_pins ila_10/probe14]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_inbuff_full [get_bd_pins Convolution_Layer_32bit_0/ila_inbuff_full] [get_bd_pins ila_10/probe15]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_inbuff_rd_en [get_bd_pins Convolution_Layer_32bit_0/ila_inbuff_rd_en] [get_bd_pins ila_10/probe16]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_inbuff_valid [get_bd_pins Convolution_Layer_32bit_0/ila_inbuff_valid] [get_bd_pins ila_10/probe17]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_kernel_layer_1_result_0 [get_bd_pins Convolution_Layer_32bit_0/ila_kernel_layer_1_result_0] [get_bd_pins ila_1/probe45]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_kernel_layer_2_result_0 [get_bd_pins Convolution_Layer_32bit_0/ila_kernel_layer_2_result_0] [get_bd_pins ila_1/probe46]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_kernel_layer_3_result [get_bd_pins Convolution_Layer_32bit_0/ila_kernel_layer_3_result] [get_bd_pins ila_1/probe47]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_kernel_values_0 [get_bd_pins Convolution_Layer_32bit_0/ila_kernel_values_0] [get_bd_pins ila_1/probe38]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_kernel_values_1 [get_bd_pins Convolution_Layer_32bit_0/ila_kernel_values_1] [get_bd_pins ila_1/probe39]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_kernel_values_2 [get_bd_pins Convolution_Layer_32bit_0/ila_kernel_values_2] [get_bd_pins ila_1/probe40]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_kernel_values_3 [get_bd_pins Convolution_Layer_32bit_0/ila_kernel_values_3] [get_bd_pins ila_1/probe41]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_kernel_values_4 [get_bd_pins Convolution_Layer_32bit_0/ila_kernel_values_4] [get_bd_pins ila_1/probe42]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_kernel_values_5 [get_bd_pins Convolution_Layer_32bit_0/ila_kernel_values_5] [get_bd_pins ila_1/probe43]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_kernel_values_6 [get_bd_pins Convolution_Layer_32bit_0/ila_kernel_values_6] [get_bd_pins ila_1/probe44]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_layer_1_result_0 [get_bd_pins Convolution_Layer_32bit_0/ila_layer_1_result_0] [get_bd_pins ila_1/probe32]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_layer_2_result_0 [get_bd_pins Convolution_Layer_32bit_0/ila_layer_2_result_0] [get_bd_pins ila_1/probe33]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_layer_3_result_0 [get_bd_pins Convolution_Layer_32bit_0/ila_layer_3_result_0] [get_bd_pins ila_1/probe34]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_layer_4_result_0 [get_bd_pins Convolution_Layer_32bit_0/ila_layer_4_result_0] [get_bd_pins ila_1/probe35]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_layer_5_result [get_bd_pins Convolution_Layer_32bit_0/ila_layer_5_result] [get_bd_pins ila_1/probe36]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_layer_6_result [get_bd_pins Convolution_Layer_32bit_0/ila_layer_6_result] [get_bd_pins ila_1/probe37]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_acc_row_complete [get_bd_pins Convolution_Layer_32bit_0/ila_master_acc_row_complete] [get_bd_pins ila_10/probe38]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_affine_channels_in_set [get_bd_pins Convolution_Layer_32bit_0/ila_master_affine_channels_in_set] [get_bd_pins ila_10/probe53]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_affine_filter_iteration_counter [get_bd_pins Convolution_Layer_32bit_0/ila_master_affine_filter_iteration_counter] [get_bd_pins ila_6/probe2]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_affine_filters_in_set [get_bd_pins Convolution_Layer_32bit_0/ila_master_affine_filters_in_set] [get_bd_pins ila_10/probe54]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_affine_filters_iterations [get_bd_pins Convolution_Layer_32bit_0/ila_master_affine_filters_iterations] [get_bd_pins ila_10/probe56]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_affine_select [get_bd_pins Convolution_Layer_32bit_0/ila_master_affine_select] [get_bd_pins ila_10/probe26]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_axi_araddr [get_bd_pins Convolution_Layer_32bit_0/ila_master_axi_araddr] [get_bd_pins ila_5/probe8]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_axi_arlen [get_bd_pins Convolution_Layer_32bit_0/ila_master_axi_arlen] [get_bd_pins ila_5/probe9]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_axi_arready [get_bd_pins Convolution_Layer_32bit_0/ila_master_axi_arready] [get_bd_pins ila_5/probe16]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_axi_arsize [get_bd_pins Convolution_Layer_32bit_0/ila_master_axi_arsize] [get_bd_pins ila_5/probe10]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_axi_arvalid [get_bd_pins Convolution_Layer_32bit_0/ila_master_axi_arvalid] [get_bd_pins ila_5/probe11]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_axi_awaddr [get_bd_pins Convolution_Layer_32bit_0/ila_master_axi_awaddr] [get_bd_pins ila_5/probe0]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_axi_awlen [get_bd_pins Convolution_Layer_32bit_0/ila_master_axi_awlen] [get_bd_pins ila_5/probe1]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_axi_awready [get_bd_pins Convolution_Layer_32bit_0/ila_master_axi_awready] [get_bd_pins ila_5/probe13]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_axi_awvalid [get_bd_pins Convolution_Layer_32bit_0/ila_master_axi_awvalid] [get_bd_pins ila_5/probe2]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_axi_bready [get_bd_pins Convolution_Layer_32bit_0/ila_master_axi_bready] [get_bd_pins ila_5/probe7]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_axi_bvalid [get_bd_pins Convolution_Layer_32bit_0/ila_master_axi_bvalid] [get_bd_pins ila_5/probe15]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_axi_rdata [get_bd_pins Convolution_Layer_32bit_0/ila_master_axi_rdata] [get_bd_pins ila_5/probe17]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_axi_rlast [get_bd_pins Convolution_Layer_32bit_0/ila_master_axi_rlast] [get_bd_pins ila_5/probe18]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_axi_rready [get_bd_pins Convolution_Layer_32bit_0/ila_master_axi_rready] [get_bd_pins ila_5/probe12]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_axi_rvalid [get_bd_pins Convolution_Layer_32bit_0/ila_master_axi_rvalid] [get_bd_pins ila_5/probe19]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_axi_wdata [get_bd_pins Convolution_Layer_32bit_0/ila_master_axi_wdata] [get_bd_pins ila_5/probe3]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_axi_wlast [get_bd_pins Convolution_Layer_32bit_0/ila_master_axi_wlast] [get_bd_pins ila_5/probe4]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_axi_wready [get_bd_pins Convolution_Layer_32bit_0/ila_master_axi_wready] [get_bd_pins ila_5/probe14]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_axi_wstrb [get_bd_pins Convolution_Layer_32bit_0/ila_master_axi_wstrb] [get_bd_pins ila_5/probe6]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_axi_wvalid [get_bd_pins Convolution_Layer_32bit_0/ila_master_axi_wvalid] [get_bd_pins ila_5/probe5]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_bias_addr_counter [get_bd_pins Convolution_Layer_32bit_0/ila_master_bias_addr_counter] [get_bd_pins ila_5/probe30]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_bias_addr_reg [get_bd_pins Convolution_Layer_32bit_0/ila_master_bias_addr_reg] [get_bd_pins ila_5/probe25]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_bias_length [get_bd_pins Convolution_Layer_32bit_0/ila_master_bias_length] [get_bd_pins ila_10/probe51]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_bias_values_loaded [get_bd_pins Convolution_Layer_32bit_0/ila_master_bias_values_loaded] [get_bd_pins ila_5/probe50]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_busy [get_bd_ports conv_busy] [get_bd_pins Convolution_Layer_32bit_0/ila_master_busy] [get_bd_pins ila_5/probe47]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_calculated [get_bd_pins Convolution_Layer_32bit_0/ila_master_calculated] [get_bd_pins ila_5/probe41]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_ch_al_filt [get_bd_pins Convolution_Layer_32bit_0/ila_master_ch_al_filt] [get_bd_pins ila_10/probe52]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_channel_counter [get_bd_pins Convolution_Layer_32bit_0/ila_master_channel_counter] [get_bd_pins ila_5/probe35]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_channel_loop_counter [get_bd_pins Convolution_Layer_32bit_0/ila_master_channel_loop_counter] [get_bd_pins ila_5/probe45]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_channels_allowed [get_bd_pins Convolution_Layer_32bit_0/ila_master_channels_allowed] [get_bd_pins ila_5/probe51]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_channels_iterations [get_bd_pins Convolution_Layer_32bit_0/ila_master_channels_iterations] [get_bd_pins ila_10/probe55]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_column_counter [get_bd_pins Convolution_Layer_32bit_0/ila_master_column_counter] [get_bd_pins ila_5/probe42]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_conv_complete [get_bd_pins Convolution_Layer_32bit_0/ila_master_conv_complete] [get_bd_pins ila_10/probe29]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_convolution_done [get_bd_pins Convolution_Layer_32bit_0/ila_master_convolution_done] [get_bd_pins ila_6/probe3]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_data_written [get_bd_pins Convolution_Layer_32bit_0/ila_master_data_written] [get_bd_pins ila_5/probe60]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_debug_mode [get_bd_pins Convolution_Layer_32bit_0/ila_master_debug_mode] [get_bd_pins ila_6/probe1]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_dsps_used [get_bd_pins Convolution_Layer_32bit_0/ila_master_dsps_used] [get_bd_pins ila_10/probe33]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_filter_counter [get_bd_pins Convolution_Layer_32bit_0/ila_master_filter_counter] [get_bd_pins ila_5/probe49]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_filter_iterations_required [get_bd_pins Convolution_Layer_32bit_0/ila_master_filter_iterations_required] [get_bd_pins ila_10/probe37]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_fsm_state [get_bd_pins Convolution_Layer_32bit_0/ila_master_fsm_state] [get_bd_pins ila_6/probe4]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_input_addr_counter [get_bd_pins Convolution_Layer_32bit_0/ila_master_input_addr_counter] [get_bd_pins ila_5/probe27]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_input_arsize [get_bd_pins Convolution_Layer_32bit_0/ila_master_input_arsize] [get_bd_pins ila_6/probe0]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_input_channel_counter [get_bd_pins Convolution_Layer_32bit_0/ila_master_input_channel_counter] [get_bd_pins ila_5/probe38]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_input_data_addr_reg [get_bd_pins Convolution_Layer_32bit_0/ila_master_input_data_addr_reg] [get_bd_pins ila_5/probe22]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_input_index [get_bd_pins Convolution_Layer_32bit_0/ila_master_input_index] [get_bd_pins ila_5/probe54]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_input_volume_channels [get_bd_pins Convolution_Layer_32bit_0/ila_master_input_volume_channels] [get_bd_pins ila_10/probe41]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_input_volume_height [get_bd_pins Convolution_Layer_32bit_0/ila_master_input_volume_height] [get_bd_pins ila_10/probe39]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_input_volume_row_counter [get_bd_pins Convolution_Layer_32bit_0/ila_master_input_volume_row_counter] [get_bd_pins ila_5/probe34]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_input_volume_width [get_bd_pins Convolution_Layer_32bit_0/ila_master_input_volume_width] [get_bd_pins ila_10/probe40]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_iteration_complete [get_bd_pins Convolution_Layer_32bit_0/ila_master_iteration_complete] [get_bd_pins ila_10/probe31]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_iteration_counter [get_bd_pins Convolution_Layer_32bit_0/ila_master_iteration_counter] [get_bd_pins ila_5/probe44]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_iterations_required [get_bd_pins Convolution_Layer_32bit_0/ila_master_iterations_required] [get_bd_pins ila_10/probe34]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_last_channel_base [get_bd_pins Convolution_Layer_32bit_0/ila_master_last_channel_base] [get_bd_pins ila_5/probe57]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_layer_ready [get_bd_pins Convolution_Layer_32bit_0/ila_master_layer_ready] [get_bd_pins ila_10/probe36]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_more_bursts_needed [get_bd_pins Convolution_Layer_32bit_0/ila_master_more_bursts_needed] [get_bd_pins ila_5/probe43]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_more_dsps [get_bd_pins Convolution_Layer_32bit_0/ila_master_more_dsps] [get_bd_pins ila_10/probe30]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_number_of_filters [get_bd_pins Convolution_Layer_32bit_0/ila_master_number_of_filters] [get_bd_pins ila_10/probe48]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_operation_complete [get_bd_pins Convolution_Layer_32bit_0/ila_master_operation_complete] [get_bd_pins ila_5/probe52]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_out_last_channel_base [get_bd_pins Convolution_Layer_32bit_0/ila_master_out_last_channel_base] [get_bd_pins ila_5/probe58]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_out_volume_row_counter [get_bd_pins Convolution_Layer_32bit_0/ila_master_out_volume_row_counter] [get_bd_pins ila_5/probe33]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_output_addr_counter [get_bd_pins Convolution_Layer_32bit_0/ila_master_output_addr_counter] [get_bd_pins ila_5/probe28]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_output_base_pixel [get_bd_pins Convolution_Layer_32bit_0/ila_master_output_base_pixel] [get_bd_pins ila_5/probe61]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_output_channel_counter [get_bd_pins Convolution_Layer_32bit_0/ila_master_output_channel_counter] [get_bd_pins ila_5/probe37]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_output_data_addr_reg [get_bd_pins Convolution_Layer_32bit_0/ila_master_output_data_addr_reg] [get_bd_pins ila_5/probe23]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_output_index [get_bd_pins Convolution_Layer_32bit_0/ila_master_output_index] [get_bd_pins ila_5/probe55]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_output_volume_channels [get_bd_pins Convolution_Layer_32bit_0/ila_master_output_volume_channels] [get_bd_pins ila_10/probe44]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_output_volume_height [get_bd_pins Convolution_Layer_32bit_0/ila_master_output_volume_height] [get_bd_pins ila_10/probe42]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_output_volume_width [get_bd_pins Convolution_Layer_32bit_0/ila_master_output_volume_width] [get_bd_pins ila_10/probe43]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_pad [get_bd_pins Convolution_Layer_32bit_0/ila_master_pad] [get_bd_pins ila_10/probe50]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_prev_addr_counter [get_bd_pins Convolution_Layer_32bit_0/ila_master_prev_addr_counter] [get_bd_pins ila_5/probe31]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_prev_addr_reg [get_bd_pins Convolution_Layer_32bit_0/ila_master_prev_addr_reg] [get_bd_pins ila_5/probe26]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_prev_channel_counter [get_bd_pins Convolution_Layer_32bit_0/ila_master_prev_channel_counter] [get_bd_pins ila_5/probe36]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_prev_index [get_bd_pins Convolution_Layer_32bit_0/ila_master_prev_index] [get_bd_pins ila_5/probe56]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_prev_last_channel_base [get_bd_pins Convolution_Layer_32bit_0/ila_master_prev_last_channel_base] [get_bd_pins ila_5/probe59]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_rbc [get_bd_pins Convolution_Layer_32bit_0/ila_master_rbc] [get_bd_pins ila_5/probe21]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_reads_remaining [get_bd_pins Convolution_Layer_32bit_0/ila_master_reads_remaining] [get_bd_pins ila_5/probe40]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_relu_en [get_bd_pins Convolution_Layer_32bit_0/ila_master_relu_en] [get_bd_pins ila_10/probe27]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_row_complete [get_bd_pins Convolution_Layer_32bit_0/ila_master_row_complete] [get_bd_pins ila_10/probe35]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_row_counter [get_bd_pins Convolution_Layer_32bit_0/ila_master_row_counter] [get_bd_pins ila_5/probe32]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_row_loop_counter [get_bd_pins Convolution_Layer_32bit_0/ila_master_row_loop_counter] [get_bd_pins ila_5/probe46]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_start [get_bd_pins Convolution_Layer_32bit_0/ila_master_start] [get_bd_pins ila_10/probe57]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_stride [get_bd_pins Convolution_Layer_32bit_0/ila_master_stride] [get_bd_pins ila_10/probe49]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_stride_counter [get_bd_pins Convolution_Layer_32bit_0/ila_master_stride_counter] [get_bd_pins ila_5/probe48]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_volume_complete [get_bd_pins Convolution_Layer_32bit_0/ila_master_volume_complete] [get_bd_pins ila_10/probe32]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_wbc [get_bd_pins Convolution_Layer_32bit_0/ila_master_wbc] [get_bd_pins ila_5/probe20]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_weight_filter_channels [get_bd_pins Convolution_Layer_32bit_0/ila_master_weight_filter_channels] [get_bd_pins ila_10/probe47]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_weight_filter_height [get_bd_pins Convolution_Layer_32bit_0/ila_master_weight_filter_height] [get_bd_pins ila_10/probe45]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_weight_filter_width [get_bd_pins Convolution_Layer_32bit_0/ila_master_weight_filter_width] [get_bd_pins ila_10/probe46]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_weight_index [get_bd_pins Convolution_Layer_32bit_0/ila_master_weight_index] [get_bd_pins ila_5/probe53]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_weights_addr_counter [get_bd_pins Convolution_Layer_32bit_0/ila_master_weights_addr_counter] [get_bd_pins ila_5/probe29]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_weights_addr_reg [get_bd_pins Convolution_Layer_32bit_0/ila_master_weights_addr_reg] [get_bd_pins ila_5/probe24]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_weights_loaded [get_bd_pins Convolution_Layer_32bit_0/ila_master_weights_loaded] [get_bd_pins ila_10/probe28]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_master_writes_remaining [get_bd_pins Convolution_Layer_32bit_0/ila_master_writes_remaining] [get_bd_pins ila_5/probe39]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_multiplier_mult_a_0 [get_bd_pins Convolution_Layer_32bit_0/ila_multiplier_mult_a_0] [get_bd_pins ila_1/probe0]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_multiplier_mult_a_1 [get_bd_pins Convolution_Layer_32bit_0/ila_multiplier_mult_a_1] [get_bd_pins ila_1/probe1]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_multiplier_mult_a_2 [get_bd_pins Convolution_Layer_32bit_0/ila_multiplier_mult_a_2] [get_bd_pins ila_1/probe2]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_multiplier_mult_a_21 [get_bd_pins Convolution_Layer_32bit_0/ila_multiplier_mult_a_21] [get_bd_pins ila_1/probe3]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_multiplier_mult_a_22 [get_bd_pins Convolution_Layer_32bit_0/ila_multiplier_mult_a_22] [get_bd_pins ila_1/probe4]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_multiplier_mult_a_23 [get_bd_pins Convolution_Layer_32bit_0/ila_multiplier_mult_a_23] [get_bd_pins ila_1/probe5]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_multiplier_mult_b_0 [get_bd_pins Convolution_Layer_32bit_0/ila_multiplier_mult_b_0] [get_bd_pins ila_1/probe6]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_multiplier_mult_b_1 [get_bd_pins Convolution_Layer_32bit_0/ila_multiplier_mult_b_1] [get_bd_pins ila_1/probe7]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_multiplier_mult_b_2 [get_bd_pins Convolution_Layer_32bit_0/ila_multiplier_mult_b_2] [get_bd_pins ila_1/probe8]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_multiplier_mult_b_21 [get_bd_pins Convolution_Layer_32bit_0/ila_multiplier_mult_b_21] [get_bd_pins ila_1/probe9]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_multiplier_mult_b_22 [get_bd_pins Convolution_Layer_32bit_0/ila_multiplier_mult_b_22] [get_bd_pins ila_1/probe10]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_multiplier_mult_b_23 [get_bd_pins Convolution_Layer_32bit_0/ila_multiplier_mult_b_23] [get_bd_pins ila_1/probe11]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_outbuff_din [get_bd_pins Convolution_Layer_32bit_0/ila_outbuff_din] [get_bd_pins ila_10/probe24]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_outbuff_dout [get_bd_pins Convolution_Layer_32bit_0/ila_outbuff_dout] [get_bd_pins ila_10/probe25]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_outbuff_empty [get_bd_pins Convolution_Layer_32bit_0/ila_outbuff_empty] [get_bd_pins ila_10/probe20]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_outbuff_full [get_bd_pins Convolution_Layer_32bit_0/ila_outbuff_full] [get_bd_pins ila_10/probe21]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_outbuff_valid [get_bd_pins Convolution_Layer_32bit_0/ila_outbuff_valid] [get_bd_pins ila_10/probe22]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_outbuff_wr_en [get_bd_pins Convolution_Layer_32bit_0/ila_outbuff_wr_en] [get_bd_pins ila_10/probe23]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_prev_fifo_dout [get_bd_pins Convolution_Layer_32bit_0/ila_prev_fifo_dout] [get_bd_pins ila_8/probe31]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_prev_fifo_empty [get_bd_pins Convolution_Layer_32bit_0/ila_prev_fifo_empty] [get_bd_pins ila_8/probe32]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_prev_fifo_rd_en [get_bd_pins Convolution_Layer_32bit_0/ila_prev_fifo_rd_en] [get_bd_pins ila_8/probe33]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_prev_fifo_valid [get_bd_pins Convolution_Layer_32bit_0/ila_prev_fifo_valid] [get_bd_pins ila_8/probe34]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_prev_weight_data [get_bd_pins Convolution_Layer_32bit_0/ila_prev_weight_data] [get_bd_pins ila_8/probe9]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_products_array_0 [get_bd_pins Convolution_Layer_32bit_0/ila_products_array_0] [get_bd_pins ila_1/probe12]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_products_array_1 [get_bd_pins Convolution_Layer_32bit_0/ila_products_array_1] [get_bd_pins ila_1/probe13]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_products_array_2 [get_bd_pins Convolution_Layer_32bit_0/ila_products_array_2] [get_bd_pins ila_1/probe14]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_products_array_21 [get_bd_pins Convolution_Layer_32bit_0/ila_products_array_21] [get_bd_pins ila_1/probe15]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_products_array_22 [get_bd_pins Convolution_Layer_32bit_0/ila_products_array_22] [get_bd_pins ila_1/probe16]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_products_array_23 [get_bd_pins Convolution_Layer_32bit_0/ila_products_array_23] [get_bd_pins ila_1/probe17]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_reset_weight_fifo_n [get_bd_pins Convolution_Layer_32bit_0/ila_reset_weight_fifo_n] [get_bd_pins ila_8/probe35]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_router_acc_ready [get_bd_pins Convolution_Layer_32bit_0/ila_router_acc_ready] [get_bd_pins ila_6/probe41]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_router_affine_complete [get_bd_pins Convolution_Layer_32bit_0/ila_router_affine_complete] [get_bd_pins ila_6/probe44]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_router_affine_en [get_bd_pins Convolution_Layer_32bit_0/ila_router_affine_en] [get_bd_pins ila_6/probe40]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_router_conv_complete [get_bd_pins Convolution_Layer_32bit_0/ila_router_conv_complete] [get_bd_pins ila_6/probe43]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_router_convolution_en [get_bd_pins Convolution_Layer_32bit_0/ila_router_convolution_en] [get_bd_pins ila_6/probe39]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_router_disable_channel_n [get_bd_pins Convolution_Layer_32bit_0/ila_router_disable_channel_n] [get_bd_pins ila_6/probe38]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_router_filter_kernal_loaded [get_bd_pins Convolution_Layer_32bit_0/ila_router_filter_kernal_loaded] [get_bd_pins ila_6/probe42]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_router_volume_ready [get_bd_pins Convolution_Layer_32bit_0/ila_router_volume_ready] [get_bd_pins ila_6/probe45]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_volume_fifo_din_0 [get_bd_pins Convolution_Layer_32bit_0/ila_volume_fifo_din_0] [get_bd_pins ila_1/probe18]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_volume_fifo_din_1 [get_bd_pins Convolution_Layer_32bit_0/ila_volume_fifo_din_1] [get_bd_pins ila_1/probe19]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_volume_fifo_din_2 [get_bd_pins Convolution_Layer_32bit_0/ila_volume_fifo_din_2] [get_bd_pins ila_1/probe20]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_volume_fifo_din_21 [get_bd_pins Convolution_Layer_32bit_0/ila_volume_fifo_din_21] [get_bd_pins ila_1/probe21]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_volume_fifo_din_22 [get_bd_pins Convolution_Layer_32bit_0/ila_volume_fifo_din_22] [get_bd_pins ila_1/probe22]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_volume_fifo_din_23 [get_bd_pins Convolution_Layer_32bit_0/ila_volume_fifo_din_23] [get_bd_pins ila_1/probe23]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_volume_fifo_empty [get_bd_pins Convolution_Layer_32bit_0/ila_volume_fifo_empty] [get_bd_pins ila_6/probe17]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_volume_fifo_full [get_bd_pins Convolution_Layer_32bit_0/ila_volume_fifo_full] [get_bd_pins ila_6/probe18]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_volume_fifo_rd_en [get_bd_pins Convolution_Layer_32bit_0/ila_volume_fifo_rd_en] [get_bd_pins ila_6/probe19]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_volume_fifo_valid [get_bd_pins Convolution_Layer_32bit_0/ila_volume_fifo_valid] [get_bd_pins ila_6/probe20]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_volume_fifo_wr_en [get_bd_pins Convolution_Layer_32bit_0/ila_volume_fifo_wr_en] [get_bd_pins ila_6/probe21]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_volume_mux_new_data_en [get_bd_pins Convolution_Layer_32bit_0/ila_volume_mux_new_data_en] [get_bd_pins ila_6/probe30]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_volume_mux_prev_data_en [get_bd_pins Convolution_Layer_32bit_0/ila_volume_mux_prev_data_en] [get_bd_pins ila_6/probe31]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_volume_mux_prev_data_wr_en [get_bd_pins Convolution_Layer_32bit_0/ila_volume_mux_prev_data_wr_en] [get_bd_pins ila_6/probe29]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_volume_mux_recycled_data_en [get_bd_pins Convolution_Layer_32bit_0/ila_volume_mux_recycled_data_en] [get_bd_pins ila_6/probe33]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_volume_mux_recycled_data_wr_en [get_bd_pins Convolution_Layer_32bit_0/ila_volume_mux_recycled_data_wr_en] [get_bd_pins ila_6/probe32]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_volume_router_calc_params [get_bd_pins Convolution_Layer_32bit_0/ila_volume_router_calc_params] [get_bd_pins ila_6/probe52]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_volume_router_column_counter [get_bd_pins Convolution_Layer_32bit_0/ila_volume_router_column_counter] [get_bd_pins ila_6/probe61]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_volume_router_data_return_wr_en [get_bd_pins Convolution_Layer_32bit_0/ila_volume_router_data_return_wr_en] [get_bd_pins ila_6/probe53]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_volume_router_data_valid [get_bd_pins Convolution_Layer_32bit_0/ila_volume_router_data_valid] [get_bd_pins ila_6/probe54]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_volume_router_delay_shift_register [get_bd_pins Convolution_Layer_32bit_0/ila_volume_router_delay_shift_register] [get_bd_pins ila_8/probe0]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_volume_router_element_counter [get_bd_pins Convolution_Layer_32bit_0/ila_volume_router_element_counter] [get_bd_pins ila_6/probe59]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_volume_router_empty_data_complete [get_bd_pins Convolution_Layer_32bit_0/ila_volume_router_empty_data_complete] [get_bd_pins ila_6/probe58]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_volume_router_empty_data_en [get_bd_pins Convolution_Layer_32bit_0/ila_volume_router_empty_data_en] [get_bd_pins ila_6/probe57]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_volume_router_empty_done [get_bd_pins Convolution_Layer_32bit_0/ila_volume_router_empty_done] [get_bd_pins ila_6/probe49]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_volume_router_filter_counter [get_bd_pins Convolution_Layer_32bit_0/ila_volume_router_filter_counter] [get_bd_pins ila_6/probe60]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_volume_router_loaded_rows_processed [get_bd_pins Convolution_Layer_32bit_0/ila_volume_router_loaded_rows_processed] [get_bd_pins ila_6/probe55]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_volume_router_pad_16bit [get_bd_pins Convolution_Layer_32bit_0/ila_volume_router_pad_16bit] [get_bd_pins ila_8/probe1]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_volume_router_padded_volume_size [get_bd_pins Convolution_Layer_32bit_0/ila_volume_router_padded_volume_size] [get_bd_pins ila_6/probe48]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_volume_router_ready [get_bd_pins Convolution_Layer_32bit_0/ila_volume_router_ready] [get_bd_pins ila_6/probe47]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_volume_router_snake_fill_complete [get_bd_pins Convolution_Layer_32bit_0/ila_volume_router_snake_fill_complete] [get_bd_pins ila_6/probe56]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_volume_router_state [get_bd_pins Convolution_Layer_32bit_0/ila_volume_router_state] [get_bd_pins ila_6/probe46]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_volume_router_stop_stack_en [get_bd_pins Convolution_Layer_32bit_0/ila_volume_router_stop_stack_en] [get_bd_pins ila_6/probe51]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_volume_stack_fifo_full [get_bd_pins Convolution_Layer_32bit_0/ila_volume_stack_fifo_full] [get_bd_pins ila_6/probe36]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_volume_stack_fifo_wr_en [get_bd_pins Convolution_Layer_32bit_0/ila_volume_stack_fifo_wr_en] [get_bd_pins ila_6/probe34]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_weight_fifo_din_0 [get_bd_pins Convolution_Layer_32bit_0/ila_weight_fifo_din_0] [get_bd_pins ila_1/probe24]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_weight_fifo_din_1 [get_bd_pins Convolution_Layer_32bit_0/ila_weight_fifo_din_1] [get_bd_pins ila_1/probe25]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_weight_fifo_din_2 [get_bd_pins Convolution_Layer_32bit_0/ila_weight_fifo_din_2] [get_bd_pins ila_1/probe26]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_weight_fifo_din_21 [get_bd_pins Convolution_Layer_32bit_0/ila_weight_fifo_din_21] [get_bd_pins ila_1/probe27]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_weight_fifo_din_22 [get_bd_pins Convolution_Layer_32bit_0/ila_weight_fifo_din_22] [get_bd_pins ila_1/probe28]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_weight_fifo_din_23 [get_bd_pins Convolution_Layer_32bit_0/ila_weight_fifo_din_23] [get_bd_pins ila_1/probe29]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_weight_fifo_empty [get_bd_pins Convolution_Layer_32bit_0/ila_weight_fifo_empty] [get_bd_pins ila_6/probe25]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_weight_fifo_full [get_bd_pins Convolution_Layer_32bit_0/ila_weight_fifo_full] [get_bd_pins ila_6/probe23]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_weight_fifo_rd_en [get_bd_pins Convolution_Layer_32bit_0/ila_weight_fifo_rd_en] [get_bd_pins ila_6/probe26]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_weight_fifo_valid [get_bd_pins Convolution_Layer_32bit_0/ila_weight_fifo_valid] [get_bd_pins ila_6/probe27]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_weight_fifo_wr_en [get_bd_pins Convolution_Layer_32bit_0/ila_weight_fifo_wr_en] [get_bd_pins ila_6/probe24]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_weight_mux_full [get_bd_pins Convolution_Layer_32bit_0/ila_weight_mux_full] [get_bd_pins ila_8/probe14]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_weight_mux_new_data_en [get_bd_pins Convolution_Layer_32bit_0/ila_weight_mux_new_data_en] [get_bd_pins ila_8/probe10]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_weight_mux_prev_data_en [get_bd_pins Convolution_Layer_32bit_0/ila_weight_mux_prev_data_en] [get_bd_pins ila_8/probe11]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_weight_mux_prev_data_wr_en [get_bd_pins Convolution_Layer_32bit_0/ila_weight_mux_prev_data_wr_en] [get_bd_pins ila_8/probe16]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_weight_mux_recycle_filter_data_wr_en [get_bd_pins Convolution_Layer_32bit_0/ila_weight_mux_recycle_filter_data_wr_en] [get_bd_pins ila_8/probe8]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_weight_mux_recycled_data_en [get_bd_pins Convolution_Layer_32bit_0/ila_weight_mux_recycled_data_en] [get_bd_pins ila_8/probe12]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_weight_mux_wr_en [get_bd_pins Convolution_Layer_32bit_0/ila_weight_mux_wr_en] [get_bd_pins ila_8/probe15]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_weight_router_clear_weights [get_bd_pins Convolution_Layer_32bit_0/ila_weight_router_clear_weights] [get_bd_pins ila_8/probe4]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_weight_router_data_valid [get_bd_pins Convolution_Layer_32bit_0/ila_weight_router_data_valid] [get_bd_pins ila_8/probe5]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_weight_router_delay_shift_register [get_bd_pins Convolution_Layer_32bit_0/ila_weight_router_delay_shift_register] [get_bd_pins ila_8/probe7]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_weight_router_filter_data_return_wr_en [get_bd_pins Convolution_Layer_32bit_0/ila_weight_router_filter_data_return_wr_en] [get_bd_pins ila_8/probe3]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_weight_router_filter_element_counter [get_bd_pins Convolution_Layer_32bit_0/ila_weight_router_filter_element_counter] [get_bd_pins ila_8/probe6]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_weight_router_ready [get_bd_pins Convolution_Layer_32bit_0/ila_weight_router_ready] [get_bd_pins ila_8/probe2]
  connect_bd_net -net Convolution_Layer_32bit_0_ila_weight_router_state [get_bd_pins Convolution_Layer_32bit_0/ila_weight_router_state] [get_bd_pins ila_6/probe50]
  connect_bd_net -net Convolution_Layer_32bit_0_o_convolution_done [get_bd_pins Convolution_Layer_32bit_0/o_convolution_done] [get_bd_pins ila_10/probe58] [get_bd_pins microblaze_0_xlconcat/In0]
  connect_bd_net -net Convolution_Layer_32bit_0_o_cycle [get_bd_pins Convolution_Layer_32bit_0/o_cycle] [get_bd_pins ila_0/probe62] [get_bd_pins ila_1/probe30] [get_bd_pins ila_10/probe59] [get_bd_pins ila_5/probe62] [get_bd_pins ila_6/probe62] [get_bd_pins ila_8/probe62]
  connect_bd_net -net Convolution_Layer_32bit_0_o_epoch [get_bd_pins Convolution_Layer_32bit_0/o_epoch] [get_bd_pins ila_0/probe63] [get_bd_pins ila_1/probe31] [get_bd_pins ila_10/probe60] [get_bd_pins ila_5/probe63] [get_bd_pins ila_6/probe63] [get_bd_pins ila_8/probe63]
  connect_bd_net -net clk_wiz_0_clk_out3 [get_bd_pins clk_wiz_0/clk_out3] [get_bd_pins mig_7series_0/clk_ref_i]
  connect_bd_net -net clk_wiz_0_locked [get_bd_pins clk_wiz_0/locked] [get_bd_pins rst_clk_wiz_0_100M/dcm_locked]
  connect_bd_net -net clock_rtl_1 [get_bd_ports i_sys_clk] [get_bd_pins clk_wiz_0/clk_in1]
  connect_bd_net -net mdm_1_debug_sys_rst [get_bd_pins mdm_1/Debug_SYS_Rst] [get_bd_pins rst_clk_wiz_0_100M/mb_debug_sys_rst]
  connect_bd_net -net microblaze_0_Clk [get_bd_pins Convolution_Layer_32bit_0/m00_axi_aclk] [get_bd_pins Convolution_Layer_32bit_0/s00_axi_aclk] [get_bd_pins axi_mem_intercon/ACLK] [get_bd_pins axi_mem_intercon/S00_ACLK] [get_bd_pins axi_mem_intercon/S01_ACLK] [get_bd_pins axi_mem_intercon/S02_ACLK] [get_bd_pins axi_mem_intercon/S03_ACLK] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins ila_0/clk] [get_bd_pins ila_1/clk] [get_bd_pins ila_10/clk] [get_bd_pins ila_5/clk] [get_bd_pins ila_6/clk] [get_bd_pins ila_8/clk] [get_bd_pins mdm_1/M_AXI_ACLK] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/LMB_Clk] [get_bd_pins mig_7series_0/sys_clk_i] [get_bd_pins rst_clk_wiz_0_100M/slowest_sync_clk] [get_bd_pins xadc_wiz_0/s_axi_aclk]
  connect_bd_net -net microblaze_0_intr [get_bd_pins microblaze_0_axi_intc/intr] [get_bd_pins microblaze_0_xlconcat/dout]
  connect_bd_net -net mig_7series_0_mmcm_locked [get_bd_pins mig_7series_0/mmcm_locked] [get_bd_pins rst_mig_7series_0_100M/dcm_locked]
  connect_bd_net -net mig_7series_0_ui_clk [get_bd_pins axi_mem_intercon/M00_ACLK] [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins rst_mig_7series_0_100M/slowest_sync_clk]
  connect_bd_net -net mig_7series_0_ui_clk_sync_rst [get_bd_pins mig_7series_0/ui_clk_sync_rst] [get_bd_pins rst_mig_7series_0_100M/ext_reset_in]
  connect_bd_net -net reset_rtl_1 [get_bd_ports i_reset_n] [get_bd_pins Convolution_Layer_32bit_0/i_ext_reset_n] [get_bd_pins clk_wiz_0/resetn] [get_bd_pins mig_7series_0/sys_rst] [get_bd_pins rst_clk_wiz_0_100M/ext_reset_in]
  connect_bd_net -net rst_clk_wiz_0_100M_bus_struct_reset [get_bd_pins microblaze_0_local_memory/SYS_Rst] [get_bd_pins rst_clk_wiz_0_100M/bus_struct_reset]
  connect_bd_net -net rst_clk_wiz_0_100M_interconnect_aresetn [get_bd_pins axi_mem_intercon/ARESETN] [get_bd_pins microblaze_0_axi_periph/ARESETN] [get_bd_pins rst_clk_wiz_0_100M/interconnect_aresetn]
  connect_bd_net -net rst_clk_wiz_0_100M_mb_reset [get_bd_pins microblaze_0/Reset] [get_bd_pins microblaze_0_axi_intc/processor_rst] [get_bd_pins rst_clk_wiz_0_100M/mb_reset]
  connect_bd_net -net rst_clk_wiz_0_100M_peripheral_aresetn [get_bd_pins Convolution_Layer_32bit_0/m00_axi_aresetn] [get_bd_pins Convolution_Layer_32bit_0/s00_axi_aresetn] [get_bd_pins axi_mem_intercon/S00_ARESETN] [get_bd_pins axi_mem_intercon/S01_ARESETN] [get_bd_pins axi_mem_intercon/S02_ARESETN] [get_bd_pins axi_mem_intercon/S03_ARESETN] [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins mdm_1/M_AXI_ARESETN] [get_bd_pins microblaze_0_axi_intc/s_axi_aresetn] [get_bd_pins microblaze_0_axi_periph/M00_ARESETN] [get_bd_pins microblaze_0_axi_periph/M01_ARESETN] [get_bd_pins microblaze_0_axi_periph/M02_ARESETN] [get_bd_pins microblaze_0_axi_periph/M03_ARESETN] [get_bd_pins microblaze_0_axi_periph/S00_ARESETN] [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn] [get_bd_pins xadc_wiz_0/s_axi_aresetn]
  connect_bd_net -net rst_mig_7series_0_100M_peripheral_aresetn [get_bd_pins axi_mem_intercon/M00_ARESETN] [get_bd_pins mig_7series_0/aresetn] [get_bd_pins rst_mig_7series_0_100M/peripheral_aresetn]
  connect_bd_net -net xadc_wiz_0_temp_out [get_bd_pins mig_7series_0/device_temp_i] [get_bd_pins xadc_wiz_0/temp_out]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins microblaze_0_xlconcat/In1] [get_bd_pins microblaze_0_xlconcat/In2] [get_bd_pins xlconstant_0/dout]

  # Create address segments
  create_bd_addr_seg -range 0x20000000 -offset 0x80000000 [get_bd_addr_spaces Convolution_Layer_32bit_0/M00_AXI] [get_bd_addr_segs mig_7series_0/memmap/memaddr] SEG_mig_7series_0_memaddr
  create_bd_addr_seg -range 0x00010000 -offset 0x00000000 [get_bd_addr_spaces mdm_1/Data] [get_bd_addr_segs microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB1/Mem] SEG_dlmb_bram_if_cntlr_Mem
  create_bd_addr_seg -range 0x20000000 -offset 0x80000000 [get_bd_addr_spaces mdm_1/Data] [get_bd_addr_segs mig_7series_0/memmap/memaddr] SEG_mig_7series_0_memaddr
  create_bd_addr_seg -range 0x00010000 -offset 0x44A00000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs Convolution_Layer_32bit_0/S00_AXI/S00_AXI_reg] SEG_Convolution_Layer_32bit_0_S00_AXI_reg
  create_bd_addr_seg -range 0x00010000 -offset 0x40600000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_uartlite_0/S_AXI/Reg] SEG_axi_uartlite_0_Reg
  create_bd_addr_seg -range 0x00010000 -offset 0x00000000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem] SEG_dlmb_bram_if_cntlr_Mem
  create_bd_addr_seg -range 0x00010000 -offset 0x00000000 [get_bd_addr_spaces microblaze_0/Instruction] [get_bd_addr_segs microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem] SEG_ilmb_bram_if_cntlr_Mem
  create_bd_addr_seg -range 0x00010000 -offset 0x41200000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs microblaze_0_axi_intc/S_AXI/Reg] SEG_microblaze_0_axi_intc_Reg
  create_bd_addr_seg -range 0x20000000 -offset 0x80000000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs mig_7series_0/memmap/memaddr] SEG_mig_7series_0_memaddr
  create_bd_addr_seg -range 0x20000000 -offset 0x80000000 [get_bd_addr_spaces microblaze_0/Instruction] [get_bd_addr_segs mig_7series_0/memmap/memaddr] SEG_mig_7series_0_memaddr
  create_bd_addr_seg -range 0x00010000 -offset 0x44A10000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs xadc_wiz_0/s_axi_lite/Reg] SEG_xadc_wiz_0_Reg

  # Perform GUI Layout
  regenerate_bd_layout -layout_string {
   guistr: "# # String gsaved with Nlview 6.6.5b  2016-09-06 bk=1.3687 VDI=39 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port i_sys_clk -pg 1 -y 12550 -defaultsOSRD
preplace port uart_rtl -pg 1 -y 12150 -defaultsOSRD
preplace port DDR3 -pg 1 -y 12270 -defaultsOSRD
preplace port i_reset_n -pg 1 -y 12460 -defaultsOSRD
preplace port conv_busy -pg 1 -y 1370 -defaultsOSRD
preplace inst ila_5 -pg 1 -lvl 7 -y 680 -defaultsOSRD
preplace inst Convolution_Layer_32bit_0 -pg 1 -lvl 5 -y 5940 -defaultsOSRD
preplace inst rst_mig_7series_0_100M -pg 1 -lvl 5 -y 12980 -defaultsOSRD
preplace inst rst_clk_wiz_0_100M -pg 1 -lvl 2 -y 12550 -defaultsOSRD
preplace inst ila_6 -pg 1 -lvl 6 -y 1830 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 2 -y 12160 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 7 -y 12310 -defaultsOSRD
preplace inst xadc_wiz_0 -pg 1 -lvl 4 -y 12830 -defaultsOSRD
preplace inst ila_8 -pg 1 -lvl 6 -y 3190 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 3 -y 12670 -defaultsOSRD
preplace inst microblaze_0_xlconcat -pg 1 -lvl 3 -y 12160 -defaultsOSRD
preplace inst microblaze_0_axi_intc -pg 1 -lvl 4 -y 12330 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 4 -y 12140 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 6 -y 4550 -defaultsOSRD
preplace inst ila_1 -pg 1 -lvl 6 -y 7620 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 5 -y 12740 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 7 -y 12160 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -y 12540 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 6 -y 12490 -defaultsOSRD
preplace inst ila_10 -pg 1 -lvl 3 -y 10820 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 6 -y 12120 -defaultsOSRD
preplace netloc Convolution_Layer_32bit_0_ila_accumulator_que_fifo_wr_en 1 5 1 4210
preplace netloc Convolution_Layer_32bit_0_ila_weight_mux_recycle_filter_data_wr_en 1 5 1 3680
preplace netloc Convolution_Layer_32bit_0_ila_master_output_base_pixel 1 5 2 2960 960 5560J
preplace netloc Convolution_Layer_32bit_0_ila_volume_fifo_wr_en 1 5 1 3220
preplace netloc Convolution_Layer_32bit_0_ila_controller_element_counter 1 5 1 4750
preplace netloc microblaze_0_lmb 1 4 2 N 12120 2460J
preplace netloc Convolution_Layer_32bit_0_ila_volume_router_data_valid 1 5 1 3520
preplace netloc Convolution_Layer_32bit_0_ila_get_volume_row 1 5 1 3350
preplace netloc reset_rtl_1 1 0 7 -530 12460 -350 12460 NJ 12460 NJ 12460 1310 12460 5190J 12360 5580J
preplace netloc Convolution_Layer_32bit_0_ila_master_axi_rdata 1 5 2 2600 400 NJ
preplace netloc Convolution_Layer_32bit_0_ila_master_ch_al_filt 1 2 4 20 9420 NJ 9420 NJ 9420 2430
preplace netloc Convolution_Layer_32bit_0_ila_acc_fifo_valid 1 5 1 3130
preplace netloc Convolution_Layer_32bit_0_ila_multiplier_mult_a_21 1 5 1 4930
preplace netloc Convolution_Layer_32bit_0_ila_controller_weight_filter_size 1 2 4 530 9670 NJ 9670 NJ 9670 3700
preplace netloc Convolution_Layer_32bit_0_ila_acc_relay_prev_read 1 5 1 4470
preplace netloc Convolution_Layer_32bit_0_ila_master_output_data_addr_reg 1 5 2 2660 520 NJ
preplace netloc Convolution_Layer_32bit_0_ila_acc_fifo_dout 1 5 1 3170
preplace netloc Convolution_Layer_32bit_0_ila_multiplier_mult_a_22 1 5 1 4940
preplace netloc Convolution_Layer_32bit_0_ila_weight_router_delay_shift_register 1 5 1 3670
preplace netloc Convolution_Layer_32bit_0_ila_multiplier_mult_a_23 1 5 1 4950
preplace netloc Convolution_Layer_32bit_0_ila_master_channel_loop_counter 1 5 2 2880 950 5580J
preplace netloc Convolution_Layer_32bit_0_ila_master_start 1 2 4 190 9900 NJ 9900 NJ 9900 2550
preplace netloc Convolution_Layer_32bit_0_ila_controller_input_volume_row_counter 1 5 1 4620
preplace netloc Convolution_Layer_32bit_0_ila_master_prev_index 1 5 2 2950 1000 5490J
preplace netloc Convolution_Layer_32bit_0_ila_bias_fifo_dout 1 5 1 3780
preplace netloc Convolution_Layer_32bit_0_ila_master_row_loop_counter 1 5 2 2890 980 NJ
preplace netloc Convolution_Layer_32bit_0_ila_controller_accumulator_en 1 5 1 4550
preplace netloc Convolution_Layer_32bit_0_ila_controller_filter_iterations_required 1 5 1 4510
preplace netloc Convolution_Layer_32bit_0_ila_volume_fifo_rd_en 1 5 1 3200
preplace netloc Convolution_Layer_32bit_0_ila_master_axi_awaddr 1 5 2 2430 60 NJ
preplace netloc Convolution_Layer_32bit_0_ila_master_axi_awlen 1 5 2 2440 80 NJ
preplace netloc microblaze_0_dlmb_1 1 5 1 5200
preplace netloc Convolution_Layer_32bit_0_ila_outbuff_dout 1 2 4 570 9980 NJ 9980 NJ 9980 3750
preplace netloc Convolution_Layer_32bit_0_ila_master_prev_channel_counter 1 5 2 2790 780 NJ
preplace netloc Convolution_Layer_32bit_0_ila_outbuff_empty 1 2 4 580 9990 NJ 9990 NJ 9990 3800
preplace netloc microblaze_0_intr 1 3 1 860
preplace netloc Convolution_Layer_32bit_0_ila_controller_empty_data_complete 1 2 4 320 9600 NJ 9600 NJ 9600 2710
preplace netloc Convolution_Layer_32bit_0_ila_controller_volume_row_counter 1 5 1 4680
preplace netloc Convolution_Layer_32bit_0_ila_acc_relay_addend 1 5 1 4380
preplace netloc Convolution_Layer_32bit_0_ila_weight_mux_recycled_data_en 1 5 1 3720
preplace netloc Convolution_Layer_32bit_0_ila_controller_channel_mask 1 2 4 380 9580 NJ 9580 NJ 9580 2960
preplace netloc Convolution_Layer_32bit_0_ila_controller_volume_index_counter 1 5 1 4700
preplace netloc Convolution_Layer_32bit_0_ila_acc_fifo_wr_en 1 5 1 3140
preplace netloc Convolution_Layer_32bit_0_ila_inbuff_full 1 2 4 450 9710 NJ 9710 NJ 9710 3000
preplace netloc Convolution_Layer_32bit_0_ila_reset_weight_fifo_n 1 5 1 4050
preplace netloc Convolution_Layer_32bit_0_ila_controller_volume_row 1 5 1 4780
preplace netloc Convolution_Layer_32bit_0_ila_volume_router_snake_fill_complete 1 5 1 3540
preplace netloc Convolution_Layer_32bit_0_ila_inbuff_empty 1 2 4 440 9700 NJ 9700 NJ 9700 3010
preplace netloc Convolution_Layer_32bit_0_ila_router_affine_complete 1 5 1 3420
preplace netloc Convolution_Layer_32bit_0_ila_controller_pad_8bit 1 5 1 4770
preplace netloc Convolution_Layer_32bit_0_ila_acc_relay_state 1 5 1 4300
preplace netloc mdm_1_debug_sys_rst 1 1 4 -360 12880 NJ 12880 900J 12500 1260
preplace netloc Convolution_Layer_32bit_0_ila_volume_mux_new_data_en 1 5 1 3290
preplace netloc microblaze_0_intc_axi 1 3 1 850
preplace netloc Convolution_Layer_32bit_0_ila_acc_fifo_rd_en 1 5 1 3120
preplace netloc Convolution_Layer_32bit_0_ila_master_iteration_complete 1 2 4 340 9790 NJ 9790 NJ 9790 2720
preplace netloc Convolution_Layer_32bit_0_ila_weight_router_data_valid 1 5 1 3650
preplace netloc Convolution_Layer_32bit_0_ila_volume_router_column_counter 1 5 1 3590
preplace netloc Convolution_Layer_32bit_0_ila_weight_mux_wr_en 1 5 1 3740
preplace netloc Convolution_Layer_32bit_0_ila_master_input_channel_counter 1 5 2 2810 820 NJ
preplace netloc Convolution_Layer_32bit_0_ila_accu_fifo_input 1 5 1 3150
preplace netloc Convolution_Layer_32bit_0_ila_multiplier_mult_a_0 1 5 1 4900
preplace netloc Convolution_Layer_32bit_0_ila_inbuff_rd_en 1 2 4 460 9720 NJ 9720 NJ 9720 2990
preplace netloc rst_clk_wiz_0_100M_bus_struct_reset 1 2 4 -20J 12870 910J 12530 NJ 12530 N
preplace netloc Convolution_Layer_32bit_0_ila_multiplier_mult_a_1 1 5 1 4910
preplace netloc clk_wiz_0_clk_out3 1 1 6 -360 12440 NJ 12440 NJ 12440 NJ 12440 5170J 12340 5530J
preplace netloc Convolution_Layer_32bit_0_ila_master_fsm_state 1 5 1 3090
preplace netloc Convolution_Layer_32bit_0_ila_multiplier_mult_a_2 1 5 1 4920
preplace netloc microblaze_0_axi_periph_M02_AXI 1 3 4 860J 12430 NJ 12430 5180J 12390 5560
preplace netloc Convolution_Layer_32bit_0_ila_controller_iteration_counter 1 5 1 4800
preplace netloc Convolution_Layer_32bit_0_ila_master_column_counter 1 5 2 2850 900 NJ
preplace netloc Convolution_Layer_32bit_0_ila_master_row_complete 1 2 4 480 9890 NJ 9890 NJ 9890 2970
preplace netloc Convolution_Layer_32bit_0_ila_acc_relay_output_pixel_counter 1 5 1 4350
preplace netloc Convolution_Layer_32bit_0_ila_outbuff_full 1 2 4 160 9520 NJ 9520 NJ 9520 2580
preplace netloc Convolution_Layer_32bit_0_ila_acc_relay_complete 1 5 1 4310
preplace netloc Convolution_Layer_32bit_0_ila_master_channel_counter 1 5 2 2780 760 NJ
preplace netloc microblaze_0_ilmb_1 1 5 1 5210
preplace netloc Convolution_Layer_32bit_0_ila_controller_filter_iteration_calc 1 2 4 500 9610 NJ 9610 NJ 9610 3600
preplace netloc Convolution_Layer_32bit_0_ila_controller_volume_rows_processed 1 5 1 4740
preplace netloc Convolution_Layer_32bit_0_ila_accumulator_kernel_flag 1 5 1 4170
preplace netloc Convolution_Layer_32bit_0_ila_accumulator_acc_valid 1 5 1 4130
preplace netloc Convolution_Layer_32bit_0_ila_weight_router_clear_weights 1 5 1 3640
preplace netloc Convolution_Layer_32bit_0_ila_master_iterations_required 1 2 4 300 9800 NJ 9800 NJ 9800 2700
preplace netloc Convolution_Layer_32bit_0_ila_master_weight_index 1 5 2 3000 1120 NJ
preplace netloc Convolution_Layer_32bit_0_ila_controller_pad_row_counter 1 5 1 4840
preplace netloc Convolution_Layer_32bit_0_ila_master_weights_addr_counter 1 5 2 2720 640 NJ
preplace netloc Convolution_Layer_32bit_0_ila_prev_fifo_dout 1 5 1 4000
preplace netloc Convolution_Layer_32bit_0_ila_controller_channel_iteration_counter 1 5 1 4820
preplace netloc Convolution_Layer_32bit_0_ila_master_acc_row_complete 1 2 4 210 9740 NJ 9740 NJ 9740 2600
preplace netloc Convolution_Layer_32bit_0_ila_volume_fifo_empty 1 5 1 3180
preplace netloc Convolution_Layer_32bit_0_ila_products_array_21 1 5 1 5050
preplace netloc Convolution_Layer_32bit_0_ila_acc_relay_sum_result 1 5 1 4400
preplace netloc Convolution_Layer_32bit_0_ila_volume_router_element_counter 1 5 1 3570
preplace netloc Convolution_Layer_32bit_0_ila_products_array_22 1 5 1 5060
preplace netloc Convolution_Layer_32bit_0_ila_accumulator_que_acc_data 1 5 1 4180
preplace netloc Convolution_Layer_32bit_0_ila_router_acc_ready 1 5 1 3390
preplace netloc Convolution_Layer_32bit_0_ila_router_convolution_en 1 5 1 3370
preplace netloc Convolution_Layer_32bit_0_ila_products_array_23 1 5 1 5070
preplace netloc Convolution_Layer_32bit_0_ila_multiplier_mult_b_21 1 5 1 4990
preplace netloc Convolution_Layer_32bit_0_ila_multiplier_mult_b_22 1 5 1 5000
preplace netloc Convolution_Layer_32bit_0_ila_controller_fifo_clear_counter 1 5 1 4870
preplace netloc Convolution_Layer_32bit_0_ila_master_axi_wready 1 5 2 2570 340 NJ
preplace netloc Convolution_Layer_32bit_0_ila_multiplier_mult_b_23 1 5 1 5010
preplace netloc Convolution_Layer_32bit_0_ila_accumulator_filter_size_counter 1 5 1 4280
preplace netloc Convolution_Layer_32bit_0_ila_layer_3_result_0 1 5 1 5100
preplace netloc Convolution_Layer_32bit_0_ila_acc_fifo_din 1 5 1 3160
preplace netloc Convolution_Layer_32bit_0_ila_master_input_volume_channels 1 2 4 70 9430 NJ 9430 NJ 9430 2460
preplace netloc Convolution_Layer_32bit_0_ila_master_number_of_filters 1 2 4 200 9830 NJ 9830 NJ 9830 2590
preplace netloc Convolution_Layer_32bit_0_ila_controller_pad_counter 1 5 1 3140
preplace netloc Convolution_Layer_32bit_0_ila_acc_relay_volume_processed 1 5 1 4320
preplace netloc Convolution_Layer_32bit_0_ila_accumulator_acc_complete 1 5 1 4120
preplace netloc Convolution_Layer_32bit_0_ila_volume_router_data_return_wr_en 1 5 1 3510
preplace netloc Convolution_Layer_32bit_0_ila_volume_router_state 1 5 1 3440
preplace netloc Convolution_Layer_32bit_0_ila_acc_fifo_full 1 5 1 3110
preplace netloc axi_mem_intercon_M00_AXI 1 6 1 5490
preplace netloc Convolution_Layer_32bit_0_ila_accumulator_acc_ready 1 5 1 4110
preplace netloc Convolution_Layer_32bit_0_ila_weight_mux_new_data_en 1 5 1 3700
preplace netloc Convolution_Layer_32bit_0_ila_weight_fifo_wr_en 1 5 1 3240
preplace netloc Convolution_Layer_32bit_0_ila_router_filter_kernal_loaded 1 5 1 3400
preplace netloc Convolution_Layer_32bit_0_ila_acc_relay_bias_data 1 5 1 4430
preplace netloc Convolution_Layer_32bit_0_ila_master_output_addr_counter 1 5 2 2710 620 NJ
preplace netloc Convolution_Layer_32bit_0_ila_master_out_last_channel_base 1 5 2 3040 1110 5500J
preplace netloc Convolution_Layer_32bit_0_ila_master_pad 1 2 4 220 9870 NJ 9870 NJ 9870 2610
preplace netloc Convolution_Layer_32bit_0_ila_controller_weight_filter_channels 1 2 4 510 9660 NJ 9660 NJ 9660 3520
preplace netloc Convolution_Layer_32bit_0_ila_acc_relay_first_channel_set_complete 1 5 1 4410
preplace netloc Convolution_Layer_32bit_0_ila_master_stride 1 2 4 250 9910 NJ 9910 NJ 9910 2650
preplace netloc Convolution_Layer_32bit_0_ila_router_affine_en 1 5 1 3380
preplace netloc Convolution_Layer_32bit_0_ila_volume_fifo_din_21 1 5 1 3950
preplace netloc Convolution_Layer_32bit_0_ila_master_writes_remaining 1 5 2 2820 840 NJ
preplace netloc Convolution_Layer_32bit_0_ila_volume_fifo_din_22 1 5 1 3930
preplace netloc Convolution_Layer_32bit_0_ila_volume_fifo_din_23 1 5 1 3910
preplace netloc Convolution_Layer_32bit_0_ila_master_channels_iterations 1 2 4 30 9490 NJ 9490 NJ 9490 2440
preplace netloc Convolution_Layer_32bit_0_ila_master_busy 1 5 3 2900 990 5520 3500 6120J
preplace netloc Convolution_Layer_32bit_0_M00_AXI 1 5 1 3890
preplace netloc Convolution_Layer_32bit_0_ila_volume_router_empty_data_complete 1 5 1 3560
preplace netloc Convolution_Layer_32bit_0_ila_master_row_counter 1 5 2 2750 700 NJ
preplace netloc mig_7series_0_ui_clk 1 4 4 1340 12350 5210 12350 5530J 12410 6110
preplace netloc Convolution_Layer_32bit_0_ila_layer_6_result 1 5 1 5130
preplace netloc Convolution_Layer_32bit_0_ila_inbuff_valid 1 2 4 470 9730 NJ 9730 NJ 9730 2980
preplace netloc Convolution_Layer_32bit_0_ila_accumulator_que_fifo_valid 1 5 1 4260
preplace netloc Convolution_Layer_32bit_0_ila_master_axi_wdata 1 5 2 2460 120 NJ
preplace netloc microblaze_0_M_AXI_DC 1 5 1 4980
preplace netloc Convolution_Layer_32bit_0_ila_acc_relay_augend 1 5 1 4390
preplace netloc Convolution_Layer_32bit_0_ila_master_prev_addr_reg 1 5 2 2690 580 NJ
preplace netloc Convolution_Layer_32bit_0_ila_acc_relay_volume_row_counter 1 5 1 4360
preplace netloc Convolution_Layer_32bit_0_ila_master_affine_filter_iteration_counter 1 5 1 3070
preplace netloc Convolution_Layer_32bit_0_ila_master_input_data_addr_reg 1 5 2 2650 500 NJ
preplace netloc Convolution_Layer_32bit_0_ila_controller_channel_iteration_complete 1 5 1 4860
preplace netloc Convolution_Layer_32bit_0_ila_master_prev_last_channel_base 1 5 2 2980 1010 5540J
preplace netloc Convolution_Layer_32bit_0_ila_volume_router_empty_data_en 1 5 1 3550
preplace netloc Convolution_Layer_32bit_0_ila_master_volume_complete 1 2 4 520 9920 NJ 9920 NJ 9920 3630
preplace netloc Convolution_Layer_32bit_0_ila_volume_router_loaded_rows_processed 1 5 1 3530
preplace netloc Convolution_Layer_32bit_0_ila_master_output_volume_height 1 2 4 260 9850 NJ 9850 NJ 9850 2670
preplace netloc Convolution_Layer_32bit_0_ila_bias_fifo_return_wr_en 1 5 1 3940
preplace netloc Convolution_Layer_32bit_0_ila_multiplier_mult_b_0 1 5 1 4960
preplace netloc axi_uartlite_0_UART 1 7 1 NJ
preplace netloc Convolution_Layer_32bit_0_ila_multiplier_mult_b_1 1 5 1 4970
preplace netloc Convolution_Layer_32bit_0_ila_controller_filter_counter 1 5 1 4670
preplace netloc Convolution_Layer_32bit_0_ila_master_debug_mode 1 5 1 3060
preplace netloc Convolution_Layer_32bit_0_ila_multiplier_mult_b_2 1 5 1 4980
preplace netloc Convolution_Layer_32bit_0_ila_controller_operation_complete 1 5 1 4590
preplace netloc Convolution_Layer_32bit_0_ila_outbuff_valid 1 2 4 170 9530 NJ 9530 NJ 9530 2570
preplace netloc microblaze_0_M_AXI_DP 1 2 4 580 12490 NJ 12490 NJ 12490 2430
preplace netloc Convolution_Layer_32bit_0_ila_volume_mux_prev_data_en 1 5 1 3300
preplace netloc Convolution_Layer_32bit_0_ila_acc_relay_bias_read 1 5 1 4460
preplace netloc Convolution_Layer_32bit_0_ila_volume_fifo_full 1 5 1 3190
preplace netloc Convolution_Layer_32bit_0_ila_accumulator_que_fifo_dout 1 5 1 4230
preplace netloc Convolution_Layer_32bit_0_ila_master_stride_counter 1 5 2 2910 1020 NJ
preplace netloc Convolution_Layer_32bit_0_ila_master_filter_counter 1 5 2 2930 1040 NJ
preplace netloc rst_clk_wiz_0_100M_peripheral_aresetn 1 2 5 -10 12230 880 12230 1340 12230 5230 12330 5520J
preplace netloc Convolution_Layer_32bit_0_ila_router_conv_complete 1 5 1 3410
preplace netloc rst_clk_wiz_0_100M_interconnect_aresetn 1 2 4 0 12050 NJ 12050 NJ 12050 2440
preplace netloc Convolution_Layer_32bit_0_ila_accumulator_que_fifo_full 1 5 1 4240
preplace netloc Convolution_Layer_32bit_0_ila_volume_router_pad_16bit 1 5 1 3610
preplace netloc Convolution_Layer_32bit_0_ila_controller_padded_volume_row_size 1 5 1 4720
preplace netloc Convolution_Layer_32bit_0_ila_controller_num_iterations 1 5 1 4600
preplace netloc Convolution_Layer_32bit_0_ila_controller_weight_channel_counter 1 5 1 4640
preplace netloc rst_mig_7series_0_100M_peripheral_aresetn 1 5 2 5220 13020 5590J
preplace netloc Convolution_Layer_32bit_0_ila_controller_stride_counter 1 5 1 4830
preplace netloc Convolution_Layer_32bit_0_ila_bias_fifo_data_return_en 1 5 1 3920
preplace netloc Convolution_Layer_32bit_0_ila_bias_fifo_data_return 1 5 1 3900
preplace netloc Convolution_Layer_32bit_0_ila_master_axi_arready 1 5 2 2590 380 NJ
preplace netloc rst_clk_wiz_0_100M_mb_reset 1 2 3 300 12380 890 12680 1260
preplace netloc Convolution_Layer_32bit_0_o_convolution_done 1 2 4 580 11490 NJ 11490 NJ 11490 2640
preplace netloc Convolution_Layer_32bit_0_ila_accumulator_kernel_element_counter 1 5 1 4080
preplace netloc Convolution_Layer_32bit_0_ila_volume_router_filter_counter 1 5 1 3580
preplace netloc Convolution_Layer_32bit_0_ila_weight_router_state 1 5 1 3480
preplace netloc Convolution_Layer_32bit_0_ila_kernel_values_0 1 5 1 5140
preplace netloc Convolution_Layer_32bit_0_ila_controller_state 1 5 1 4500
preplace netloc Convolution_Layer_32bit_0_ila_weight_router_filter_element_counter 1 5 1 3660
preplace netloc Convolution_Layer_32bit_0_ila_master_axi_awready 1 5 2 2560 320 NJ
preplace netloc mdm_1_M_AXI 1 4 2 N 12100 4800J
preplace netloc Convolution_Layer_32bit_0_ila_kernel_values_1 1 5 1 5150
preplace netloc Convolution_Layer_32bit_0_ila_kernel_values_2 1 5 1 5160
preplace netloc Convolution_Layer_32bit_0_ila_master_axi_bvalid 1 5 2 2580 360 NJ
preplace netloc Convolution_Layer_32bit_0_ila_bias_fifo_din_mux 1 5 1 3960
preplace netloc Convolution_Layer_32bit_0_ila_kernel_values_3 1 5 1 5170
preplace netloc Convolution_Layer_32bit_0_ila_master_axi_awvalid 1 5 2 2450 100 NJ
preplace netloc Convolution_Layer_32bit_0_ila_kernel_values_4 1 5 1 5180
preplace netloc Convolution_Layer_32bit_0_ila_controller_channel_iterations_required 1 5 1 4890
preplace netloc Convolution_Layer_32bit_0_ila_kernel_values_5 1 5 1 5190
preplace netloc Convolution_Layer_32bit_0_ila_controller_volume_channel_counter 1 5 1 4630
preplace netloc Convolution_Layer_32bit_0_ila_master_input_volume_height 1 2 4 230 9780 NJ 9780 NJ 9780 2620
preplace netloc Convolution_Layer_32bit_0_ila_kernel_values_6 1 5 1 5200
preplace netloc Convolution_Layer_32bit_0_ila_master_bias_values_loaded 1 5 2 2940 1060 NJ
preplace netloc Convolution_Layer_32bit_0_ila_master_axi_rvalid 1 5 2 2620 440 NJ
preplace netloc Convolution_Layer_32bit_0_ila_master_iteration_counter 1 5 2 2870 940 NJ
preplace netloc Convolution_Layer_32bit_0_ila_products_array_0 1 5 1 5020
preplace netloc Convolution_Layer_32bit_0_ila_master_weight_filter_channels 1 2 4 310 9930 NJ 9930 NJ 9930 2690
preplace netloc Convolution_Layer_32bit_0_ila_master_operation_complete 1 5 2 2990 1100 NJ
preplace netloc Convolution_Layer_32bit_0_ila_products_array_1 1 5 1 5030
preplace netloc Convolution_Layer_32bit_0_ila_volume_stack_fifo_wr_en 1 5 1 3330
preplace netloc Convolution_Layer_32bit_0_ila_products_array_2 1 5 1 5040
preplace netloc Convolution_Layer_32bit_0_ila_controller_weight_index_counter 1 5 1 4710
preplace netloc Convolution_Layer_32bit_0_ila_acc_relay_filter_iteration_counter 1 5 1 4480
preplace netloc Convolution_Layer_32bit_0_ila_accumulator_filter_counter 1 5 1 4160
preplace netloc Convolution_Layer_32bit_0_ila_master_axi_araddr 1 5 2 2510 220 NJ
preplace netloc Convolution_Layer_32bit_0_ila_master_reads_remaining 1 5 2 2830 860 NJ
preplace netloc Convolution_Layer_32bit_0_ila_master_axi_bready 1 5 2 2500 200 NJ
preplace netloc Convolution_Layer_32bit_0_ila_prev_fifo_empty 1 5 1 4020
preplace netloc microblaze_0_axi_periph_M03_AXI 1 3 1 850
preplace netloc Convolution_Layer_32bit_0_ila_kernel_layer_1_result_0 1 5 1 5210
preplace netloc mig_7series_0_DDR4 1 7 1 NJ
preplace netloc Convolution_Layer_32bit_0_ila_controller_more_dsps_needed 1 5 1 4580
preplace netloc Convolution_Layer_32bit_0_ila_master_axi_rlast 1 5 2 2610 420 NJ
preplace netloc Convolution_Layer_32bit_0_ila_volume_fifo_din_0 1 5 1 4010
preplace netloc Convolution_Layer_32bit_0_ila_controller_filter_row_counter 1 5 1 4650
preplace netloc Convolution_Layer_32bit_0_ila_weight_router_ready 1 5 1 3620
preplace netloc Convolution_Layer_32bit_0_ila_volume_fifo_din_1 1 5 1 3990
preplace netloc Convolution_Layer_32bit_0_ila_master_axi_arlen 1 5 2 2520 240 NJ
preplace netloc Convolution_Layer_32bit_0_ila_master_rbc 1 5 2 2640 480 NJ
preplace netloc Convolution_Layer_32bit_0_ila_volume_fifo_din_2 1 5 1 3970
preplace netloc Convolution_Layer_32bit_0_ila_weight_fifo_din_0 1 5 1 3880
preplace netloc Convolution_Layer_32bit_0_ila_controller_input_volume_channels 1 2 4 400 9620 NJ 9620 NJ 9620 3270
preplace netloc Convolution_Layer_32bit_0_ila_master_prev_addr_counter 1 5 2 2740 680 NJ
preplace netloc Convolution_Layer_32bit_0_ila_master_filter_iterations_required 1 2 4 80 9410 NJ 9410 NJ 9410 2480
preplace netloc Convolution_Layer_32bit_0_ila_outbuff_din 1 2 4 560 9970 NJ 9970 NJ 9970 3780
preplace netloc Convolution_Layer_32bit_0_ila_weight_fifo_din_1 1 5 1 3850
preplace netloc Convolution_Layer_32bit_0_ila_accumulator_products_array_valid 1 5 1 4070
preplace netloc Convolution_Layer_32bit_0_ila_master_axi_arsize 1 5 2 2530 260 NJ
preplace netloc Convolution_Layer_32bit_0_ila_weight_fifo_din_2 1 5 1 3830
preplace netloc Convolution_Layer_32bit_0_ila_accumulator_state 1 5 1 4060
preplace netloc Convolution_Layer_32bit_0_ila_volume_router_calc_params 1 5 1 3500
preplace netloc Convolution_Layer_32bit_0_ila_volume_stack_fifo_full 1 5 1 3340
preplace netloc Convolution_Layer_32bit_0_ila_master_affine_select 1 2 4 120 9470 NJ 9470 NJ 9470 2540
preplace netloc Convolution_Layer_32bit_0_ila_master_weight_filter_width 1 2 4 360 9950 NJ 9950 NJ 9950 2760
preplace netloc Convolution_Layer_32bit_0_ila_kernel_layer_3_result 1 5 1 5230
preplace netloc Convolution_Layer_32bit_0_ila_accumulator_kernel_delay_shift_register 1 5 1 4100
preplace netloc Convolution_Layer_32bit_0_ila_master_output_index 1 5 2 2920 970 5580J
preplace netloc Convolution_Layer_32bit_0_ila_layer_1_result_0 1 5 1 5080
preplace netloc Convolution_Layer_32bit_0_ila_controller_iteration_calc 1 5 1 4790
preplace netloc Convolution_Layer_32bit_0_ila_acc_relay_filter_counter 1 5 1 4340
preplace netloc Convolution_Layer_32bit_0_ila_accumulator_delay_shift_register 1 5 1 4090
preplace netloc Convolution_Layer_32bit_0_ila_master_calculated 1 5 2 2840 880 NJ
preplace netloc Convolution_Layer_32bit_0_ila_layer_5_result 1 5 1 5120
preplace netloc Convolution_Layer_32bit_0_ila_master_input_arsize 1 5 1 3050
preplace netloc Convolution_Layer_32bit_0_ila_weight_fifo_valid 1 5 1 3270
preplace netloc Convolution_Layer_32bit_0_ila_weight_fifo_rd_en 1 5 1 3260
preplace netloc Convolution_Layer_32bit_0_ila_router_volume_ready 1 5 1 3430
preplace netloc microblaze_0_axi_periph_M01_AXI 1 3 2 NJ 12660 1270
preplace netloc Convolution_Layer_32bit_0_ila_controller_volume_column_counter 1 5 1 4690
preplace netloc Convolution_Layer_32bit_0_ila_controller_channels_allowed 1 5 1 4570
preplace netloc Convolution_Layer_32bit_0_ila_kernel_layer_2_result_0 1 5 1 5220
preplace netloc Convolution_Layer_32bit_0_ila_volume_fifo_valid 1 5 1 3210
preplace netloc microblaze_0_Clk 1 1 6 -370 40 10 40 870 40 1300 40 3860 40 5550
preplace netloc Convolution_Layer_32bit_0_ila_accumulator_acc_data 1 5 1 4140
preplace netloc Convolution_Layer_32bit_0_ila_master_axi_wvalid 1 5 2 2480 160 NJ
preplace netloc Convolution_Layer_32bit_0_ila_master_output_volume_width 1 2 4 270 9860 NJ 9860 NJ 9860 2660
preplace netloc Convolution_Layer_32bit_0_ila_master_channels_allowed 1 5 2 2970 1080 NJ
preplace netloc Convolution_Layer_32bit_0_ila_controller_stride_index 1 2 4 390 9650 NJ 9650 NJ 9650 2810
preplace netloc Convolution_Layer_32bit_0_ila_controller_all_channels_processed 1 5 1 4610
preplace netloc Convolution_Layer_32bit_0_ila_acc_relay_iteration_counter 1 5 1 4450
preplace netloc Convolution_Layer_32bit_0_ila_acc_relay_iteration_complete 1 5 1 4330
preplace netloc Convolution_Layer_32bit_0_ila_master_input_index 1 5 2 3030 1140 NJ
preplace netloc Convolution_Layer_32bit_0_ila_master_input_volume_row_counter 1 5 2 2770 740 NJ
preplace netloc Convolution_Layer_32bit_0_ila_master_dsps_used 1 2 4 100 9510 NJ 9510 NJ 9510 2500
preplace netloc xadc_wiz_0_temp_out 1 4 3 1320J 12370 NJ 12370 5570
preplace netloc Convolution_Layer_32bit_0_ila_controller_padded_volume_column_size 1 5 1 4730
preplace netloc mdm_1_TRIG_OUT_0 1 2 3 280 9450 NJ 9450 1260
preplace netloc Convolution_Layer_32bit_0_ila_master_affine_filters_in_set 1 2 4 150 9760 NJ 9760 NJ 9760 2510
preplace netloc Convolution_Layer_32bit_0_ila_acc_relay_prev_data 1 5 1 4440
preplace netloc Convolution_Layer_32bit_0_ila_master_bias_length 1 2 4 40 9480 NJ 9480 NJ 9480 2450
preplace netloc Convolution_Layer_32bit_0_ila_controller_input_volume_size 1 2 4 490 9630 NJ 9630 NJ 9630 3460
preplace netloc Convolution_Layer_32bit_0_ila_master_weights_loaded 1 2 4 550 9960 NJ 9960 NJ 9960 3720
preplace netloc Convolution_Layer_32bit_0_ila_master_bias_addr_counter 1 5 2 2730 660 NJ
preplace netloc Convolution_Layer_32bit_0_ila_layer_2_result_0 1 5 1 5090
preplace netloc Convolution_Layer_32bit_0_ila_master_axi_wstrb 1 5 2 2490 180 NJ
preplace netloc Convolution_Layer_32bit_0_ila_controller_fifo_clear 1 5 1 4560
preplace netloc Convolution_Layer_32bit_0_ila_master_bias_addr_reg 1 5 2 2680 560 NJ
preplace netloc Convolution_Layer_32bit_0_ila_bias_fifo_wr_en_mux 1 5 1 3980
preplace netloc Convolution_Layer_32bit_0_ila_master_axi_wlast 1 5 2 2470 140 NJ
preplace netloc Convolution_Layer_32bit_0_ila_master_conv_complete 1 2 4 130 9500 NJ 9500 NJ 9500 2530
preplace netloc Convolution_Layer_32bit_0_ila_master_more_bursts_needed 1 5 2 2860 920 NJ
preplace netloc Convolution_Layer_32bit_0_o_epoch 1 2 5 60 9560 NJ 9560 NJ 9560 4540 9560 5510J
preplace netloc Convolution_Layer_32bit_0_ila_acc_relay_adder_counter 1 5 1 4370
preplace netloc Convolution_Layer_32bit_0_ila_controller_channels_processed 1 5 1 4760
preplace netloc Convolution_Layer_32bit_0_ila_master_axi_arvalid 1 5 2 2540 280 NJ
preplace netloc Convolution_Layer_32bit_0_ila_volume_mux_recycled_data_en 1 5 1 3320
preplace netloc Convolution_Layer_32bit_0_ila_bias_fifo_full 1 5 1 3820
preplace netloc Convolution_Layer_32bit_0_ila_get_weight_row 1 5 1 3760
preplace netloc Convolution_Layer_32bit_0_ila_controller_filter_iteration_counter 1 5 1 4810
preplace netloc Convolution_Layer_32bit_0_ila_master_layer_ready 1 2 4 290 9810 NJ 9810 NJ 9810 2680
preplace netloc Convolution_Layer_32bit_0_ila_volume_router_empty_done 1 5 1 3470
preplace netloc Convolution_Layer_32bit_0_ila_master_relu_en 1 2 4 540 9880 NJ 9880 NJ 9880 3660
preplace netloc microblaze_0_debug 1 4 1 1290
preplace netloc Convolution_Layer_32bit_0_ila_controller_number_of_filters 1 2 4 410 9640 NJ 9640 NJ 9640 3100
preplace netloc Convolution_Layer_32bit_0_ila_weight_fifo_full 1 5 1 3230
preplace netloc ila_10_TRIG_OUT 1 3 1 880
preplace netloc Convolution_Layer_32bit_0_ila_accumulator_channels_filt_counter 1 5 1 4290
preplace netloc Convolution_Layer_32bit_0_ila_controller_filters_in_set 1 5 1 4530
preplace netloc Convolution_Layer_32bit_0_ila_acc_relay_affine_en 1 5 1 4490
preplace netloc Convolution_Layer_32bit_0_ila_accumulator_que_fifo_din 1 5 1 4200
preplace netloc Convolution_Layer_32bit_0_ila_bias_fifo_rd_en 1 5 1 3840
preplace netloc Convolution_Layer_32bit_0_ila_weight_router_filter_data_return_wr_en 1 5 1 3630
preplace netloc mig_7series_0_mmcm_locked 1 4 4 1330 12830 NJ 12830 NJ 12830 6100
preplace netloc Convolution_Layer_32bit_0_ila_accumulator_channels_allowed_counter 1 5 1 4270
preplace netloc Convolution_Layer_32bit_0_ila_master_input_volume_width 1 2 4 90 9440 NJ 9440 NJ 9440 2470
preplace netloc Convolution_Layer_32bit_0_ila_weight_mux_full 1 5 1 3730
preplace netloc Convolution_Layer_32bit_0_ila_master_wbc 1 5 2 2630 460 NJ
preplace netloc Convolution_Layer_32bit_0_ila_controller_channels_in_set 1 2 4 330 9590 NJ 9590 NJ 9590 2750
preplace netloc Convolution_Layer_32bit_0_ila_prev_fifo_rd_en 1 5 1 4030
preplace netloc Convolution_Layer_32bit_0_ila_master_output_channel_counter 1 5 2 2800 800 NJ
preplace netloc microblaze_0_axi_intc_interrupt 1 4 1 1280
preplace netloc Convolution_Layer_32bit_0_ila_volume_mux_prev_data_wr_en 1 5 1 3280
preplace netloc Convolution_Layer_32bit_0_ila_prev_weight_data 1 5 1 3690
preplace netloc Convolution_Layer_32bit_0_ila_master_out_volume_row_counter 1 5 2 2760 720 NJ
preplace netloc Convolution_Layer_32bit_0_ila_acc_fifo_empty 1 5 1 3100
preplace netloc Convolution_Layer_32bit_0_ila_accumulator_que_fifo_empty 1 5 1 4250
preplace netloc clock_rtl_1 1 0 1 NJ
preplace netloc Convolution_Layer_32bit_0_ila_bias_fifo_empty 1 5 1 3800
preplace netloc Convolution_Layer_32bit_0_ila_inbuff_dout 1 2 4 430 9690 NJ 9690 NJ 9690 3020
preplace netloc Convolution_Layer_32bit_0_ila_weight_mux_prev_data_en 1 5 1 3710
preplace netloc Convolution_Layer_32bit_0_ila_router_disable_channel_n 1 5 1 3360
preplace netloc Convolution_Layer_32bit_0_o_cycle 1 2 5 50 9550 NJ 9550 NJ 9550 4520 9550 5500J
preplace netloc Convolution_Layer_32bit_0_ila_volume_router_stop_stack_en 1 5 1 3490
preplace netloc Convolution_Layer_32bit_0_ila_acc_relay_volume_data 1 5 1 4420
preplace netloc Convolution_Layer_32bit_0_ila_master_data_written 1 5 2 3020 1070 5510J
preplace netloc Convolution_Layer_32bit_0_ila_controller_filter_iteration_complete 1 5 1 4850
preplace netloc Convolution_Layer_32bit_0_ila_accumulator_column_counter 1 5 1 4150
preplace netloc Convolution_Layer_32bit_0_ila_volume_router_padded_volume_size 1 5 1 3460
preplace netloc Convolution_Layer_32bit_0_ila_master_affine_channels_in_set 1 2 4 140 9750 NJ 9750 NJ 9750 2520
preplace netloc Convolution_Layer_32bit_0_ila_accumulator_que_acc_valid 1 5 1 4190
preplace netloc Convolution_Layer_32bit_0_ila_master_input_addr_counter 1 5 2 2700 600 NJ
preplace netloc mig_7series_0_ui_clk_sync_rst 1 4 4 1350 12840 NJ 12840 NJ 12840 6120
preplace netloc Convolution_Layer_32bit_0_ila_prev_fifo_valid 1 5 1 4040
preplace netloc Convolution_Layer_32bit_0_ila_inbuff_din 1 2 4 420 9680 NJ 9680 NJ 9680 3040
preplace netloc Convolution_Layer_32bit_0_ila_weight_fifo_empty 1 5 1 3250
preplace netloc Convolution_Layer_32bit_0_ila_layer_4_result_0 1 5 1 5110
preplace netloc Convolution_Layer_32bit_0_ila_volume_router_ready 1 5 1 3450
preplace netloc Convolution_Layer_32bit_0_ila_weight_fifo_din_21 1 5 1 3810
preplace netloc Convolution_Layer_32bit_0_ila_accumulator_que_fifo_rd_en 1 5 1 4220
preplace netloc Convolution_Layer_32bit_0_ila_weight_mux_prev_data_wr_en 1 5 1 3750
preplace netloc Convolution_Layer_32bit_0_ila_weight_fifo_din_22 1 5 1 3790
preplace netloc Convolution_Layer_32bit_0_ila_outbuff_wr_en 1 2 4 180 9540 NJ 9540 NJ 9540 2560
preplace netloc Convolution_Layer_32bit_0_ila_weight_fifo_din_23 1 5 1 3770
preplace netloc Convolution_Layer_32bit_0_ila_master_output_volume_channels 1 2 4 240 9840 NJ 9840 NJ 9840 2630
preplace netloc microblaze_0_M_AXI_IC 1 5 1 5100
preplace netloc xlconstant_0_dout 1 2 1 300
preplace netloc Convolution_Layer_32bit_0_ila_master_weights_addr_reg 1 5 2 2670 540 NJ
preplace netloc Convolution_Layer_32bit_0_ila_master_weight_filter_height 1 2 4 350 9940 NJ 9940 NJ 9940 2770
preplace netloc Convolution_Layer_32bit_0_ila_master_affine_filters_iterations 1 2 4 110 9770 NJ 9770 NJ 9770 2490
preplace netloc Convolution_Layer_32bit_0_ila_controller_channel_iteration_calc 1 5 1 4880
preplace netloc Convolution_Layer_32bit_0_ila_volume_router_delay_shift_register 1 5 1 3600
preplace netloc Convolution_Layer_32bit_0_ila_bias_fifo_valid 1 5 1 3870
preplace netloc Convolution_Layer_32bit_0_ila_volume_mux_recycled_data_wr_en 1 5 1 3310
preplace netloc Convolution_Layer_32bit_0_ila_master_convolution_done 1 5 1 3080
preplace netloc Convolution_Layer_32bit_0_ila_master_more_dsps 1 2 4 370 9820 NJ 9820 NJ 9820 2780
preplace netloc Convolution_Layer_32bit_0_ila_controller_filter_column_counter 1 5 1 4660
preplace netloc clk_wiz_0_locked 1 1 1 -370
preplace netloc Convolution_Layer_32bit_0_ila_master_last_channel_base 1 5 2 3010 1090 5530J
preplace netloc Convolution_Layer_32bit_0_ila_master_axi_rready 1 5 2 2550 300 NJ
levelinfo -pg 1 -550 -450 -180 720 1130 2200 5360 5960 6150 -top 0 -bot 13340
",
}

  # Restore current instance
  current_bd_instance $oldCurInst

  save_bd_design
}
# End of create_root_design()


##################################################################
# MAIN FLOW
##################################################################

create_root_design ""


