# Design-of-Dual-Clock-Asynchronous-FIFO
This repo contains verilog code for an asynchronous FIFO of 64*8 with 40MHz write clock and 10Mhz read clock.
