20:55:03 INFO  : Registering command handlers for SDK TCF services
20:55:04 INFO  : Launching XSCT server: xsct.bat -interactive F:\FPGA_project\vivado\miz701n\7010\2016_4\PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\temp_xsdb_launch_script.tcl
20:55:07 INFO  : XSCT server has started successfully.
20:55:08 INFO  : Successfully done setting XSCT server connection channel  
20:55:08 INFO  : Successfully done setting SDK workspace  
20:55:08 INFO  : Processing command line option -hwspec F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper.hdf.
20:57:46 INFO  : Refreshed build settings on project lwip_echo_server
21:07:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:07:51 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854643' is selected.
21:07:51 INFO  : 'jtag frequency' command is executed.
21:07:51 INFO  : Sourcing of 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:07:51 INFO  : Context for 'APU' is selected.
21:07:51 INFO  : System reset is completed.
21:07:54 INFO  : 'after 3000' command is executed.
21:07:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854643" && level==0} -index 1' command is executed.
21:07:56 INFO  : FPGA configured successfully with bitstream "F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:07:56 INFO  : Context for 'APU' is selected.
21:07:56 INFO  : Hardware design information is loaded from 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:07:57 INFO  : Context for 'APU' is selected.
21:07:57 INFO  : 'ps7_init' command is executed.
21:07:57 INFO  : 'ps7_post_config' command is executed.
21:07:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:57 INFO  : The application 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server/Debug/lwip_echo_server.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:07:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854643" && level==0} -index 1
fpga -file F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
loadhw F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
dow F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server/Debug/lwip_echo_server.elf
----------------End of Script----------------

21:07:58 INFO  : Memory regions updated for context APU
21:07:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:58 INFO  : 'con' command is executed.
21:07:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
con
----------------End of Script----------------

21:07:58 INFO  : Launch script is exported to file 'F:\FPGA_project\vivado\miz701n\7010\2016_4\PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lwip_echo_server.elf_on_local.tcl'
21:08:39 INFO  : Disconnected from the channel tcfchan#1.
21:08:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:08:41 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854643' is selected.
21:08:41 INFO  : 'jtag frequency' command is executed.
21:08:41 INFO  : Sourcing of 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:08:41 INFO  : Context for 'APU' is selected.
21:08:41 INFO  : System reset is completed.
21:08:44 INFO  : 'after 3000' command is executed.
21:08:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854643" && level==0} -index 1' command is executed.
21:08:46 INFO  : FPGA configured successfully with bitstream "F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:08:46 INFO  : Context for 'APU' is selected.
21:08:49 INFO  : Hardware design information is loaded from 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:08:49 INFO  : Context for 'APU' is selected.
21:08:49 INFO  : 'ps7_init' command is executed.
21:08:49 INFO  : 'ps7_post_config' command is executed.
21:08:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:50 INFO  : The application 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server/Debug/lwip_echo_server.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:08:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854643" && level==0} -index 1
fpga -file F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
loadhw F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
dow F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server/Debug/lwip_echo_server.elf
----------------End of Script----------------

21:08:50 INFO  : Memory regions updated for context APU
21:08:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:50 INFO  : 'con' command is executed.
21:08:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
con
----------------End of Script----------------

21:08:50 INFO  : Launch script is exported to file 'F:\FPGA_project\vivado\miz701n\7010\2016_4\PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lwip_echo_server.elf_on_local.tcl'
21:12:28 INFO  : Disconnected from the channel tcfchan#2.
21:12:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:12:29 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854643' is selected.
21:12:29 INFO  : 'jtag frequency' command is executed.
21:12:29 INFO  : Sourcing of 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:12:29 INFO  : Context for 'APU' is selected.
21:12:29 INFO  : System reset is completed.
21:12:32 INFO  : 'after 3000' command is executed.
21:12:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854643" && level==0} -index 1' command is executed.
21:12:34 INFO  : FPGA configured successfully with bitstream "F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:12:34 INFO  : Context for 'APU' is selected.
21:12:37 INFO  : Hardware design information is loaded from 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:12:37 INFO  : Context for 'APU' is selected.
21:12:38 INFO  : 'ps7_init' command is executed.
21:12:38 INFO  : 'ps7_post_config' command is executed.
21:12:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:38 INFO  : The application 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server/Debug/lwip_echo_server.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:12:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854643" && level==0} -index 1
fpga -file F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
loadhw F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
dow F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server/Debug/lwip_echo_server.elf
----------------End of Script----------------

21:12:38 INFO  : Memory regions updated for context APU
21:12:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:38 INFO  : 'con' command is executed.
21:12:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
con
----------------End of Script----------------

21:12:38 INFO  : Launch script is exported to file 'F:\FPGA_project\vivado\miz701n\7010\2016_4\PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lwip_echo_server.elf_on_local.tcl'
21:17:43 INFO  : Disconnected from the channel tcfchan#3.
21:19:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:06 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854643' is selected.
21:19:06 INFO  : 'jtag frequency' command is executed.
21:19:06 INFO  : Sourcing of 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:19:06 INFO  : Context for 'APU' is selected.
21:19:06 INFO  : System reset is completed.
21:19:09 INFO  : 'after 3000' command is executed.
21:19:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854643" && level==0} -index 1' command is executed.
21:19:12 INFO  : FPGA configured successfully with bitstream "F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:19:12 INFO  : Context for 'APU' is selected.
21:19:15 INFO  : Hardware design information is loaded from 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:19:15 INFO  : Context for 'APU' is selected.
21:19:16 INFO  : 'ps7_init' command is executed.
21:19:16 INFO  : 'ps7_post_config' command is executed.
21:19:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:16 INFO  : The application 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server/Debug/lwip_echo_server.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:19:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854643" && level==0} -index 1
fpga -file F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
loadhw F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
dow F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server/Debug/lwip_echo_server.elf
----------------End of Script----------------

21:19:16 INFO  : Memory regions updated for context APU
21:19:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:16 INFO  : 'con' command is executed.
21:19:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
con
----------------End of Script----------------

21:19:16 INFO  : Launch script is exported to file 'F:\FPGA_project\vivado\miz701n\7010\2016_4\PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lwip_echo_server.elf_on_local.tcl'
21:19:56 INFO  : Disconnected from the channel tcfchan#4.
21:26:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:02 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854643' is selected.
21:26:02 INFO  : 'jtag frequency' command is executed.
21:26:02 INFO  : Sourcing of 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:26:02 INFO  : Context for 'APU' is selected.
21:26:02 INFO  : System reset is completed.
21:26:05 INFO  : 'after 3000' command is executed.
21:26:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854643" && level==0} -index 1' command is executed.
21:26:08 INFO  : FPGA configured successfully with bitstream "F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:26:08 INFO  : Context for 'APU' is selected.
21:26:14 INFO  : Hardware design information is loaded from 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:26:14 INFO  : Context for 'APU' is selected.
21:26:19 INFO  : 'ps7_init' command is executed.
21:26:19 INFO  : 'ps7_post_config' command is executed.
21:26:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:20 INFO  : The application 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server/Debug/lwip_echo_server.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854643" && level==0} -index 1
fpga -file F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
loadhw F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
dow F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server/Debug/lwip_echo_server.elf
----------------End of Script----------------

21:26:20 INFO  : Memory regions updated for context APU
21:26:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:20 INFO  : 'con' command is executed.
21:26:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
con
----------------End of Script----------------

21:26:20 INFO  : Launch script is exported to file 'F:\FPGA_project\vivado\miz701n\7010\2016_4\PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lwip_echo_server.elf_on_local.tcl'
21:32:44 INFO  : Disconnected from the channel tcfchan#5.
21:35:24 INFO  : Registering command handlers for SDK TCF services
21:35:25 INFO  : Launching XSCT server: xsct.bat -interactive F:\FPGA_project\vivado\miz701n\7010\2016_4\PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\temp_xsdb_launch_script.tcl
21:35:29 INFO  : XSCT server has started successfully.
21:35:29 INFO  : Successfully done setting XSCT server connection channel  
21:35:35 INFO  : Successfully done setting SDK workspace  
21:35:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:53 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854643' is selected.
21:35:53 INFO  : 'jtag frequency' command is executed.
21:35:53 INFO  : Sourcing of 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:35:53 INFO  : Context for 'APU' is selected.
21:35:54 INFO  : System reset is completed.
21:35:57 INFO  : 'after 3000' command is executed.
21:35:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854643" && level==0} -index 1' command is executed.
21:35:59 INFO  : FPGA configured successfully with bitstream "F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:35:59 INFO  : Context for 'APU' is selected.
21:35:59 INFO  : Hardware design information is loaded from 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:35:59 INFO  : Context for 'APU' is selected.
21:36:00 INFO  : 'ps7_init' command is executed.
21:36:00 INFO  : 'ps7_post_config' command is executed.
21:36:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:01 INFO  : The application 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server/Debug/lwip_echo_server.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:36:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854643" && level==0} -index 1
fpga -file F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
loadhw F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
dow F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server/Debug/lwip_echo_server.elf
----------------End of Script----------------

21:36:01 INFO  : Memory regions updated for context APU
21:36:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:01 INFO  : 'con' command is executed.
21:36:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
con
----------------End of Script----------------

21:36:01 INFO  : Launch script is exported to file 'F:\FPGA_project\vivado\miz701n\7010\2016_4\PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lwip_echo_server.elf_on_local.tcl'
21:37:08 INFO  : Disconnected from the channel tcfchan#1.
21:37:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:38:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:39 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854643' is selected.
21:38:41 INFO  : 'jtag frequency' command is executed.
21:38:41 INFO  : Sourcing of 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:38:42 INFO  : Context for 'APU' is selected.
21:38:48 INFO  : System reset is completed.
21:38:51 INFO  : 'after 3000' command is executed.
21:38:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854643" && level==0} -index 1' command is executed.
21:39:08 INFO  : FPGA configured successfully with bitstream "F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:39:09 INFO  : Context for 'APU' is selected.
21:39:18 INFO  : Hardware design information is loaded from 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:39:19 INFO  : Context for 'APU' is selected.
21:39:26 INFO  : 'ps7_init' command is executed.
21:39:29 INFO  : 'ps7_post_config' command is executed.
21:39:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:30 INFO  : The application 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server/Debug/lwip_echo_server.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:39:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854643" && level==0} -index 1
fpga -file F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
loadhw F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
dow F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server/Debug/lwip_echo_server.elf
----------------End of Script----------------

21:39:33 INFO  : Memory regions updated for context APU
21:39:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:59 INFO  : Registering command handlers for SDK TCF services
21:44:59 INFO  : Launching XSCT server: xsct.bat -interactive F:\FPGA_project\vivado\miz701n\7010\2016_4\PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\temp_xsdb_launch_script.tcl
21:45:01 INFO  : XSCT server has started successfully.
21:45:02 INFO  : Successfully done setting XSCT server connection channel  
21:45:02 INFO  : Successfully done setting SDK workspace  
18:04:10 INFO  : Registering command handlers for SDK TCF services
18:04:11 INFO  : Launching XSCT server: xsct.bat -interactive F:\FPGA_project\vivado\miz701n\7010\2016_4\PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\temp_xsdb_launch_script.tcl
18:04:18 INFO  : XSCT server has started successfully.
18:04:18 INFO  : Successfully done setting XSCT server connection channel  
18:04:37 INFO  : Successfully done setting SDK workspace  
18:06:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:39 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854643' is selected.
18:06:39 INFO  : 'jtag frequency' command is executed.
18:06:39 INFO  : Sourcing of 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:06:39 INFO  : Context for 'APU' is selected.
18:06:40 INFO  : System reset is completed.
18:06:43 INFO  : 'after 3000' command is executed.
18:06:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854643" && level==0} -index 1' command is executed.
18:06:45 INFO  : FPGA configured successfully with bitstream "F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:06:45 INFO  : Context for 'APU' is selected.
18:06:45 INFO  : Hardware design information is loaded from 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:06:45 INFO  : Context for 'APU' is selected.
18:06:48 INFO  : 'ps7_init' command is executed.
18:06:48 INFO  : 'ps7_post_config' command is executed.
18:06:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:48 INFO  : The application 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server/Debug/lwip_echo_server.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:06:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854643" && level==0} -index 1
fpga -file F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
loadhw F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
dow F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server/Debug/lwip_echo_server.elf
----------------End of Script----------------

18:06:49 INFO  : Memory regions updated for context APU
18:06:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:50 INFO  : 'con' command is executed.
18:06:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
con
----------------End of Script----------------

18:06:50 INFO  : Launch script is exported to file 'F:\FPGA_project\vivado\miz701n\7010\2016_4\PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lwip_echo_server.elf_on_local.tcl'
18:10:16 INFO  : Disconnected from the channel tcfchan#1.
18:10:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:26 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854643' is selected.
18:10:26 INFO  : 'jtag frequency' command is executed.
18:10:26 INFO  : Sourcing of 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:10:26 INFO  : Context for 'APU' is selected.
18:10:26 INFO  : System reset is completed.
18:10:29 INFO  : 'after 3000' command is executed.
18:10:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854643" && level==0} -index 1' command is executed.
18:10:32 INFO  : FPGA configured successfully with bitstream "F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:10:32 INFO  : Context for 'APU' is selected.
18:10:35 INFO  : Hardware design information is loaded from 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:10:35 INFO  : Context for 'APU' is selected.
18:10:37 INFO  : 'ps7_init' command is executed.
18:10:37 INFO  : 'ps7_post_config' command is executed.
18:10:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:38 INFO  : The application 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server/Debug/lwip_echo_server.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:10:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854643" && level==0} -index 1
fpga -file F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
loadhw F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
dow F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server/Debug/lwip_echo_server.elf
----------------End of Script----------------

18:10:38 INFO  : Memory regions updated for context APU
18:10:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:40 INFO  : 'con' command is executed.
18:10:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
con
----------------End of Script----------------

18:10:40 INFO  : Launch script is exported to file 'F:\FPGA_project\vivado\miz701n\7010\2016_4\PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lwip_echo_server.elf_on_local.tcl'
18:13:36 INFO  : Disconnected from the channel tcfchan#2.
18:48:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:36 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854643' is selected.
18:48:36 INFO  : 'jtag frequency' command is executed.
18:48:36 INFO  : Sourcing of 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:48:36 INFO  : Context for 'APU' is selected.
18:48:37 INFO  : System reset is completed.
18:48:40 INFO  : 'after 3000' command is executed.
18:48:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854643" && level==0} -index 1' command is executed.
18:48:42 INFO  : FPGA configured successfully with bitstream "F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:48:42 INFO  : Context for 'APU' is selected.
18:48:46 INFO  : Hardware design information is loaded from 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:48:46 INFO  : Context for 'APU' is selected.
18:48:46 INFO  : 'ps7_init' command is executed.
18:48:46 INFO  : 'ps7_post_config' command is executed.
18:48:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:47 INFO  : The application 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server/Debug/lwip_echo_server.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:48:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854643" && level==0} -index 1
fpga -file F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
loadhw F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
dow F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server/Debug/lwip_echo_server.elf
----------------End of Script----------------

18:48:47 INFO  : Memory regions updated for context APU
18:48:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:48 INFO  : 'con' command is executed.
18:48:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
con
----------------End of Script----------------

18:48:48 INFO  : Launch script is exported to file 'F:\FPGA_project\vivado\miz701n\7010\2016_4\PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lwip_echo_server.elf_on_local.tcl'
18:54:43 INFO  : Disconnected from the channel tcfchan#3.
18:54:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:45 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854643' is selected.
18:54:45 INFO  : 'jtag frequency' command is executed.
18:54:45 INFO  : Sourcing of 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:54:45 INFO  : Context for 'APU' is selected.
18:54:45 INFO  : System reset is completed.
18:54:48 INFO  : 'after 3000' command is executed.
18:54:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854643" && level==0} -index 1' command is executed.
18:54:50 INFO  : FPGA configured successfully with bitstream "F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:54:50 INFO  : Context for 'APU' is selected.
18:54:53 INFO  : Hardware design information is loaded from 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:54:53 INFO  : Context for 'APU' is selected.
18:54:54 INFO  : 'ps7_init' command is executed.
18:54:54 INFO  : 'ps7_post_config' command is executed.
18:54:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:54 INFO  : The application 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server/Debug/lwip_echo_server.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:54:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854643" && level==0} -index 1
fpga -file F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
loadhw F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
dow F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server/Debug/lwip_echo_server.elf
----------------End of Script----------------

18:54:54 INFO  : Memory regions updated for context APU
18:54:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:55 INFO  : 'con' command is executed.
18:54:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
con
----------------End of Script----------------

18:54:55 INFO  : Launch script is exported to file 'F:\FPGA_project\vivado\miz701n\7010\2016_4\PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lwip_echo_server.elf_on_local.tcl'
18:55:49 INFO  : Disconnected from the channel tcfchan#4.
19:04:11 INFO  : Registering command handlers for SDK TCF services
19:04:12 INFO  : Launching XSCT server: xsct.bat -interactive F:\FPGA_project\vivado\miz701n\7010\2016_4\PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\temp_xsdb_launch_script.tcl
19:04:18 INFO  : XSCT server has started successfully.
19:04:18 INFO  : Successfully done setting XSCT server connection channel  
19:04:38 INFO  : Successfully done setting SDK workspace  
19:04:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:04:53 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854643' is selected.
19:04:53 INFO  : 'jtag frequency' command is executed.
19:04:53 INFO  : Sourcing of 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:04:53 INFO  : Context for 'APU' is selected.
19:04:53 INFO  : System reset is completed.
19:04:56 INFO  : 'after 3000' command is executed.
19:04:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854643" && level==0} -index 1' command is executed.
19:04:59 INFO  : FPGA configured successfully with bitstream "F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:04:59 INFO  : Context for 'APU' is selected.
19:04:59 INFO  : Hardware design information is loaded from 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:04:59 INFO  : Context for 'APU' is selected.
19:04:59 INFO  : 'ps7_init' command is executed.
19:05:00 INFO  : 'ps7_post_config' command is executed.
19:05:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:00 INFO  : The application 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server/Debug/lwip_echo_server.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:05:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854643" && level==0} -index 1
fpga -file F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
loadhw F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
dow F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server/Debug/lwip_echo_server.elf
----------------End of Script----------------

19:05:00 INFO  : Memory regions updated for context APU
19:05:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:01 INFO  : 'con' command is executed.
19:05:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
con
----------------End of Script----------------

19:05:01 INFO  : Launch script is exported to file 'F:\FPGA_project\vivado\miz701n\7010\2016_4\PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lwip_echo_server.elf_on_local.tcl'
19:12:59 INFO  : Disconnected from the channel tcfchan#1.
19:42:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1545] Problem running tcl command ::sw_lwip141_v1_7::lwip_drc : ERROR: Both partial and full checksums on Tx path can not be enabled at the same time
    while executing
"error "ERROR: Both partial and full checksums on Tx path can not be enabled at the same time" "" "MDT_ERROR""
    (procedure "lwip_axi_ethernet_hw_drc" line 20)
    invoked from within
"lwip_axi_ethernet_hw_drc $libhandle $ip"
    ("foreach" body line 8)
    invoked from within
"foreach ip $emacs_list {
		set iptype [common::get_property IP_NAME [get_cells -hier $ip]]
		if {$iptype == "xps_ethernetlite" || $iptype == "axi_ethe..."
    (procedure "lwip_hw_drc" line 2)
    invoked from within
"lwip_hw_drc $libhandle $emac_names_list"
    (procedure "::sw_lwip141_v1_7::lwip_drc" line 37)
    invoked from within
"::sw_lwip141_v1_7::lwip_drc lwip141"
ERROR: [Hsi 55-1440] Error(s) while running DRCs.

19:42:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1450] Error: running generate_bsp.

19:42:09 ERROR : Error generating bsp sources: Failed in generating sources
19:42:10 ERROR : Failed to regenerate sources for BSP project lwip_echo_server_bsp
org.eclipse.core.runtime.CoreException: Internal error occurred while generating bsp sources. Please check the SDK Log view for further details.
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:178)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2241)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
19:45:01 INFO  : Refreshed build settings on project lwip_echo_server
19:46:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1545] Problem running tcl command ::sw_lwip141_v1_7::lwip_drc : ERROR: Both partial and full checksums on Tx path can not be enabled at the same time
    while executing
"error "ERROR: Both partial and full checksums on Tx path can not be enabled at the same time" "" "MDT_ERROR""
    (procedure "lwip_axi_ethernet_hw_drc" line 20)
    invoked from within
"lwip_axi_ethernet_hw_drc $libhandle $ip"
    ("foreach" body line 8)
    invoked from within
"foreach ip $emacs_list {
		set iptype [common::get_property IP_NAME [get_cells -hier $ip]]
		if {$iptype == "xps_ethernetlite" || $iptype == "axi_ethe..."
    (procedure "lwip_hw_drc" line 2)
    invoked from within
"lwip_hw_drc $libhandle $emac_names_list"
    (procedure "::sw_lwip141_v1_7::lwip_drc" line 37)
    invoked from within
"::sw_lwip141_v1_7::lwip_drc lwip141"
ERROR: [Hsi 55-1440] Error(s) while running DRCs.
ERROR: [Hsi 55-1450] Error: running generate_bsp.

19:46:19 ERROR : Error generating bsp sources: Failed in generating sources
19:46:19 ERROR : Failed to regenerate sources for BSP project lwip_echo_server_bsp
org.eclipse.core.runtime.CoreException: Internal error occurred while generating bsp sources. Please check the SDK Log view for further details.
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:178)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2241)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
20:09:10 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1493986118396,  Project:1493901954394
20:09:10 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:09:11 INFO  : Copied contents of F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
20:09:18 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:09:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1545] Problem running tcl command ::sw_lwip141_v1_7::lwip_drc : ERROR: Both partial and full checksums on Tx path can not be enabled at the same time
    while executing
"error "ERROR: Both partial and full checksums on Tx path can not be enabled at the same time" "" "MDT_ERROR""
    (procedure "lwip_axi_ethernet_hw_drc" line 20)
    invoked from within
"lwip_axi_ethernet_hw_drc $libhandle $ip"
    ("foreach" body line 8)
    invoked from within
"foreach ip $emacs_list {
		set iptype [common::get_property IP_NAME [get_cells -hier $ip]]
		if {$iptype == "xps_ethernetlite" || $iptype == "axi_ethe..."
    (procedure "lwip_hw_drc" line 2)
    invoked from within
"lwip_hw_drc $libhandle $emac_names_list"
    (procedure "::sw_lwip141_v1_7::lwip_drc" line 37)
    invoked from within
"::sw_lwip141_v1_7::lwip_drc lwip141"
ERROR: [Hsi 55-1440] Error(s) while running DRCs.

20:09:20 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::generate_bsp' failed due to earlier errors.

20:09:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1450] Error: running generate_bsp.

20:09:20 ERROR : Error updating BSP project MSS files.
20:09:20 INFO  : Updating hardware inferred compiler options for lwip_echo_server.
20:09:20 INFO  : Clearing existing target manager status.
20:09:25 INFO  : Closing and re-opening the MSS file of ther project lwip_echo_server_bsp
20:09:26 INFO  : Closing and re-opening the MSS file of ther project lwip_echo_server_bsp
20:09:26 INFO  : Closing and re-opening the MSS file of ther project lwip_echo_server_bsp
20:09:26 INFO  : Closing and re-opening the MSS file of ther project lwip_echo_server_bsp
20:09:26 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:09:28 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:12:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1545] Problem running tcl command ::sw_lwip141_v1_7::lwip_drc : ERROR: Both partial and full checksums on Tx path can not be enabled at the same time
    while executing
"error "ERROR: Both partial and full checksums on Tx path can not be enabled at the same time" "" "MDT_ERROR""
    (procedure "lwip_axi_ethernet_hw_drc" line 20)
    invoked from within
"lwip_axi_ethernet_hw_drc $libhandle $ip"
    ("foreach" body line 8)
    invoked from within
"foreach ip $emacs_list {
		set iptype [common::get_property IP_NAME [get_cells -hier $ip]]
		if {$iptype == "xps_ethernetlite" || $iptype == "axi_ethe..."
    (procedure "lwip_hw_drc" line 2)
    invoked from within
"lwip_hw_drc $libhandle $emac_names_list"
    (procedure "::sw_lwip141_v1_7::lwip_drc" line 37)
    invoked from within
"::sw_lwip141_v1_7::lwip_drc lwip141"

20:12:25 ERROR : Error generating bsp sources: Failed in generating sources
20:12:25 ERROR : Failed to generate sources for BSP project lwip_echo_server_bsp
org.eclipse.core.runtime.CoreException: Internal error occurred while generating bsp sources. Please check the SDK Log view for further details.
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:178)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2241)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
20:12:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1440] Error(s) while running DRCs.
ERROR: [Hsi 55-1450] Error: running generate_bsp.

20:12:30 INFO  : Refreshed build settings on project lwip_echo_server
20:12:40 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
20:13:08 INFO  : Launching XSCT server: xsct.bat -interactive F:\FPGA_project\vivado\miz701n\7010\2016_4\PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\temp_xsdb_launch_script.tcl
20:13:11 INFO  : XSCT server has started successfully.
20:13:12 INFO  : Successfully done setting XSCT server connection channel  
20:13:12 INFO  : Successfully done setting SDK workspace  
20:13:21 INFO  : Registering command handlers for SDK TCF services
20:14:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1545] Problem running tcl command ::sw_lwip141_v1_7::lwip_drc : ERROR: Both partial and full checksums on Tx path can not be enabled at the same time
    while executing
"error "ERROR: Both partial and full checksums on Tx path can not be enabled at the same time" "" "MDT_ERROR""
    (procedure "lwip_axi_ethernet_hw_drc" line 20)
    invoked from within
"lwip_axi_ethernet_hw_drc $libhandle $ip"
    ("foreach" body line 8)
    invoked from within
"foreach ip $emacs_list {
		set iptype [common::get_property IP_NAME [get_cells -hier $ip]]
		if {$iptype == "xps_ethernetlite" || $iptype == "axi_ethe..."
    (procedure "lwip_hw_drc" line 2)
    invoked from within
"lwip_hw_drc $libhandle $emac_names_list"
    (procedure "::sw_lwip141_v1_7::lwip_drc" line 37)
    invoked from within
"::sw_lwip141_v1_7::lwip_drc lwip141"
ERROR: [Hsi 55-1440] Error(s) while running DRCs.

20:14:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1450] Error: running generate_bsp.

20:14:02 ERROR : Error generating bsp sources: Failed in generating sources
20:14:03 ERROR : Failed to regenerate sources for BSP project lwip_echo_server_bsp
org.eclipse.core.runtime.CoreException: Internal error occurred while generating bsp sources. Please check the SDK Log view for further details.
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:178)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2241)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
20:14:54 INFO  : Refreshed build settings on project lwip_echo_server
20:29:37 INFO  : Refreshed build settings on project lwip_echo_server
21:25:04 INFO  : Saving repository preferences.
21:25:04 INFO  : Reading in cores from local repositories: 
		 F:\FPGA_project\vivado\miz701n\7010\2016_4\PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\sdk_repo
21:25:04 INFO  : Cleaning BSP projects in the workspace.
21:26:31 INFO  : Registering command handlers for SDK TCF services
21:26:32 INFO  : Launching XSCT server: xsct.bat -interactive F:\FPGA_project\vivado\miz701n\7010\2016_4\PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\temp_xsdb_launch_script.tcl
21:26:35 INFO  : XSCT server has started successfully.
21:26:35 INFO  : Successfully done setting XSCT server connection channel  
21:26:35 INFO  : Restoring local repository preferences: 
		 F:\FPGA_project\vivado\miz701n\7010\2016_4\PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\sdk_repo
21:26:35 INFO  : Successfully done setting SDK workspace  
21:28:27 INFO  : Refreshed build settings on project lwip_echo_server
21:31:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:38 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854643' is selected.
21:31:38 INFO  : 'jtag frequency' command is executed.
21:31:38 INFO  : Sourcing of 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:31:38 INFO  : Context for 'APU' is selected.
21:31:38 INFO  : System reset is completed.
21:31:41 INFO  : 'after 3000' command is executed.
21:31:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854643" && level==0} -index 1' command is executed.
21:31:44 INFO  : FPGA configured successfully with bitstream "F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:31:44 INFO  : Context for 'APU' is selected.
21:31:44 INFO  : Hardware design information is loaded from 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:31:44 INFO  : Context for 'APU' is selected.
21:31:45 INFO  : 'ps7_init' command is executed.
21:31:45 INFO  : 'ps7_post_config' command is executed.
21:31:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:45 INFO  : The application 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server/Debug/lwip_echo_server.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:31:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854643" && level==0} -index 1
fpga -file F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
loadhw F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
dow F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server/Debug/lwip_echo_server.elf
----------------End of Script----------------

21:31:45 INFO  : Memory regions updated for context APU
21:31:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:46 INFO  : 'con' command is executed.
21:31:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
con
----------------End of Script----------------

21:31:46 INFO  : Launch script is exported to file 'F:\FPGA_project\vivado\miz701n\7010\2016_4\PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lwip_echo_server.elf_on_local.tcl'
21:34:05 INFO  : Disconnected from the channel tcfchan#1.
21:34:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:07 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854643' is selected.
21:34:07 INFO  : 'jtag frequency' command is executed.
21:34:07 INFO  : Sourcing of 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:34:07 INFO  : Context for 'APU' is selected.
21:34:07 INFO  : System reset is completed.
21:34:10 INFO  : 'after 3000' command is executed.
21:34:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854643" && level==0} -index 1' command is executed.
21:34:12 INFO  : FPGA configured successfully with bitstream "F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:34:12 INFO  : Context for 'APU' is selected.
21:34:15 INFO  : Hardware design information is loaded from 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:34:15 INFO  : Context for 'APU' is selected.
21:34:16 INFO  : 'ps7_init' command is executed.
21:34:16 INFO  : 'ps7_post_config' command is executed.
21:34:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:16 INFO  : The application 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server/Debug/lwip_echo_server.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854643" && level==0} -index 1
fpga -file F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
loadhw F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
dow F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server/Debug/lwip_echo_server.elf
----------------End of Script----------------

21:34:16 INFO  : Memory regions updated for context APU
21:34:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:17 INFO  : 'con' command is executed.
21:34:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
con
----------------End of Script----------------

21:34:17 INFO  : Launch script is exported to file 'F:\FPGA_project\vivado\miz701n\7010\2016_4\PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lwip_echo_server.elf_on_local.tcl'
21:35:55 INFO  : Disconnected from the channel tcfchan#2.
09:20:02 INFO  : Registering command handlers for SDK TCF services
09:20:02 INFO  : Launching XSCT server: xsct.bat -interactive F:\FPGA_project\vivado\miz701n\7010\2016_4\PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\temp_xsdb_launch_script.tcl
09:20:08 INFO  : XSCT server has started successfully.
09:20:10 INFO  : Successfully done setting XSCT server connection channel  
09:20:10 INFO  : Successfully done setting SDK workspace  
09:20:10 INFO  : Restoring local repository preferences: 
		 F:\FPGA_project\vivado\miz701n\7010\2016_4\PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\sdk_repo
09:20:59 INFO  : Refreshed build settings on project lwip_echo_server
09:22:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:22:45 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854643' is selected.
09:22:45 INFO  : 'jtag frequency' command is executed.
09:22:45 INFO  : Sourcing of 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:22:45 INFO  : Context for 'APU' is selected.
09:22:45 INFO  : System reset is completed.
09:22:48 INFO  : 'after 3000' command is executed.
09:22:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854643" && level==0} -index 1' command is executed.
09:22:50 INFO  : FPGA configured successfully with bitstream "F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
09:22:51 INFO  : Context for 'APU' is selected.
09:22:51 INFO  : Hardware design information is loaded from 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
09:22:51 INFO  : Context for 'APU' is selected.
09:22:51 INFO  : 'ps7_init' command is executed.
09:22:51 INFO  : 'ps7_post_config' command is executed.
09:22:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:22:52 INFO  : The application 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server/Debug/lwip_echo_server.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:22:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854643" && level==0} -index 1
fpga -file F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
loadhw F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
dow F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server/Debug/lwip_echo_server.elf
----------------End of Script----------------

09:22:52 INFO  : Memory regions updated for context APU
09:22:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:22:52 INFO  : 'con' command is executed.
09:22:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
con
----------------End of Script----------------

09:22:52 INFO  : Launch script is exported to file 'F:\FPGA_project\vivado\miz701n\7010\2016_4\PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lwip_echo_server.elf_on_local.tcl'
09:24:45 INFO  : Disconnected from the channel tcfchan#1.
09:24:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:24:47 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854643' is selected.
09:24:47 INFO  : 'jtag frequency' command is executed.
09:24:47 INFO  : Sourcing of 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:24:47 INFO  : Context for 'APU' is selected.
09:24:47 INFO  : System reset is completed.
09:24:50 INFO  : 'after 3000' command is executed.
09:24:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854643" && level==0} -index 1' command is executed.
09:24:52 INFO  : FPGA configured successfully with bitstream "F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
09:24:52 INFO  : Context for 'APU' is selected.
09:24:56 INFO  : Hardware design information is loaded from 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
09:24:56 INFO  : Context for 'APU' is selected.
09:24:56 INFO  : 'ps7_init' command is executed.
09:24:56 INFO  : 'ps7_post_config' command is executed.
09:24:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:24:57 INFO  : The application 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server/Debug/lwip_echo_server.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:24:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854643" && level==0} -index 1
fpga -file F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
loadhw F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
dow F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server/Debug/lwip_echo_server.elf
----------------End of Script----------------

09:24:57 INFO  : Memory regions updated for context APU
09:24:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:24:57 INFO  : 'con' command is executed.
09:24:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
con
----------------End of Script----------------

09:24:57 INFO  : Launch script is exported to file 'F:\FPGA_project\vivado\miz701n\7010\2016_4\PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lwip_echo_server.elf_on_local.tcl'
09:34:45 INFO  : Disconnected from the channel tcfchan#2.
09:34:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:34:47 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854643' is selected.
09:34:47 INFO  : 'jtag frequency' command is executed.
09:34:47 INFO  : Sourcing of 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:34:47 INFO  : Context for 'APU' is selected.
09:34:47 INFO  : System reset is completed.
09:34:50 INFO  : 'after 3000' command is executed.
09:34:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854643" && level==0} -index 1' command is executed.
09:34:52 INFO  : FPGA configured successfully with bitstream "F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
09:34:52 INFO  : Context for 'APU' is selected.
09:34:55 INFO  : Hardware design information is loaded from 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
09:34:55 INFO  : Context for 'APU' is selected.
09:34:56 INFO  : 'ps7_init' command is executed.
09:34:56 INFO  : 'ps7_post_config' command is executed.
09:34:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:34:56 INFO  : The application 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server/Debug/lwip_echo_server.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:34:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854643" && level==0} -index 1
fpga -file F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
loadhw F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
dow F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server/Debug/lwip_echo_server.elf
----------------End of Script----------------

09:34:56 INFO  : Memory regions updated for context APU
09:34:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:34:56 INFO  : 'con' command is executed.
09:34:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
con
----------------End of Script----------------

09:34:56 INFO  : Launch script is exported to file 'F:\FPGA_project\vivado\miz701n\7010\2016_4\PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lwip_echo_server.elf_on_local.tcl'
09:47:52 INFO  : Disconnected from the channel tcfchan#3.
10:02:53 INFO  : Registering command handlers for SDK TCF services
10:02:54 INFO  : Launching XSCT server: xsct.bat -interactive F:\FPGA_project\vivado\miz701n\7010\2016_4\PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\temp_xsdb_launch_script.tcl
10:02:57 INFO  : XSCT server has started successfully.
10:02:58 INFO  : Successfully done setting XSCT server connection channel  
10:02:58 INFO  : Restoring local repository preferences: 
		 F:\FPGA_project\vivado\miz701n\7010\2016_4\PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\sdk_repo
10:02:58 INFO  : Successfully done setting SDK workspace  
10:08:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:08:40 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854643' is selected.
10:08:40 INFO  : 'jtag frequency' command is executed.
10:08:40 INFO  : Sourcing of 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:08:40 INFO  : Context for 'APU' is selected.
10:08:40 INFO  : System reset is completed.
10:08:43 INFO  : 'after 3000' command is executed.
10:08:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854643" && level==0} -index 1' command is executed.
10:08:45 INFO  : FPGA configured successfully with bitstream "F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:08:45 INFO  : Context for 'APU' is selected.
10:08:45 INFO  : Hardware design information is loaded from 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:08:45 INFO  : Context for 'APU' is selected.
10:08:46 INFO  : 'ps7_init' command is executed.
10:08:46 INFO  : 'ps7_post_config' command is executed.
10:08:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:46 INFO  : The application 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:08:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854643" && level==0} -index 1
fpga -file F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
loadhw F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
dow F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/test/Debug/test.elf
----------------End of Script----------------

10:08:46 INFO  : Memory regions updated for context APU
10:08:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:47 INFO  : 'con' command is executed.
10:08:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
con
----------------End of Script----------------

10:08:47 INFO  : Launch script is exported to file 'F:\FPGA_project\vivado\miz701n\7010\2016_4\PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
10:13:52 INFO  : Disconnected from the channel tcfchan#1.
14:09:52 INFO  : Registering command handlers for SDK TCF services
14:09:52 INFO  : Launching XSCT server: xsct.bat -interactive F:\FPGA_project\vivado\miz701n\7010\2016_4\PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\temp_xsdb_launch_script.tcl
14:09:56 INFO  : XSCT server has started successfully.
14:09:56 INFO  : Successfully done setting XSCT server connection channel  
14:09:56 INFO  : Successfully done setting SDK workspace  
14:09:56 INFO  : Restoring local repository preferences: 
		 F:\FPGA_project\vivado\miz701n\7010\2016_4\PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\sdk_repo
19:30:12 INFO  : Registering command handlers for SDK TCF services
19:30:12 INFO  : Launching XSCT server: xsct.bat -interactive F:\FPGA_project\vivado\miz701n\7010\2016_4\PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\temp_xsdb_launch_script.tcl
19:30:17 INFO  : XSCT server has started successfully.
19:30:17 INFO  : Successfully done setting XSCT server connection channel  
19:30:17 INFO  : Successfully done setting SDK workspace  
19:30:17 INFO  : Restoring local repository preferences: 
		 F:\FPGA_project\vivado\miz701n\7010\2016_4\PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\sdk_repo
19:33:04 INFO  : Registering command handlers for SDK TCF services
19:33:05 INFO  : Launching XSCT server: xsct.bat -interactive F:\FPGA_project\vivado\miz701n\7010\2016_4\PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\temp_xsdb_launch_script.tcl
19:33:09 INFO  : XSCT server has started successfully.
19:33:09 INFO  : Successfully done setting XSCT server connection channel  
19:33:09 INFO  : Restoring local repository preferences: 
		 F:\FPGA_project\vivado\miz701n\7010\2016_4\PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\sdk_repo
19:33:09 INFO  : Successfully done setting SDK workspace  
19:35:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:35:49 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854643' is selected.
19:35:49 INFO  : 'jtag frequency' command is executed.
19:35:49 INFO  : Sourcing of 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:35:49 INFO  : Context for 'APU' is selected.
19:35:49 INFO  : System reset is completed.
19:35:52 INFO  : 'after 3000' command is executed.
19:35:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854643" && level==0} -index 1' command is executed.
19:35:54 INFO  : FPGA configured successfully with bitstream "F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:35:54 INFO  : Context for 'APU' is selected.
19:35:55 INFO  : Hardware design information is loaded from 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:35:55 INFO  : Context for 'APU' is selected.
19:35:55 INFO  : 'ps7_init' command is executed.
19:35:55 INFO  : 'ps7_post_config' command is executed.
19:35:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:56 INFO  : The application 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server/Debug/lwip_echo_server.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:35:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854643" && level==0} -index 1
fpga -file F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
loadhw F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
dow F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server/Debug/lwip_echo_server.elf
----------------End of Script----------------

19:35:56 INFO  : Memory regions updated for context APU
19:35:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:56 INFO  : 'con' command is executed.
19:35:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
con
----------------End of Script----------------

19:35:56 INFO  : Launch script is exported to file 'F:\FPGA_project\vivado\miz701n\7010\2016_4\PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lwip_echo_server.elf_on_local.tcl'
19:37:00 INFO  : Disconnected from the channel tcfchan#1.
19:37:19 INFO  : Refreshed build settings on project lwip_echo_server
19:39:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:39:05 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854643' is selected.
19:39:05 INFO  : 'jtag frequency' command is executed.
19:39:05 INFO  : Sourcing of 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:39:05 INFO  : Context for 'APU' is selected.
19:39:05 INFO  : System reset is completed.
19:39:08 INFO  : 'after 3000' command is executed.
19:39:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854643" && level==0} -index 1' command is executed.
19:39:10 INFO  : FPGA configured successfully with bitstream "F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:39:10 INFO  : Context for 'APU' is selected.
19:39:11 INFO  : Hardware design information is loaded from 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:39:11 INFO  : Context for 'APU' is selected.
19:39:12 INFO  : 'ps7_init' command is executed.
19:39:12 INFO  : 'ps7_post_config' command is executed.
19:39:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:12 INFO  : The application 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server/Debug/lwip_echo_server.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:39:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854643" && level==0} -index 1
fpga -file F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
loadhw F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
dow F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server/Debug/lwip_echo_server.elf
----------------End of Script----------------

19:39:12 INFO  : Memory regions updated for context APU
19:39:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:13 INFO  : 'con' command is executed.
19:39:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854643"} -index 0
con
----------------End of Script----------------

19:39:13 INFO  : Launch script is exported to file 'F:\FPGA_project\vivado\miz701n\7010\2016_4\PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lwip_echo_server.elf_on_local.tcl'
19:40:15 INFO  : Disconnected from the channel tcfchan#2.
19:40:30 INFO  : Refreshed build settings on project lwip_echo_server
16:44:16 INFO  : Registering command handlers for SDK TCF services
16:44:16 INFO  : Launching XSCT server: xsct.bat -interactive J:\FEP\ESFP1512\MZ702AB\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\temp_xsdb_launch_script.tcl
16:44:17 INFO  : XSCT server has started successfully.
16:44:17 INFO  : Successfully done setting XSCT server connection channel  
16:44:18 INFO  : Successfully done setting SDK workspace  
16:44:18 INFO  : Restoring local repository preferences: 
		 F:\FPGA_project\vivado\miz701n\7010\2016_4\PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\sdk_repo
16:44:18 WARN  : Invalid repository path F:\FPGA_project\vivado\miz701n\7010\2016_4\PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\sdk_repo.
16:44:18 INFO  : Processing command line option -hwspec J:/FEP/ESFP1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper.hdf.
16:45:31 INFO  : Saving repository preferences.
16:45:31 INFO  : Reading in cores from local repositories: 
		 J:\FEP\ESFP1512\MZ702AB\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\sdk_repo
16:45:31 INFO  : Cleaning BSP projects in the workspace.
16:46:34 INFO  : Registering command handlers for SDK TCF services
16:46:34 INFO  : Launching XSCT server: xsct.bat -interactive J:\FEP\ESFP1512\MZ702AB\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\temp_xsdb_launch_script.tcl
16:46:35 INFO  : XSCT server has started successfully.
16:46:35 INFO  : Successfully done setting XSCT server connection channel  
16:46:35 INFO  : Restoring local repository preferences: 
		 J:\FEP\ESFP1512\MZ702AB\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\sdk_repo
16:46:35 INFO  : Successfully done setting SDK workspace  
16:46:35 INFO  : Processing command line option -hwspec J:/FEP/ESFP1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper.hdf.
16:51:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:59 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855041' is selected.
16:51:59 INFO  : 'jtag frequency' command is executed.
16:51:59 INFO  : Sourcing of 'J:/FEP/ESFP1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:51:59 INFO  : Context for 'APU' is selected.
16:51:59 INFO  : System reset is completed.
16:52:02 INFO  : 'after 3000' command is executed.
16:52:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855041" && level==0} -index 1' command is executed.
16:52:06 INFO  : FPGA configured successfully with bitstream "J:/FEP/ESFP1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:52:06 INFO  : Context for 'APU' is selected.
16:52:06 INFO  : Hardware design information is loaded from 'J:/FEP/ESFP1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:52:06 INFO  : Context for 'APU' is selected.
16:52:06 INFO  : 'ps7_init' command is executed.
16:52:06 INFO  : 'ps7_post_config' command is executed.
16:52:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:07 INFO  : The application 'J:/FEP/ESFP1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server/Debug/lwip_echo_server.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:52:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source J:/FEP/ESFP1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855041"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855041" && level==0} -index 1
fpga -file J:/FEP/ESFP1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855041"} -index 0
loadhw J:/FEP/ESFP1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855041"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855041"} -index 0
dow J:/FEP/ESFP1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server/Debug/lwip_echo_server.elf
----------------End of Script----------------

16:52:07 INFO  : Memory regions updated for context APU
16:52:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:07 INFO  : 'con' command is executed.
16:52:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855041"} -index 0
con
----------------End of Script----------------

16:52:07 INFO  : Launch script is exported to file 'J:\FEP\ESFP1512\MZ702AB\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lwip_echo_server.elf_on_local.tcl'
16:53:00 INFO  : Disconnected from the channel tcfchan#1.
15:24:34 INFO  : Registering command handlers for SDK TCF services
15:24:35 INFO  : Launching XSCT server: xsct.bat -interactive J:\FEP\ETH1512\MZ702AB\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\temp_xsdb_launch_script.tcl
15:24:37 INFO  : XSCT server has started successfully.
15:24:37 INFO  : Successfully done setting XSCT server connection channel  
15:24:37 INFO  : Successfully done setting SDK workspace  
15:24:37 INFO  : Restoring local repository preferences: 
		 J:\FEP\ESFP1512\MZ702AB\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\sdk_repo
15:24:37 WARN  : Invalid repository path J:\FEP\ESFP1512\MZ702AB\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\sdk_repo.
15:24:37 INFO  : Processing command line option -hwspec J:/FEP/ETH1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper.hdf.
15:48:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 1.74 not found in repositories

15:48:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:48:05 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:48:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 1.74 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:48:05 INFO  : Unable to read in MSS file J:\FEP\ETH1512\MZ702AB\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\lwip_echo_server_bsp\system.mss : null
15:48:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 1.74 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:48:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 1.74 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:48:05 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

15:48:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 1.74 not found in repositories

15:48:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:48:56 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:48:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 1.74 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:48:56 INFO  : Unable to read in MSS file J:\FEP\ETH1512\MZ702AB\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\lwip_echo_server_bsp\system.mss : null
15:48:56 ERROR : Failed to closesw "J:/FEP/ETH1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server_bsp/system.mss"
Reason: Cannot close sw design 'J:/FEP/ETH1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server_bsp/system.mss'.
Design is not opened in the current session.


15:49:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:03 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855041' is selected.
15:49:03 INFO  : 'jtag frequency' command is executed.
15:49:03 INFO  : Sourcing of 'J:/FEP/ETH1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:49:03 INFO  : Context for 'APU' is selected.
15:49:03 INFO  : System reset is completed.
15:49:06 INFO  : 'after 3000' command is executed.
15:49:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855041" && level==0} -index 1' command is executed.
15:49:10 INFO  : FPGA configured successfully with bitstream "J:/FEP/ETH1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:49:10 INFO  : Context for 'APU' is selected.
15:49:10 INFO  : Hardware design information is loaded from 'J:/FEP/ETH1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:49:10 INFO  : Context for 'APU' is selected.
15:49:10 INFO  : 'ps7_init' command is executed.
15:49:10 INFO  : 'ps7_post_config' command is executed.
15:49:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:10 INFO  : The application 'J:/FEP/ETH1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server/Debug/lwip_echo_server.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:49:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source J:/FEP/ETH1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855041"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855041" && level==0} -index 1
fpga -file J:/FEP/ETH1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855041"} -index 0
loadhw J:/FEP/ETH1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855041"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855041"} -index 0
dow J:/FEP/ETH1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server/Debug/lwip_echo_server.elf
----------------End of Script----------------

15:49:11 INFO  : Memory regions updated for context APU
15:49:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:11 INFO  : 'con' command is executed.
15:49:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855041"} -index 0
con
----------------End of Script----------------

15:49:11 INFO  : Launch script is exported to file 'J:\FEP\ETH1512\MZ702AB\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lwip_echo_server.elf_on_local.tcl'
15:53:07 INFO  : Disconnected from the channel tcfchan#1.
16:03:47 INFO  : Registering command handlers for SDK TCF services
16:03:47 INFO  : Launching XSCT server: xsct.bat -interactive J:\FEP\ETH1512\MZ702AB\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\temp_xsdb_launch_script.tcl
16:03:49 INFO  : XSCT server has started successfully.
16:03:50 INFO  : Successfully done setting XSCT server connection channel  
16:03:50 INFO  : Restoring local repository preferences: 
		 J:\FEP\ESFP1512\MZ702AB\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\sdk_repo
16:03:50 INFO  : Successfully done setting SDK workspace  
16:03:50 WARN  : Invalid repository path J:\FEP\ESFP1512\MZ702AB\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\sdk_repo.
16:03:50 INFO  : Processing command line option -hwspec J:/FEP/ETH1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper.hdf.
16:05:52 INFO  : Saving repository preferences.
16:05:52 INFO  : Reading in cores from local repositories: 
		 J:\FEP\ETH1512\MZ702AB\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\sdk_repo\bsp
16:05:52 INFO  : Cleaning BSP projects in the workspace.
16:05:53 INFO  : Saving repository preferences.
16:06:21 INFO  : Registering command handlers for SDK TCF services
16:06:21 INFO  : Launching XSCT server: xsct.bat -interactive J:\FEP\ETH1512\MZ702AB\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\temp_xsdb_launch_script.tcl
16:06:23 INFO  : XSCT server has started successfully.
16:06:23 INFO  : Successfully done setting XSCT server connection channel  
16:06:24 INFO  : Successfully done setting SDK workspace  
16:06:24 INFO  : Restoring local repository preferences: 
		 J:\FEP\ETH1512\MZ702AB\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\sdk_repo\bsp
16:06:24 INFO  : Processing command line option -hwspec J:/FEP/ETH1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper.hdf.
16:07:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cpu_cortexa9 of version 2.3 not found in repositories

16:07:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 1.74 not found in repositories

16:07:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:07:47 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:07:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cpu_cortexa9 of version 2.3 not found in repositor
16:07:47 ERROR : (XSDB Server)ies

16:07:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 1.74 not found in repos
16:07:47 ERROR : (XSDB Server)itories
ERROR: [Hsi 55-1452] Error: running open_sw_d
16:07:47 ERROR : (XSDB Server)esign.

16:07:47 INFO  : Unable to read in MSS file J:\FEP\ETH1512\MZ702AB\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\lwip_echo_server_bsp\system.mss : null
16:07:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core 
16:07:51 ERROR : (XSDB Server)cpu_cortexa9 of version 2.3 not found in repositories
ERROR: [Hsi 55-1594] Core lwip141 of version 1.74 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:07:51 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:07:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cpu_cortexa9 of version 2.3 not found in repos
16:07:51 ERROR : (XSDB Server)itories

16:07:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 1.74 not found in repositories

16:07:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:07:51 INFO  : Unable to read in MSS file J:\FEP\ETH1512\MZ702AB\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\lwip_echo_server_bsp\system.mss : null
16:07:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cpu_cortexa9 of version 2.3 not found in rep
16:07:51 ERROR : (XSDB Server)ositories

16:07:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 1.74 not found in repositories

16:07:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:07:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594
16:07:51 ERROR : (XSDB Server)] Core cpu_cortexa9 of version 2.3 not found in repositories

16:07:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core
16:07:51 ERROR : (XSDB Server) lwip141 of version 1.74 not found in repositories

16:07:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: run
16:07:51 ERROR : (XSDB Server)ning open_sw_design.

16:07:51 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:07:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cpu_cortexa9 of version 2.3 not found 
16:07:51 ERROR : (XSDB Server)in repositories

16:07:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1
16:07:51 ERROR : (XSDB Server)594] Core lwip141 of version 1.74 not found in reposito
16:07:51 ERROR : (XSDB Server)ries
ERROR
16:07:51 ERROR : (XSDB Server): [Hsi 55-1452] Error: running open_sw_design.

16:07:51 INFO  : Unable to read in MSS file J:\FEP\ETH1512\MZ702AB\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\lwip_echo_server_bsp\system.mss : null
16:07:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cpu_cortexa9 of version 2.3 not found in reposito
16:07:51 ERROR : (XSDB Server)ries

16:07:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] C
16:07:51 ERROR : (XSDB Server)ore lwip141 of version 1.74 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:07:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cpu_cortexa9 of version 2.3 not found in repositories

16:07:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 1.74 not found in repositories

16:07:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:07:51 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:07:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cpu_cortexa9 of version 2.3
16:07:51 ERROR : (XSDB Server) not found in repositories

16:07:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of versi
16:07:51 ERROR : (XSDB Server)on 1.74 not found in repositories

16:07:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: 
16:07:51 ERROR : (XSDB Server)running open_sw_design.

16:07:51 INFO  : Unable to read in MSS file J:\FEP\ETH1512\MZ702AB\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\lwip_echo_server_bsp\system.mss : null
16:07:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cpu_cortexa9 of version 2.3 not found 
16:07:51 ERROR : (XSDB Server)in repositories

16:07:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 1.74 not found in 
16:07:51 ERROR : (XSDB Server)repositories
ERROR: [Hsi 55-1452] Error: runn
16:07:51 ERROR : (XSDB Server)ing open_sw_design.

16:08:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cpu_cortexa9 of version 2.3 not found in repositories

16:08:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 1.74 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:08:02 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:08:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core c
16:08:02 ERROR : (XSDB Server)pu_cortexa9 of version 2.3 not found in repositories

16:08:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 1.74 not found in repositories

16:08:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:08:02 INFO  : Unable to read in MSS file J:\FEP\ETH1512\MZ702AB\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\lwip_echo_server_bsp\system.mss : null
16:08:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cpu_cortexa9 of version 2.3 not found in repo
16:08:02 ERROR : (XSDB Server)sitories

16:08:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 1.74 not found in repositories

16:08:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:08:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cpu_cortexa9 of version 2.3 not found in repositories

16:08:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 1.74 not found in repositories

16:08:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:08:02 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:08:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cpu_cortexa9 of version 2.3 no
16:08:02 ERROR : (XSDB Server)t found in repositories

16:08:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 1.74 not found in repositories

16:08:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:08:02 INFO  : Unable to read in MSS file J:\FEP\ETH1512\MZ702AB\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\lwip_echo_server_bsp\system.mss : null
16:08:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cpu_cortexa9 of version 2.3
16:08:02 ERROR : (XSDB Server) not found in repositories

16:08:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 1.74 not found in repositories

16:08:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:08:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cpu_cortexa9 of version 2.3 not found in r
16:08:02 ERROR : (XSDB Server)epositories

16:08:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 1.74 not found in repositories

16:08:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:08:02 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:08:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cpu_cortexa9 of version 2.3 not found in repositori
16:08:02 ERROR : (XSDB Server)es

16:08:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 1.74 not found in repositories

16:08:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:08:02 INFO  : Unable to read in MSS file J:\FEP\ETH1512\MZ702AB\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\lwip_echo_server_bsp\system.mss : null
16:08:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cpu_cortexa9 of version 2.3 not found in rep
16:08:02 ERROR : (XSDB Server)ositories

16:08:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 1.74 not found in rep
16:08:02 ERROR : (XSDB Server)ositories
ERROR: [Hsi 55-1452] Error: ru
16:08:02 ERROR : (XSDB Server)nning open_sw_design.

16:12:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cpu_cortexa9 of version 2.3 not found in repositories

16:12:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 1.74 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:12:59 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:12:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cpu_cortexa9 of version 2.3 not found in repositories

16:12:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 1.74 not foun
16:12:59 ERROR : (XSDB Server)d in repositories
ERROR:
16:12:59 ERROR : (XSDB Server) [Hsi 55-1452] Error: running o
16:12:59 ERROR : (XSDB Server)pen_sw_design.

16:12:59 INFO  : Unable to read in MSS file J:\FEP\ETH1512\MZ702AB\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\lwip_echo_server_bsp\system.mss : null
16:14:28 INFO  : Refreshed build settings on project echo_sever_lwip
16:15:46 ERROR : Failed to closesw "J:/FEP/ETH1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/echo_sever_lwip_bsp/system.mss"
Reason: Cannot close sw design 'J:/FEP/ETH1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/echo_sever_lwip_bsp/system.mss'.
Design is not opened in the current session.


16:33:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cpu_cortexa9 of version 2.3 not found in repositories

16:33:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 1.74 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:33:05 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:33:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cpu_cortexa9 of version 2.3 not foun
16:33:05 ERROR : (XSDB Server)d in repositories

16:33:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 1.74 not found in r
16:33:05 ERROR : (XSDB Server)epositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:33:05 INFO  : Unable to read in MSS file J:\FEP\ETH1512\MZ702AB\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\lwip_echo_server_bsp\system.mss : null
16:36:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cpu_cortex
16:36:38 ERROR : (XSDB Server)a9 of version 2.3 not found in repositories
ERROR: [Hsi 55-1594] Core lwip141 of version 1.74 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:36:38 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:36:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cpu_cortexa9 of version 2.3 not found in repositories

16:36:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 1.74 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:36:38 INFO  : Unable to read in MSS file J:\FEP\ETH1512\MZ702AB\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\lwip_echo_server_bsp\system.mss : null
16:36:38 ERROR : Failed to closesw "J:/FEP/ETH1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server_bsp/system.mss"
Reason: Cannot close sw design 'J:/FEP/ETH1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/lwip_echo_server_bsp/system.mss'.
Design is not opened in the current session.


16:36:45 INFO  : Saving repository preferences.
16:36:46 INFO  : Saving repository preferences.
16:40:46 INFO  : Refreshed build settings on project echo_server_lwip
16:43:09 INFO  : Refreshed build settings on project echo_server_lwip
16:43:16 INFO  : Saving repository preferences.
16:43:16 INFO  : Cleaning BSP projects in the workspace.
16:46:26 INFO  : Saving repository preferences.
16:46:26 INFO  : Reading in cores from local repositories: 
		 J:\FEP\ETH1512\MZ702AB\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\sdk_repo\bsp
16:46:26 INFO  : Cleaning BSP projects in the workspace.
16:50:05 INFO  : Refreshed build settings on project echo_server_lwip
17:07:45 INFO  : Registering command handlers for SDK TCF services
17:07:45 INFO  : Launching XSCT server: xsct.bat -interactive J:\FEP\ETH1512\MZ702AB\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\temp_xsdb_launch_script.tcl
17:07:47 INFO  : XSCT server has started successfully.
17:07:48 INFO  : Successfully done setting XSCT server connection channel  
17:07:48 INFO  : Restoring local repository preferences: 
		 J:\FEP\ETH1512\MZ702AB\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\sdk_repo\bsp
17:07:48 INFO  : Successfully done setting SDK workspace  
17:07:48 INFO  : Processing command line option -hwspec J:/FEP/ETH1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper.hdf.
17:20:53 INFO  : Refreshed build settings on project echo_server_lwip
17:24:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:12 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855123' is selected.
17:24:12 INFO  : 'jtag frequency' command is executed.
17:24:12 INFO  : Sourcing of 'J:/FEP/ETH1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:24:12 INFO  : Context for 'APU' is selected.
17:24:12 INFO  : System reset is completed.
17:24:15 INFO  : 'after 3000' command is executed.
17:24:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855123" && level==0} -index 1' command is executed.
17:24:18 INFO  : FPGA configured successfully with bitstream "J:/FEP/ETH1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:24:18 INFO  : Context for 'APU' is selected.
17:24:18 INFO  : Hardware design information is loaded from 'J:/FEP/ETH1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:24:18 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:18 INFO  : Context for 'APU' is selected.
17:24:19 INFO  : 'ps7_init' command is executed.
17:24:19 INFO  : 'ps7_post_config' command is executed.
17:24:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:19 INFO  : The application 'J:/FEP/ETH1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/echo_server_lwip/Debug/echo_server_lwip.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source J:/FEP/ETH1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855123"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855123" && level==0} -index 1
fpga -file J:/FEP/ETH1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855123"} -index 0
loadhw -hw J:/FEP/ETH1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855123"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855123"} -index 0
dow J:/FEP/ETH1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/echo_server_lwip/Debug/echo_server_lwip.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:19 INFO  : Memory regions updated for context APU
17:24:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:19 INFO  : 'con' command is executed.
17:24:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855123"} -index 0
con
----------------End of Script----------------

17:24:19 INFO  : Launch script is exported to file 'J:\FEP\ETH1512\MZ702AB\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_echo_server_lwip.elf_on_local.tcl'
17:27:47 INFO  : Refreshed build settings on project echo_server_lwip
17:31:02 INFO  : Disconnected from the channel tcfchan#1.
17:31:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:03 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855123' is selected.
17:31:03 INFO  : 'jtag frequency' command is executed.
17:31:03 INFO  : Sourcing of 'J:/FEP/ETH1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:31:03 INFO  : Context for 'APU' is selected.
17:31:03 INFO  : System reset is completed.
17:31:06 INFO  : 'after 3000' command is executed.
17:31:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855123" && level==0} -index 1' command is executed.
17:31:10 INFO  : FPGA configured successfully with bitstream "J:/FEP/ETH1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:31:10 INFO  : Context for 'APU' is selected.
17:31:12 INFO  : Hardware design information is loaded from 'J:/FEP/ETH1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:31:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:31:12 INFO  : Context for 'APU' is selected.
17:31:12 INFO  : 'ps7_init' command is executed.
17:31:12 INFO  : 'ps7_post_config' command is executed.
17:31:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:12 INFO  : The application 'J:/FEP/ETH1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/echo_server_lwip/Debug/echo_server_lwip.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:31:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:31:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source J:/FEP/ETH1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855123"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855123" && level==0} -index 1
fpga -file J:/FEP/ETH1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855123"} -index 0
loadhw -hw J:/FEP/ETH1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855123"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855123"} -index 0
dow J:/FEP/ETH1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/echo_server_lwip/Debug/echo_server_lwip.elf
configparams force-mem-access 0
----------------End of Script----------------

17:31:12 INFO  : Memory regions updated for context APU
17:31:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:12 INFO  : 'con' command is executed.
17:31:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855123"} -index 0
con
----------------End of Script----------------

17:31:12 INFO  : Launch script is exported to file 'J:\FEP\ETH1512\MZ702AB\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_echo_server_lwip.elf_on_local.tcl'
21:27:51 INFO  : Disconnected from the channel tcfchan#2.
21:27:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:52 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855123' is selected.
21:27:52 INFO  : 'jtag frequency' command is executed.
21:27:52 INFO  : Sourcing of 'J:/FEP/ETH1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:27:52 INFO  : Context for 'APU' is selected.
21:27:52 INFO  : System reset is completed.
21:27:55 INFO  : 'after 3000' command is executed.
21:27:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855123" && level==0} -index 1' command is executed.
21:27:58 INFO  : FPGA configured successfully with bitstream "J:/FEP/ETH1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:27:58 INFO  : Context for 'APU' is selected.
21:28:00 INFO  : Hardware design information is loaded from 'J:/FEP/ETH1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:28:00 INFO  : 'configparams force-mem-access 1' command is executed.
21:28:00 INFO  : Context for 'APU' is selected.
21:28:00 INFO  : 'ps7_init' command is executed.
21:28:00 INFO  : 'ps7_post_config' command is executed.
21:28:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:01 INFO  : The application 'J:/FEP/ETH1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/echo_server_lwip/Debug/echo_server_lwip.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:28:01 INFO  : 'configparams force-mem-access 0' command is executed.
21:28:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source J:/FEP/ETH1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855123"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855123" && level==0} -index 1
fpga -file J:/FEP/ETH1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855123"} -index 0
loadhw -hw J:/FEP/ETH1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855123"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855123"} -index 0
dow J:/FEP/ETH1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/echo_server_lwip/Debug/echo_server_lwip.elf
configparams force-mem-access 0
----------------End of Script----------------

21:28:01 INFO  : Memory regions updated for context APU
21:28:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:01 INFO  : 'con' command is executed.
21:28:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855123"} -index 0
con
----------------End of Script----------------

21:28:01 INFO  : Launch script is exported to file 'J:\FEP\ETH1512\MZ702AB\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_echo_server_lwip.elf_on_local.tcl'
22:25:25 INFO  : Disconnected from the channel tcfchan#3.
09:33:11 INFO  : Registering command handlers for SDK TCF services
09:33:11 INFO  : Launching XSCT server: xsct.bat -interactive J:\FEP\ETH1512\MZ702AB\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\temp_xsdb_launch_script.tcl
09:33:14 INFO  : XSCT server has started successfully.
09:33:14 INFO  : Successfully done setting XSCT server connection channel  
09:33:14 INFO  : Successfully done setting SDK workspace  
09:33:14 INFO  : Restoring local repository preferences: 
		 J:\FEP\ETH1512\MZ702AB\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\sdk_repo\bsp
09:33:14 INFO  : Processing command line option -hwspec J:/FEP/ETH1512/MZ702AB/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper.hdf.
09:33:14 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
13:33:01 INFO  : Registering command handlers for SDK TCF services
13:33:01 INFO  : Launching XSCT server: xsct.bat -interactive J:\FEP\ETH1512\MZ702N\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\temp_xsdb_launch_script.tcl
13:33:03 INFO  : XSCT server has started successfully.
13:33:03 INFO  : Successfully done setting XSCT server connection channel  
13:33:04 INFO  : Successfully done setting SDK workspace  
13:33:04 INFO  : Restoring local repository preferences: 
		 J:\FEP\ETH1512\MZ702AB\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\sdk_repo\bsp
13:33:04 INFO  : Processing command line option -hwspec J:/FEP/ETH1512/MZ702N/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper.hdf.
13:33:37 INFO  : Launching XSCT server: xsct.bat -interactive J:\FEP\ETH1512\MZ702N\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\temp_xsdb_launch_script.tcl
13:33:39 INFO  : XSCT server has started successfully.
13:33:39 INFO  : Successfully done setting XSCT server connection channel  
13:33:39 INFO  : Successfully done setting SDK workspace  
13:33:39 INFO  : Restoring local repository preferences: 
		 J:\FEP\ETH1512\MZ702AB\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\sdk_repo\bsp
13:33:40 INFO  : Registering command handlers for SDK TCF services
13:33:40 INFO  : Processing command line option -hwspec J:/FEP/ETH1512/MZ702N/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper.hdf.
13:34:16 INFO  : Saving repository preferences.
13:34:16 INFO  : Reading in cores from local repositories: 
		 J:\FEP\ETH1512\MZ702N\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\sdk_repo\bsp
13:34:16 INFO  : Cleaning BSP projects in the workspace.
13:40:04 INFO  : Launching XSCT server: xsct.bat -interactive J:\FEP\ETH1512\MZ702N\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\temp_xsdb_launch_script.tcl
13:40:06 INFO  : XSCT server has started successfully.
13:40:06 INFO  : Successfully done setting XSCT server connection channel  
13:40:07 INFO  : Successfully done setting SDK workspace  
13:40:07 INFO  : Restoring local repository preferences: 
		 J:\FEP\ETH1512\MZ702N\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\sdk_repo\bsp
13:40:08 INFO  : Registering command handlers for SDK TCF services
13:40:08 INFO  : Processing command line option -hwspec J:/FEP/ETH1512/MZ702N/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper.hdf.
13:40:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:40:48 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855145' is selected.
13:40:48 INFO  : 'jtag frequency' command is executed.
13:40:48 INFO  : Sourcing of 'J:/FEP/ETH1512/MZ702N/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:40:48 INFO  : Context for 'APU' is selected.
13:40:48 INFO  : System reset is completed.
13:40:51 INFO  : 'after 3000' command is executed.
13:40:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855145" && level==0} -index 1' command is executed.
13:40:55 INFO  : FPGA configured successfully with bitstream "J:/FEP/ETH1512/MZ702N/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:40:55 INFO  : Context for 'APU' is selected.
13:40:55 INFO  : Hardware design information is loaded from 'J:/FEP/ETH1512/MZ702N/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:40:55 INFO  : 'configparams force-mem-access 1' command is executed.
13:40:55 INFO  : Context for 'APU' is selected.
13:40:55 INFO  : 'ps7_init' command is executed.
13:40:55 INFO  : 'ps7_post_config' command is executed.
13:40:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:55 INFO  : The application 'J:/FEP/ETH1512/MZ702N/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/echo_server_lwip/Debug/echo_server_lwip.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:40:55 INFO  : 'configparams force-mem-access 0' command is executed.
13:40:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source J:/FEP/ETH1512/MZ702N/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855145"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855145" && level==0} -index 1
fpga -file J:/FEP/ETH1512/MZ702N/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855145"} -index 0
loadhw -hw J:/FEP/ETH1512/MZ702N/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855145"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855145"} -index 0
dow J:/FEP/ETH1512/MZ702N/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/echo_server_lwip/Debug/echo_server_lwip.elf
configparams force-mem-access 0
----------------End of Script----------------

13:40:56 INFO  : Memory regions updated for context APU
13:40:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:56 INFO  : 'con' command is executed.
13:40:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855145"} -index 0
con
----------------End of Script----------------

13:40:56 INFO  : Launch script is exported to file 'J:\FEP\ETH1512\MZ702N\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_echo_server_lwip.elf_on_local.tcl'
13:42:20 INFO  : Refreshed build settings on project echo_server_lwip
13:44:00 INFO  : Disconnected from the channel tcfchan#1.
13:44:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:44:01 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855145' is selected.
13:44:01 INFO  : 'jtag frequency' command is executed.
13:44:01 INFO  : Sourcing of 'J:/FEP/ETH1512/MZ702N/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:44:01 INFO  : Context for 'APU' is selected.
13:44:01 INFO  : System reset is completed.
13:44:04 INFO  : 'after 3000' command is executed.
13:44:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855145" && level==0} -index 1' command is executed.
13:44:08 INFO  : FPGA configured successfully with bitstream "J:/FEP/ETH1512/MZ702N/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:44:08 INFO  : Context for 'APU' is selected.
13:44:10 INFO  : Hardware design information is loaded from 'J:/FEP/ETH1512/MZ702N/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:44:10 INFO  : 'configparams force-mem-access 1' command is executed.
13:44:10 INFO  : Context for 'APU' is selected.
13:44:10 INFO  : 'ps7_init' command is executed.
13:44:10 INFO  : 'ps7_post_config' command is executed.
13:44:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:10 INFO  : The application 'J:/FEP/ETH1512/MZ702N/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/echo_server_lwip/Debug/echo_server_lwip.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:44:10 INFO  : 'configparams force-mem-access 0' command is executed.
13:44:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source J:/FEP/ETH1512/MZ702N/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855145"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855145" && level==0} -index 1
fpga -file J:/FEP/ETH1512/MZ702N/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855145"} -index 0
loadhw -hw J:/FEP/ETH1512/MZ702N/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855145"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855145"} -index 0
dow J:/FEP/ETH1512/MZ702N/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/echo_server_lwip/Debug/echo_server_lwip.elf
configparams force-mem-access 0
----------------End of Script----------------

13:44:10 INFO  : Memory regions updated for context APU
13:44:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:10 INFO  : 'con' command is executed.
13:44:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855145"} -index 0
con
----------------End of Script----------------

13:44:10 INFO  : Launch script is exported to file 'J:\FEP\ETH1512\MZ702N\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_echo_server_lwip.elf_on_local.tcl'
13:44:50 INFO  : Disconnected from the channel tcfchan#2.
15:36:55 INFO  : Registering command handlers for SDK TCF services
15:36:55 INFO  : Launching XSCT server: xsct.bat -interactive J:\FEP\ETH1512\MZ7035\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\temp_xsdb_launch_script.tcl
15:36:57 INFO  : XSCT server has started successfully.
15:36:57 INFO  : Successfully done setting XSCT server connection channel  
15:36:58 INFO  : Successfully done setting SDK workspace  
15:36:58 INFO  : Restoring local repository preferences: 
		 J:\FEP\ETH1512\MZ702N\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\sdk_repo\bsp
15:36:58 INFO  : Processing command line option -hwspec J:/FEP/ETH1512/MZ7035/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper.hdf.
15:37:55 INFO  : Saving repository preferences.
15:37:55 INFO  : Reading in cores from local repositories: 
		 J:\FEP\ETH1512\MZ7035\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\sdk_repo\bsp
15:37:56 INFO  : Cleaning BSP projects in the workspace.
15:38:56 INFO  : Launching XSCT server: xsct.bat -interactive J:\FEP\ETH1512\MZ7035\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\temp_xsdb_launch_script.tcl
15:38:58 INFO  : XSCT server has started successfully.
15:38:58 INFO  : Successfully done setting XSCT server connection channel  
15:38:58 INFO  : Successfully done setting SDK workspace  
15:38:58 INFO  : Restoring local repository preferences: 
		 J:\FEP\ETH1512\MZ7035\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\sdk_repo\bsp
15:38:59 INFO  : Registering command handlers for SDK TCF services
15:38:59 INFO  : Processing command line option -hwspec J:/FEP/ETH1512/MZ7035/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper.hdf.
15:39:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:32 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855490' is selected.
15:39:32 INFO  : 'jtag frequency' command is executed.
15:39:32 INFO  : Sourcing of 'J:/FEP/ETH1512/MZ7035/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:39:32 INFO  : Context for 'APU' is selected.
15:39:32 INFO  : System reset is completed.
15:39:35 INFO  : 'after 3000' command is executed.
15:39:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855490" && level==0} -index 1' command is executed.
15:39:46 INFO  : FPGA configured successfully with bitstream "J:/FEP/ETH1512/MZ7035/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:39:46 INFO  : Context for 'APU' is selected.
15:39:46 INFO  : Hardware design information is loaded from 'J:/FEP/ETH1512/MZ7035/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:39:46 INFO  : 'configparams force-mem-access 1' command is executed.
15:39:46 INFO  : Context for 'APU' is selected.
15:39:46 INFO  : 'ps7_init' command is executed.
15:39:46 INFO  : 'ps7_post_config' command is executed.
15:39:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:47 INFO  : The application 'J:/FEP/ETH1512/MZ7035/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/echo_server_lwip/Debug/echo_server_lwip.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:39:47 INFO  : 'configparams force-mem-access 0' command is executed.
15:39:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source J:/FEP/ETH1512/MZ7035/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855490"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855490" && level==0} -index 1
fpga -file J:/FEP/ETH1512/MZ7035/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855490"} -index 0
loadhw -hw J:/FEP/ETH1512/MZ7035/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855490"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855490"} -index 0
dow J:/FEP/ETH1512/MZ7035/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/echo_server_lwip/Debug/echo_server_lwip.elf
configparams force-mem-access 0
----------------End of Script----------------

15:39:47 INFO  : Memory regions updated for context APU
15:39:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:47 INFO  : 'con' command is executed.
15:39:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855490"} -index 0
con
----------------End of Script----------------

15:39:47 INFO  : Launch script is exported to file 'J:\FEP\ETH1512\MZ7035\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_echo_server_lwip.elf_on_local.tcl'
15:42:02 INFO  : Refreshed build settings on project echo_server_lwip
15:43:15 INFO  : Disconnected from the channel tcfchan#1.
15:43:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:17 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855490' is selected.
15:43:17 INFO  : 'jtag frequency' command is executed.
15:43:17 INFO  : Sourcing of 'J:/FEP/ETH1512/MZ7035/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:43:17 INFO  : Context for 'APU' is selected.
15:43:17 INFO  : System reset is completed.
15:43:20 INFO  : 'after 3000' command is executed.
15:43:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855490" && level==0} -index 1' command is executed.
15:43:31 INFO  : FPGA configured successfully with bitstream "J:/FEP/ETH1512/MZ7035/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:43:31 INFO  : Context for 'APU' is selected.
15:43:33 INFO  : Hardware design information is loaded from 'J:/FEP/ETH1512/MZ7035/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:43:33 INFO  : 'configparams force-mem-access 1' command is executed.
15:43:33 INFO  : Context for 'APU' is selected.
15:43:33 INFO  : 'ps7_init' command is executed.
15:43:33 INFO  : 'ps7_post_config' command is executed.
15:43:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:33 INFO  : The application 'J:/FEP/ETH1512/MZ7035/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/echo_server_lwip/Debug/echo_server_lwip.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:43:33 INFO  : 'configparams force-mem-access 0' command is executed.
15:43:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source J:/FEP/ETH1512/MZ7035/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855490"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855490" && level==0} -index 1
fpga -file J:/FEP/ETH1512/MZ7035/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855490"} -index 0
loadhw -hw J:/FEP/ETH1512/MZ7035/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855490"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855490"} -index 0
dow J:/FEP/ETH1512/MZ7035/CH02_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/echo_server_lwip/Debug/echo_server_lwip.elf
configparams force-mem-access 0
----------------End of Script----------------

15:43:33 INFO  : Memory regions updated for context APU
15:43:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:34 INFO  : 'con' command is executed.
15:43:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855490"} -index 0
con
----------------End of Script----------------

15:43:34 INFO  : Launch script is exported to file 'J:\FEP\ETH1512\MZ7035\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_echo_server_lwip.elf_on_local.tcl'
15:44:19 INFO  : Disconnected from the channel tcfchan#2.
18:46:44 INFO  : Registering command handlers for SDK TCF services
18:46:48 INFO  : Launching XSCT server: xsct.bat -interactive F:\FILE\FPGA\ZYNQ\08_LAN\05_MB_DDR3_LWIP_RGMII\02_PL_AXI_LWIP_RGMII\02_LWIP_RGMII\02_LWIP_RGMII.sdk\temp_xsdb_launch_script.tcl
18:46:53 INFO  : XSCT server has started successfully.
18:46:53 INFO  : Successfully done setting XSCT server connection channel  
18:46:59 INFO  : Successfully done setting SDK workspace  
18:46:59 INFO  : Restoring local repository preferences: 
		 J:\FEP\ETH1512\MZ7035\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\sdk_repo\bsp
18:46:59 WARN  : Invalid repository path J:\FEP\ETH1512\MZ7035\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\sdk_repo\bsp.
18:46:59 INFO  : Processing command line option -hwspec F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper.hdf.
18:49:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 2.04 not found in repositories

18:49:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

18:49:53 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
18:49:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 2.04 no
18:49:53 ERROR : (XSDB Server)t found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

18:49:53 INFO  : Unable to read in MSS file F:\FILE\FPGA\ZYNQ\08_LAN\05_MB_DDR3_LWIP_RGMII\02_PL_AXI_LWIP_RGMII\02_LWIP_RGMII\02_LWIP_RGMII.sdk\echo_server_lwip_bsp\system.mss : null
18:49:53 ERROR : Failed to closesw "F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip_bsp/system.mss"
Reason: Cannot close sw design 'F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip_bsp/system.mss'.
Design is not opened in the current session.


18:49:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 2.04 
18:49:54 ERROR : (XSDB Server)not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

18:49:54 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
18:49:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 2.04 not found in repos
18:49:54 ERROR : (XSDB Server)itories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

18:49:54 INFO  : Unable to read in MSS file F:\FILE\FPGA\ZYNQ\08_LAN\05_MB_DDR3_LWIP_RGMII\02_PL_AXI_LWIP_RGMII\02_LWIP_RGMII\02_LWIP_RGMII.sdk\echo_server_lwip_bsp\system.mss : null
18:49:54 ERROR : Failed to closesw "F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip_bsp/system.mss"
Reason: Cannot close sw design 'F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip_bsp/system.mss'.
Design is not opened in the current session.


18:51:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 2.04 not found in repositories

18:51:02 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
18:51:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

18:51:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 2.04 not found in repositories

18:51:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

18:51:02 INFO  : Unable to read in MSS file F:\FILE\FPGA\ZYNQ\08_LAN\05_MB_DDR3_LWIP_RGMII\02_PL_AXI_LWIP_RGMII\02_LWIP_RGMII\02_LWIP_RGMII.sdk\echo_server_lwip_bsp\system.mss : null
18:51:02 ERROR : Failed to closesw "F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip_bsp/system.mss"
Reason: Cannot close sw design 'F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip_bsp/system.mss'.
Design is not opened in the current session.


18:51:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:17 INFO  : Jtag cable 'Digilent JTAG-HS1 210249856074' is selected.
18:51:17 INFO  : 'jtag frequency' command is executed.
18:51:17 INFO  : Sourcing of 'F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:51:17 INFO  : Context for 'APU' is selected.
18:51:17 INFO  : System reset is completed.
18:51:20 INFO  : 'after 3000' command is executed.
18:51:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249856074" && level==0} -index 1' command is executed.
18:51:32 INFO  : FPGA configured successfully with bitstream "F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:51:32 INFO  : Context for 'APU' is selected.
18:51:32 INFO  : Hardware design information is loaded from 'F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:51:32 INFO  : 'configparams force-mem-access 1' command is executed.
18:51:32 INFO  : Context for 'APU' is selected.
18:51:32 INFO  : 'ps7_init' command is executed.
18:51:32 INFO  : 'ps7_post_config' command is executed.
18:51:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:33 INFO  : The application 'F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip/Debug/echo_server_lwip.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:51:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:51:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249856074" && level==0} -index 1
fpga -file F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
loadhw -hw F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
dow F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip/Debug/echo_server_lwip.elf
configparams force-mem-access 0
----------------End of Script----------------

18:51:33 INFO  : Memory regions updated for context APU
18:51:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:33 INFO  : 'con' command is executed.
18:51:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
con
----------------End of Script----------------

18:51:33 INFO  : Launch script is exported to file 'F:\FILE\FPGA\ZYNQ\08_LAN\05_MB_DDR3_LWIP_RGMII\02_PL_AXI_LWIP_RGMII\02_LWIP_RGMII\02_LWIP_RGMII.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_echo_server_lwip.elf_on_local.tcl'
18:57:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 2.04 not found in re
18:57:55 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
18:57:55 ERROR : (XSDB Server)positories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

18:57:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 2.04 not found in repositories

18:57:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

18:57:55 INFO  : Unable to read in MSS file F:\FILE\FPGA\ZYNQ\08_LAN\05_MB_DDR3_LWIP_RGMII\02_PL_AXI_LWIP_RGMII\02_LWIP_RGMII\02_LWIP_RGMII.sdk\echo_server_lwip_bsp\system.mss : null
18:57:55 ERROR : Failed to closesw "F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip_bsp/system.mss"
Reason: Cannot close sw design 'F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip_bsp/system.mss'.
Design is not opened in the current session.


18:58:05 INFO  : Disconnected from the channel tcfchan#1.
18:58:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:07 INFO  : Jtag cable 'Digilent JTAG-HS1 210249856074' is selected.
18:58:07 INFO  : 'jtag frequency' command is executed.
18:58:07 INFO  : Sourcing of 'F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:58:07 INFO  : Context for 'APU' is selected.
18:58:07 INFO  : System reset is completed.
18:58:10 INFO  : 'after 3000' command is executed.
18:58:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249856074" && level==0} -index 1' command is executed.
18:58:21 INFO  : FPGA configured successfully with bitstream "F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:58:21 INFO  : Context for 'APU' is selected.
18:58:24 INFO  : Hardware design information is loaded from 'F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:58:24 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:24 INFO  : Context for 'APU' is selected.
18:58:24 INFO  : 'ps7_init' command is executed.
18:58:24 INFO  : 'ps7_post_config' command is executed.
18:58:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:25 INFO  : The application 'F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip/Debug/echo_server_lwip.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:25 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249856074" && level==0} -index 1
fpga -file F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
loadhw -hw F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
dow F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip/Debug/echo_server_lwip.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:25 INFO  : Memory regions updated for context APU
18:58:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:25 INFO  : 'con' command is executed.
18:58:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
con
----------------End of Script----------------

18:58:25 INFO  : Launch script is exported to file 'F:\FILE\FPGA\ZYNQ\08_LAN\05_MB_DDR3_LWIP_RGMII\02_PL_AXI_LWIP_RGMII\02_LWIP_RGMII\02_LWIP_RGMII.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_echo_server_lwip.elf_on_local.tcl'
19:09:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 2.04 not foun
19:09:25 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
19:09:25 ERROR : (XSDB Server)d in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:09:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 2.04 not found in
19:09:25 ERROR : (XSDB Server) repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:09:25 INFO  : Unable to read in MSS file F:\FILE\FPGA\ZYNQ\08_LAN\05_MB_DDR3_LWIP_RGMII\02_PL_AXI_LWIP_RGMII\02_LWIP_RGMII\02_LWIP_RGMII.sdk\echo_server_lwip_bsp\system.mss : null
19:09:25 ERROR : Failed to closesw "F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip_bsp/system.mss"
Reason: Cannot close sw design 'F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip_bsp/system.mss'.
Design is not opened in the current session.


19:09:32 INFO  : Disconnected from the channel tcfchan#2.
19:09:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:33 INFO  : Jtag cable 'Digilent JTAG-HS1 210249856074' is selected.
19:09:33 INFO  : 'jtag frequency' command is executed.
19:09:33 INFO  : Sourcing of 'F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:09:33 INFO  : Context for 'APU' is selected.
19:09:33 INFO  : System reset is completed.
19:09:36 INFO  : 'after 3000' command is executed.
19:09:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249856074" && level==0} -index 1' command is executed.
19:09:48 INFO  : FPGA configured successfully with bitstream "F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:09:48 INFO  : Context for 'APU' is selected.
19:09:48 INFO  : Hardware design information is loaded from 'F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:09:48 INFO  : 'configparams force-mem-access 1' command is executed.
19:09:48 INFO  : Context for 'APU' is selected.
19:09:48 INFO  : 'ps7_init' command is executed.
19:09:48 INFO  : 'ps7_post_config' command is executed.
19:09:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:49 INFO  : The application 'F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip/Debug/echo_server_lwip.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:09:49 INFO  : 'configparams force-mem-access 0' command is executed.
19:09:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249856074" && level==0} -index 1
fpga -file F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
loadhw -hw F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
dow F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip/Debug/echo_server_lwip.elf
configparams force-mem-access 0
----------------End of Script----------------

19:09:49 INFO  : Memory regions updated for context APU
19:09:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:49 INFO  : 'con' command is executed.
19:09:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
con
----------------End of Script----------------

19:09:49 INFO  : Launch script is exported to file 'F:\FILE\FPGA\ZYNQ\08_LAN\05_MB_DDR3_LWIP_RGMII\02_PL_AXI_LWIP_RGMII\02_LWIP_RGMII\02_LWIP_RGMII.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_echo_server_lwip.elf_on_local.tcl'
19:13:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 2.04 not found in repositories

19:13:21 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
19:13:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:13:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 2.04 not found in repositories

19:13:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:13:21 INFO  : Unable to read in MSS file F:\FILE\FPGA\ZYNQ\08_LAN\05_MB_DDR3_LWIP_RGMII\02_PL_AXI_LWIP_RGMII\02_LWIP_RGMII\02_LWIP_RGMII.sdk\echo_server_lwip_bsp\system.mss : null
19:13:21 ERROR : Failed to closesw "F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip_bsp/system.mss"
Reason: Cannot close sw design 'F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip_bsp/system.mss'.
Design is not opened in the current session.


19:13:44 INFO  : Disconnected from the channel tcfchan#3.
19:13:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:46 INFO  : Jtag cable 'Digilent JTAG-HS1 210249856074' is selected.
19:13:46 INFO  : 'jtag frequency' command is executed.
19:13:46 INFO  : Sourcing of 'F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:13:46 INFO  : Context for 'APU' is selected.
19:13:46 INFO  : System reset is completed.
19:13:49 INFO  : 'after 3000' command is executed.
19:13:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249856074" && level==0} -index 1' command is executed.
19:14:00 INFO  : FPGA configured successfully with bitstream "F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:14:00 INFO  : Context for 'APU' is selected.
19:14:00 INFO  : Hardware design information is loaded from 'F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:14:00 INFO  : 'configparams force-mem-access 1' command is executed.
19:14:00 INFO  : Context for 'APU' is selected.
19:14:01 INFO  : 'ps7_init' command is executed.
19:14:01 INFO  : 'ps7_post_config' command is executed.
19:14:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:01 INFO  : The application 'F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip/Debug/echo_server_lwip.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:14:01 INFO  : 'configparams force-mem-access 0' command is executed.
19:14:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249856074" && level==0} -index 1
fpga -file F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
loadhw -hw F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
dow F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip/Debug/echo_server_lwip.elf
configparams force-mem-access 0
----------------End of Script----------------

19:14:01 INFO  : Memory regions updated for context APU
19:14:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:01 INFO  : 'con' command is executed.
19:14:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
con
----------------End of Script----------------

19:14:01 INFO  : Launch script is exported to file 'F:\FILE\FPGA\ZYNQ\08_LAN\05_MB_DDR3_LWIP_RGMII\02_PL_AXI_LWIP_RGMII\02_LWIP_RGMII\02_LWIP_RGMII.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_echo_server_lwip.elf_on_local.tcl'
19:16:43 INFO  : Disconnected from the channel tcfchan#4.
19:25:56 INFO  : Registering command handlers for SDK TCF services
19:25:56 INFO  : Launching XSCT server: xsct.bat -interactive F:\FILE\FPGA\ZYNQ\08_LAN\05_MB_DDR3_LWIP_RGMII\02_PL_AXI_LWIP_RGMII\02_LWIP_RGMII\02_LWIP_RGMII.sdk\temp_xsdb_launch_script.tcl
19:25:59 INFO  : XSCT server has started successfully.
19:25:59 INFO  : Successfully done setting XSCT server connection channel  
19:25:59 INFO  : Successfully done setting SDK workspace  
19:25:59 INFO  : Restoring local repository preferences: 
		 J:\FEP\ETH1512\MZ7035\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\sdk_repo\bsp
19:25:59 WARN  : Invalid repository path J:\FEP\ETH1512\MZ7035\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\sdk_repo\bsp.
19:25:59 INFO  : Processing command line option -hwspec F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper.hdf.
19:25:59 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
19:26:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 2.04 not found in repositories

19:26:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:26:44 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
19:26:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 2.04 not found in repositories

19:26:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:26:44 INFO  : Unable to read in MSS file F:\FILE\FPGA\ZYNQ\08_LAN\05_MB_DDR3_LWIP_RGMII\02_PL_AXI_LWIP_RGMII\02_LWIP_RGMII\02_LWIP_RGMII.sdk\echo_server_lwip_bsp\system.mss : null
19:26:44 ERROR : Failed to closesw "F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip_bsp/system.mss"
Reason: Cannot close sw design 'F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip_bsp/system.mss'.
Design is not opened in the current session.


19:26:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:26:52 INFO  : Jtag cable 'Digilent JTAG-HS1 210249856074' is selected.
19:26:52 INFO  : 'jtag frequency' command is executed.
19:26:52 INFO  : Sourcing of 'F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:26:52 INFO  : Context for 'APU' is selected.
19:26:52 INFO  : System reset is completed.
19:26:55 INFO  : 'after 3000' command is executed.
19:26:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249856074" && level==0} -index 1' command is executed.
19:27:06 INFO  : FPGA configured successfully with bitstream "F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:27:06 INFO  : Context for 'APU' is selected.
19:27:06 INFO  : Hardware design information is loaded from 'F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:27:06 INFO  : 'configparams force-mem-access 1' command is executed.
19:27:06 INFO  : Context for 'APU' is selected.
19:27:07 INFO  : 'ps7_init' command is executed.
19:27:07 INFO  : 'ps7_post_config' command is executed.
19:27:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:07 INFO  : The application 'F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip/Debug/echo_server_lwip.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:27:07 INFO  : 'configparams force-mem-access 0' command is executed.
19:27:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249856074" && level==0} -index 1
fpga -file F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
loadhw -hw F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
dow F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip/Debug/echo_server_lwip.elf
configparams force-mem-access 0
----------------End of Script----------------

19:27:07 INFO  : Memory regions updated for context APU
19:27:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:07 INFO  : 'con' command is executed.
19:27:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
con
----------------End of Script----------------

19:27:07 INFO  : Launch script is exported to file 'F:\FILE\FPGA\ZYNQ\08_LAN\05_MB_DDR3_LWIP_RGMII\02_PL_AXI_LWIP_RGMII\02_LWIP_RGMII\02_LWIP_RGMII.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_echo_server_lwip.elf_on_local.tcl'
19:30:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 2.04 n
19:30:08 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
19:30:08 ERROR : (XSDB Server)ot found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:30:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core
19:30:08 ERROR : (XSDB Server) lwip141 of version 2.04 not found in repositories
E
19:30:08 ERROR : (XSDB Server)RROR: [Hsi 55-1452] Error: running open
19:30:08 ERROR : (XSDB Server)_sw_design.

19:30:08 INFO  : Unable to read in MSS file F:\FILE\FPGA\ZYNQ\08_LAN\05_MB_DDR3_LWIP_RGMII\02_PL_AXI_LWIP_RGMII\02_LWIP_RGMII\02_LWIP_RGMII.sdk\echo_server_lwip_bsp\system.mss : null
19:30:08 ERROR : Failed to closesw "F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip_bsp/system.mss"
Reason: Cannot close sw design 'F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip_bsp/system.mss'.
Design is not opened in the current session.


19:30:31 INFO  : Disconnected from the channel tcfchan#1.
19:30:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:32 INFO  : Jtag cable 'Digilent JTAG-HS1 210249856074' is selected.
19:30:32 INFO  : 'jtag frequency' command is executed.
19:30:32 INFO  : Sourcing of 'F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:30:32 INFO  : Context for 'APU' is selected.
19:30:33 INFO  : System reset is completed.
19:30:36 INFO  : 'after 3000' command is executed.
19:30:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249856074" && level==0} -index 1' command is executed.
19:30:47 INFO  : FPGA configured successfully with bitstream "F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:30:47 INFO  : Context for 'APU' is selected.
19:30:50 INFO  : Hardware design information is loaded from 'F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:30:50 INFO  : 'configparams force-mem-access 1' command is executed.
19:30:50 INFO  : Context for 'APU' is selected.
19:30:50 INFO  : 'ps7_init' command is executed.
19:30:50 INFO  : 'ps7_post_config' command is executed.
19:30:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:51 INFO  : The application 'F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip/Debug/echo_server_lwip.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:30:51 INFO  : 'configparams force-mem-access 0' command is executed.
19:30:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249856074" && level==0} -index 1
fpga -file F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
loadhw -hw F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
dow F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip/Debug/echo_server_lwip.elf
configparams force-mem-access 0
----------------End of Script----------------

19:30:51 INFO  : Memory regions updated for context APU
19:30:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:51 INFO  : 'con' command is executed.
19:30:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
con
----------------End of Script----------------

19:30:51 INFO  : Launch script is exported to file 'F:\FILE\FPGA\ZYNQ\08_LAN\05_MB_DDR3_LWIP_RGMII\02_PL_AXI_LWIP_RGMII\02_LWIP_RGMII\02_LWIP_RGMII.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_echo_server_lwip.elf_on_local.tcl'
19:31:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 2.04 not found 
19:31:22 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
19:31:22 ERROR : (XSDB Server)in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:31:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 2.04 not foun
19:31:22 ERROR : (XSDB Server)d in repositories

19:31:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:31:22 INFO  : Unable to read in MSS file F:\FILE\FPGA\ZYNQ\08_LAN\05_MB_DDR3_LWIP_RGMII\02_PL_AXI_LWIP_RGMII\02_LWIP_RGMII\02_LWIP_RGMII.sdk\echo_server_lwip_bsp\system.mss : null
19:31:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 2.04 not found in repositories

19:31:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design
19:31:22 ERROR : (XSDB Server).

19:31:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Cor
19:31:22 ERROR : (XSDB Server)e lwip141 of version 2.04 not found in repositories

19:31:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:31:22 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

19:31:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 2.04 not found 
19:31:36 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
19:31:36 ERROR : (XSDB Server)in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:31:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] 
19:31:36 ERROR : (XSDB Server)Core lwip141 of version 2.04 not found in repositories

19:31:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:31:36 INFO  : Unable to read in MSS file F:\FILE\FPGA\ZYNQ\08_LAN\05_MB_DDR3_LWIP_RGMII\02_PL_AXI_LWIP_RGMII\02_LWIP_RGMII\02_LWIP_RGMII.sdk\echo_server_lwip_bsp\system.mss : null
19:31:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 2.04 not found in repositories

19:31:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:31:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 2.04 not found in repositories

19:31:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:31:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 2.04 not found in repositories

19:31:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:31:36 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
19:31:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 2.04 not found in repositories

19:31:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:31:36 INFO  : Unable to read in MSS file F:\FILE\FPGA\ZYNQ\08_LAN\05_MB_DDR3_LWIP_RGMII\02_PL_AXI_LWIP_RGMII\02_LWIP_RGMII\02_LWIP_RGMII.sdk\echo_server_lwip_bsp\system.mss : null
19:31:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 2.04 not found in repositories

19:31:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:31:36 ERROR : Failed to closesw "F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip_bsp/system.mss"
Reason: Cannot close sw design 'F:/FILE/FPGA/ZYNQ/08_LAN/05_MB_DDR3_LWIP_RGMII/02_PL_AXI_LWIP_RGMII/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip_bsp/system.mss'.
Design is not opened in the current session.


19:33:36 INFO  : Disconnected from the channel tcfchan#2.
19:56:51 INFO  : Launching XSCT server: xsct.bat -interactive F:\FILE\TEST\02_LWIP_RGMII\02_LWIP_RGMII.sdk\temp_xsdb_launch_script.tcl
19:56:53 INFO  : XSCT server has started successfully.
19:56:53 INFO  : Successfully done setting XSCT server connection channel  
19:56:53 INFO  : Successfully done setting SDK workspace  
19:56:53 INFO  : Restoring local repository preferences: 
		 J:\FEP\ETH1512\MZ7035\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\sdk_repo\bsp
19:56:53 WARN  : Invalid repository path J:\FEP\ETH1512\MZ7035\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\sdk_repo\bsp.
19:56:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 2.04 not found in repositories

19:56:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:56:56 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
19:56:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 2.04 not found in repo
19:56:56 ERROR : (XSDB Server)sitories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:56:56 INFO  : Unable to read in MSS file F:\FILE\TEST\02_LWIP_RGMII\02_LWIP_RGMII.sdk\echo_server_lwip_bsp\system.mss : null
19:56:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 2.04 not found in repositories

19:56:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:56:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 2.04 not found in repositories
19:56:56 ERROR : (XSDB Server)
ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:56:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 2.04 not found in r
19:56:57 ERROR : (XSDB Server)epositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:56:57 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
19:56:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 2.04 not found in repositories

19:56:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:56:57 INFO  : Unable to read in MSS file F:\FILE\TEST\02_LWIP_RGMII\02_LWIP_RGMII.sdk\echo_server_lwip_bsp\system.mss : null
19:56:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 2.04 not found in repositories

19:56:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:56:57 ERROR : Failed to closesw "F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip_bsp/system.mss"
Reason: Cannot close sw design 'F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip_bsp/system.mss'.
Design is not opened in the current session.


19:56:58 INFO  : Registering command handlers for SDK TCF services
19:56:58 INFO  : Processing command line option -hwspec F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper.hdf.
19:58:18 INFO  : Launching XSCT server: xsct.bat -interactive F:\FILE\TEST\02_LWIP_RGMII\02_LWIP_RGMII.sdk\temp_xsdb_launch_script.tcl
19:58:20 INFO  : XSCT server has started successfully.
19:58:20 INFO  : Successfully done setting XSCT server connection channel  
19:58:20 INFO  : Successfully done setting SDK workspace  
19:58:20 INFO  : Restoring local repository preferences: 
		 J:\FEP\ETH1512\MZ7035\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\sdk_repo\bsp
19:58:20 WARN  : Invalid repository path J:\FEP\ETH1512\MZ7035\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\sdk_repo\bsp.
19:58:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 2.04 not found in repositories

19:58:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:58:24 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
19:58:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 2.04 not found 
19:58:24 ERROR : (XSDB Server)in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:58:24 INFO  : Unable to read in MSS file F:\FILE\TEST\02_LWIP_RGMII\02_LWIP_RGMII.sdk\echo_server_lwip_bsp\system.mss : null
19:58:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 2.04 not found in repositories

19:58:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:58:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 2.04 not found in repositories

19:58:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:58:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 2.04 not found in repositories

19:58:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:58:24 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
19:58:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 2.04 not found in repositories

19:58:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:58:24 INFO  : Unable to read in MSS file F:\FILE\TEST\02_LWIP_RGMII\02_LWIP_RGMII.sdk\echo_server_lwip_bsp\system.mss : null
19:58:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 2.04 not found in repositories

19:58:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:58:24 ERROR : Failed to closesw "F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip_bsp/system.mss"
Reason: Cannot close sw design 'F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip_bsp/system.mss'.
Design is not opened in the current session.


19:58:25 INFO  : Registering command handlers for SDK TCF services
19:58:25 INFO  : Processing command line option -hwspec F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper.hdf.
19:58:26 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_2.
19:59:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lw
19:59:45 ERROR : (XSDB Server)ip141 of version 2.04 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:59:45 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
19:59:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 2.04 not fou
19:59:45 ERROR : (XSDB Server)nd in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:59:45 INFO  : Unable to read in MSS file F:\FILE\TEST\02_LWIP_RGMII\02_LWIP_RGMII.sdk\echo_server_lwip_bsp\system.mss : null
19:59:45 ERROR : Failed to closesw "F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip_bsp/system.mss"
Reason: Cannot close sw design 'F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip_bsp/system.mss'.
Design is not opened in the current session.


19:59:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:52 INFO  : Jtag cable 'Digilent JTAG-HS1 210249856074' is selected.
19:59:52 INFO  : 'jtag frequency' command is executed.
19:59:52 INFO  : Sourcing of 'F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:59:52 INFO  : Context for 'APU' is selected.
19:59:52 INFO  : System reset is completed.
19:59:55 INFO  : 'after 3000' command is executed.
19:59:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249856074" && level==0} -index 1' command is executed.
20:00:07 INFO  : FPGA configured successfully with bitstream "F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:00:07 INFO  : Context for 'APU' is selected.
20:00:07 INFO  : Hardware design information is loaded from 'F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:00:07 INFO  : 'configparams force-mem-access 1' command is executed.
20:00:07 INFO  : Context for 'APU' is selected.
20:00:07 INFO  : 'ps7_init' command is executed.
20:00:07 INFO  : 'ps7_post_config' command is executed.
20:00:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:07 INFO  : The application 'F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip/Debug/echo_server_lwip.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:00:07 INFO  : 'configparams force-mem-access 0' command is executed.
20:00:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249856074" && level==0} -index 1
fpga -file F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
loadhw -hw F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
dow F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip/Debug/echo_server_lwip.elf
configparams force-mem-access 0
----------------End of Script----------------

20:00:08 INFO  : Memory regions updated for context APU
20:00:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:08 INFO  : 'con' command is executed.
20:00:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
con
----------------End of Script----------------

20:00:08 INFO  : Launch script is exported to file 'F:\FILE\TEST\02_LWIP_RGMII\02_LWIP_RGMII.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_echo_server_lwip.elf_on_local.tcl'
20:00:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 2.04 not found i
20:00:21 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
20:00:21 ERROR : (XSDB Server)n repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

20:00:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 
20:00:21 ERROR : (XSDB Server)2.04 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

20:00:21 INFO  : Unable to read in MSS file F:\FILE\TEST\02_LWIP_RGMII\02_LWIP_RGMII.sdk\echo_server_lwip_bsp\system.mss : null
20:00:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 2.04 not foun
20:00:21 ERROR : (XSDB Server)d in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

20:00:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip141 of version 2.04 not found i
20:00:21 ERROR : (XSDB Server)n repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

20:00:21 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

20:03:20 INFO  : Saving repository preferences.
20:03:20 INFO  : Reading in cores from local repositories: 
		 J:\FEP\ETH1512\MZ7035\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\sdk_repo\bsp
		 F:\FILE\TEST\02_LWIP_RGMII\02_LWIP_RGMII.sdk\sdk_repo\bsp
20:03:20 WARN  : Invalid repository path J:\FEP\ETH1512\MZ7035\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\sdk_repo\bsp.
20:03:20 INFO  : Cleaning BSP projects in the workspace.
20:05:04 INFO  : No changes in MSS file content so not generating sources.
20:06:31 INFO  : Disconnected from the channel tcfchan#1.
20:06:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:08:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:08:01 INFO  : Jtag cable 'Digilent JTAG-HS1 210249856074' is selected.
20:08:01 INFO  : 'jtag frequency' command is executed.
20:08:01 INFO  : Sourcing of 'F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:08:01 INFO  : Context for 'APU' is selected.
20:08:01 INFO  : System reset is completed.
20:08:04 INFO  : 'after 3000' command is executed.
20:08:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249856074" && level==0} -index 1' command is executed.
20:08:15 INFO  : FPGA configured successfully with bitstream "F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:08:15 INFO  : Context for 'APU' is selected.
20:08:17 INFO  : Hardware design information is loaded from 'F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:08:17 INFO  : 'configparams force-mem-access 1' command is executed.
20:08:17 INFO  : Context for 'APU' is selected.
20:08:18 INFO  : 'ps7_init' command is executed.
20:08:18 INFO  : 'ps7_post_config' command is executed.
20:08:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:18 INFO  : The application 'F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip/Debug/echo_server_lwip.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:08:18 INFO  : 'configparams force-mem-access 0' command is executed.
20:08:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249856074" && level==0} -index 1
fpga -file F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
loadhw -hw F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
dow F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip/Debug/echo_server_lwip.elf
configparams force-mem-access 0
----------------End of Script----------------

20:08:18 INFO  : Memory regions updated for context APU
20:08:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:18 INFO  : 'con' command is executed.
20:08:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
con
----------------End of Script----------------

20:08:18 INFO  : Launch script is exported to file 'F:\FILE\TEST\02_LWIP_RGMII\02_LWIP_RGMII.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_echo_server_lwip.elf_on_local.tcl'
20:09:35 INFO  : Disconnected from the channel tcfchan#2.
20:09:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:36 INFO  : Jtag cable 'Digilent JTAG-HS1 210249856074' is selected.
20:09:36 INFO  : 'jtag frequency' command is executed.
20:09:36 INFO  : Sourcing of 'F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:09:36 INFO  : Context for 'APU' is selected.
20:09:36 INFO  : System reset is completed.
20:09:39 INFO  : 'after 3000' command is executed.
20:09:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249856074" && level==0} -index 1' command is executed.
20:09:51 INFO  : FPGA configured successfully with bitstream "F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:09:51 INFO  : Context for 'APU' is selected.
20:09:51 INFO  : Hardware design information is loaded from 'F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:09:51 INFO  : 'configparams force-mem-access 1' command is executed.
20:09:51 INFO  : Context for 'APU' is selected.
20:09:51 INFO  : 'ps7_init' command is executed.
20:09:51 INFO  : 'ps7_post_config' command is executed.
20:09:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:51 INFO  : The application 'F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip/Debug/echo_server_lwip.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:09:51 INFO  : 'configparams force-mem-access 0' command is executed.
20:09:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249856074" && level==0} -index 1
fpga -file F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
loadhw -hw F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
dow F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip/Debug/echo_server_lwip.elf
configparams force-mem-access 0
----------------End of Script----------------

20:09:51 INFO  : Memory regions updated for context APU
20:09:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:51 INFO  : 'con' command is executed.
20:09:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
con
----------------End of Script----------------

20:09:51 INFO  : Launch script is exported to file 'F:\FILE\TEST\02_LWIP_RGMII\02_LWIP_RGMII.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_echo_server_lwip.elf_on_local_(1).tcl'
20:16:01 INFO  : Disconnected from the channel tcfchan#3.
20:16:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:02 INFO  : Jtag cable 'Digilent JTAG-HS1 210249856074' is selected.
20:16:02 INFO  : 'jtag frequency' command is executed.
20:16:02 INFO  : Sourcing of 'F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:16:02 INFO  : Context for 'APU' is selected.
20:16:03 INFO  : System reset is completed.
20:16:06 INFO  : 'after 3000' command is executed.
20:16:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249856074" && level==0} -index 1' command is executed.
20:16:17 INFO  : FPGA configured successfully with bitstream "F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:16:17 INFO  : Context for 'APU' is selected.
20:16:17 INFO  : Hardware design information is loaded from 'F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:16:17 INFO  : 'configparams force-mem-access 1' command is executed.
20:16:17 INFO  : Context for 'APU' is selected.
20:16:17 INFO  : 'ps7_init' command is executed.
20:16:17 INFO  : 'ps7_post_config' command is executed.
20:16:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:18 INFO  : The application 'F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip/Debug/echo_server_lwip.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:16:18 INFO  : 'configparams force-mem-access 0' command is executed.
20:16:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249856074" && level==0} -index 1
fpga -file F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
loadhw -hw F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
dow F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip/Debug/echo_server_lwip.elf
configparams force-mem-access 0
----------------End of Script----------------

20:16:18 INFO  : Memory regions updated for context APU
20:16:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:18 INFO  : 'con' command is executed.
20:16:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
con
----------------End of Script----------------

20:16:18 INFO  : Launch script is exported to file 'F:\FILE\TEST\02_LWIP_RGMII\02_LWIP_RGMII.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_echo_server_lwip.elf_on_local_(1).tcl'
20:19:17 ERROR : Error refreshing build settings on referencing application projects.
20:20:33 INFO  : Disconnected from the channel tcfchan#4.
20:20:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:20:34 INFO  : Jtag cable 'Digilent JTAG-HS1 210249856074' is selected.
20:20:34 INFO  : 'jtag frequency' command is executed.
20:20:34 INFO  : Sourcing of 'F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:20:34 INFO  : Context for 'APU' is selected.
20:20:34 INFO  : System reset is completed.
20:20:37 INFO  : 'after 3000' command is executed.
20:20:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249856074" && level==0} -index 1' command is executed.
20:20:49 INFO  : FPGA configured successfully with bitstream "F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:20:49 INFO  : Context for 'APU' is selected.
20:20:49 INFO  : Hardware design information is loaded from 'F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:20:49 INFO  : 'configparams force-mem-access 1' command is executed.
20:20:49 INFO  : Context for 'APU' is selected.
20:20:49 INFO  : 'ps7_init' command is executed.
20:20:49 INFO  : 'ps7_post_config' command is executed.
20:20:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:50 INFO  : The application 'F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip/Debug/echo_server_lwip.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:20:50 INFO  : 'configparams force-mem-access 0' command is executed.
20:20:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249856074" && level==0} -index 1
fpga -file F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
loadhw -hw F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
dow F:/FILE/TEST/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip/Debug/echo_server_lwip.elf
configparams force-mem-access 0
----------------End of Script----------------

20:20:50 INFO  : Memory regions updated for context APU
20:20:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:50 INFO  : 'con' command is executed.
20:20:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
con
----------------End of Script----------------

20:20:50 INFO  : Launch script is exported to file 'F:\FILE\TEST\02_LWIP_RGMII\02_LWIP_RGMII.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_echo_server_lwip.elf_on_local_(1).tcl'
20:24:28 INFO  : Disconnected from the channel tcfchan#5.
21:18:52 INFO  : Registering command handlers for SDK TCF services
21:18:54 INFO  : Launching XSCT server: xsct.bat -interactive F:\FILE\FPGA\ZYNQ\08_LAN\02_LWIP_RGMII\02_LWIP_RGMII.sdk\temp_xsdb_launch_script.tcl
21:18:59 INFO  : XSCT server has started successfully.
21:18:59 INFO  : Successfully done setting XSCT server connection channel  
21:19:08 INFO  : Successfully done setting SDK workspace  
21:19:08 INFO  : Restoring local repository preferences: 
		 J:\FEP\ETH1512\MZ7035\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\sdk_repo\bsp
		 F:\FILE\TEST\02_LWIP_RGMII\02_LWIP_RGMII.sdk\sdk_repo\bsp
21:19:08 WARN  : Invalid repository path F:\FILE\TEST\02_LWIP_RGMII\02_LWIP_RGMII.sdk\sdk_repo\bsp.
21:19:08 WARN  : Invalid repository path J:\FEP\ETH1512\MZ7035\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\sdk_repo\bsp.
21:19:08 INFO  : Processing command line option -hwspec F:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper.hdf.
21:22:52 INFO  : Saving repository preferences.
21:22:52 INFO  : Reading in cores from local repositories: 
		 F:\FILE\FPGA\ZYNQ\08_LAN\02_LWIP_RGMII\02_LWIP_RGMII.sdk\sdk_repo\bsp
		 J:\FEP\ETH1512\MZ7035\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\sdk_repo\bsp
		 F:\FILE\TEST\02_LWIP_RGMII\02_LWIP_RGMII.sdk\sdk_repo\bsp
21:22:52 WARN  : Invalid repository path F:\FILE\TEST\02_LWIP_RGMII\02_LWIP_RGMII.sdk\sdk_repo\bsp.
21:22:52 WARN  : Invalid repository path J:\FEP\ETH1512\MZ7035\CH02_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.sdk\sdk_repo\bsp.
21:22:52 INFO  : Cleaning BSP projects in the workspace.
21:40:58 ERROR : Error refreshing build settings on referencing application projects.
21:48:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:30 INFO  : Jtag cable 'Digilent JTAG-HS1 210249856074' is selected.
21:48:30 INFO  : 'jtag frequency' command is executed.
21:48:30 INFO  : Sourcing of 'F:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:48:30 INFO  : Context for 'APU' is selected.
21:48:30 INFO  : System reset is completed.
21:48:33 INFO  : 'after 3000' command is executed.
21:48:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249856074" && level==0} -index 1' command is executed.
21:48:46 INFO  : FPGA configured successfully with bitstream "F:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:48:46 INFO  : Context for 'APU' is selected.
21:48:46 INFO  : Hardware design information is loaded from 'F:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:48:46 INFO  : 'configparams force-mem-access 1' command is executed.
21:48:46 INFO  : Context for 'APU' is selected.
21:48:46 INFO  : 'ps7_init' command is executed.
21:48:46 INFO  : 'ps7_post_config' command is executed.
21:48:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:47 INFO  : The application 'F:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip/Debug/echo_server_lwip.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:48:47 INFO  : 'configparams force-mem-access 0' command is executed.
21:48:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249856074" && level==0} -index 1
fpga -file F:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
loadhw -hw F:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
dow F:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_server_lwip/Debug/echo_server_lwip.elf
configparams force-mem-access 0
----------------End of Script----------------

21:48:48 INFO  : Memory regions updated for context APU
21:48:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:48 INFO  : 'con' command is executed.
21:48:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
con
----------------End of Script----------------

21:48:48 INFO  : Launch script is exported to file 'F:\FILE\FPGA\ZYNQ\08_LAN\02_LWIP_RGMII\02_LWIP_RGMII.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_echo_server_lwip.elf_on_local_(1).tcl'
21:53:46 INFO  : Disconnected from the channel tcfchan#1.
21:53:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:47 INFO  : Jtag cable 'Digilent JTAG-HS1 210249856074' is selected.
21:53:47 INFO  : 'jtag frequency' command is executed.
21:53:47 INFO  : Sourcing of 'F:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:53:47 INFO  : Context for 'APU' is selected.
21:53:47 INFO  : System reset is completed.
21:53:50 INFO  : 'after 3000' command is executed.
21:53:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249856074" && level==0} -index 1' command is executed.
21:54:01 INFO  : FPGA configured successfully with bitstream "F:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:54:01 INFO  : Context for 'APU' is selected.
21:54:04 INFO  : Hardware design information is loaded from 'F:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:54:04 INFO  : 'configparams force-mem-access 1' command is executed.
21:54:04 INFO  : Context for 'APU' is selected.
21:54:04 INFO  : 'ps7_init' command is executed.
21:54:04 INFO  : 'ps7_post_config' command is executed.
21:54:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:05 INFO  : The application 'F:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_sfp/Debug/echo_sfp.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:54:05 INFO  : 'configparams force-mem-access 0' command is executed.
21:54:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249856074" && level==0} -index 1
fpga -file F:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
loadhw -hw F:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
dow F:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII/02_LWIP_RGMII.sdk/echo_sfp/Debug/echo_sfp.elf
configparams force-mem-access 0
----------------End of Script----------------

21:54:05 INFO  : Memory regions updated for context APU
21:54:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:05 INFO  : 'con' command is executed.
21:54:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249856074"} -index 0
con
----------------End of Script----------------

21:54:05 INFO  : Launch script is exported to file 'F:\FILE\FPGA\ZYNQ\08_LAN\02_LWIP_RGMII\02_LWIP_RGMII.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_echo_sfp.elf_on_local.tcl'
01:23:07 INFO  : Disconnected from the channel tcfchan#2.
