INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/home/csap/Chula-CP-Courses/CU_HWlab/Lab02.srcs/sources_1/new/ClockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDiv
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'tclkDiv' is not allowed [Z:/home/csap/Chula-CP-Courses/CU_HWlab/Lab02.srcs/sources_1/new/ClockDivider.v:28]
WARNING: [VRFC 10-8956] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [Z:/home/csap/Chula-CP-Courses/CU_HWlab/Lab02.srcs/sources_1/new/ClockDivider.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/home/csap/Chula-CP-Courses/CU_HWlab/Lab02.srcs/sources_1/new/hexto7segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexTo7Segment
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'segments' is not allowed [Z:/home/csap/Chula-CP-Courses/CU_HWlab/Lab02.srcs/sources_1/new/hexto7segment.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/home/csap/Chula-CP-Courses/CU_HWlab/Lab02.srcs/sources_1/new/quadSevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quadSevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/home/csap/Chula-CP-Courses/CU_HWlab/Lab02.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
