# Verilog
A few lab assignments related to RISC-V hardware language 
