#-----------------------------------------------------------
# xsim v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr 30 20:19:14 2024
# Process ID: 4283
# Current directory: /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Rectification_mean/norm_float/solution1/sim/vhdl
# Command line: xsim -mode tcl -source {xsim.dir/norm_float/xsim_script.tcl}
# Log file: /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Rectification_mean/norm_float/solution1/sim/vhdl/xsim.log
# Journal file: /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Rectification_mean/norm_float/solution1/sim/vhdl/xsim.jou
#-----------------------------------------------------------
source xsim.dir/norm_float/xsim_script.tcl
# xsim {norm_float} -autoloadwcfg -tclbatch {norm_float.tcl}
Vivado Simulator 2020.2
Time resolution is 1 ps
source norm_float.tcl
## run all
Note: simulation done!
Time: 82095 ns  Iteration: 1  Process: /apatb_norm_float_top/generate_sim_done_proc  File: /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Rectification_mean/norm_float/solution1/sim/vhdl/norm_float.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 82095 ns  Iteration: 1  Process: /apatb_norm_float_top/generate_sim_done_proc  File: /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Rectification_mean/norm_float/solution1/sim/vhdl/norm_float.autotb.vhd
$finish called at time : 82095 ns
## quit
INFO: [Common 17-206] Exiting xsim at Tue Apr 30 20:19:26 2024...
