-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version"

-- DATE "10/12/2018 11:24:51"

-- 
-- Device: Altera EP4CE10F17C8 Package FBGA256
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	qsys_hello_world IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	sys_clk : IN std_logic;
	sys_rst_n : IN std_logic
	);
END qsys_hello_world;

-- Design Ports Information
-- sys_clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sys_rst_n	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF qsys_hello_world IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_sys_clk : std_logic;
SIGNAL ww_sys_rst_n : std_logic;
SIGNAL \u_pll|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_pll|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_bht|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_bht|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u_qsys|rst_controller|merged_reset~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_qsys|rst_controller|r_sync_rst~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|DRsize.000~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \u_qsys|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7_combout\ : std_logic;
SIGNAL \sys_clk~input_o\ : std_logic;
SIGNAL \u_pll|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~feeder_combout\ : std_logic;
SIGNAL \u_qsys|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|sync2_uir~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jxuir~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jxuir~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|Mux37~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|DRsize.100~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~20_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_cdr~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[37]~21_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~22_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[35]~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~23_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~24_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~25_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_udr~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|sync2_udr~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|enable_action_strobe~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ic_fill_starting_d1~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ic_fill_starting_d1~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|rden_b_store~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|rden_b_store~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|packet_in_progress~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~0_combout\ : std_logic;
SIGNAL \u_qsys|rst_controller|r_sync_rst_chain[3]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|rst_controller|r_sync_rst_chain~1_combout\ : std_logic;
SIGNAL \u_qsys|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \u_qsys|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \u_qsys|rst_controller|always2~0_combout\ : std_logic;
SIGNAL \u_qsys|rst_controller|r_early_rst~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_valid~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|always122~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_iw[27]~24_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_plus_one[0]~1\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_plus_one[1]~3\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_plus_one[2]~5\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_plus_one[3]~7\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_plus_one[4]~9\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_plus_one[5]~10_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_plus_one[4]~8_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_plus_one[5]~11\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_plus_one[6]~12_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal171~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_iw[14]~37_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_ctrl_br_cond_nxt~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_ctrl_br_cond_nxt~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_ctrl_br_cond~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_ctrl_br_cond~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_bht_wr_en_unfiltered~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_compare_op[1]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_compare_op[0]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_op_cmpge~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_iw[11]~12_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal154~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal154~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_alu_subtract~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_alu_subtract~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_alu_subtract~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_alu_subtract~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal80~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal77~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_alu_signed_comparison~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_alu_signed_comparison~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_alu_subtract~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_alu_subtract~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_alu_subtract~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_ctrl_alu_subtract~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_op_cmplt~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal82~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_alu_signed_comparison~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_ctrl_alu_signed_comparison~q\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~q\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_ctrl_mul_lsw~q\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_address_tag_field[1]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_fill_starting_d1~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_plus_one[6]~13\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_plus_one[7]~15\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_plus_one[8]~17\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_plus_one[9]~18_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1379w[3]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ctrl_ignore_dst~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_ignore_dst~q\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1369w[3]~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~8_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|addr_router|Equal2~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|write~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|write~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|write~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_iw[25]~21_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal2~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ctrl_br_uncond~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal2~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ctrl_implicit_dst_eretaddr~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ctrl_implicit_dst_eretaddr~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ctrl_implicit_dst_eretaddr~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ctrl_implicit_dst_eretaddr~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_implicit_dst_eretaddr~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ctrl_implicit_dst_retaddr~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ctrl_implicit_dst_retaddr~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_implicit_dst_retaddr~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_dst_regnum[4]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_dst_regnum[3]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_fill_ap_offset_nxt[1]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_fill_prevent_refill_nxt~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_fill_prevent_refill~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_fill_same_tag_line~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_fill_same_tag_line~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_fill_same_tag_line~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_fill_same_tag_line~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_fill_tag[3]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_fill_same_tag_line~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_fill_same_tag_line~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_fill_same_tag_line~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_fill_same_tag_line~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ic_fill_same_tag_line~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_kill~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ic_fill_starting~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_flush_pipe_always~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_flush_pipe_always~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_flush_pipe_always~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_flush_pipe_always~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_ctrl_flush_pipe_always~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_pipe_flush_nxt~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_pipe_flush_nxt~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_pipe_flush~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_fill_ap_offset[2]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_dcache_management_done_nxt~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_ctrl_ld_st_nxt~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_ld_st_bus~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_ld_st_bus~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_ctrl_ld_st_bypass~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_ctrl_ld_st_bypass~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_alu_force_xor~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_alu_force_xor~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_alu_force_xor~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_alu_force_xor~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_logic_op[1]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_logic_op[0]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add5~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_fill_ap_offset_nxt[2]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_op_rdctl~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_op_div~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal154~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal154~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_retaddr~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_retaddr~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_retaddr~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_retaddr~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_ctrl_retaddr~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_br_taken_waddr_partial[4]~19_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_extra_pc[4]~10_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal154~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_late_result~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_shift_rot~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_ctrl_shift_rot~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_ctrl_shift_rot~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_ctrl_shift_rot~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_ctrl_shift_rot~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ctrl_hi_imm16~8_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ctrl_hi_imm16~9_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_hi_imm16~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_op_slli~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_op_roli~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ctrl_src2_choose_imm~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_src2_choose_imm~q\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1359w[3]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_address_line_field[2]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_wb_line[2]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_tag_wr_port_en~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_tag_wr_port_addr[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_tag_wr_port_addr[1]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_tag_wr_port_addr[2]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_iw[24]~22_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~q\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_address_tag_field[2]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_tag_wr_port_addr[4]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_tag_wr_port_addr[5]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_tag_rd_port_addr[0]~12_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_wr_dst_reg~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_wr_dst_reg_from_D~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_wr_dst_reg~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_wr_dst_reg_from_E~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_dst_reg_from_M~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_ctrl_mem_nxt~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_ctrl_mem~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_en_d1~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_en_d1~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_st_bus~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_st_bus~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_ctrl_st_bypass~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_valid_st_bypass_hit~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_valid_st_bypass_hit~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_valid_st_bypass_hit_wr_en~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_sel_data_master~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_sel_data_master~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_st_cache~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_ctrl_st_non_bypass~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_en~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_en~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_address_line_field[3]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_wb_line[3]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_wr_starting~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_wr_starting~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_wb_rd_addr_starting~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_wb_rd_data_starting~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_wb_rd_data_starting~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_wb_rd_data_first_nxt~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_wb_rd_data_first~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_wb_wr_starting~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_wr_data_cnt_nxt[0]~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_wr_data_cnt[3]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_wr_data_cnt_nxt[1]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_wr_data_cnt_nxt[2]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add13~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_wr_data_cnt_nxt[3]~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_wb_wr_active_nxt~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_wb_wr_active~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_wb_wr_want_dmaster~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_address_line_field[4]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_address_tag_field[0]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal184~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_ctrl_ld8~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_ld_align_sh8~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_ld_align_sh8~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_slow_inst_sel_nxt~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_slow_inst_sel~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~29_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_logic_result[1]~16_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal187~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_ctrl_ld16~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_ld_align_sh16~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_ld_align_sh16~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_addr[1]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_fill_has_started_nxt~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_fill_has_started~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_fill_dp_offset_nxt[0]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_rd_data_cnt[2]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_fill_dp_offset_nxt[1]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_addr[1]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_fill_dp_offset_nxt[2]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_addr[2]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_addr[2]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_addr[3]~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_addr[4]~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_addr[5]~8_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_addr[6]~9_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_addr[7]~10_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_addr[8]~11_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal274~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_st_data[24]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_st_data[24]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_iw[17]~39_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_dst_regnum[0]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_dst_regnum[1]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_byteenable_nxt[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|_~10_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[0]~1_cout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[1]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_mem_byte_en[3]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_byteenable_nxt[3]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_src1[2]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1_nxt[2]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1_nxt[3]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1_nxt[4]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_src1[5]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1_nxt[5]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_src1[6]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1_nxt[6]~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1_nxt[7]~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|_~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[1]~3\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[2]~5\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[3]~7\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[4]~8_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_ctrl_dc_index_inv~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal181~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_ctrl_dc_addr_wb_inv~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_ctrl_dc_addr_wb_inv~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal193~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_ctrl_dc_index_wb_inv~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_ctrl_dc_index_wb_inv~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_starting~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_offset_nxt[0]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_offset_nxt[1]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_offset_nxt[2]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_done_nxt~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_done~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_active_nxt~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_active~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_rd_port_addr[1]~19_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_rd_port_addr[1]~28_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_rd_port_addr[2]~20_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_rd_port_addr[2]~29_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_rd_port_addr[3]~21_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_rd_port_addr[3]~30_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_rd_port_addr[4]~22_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_rd_port_addr[4]~31_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_rd_port_addr[5]~23_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_rd_port_addr[5]~32_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_rd_port_addr[6]~24_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|_~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|rf_b_rd_port_addr[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode830w[2]~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|addr_router_001|Equal2~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|addr_router_001|src_data[78]~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|addr_router_001|Equal4~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|addr_router_001|Equal4~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|addr_router_001|Equal4~2_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|addr_router_001|Equal4~3_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|addr_router_001|src_data[77]~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|limiter_001|suppress_change_dest_id~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|limiter_001|suppress_change_dest_id~2_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|limiter_001|save_dest_id~2_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|av_waitrequest~0_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|av_waitrequest~1_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|av_waitrequest~q\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src4_valid~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src4_valid~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_waitrequest_generated~11_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_waitrequest_generated~10_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|av_addr_accepted~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_address_offset_field_nxt[0]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_address_offset_field_nxt[0]~9_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_address_offset_field_nxt[0]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_address_offset_field_nxt[0]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_address_offset_field[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[2]~30_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|rf_b_rd_port_addr[2]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|rf_b_rd_port_addr[3]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|rf_b_rd_port_addr[4]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[9]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|_~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[9]~19\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[10]~20_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_rd_port_addr[7]~25_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_rd_port_addr[7]~34_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_rd_port_addr[8]~26_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_rd_port_addr[8]~35_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_byteenable_nxt[0]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_src1[9]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1_nxt[9]~9_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_src1[10]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1_nxt[10]~10_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_src1[12]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1_nxt[12]~12_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_src1[13]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1_nxt[13]~13_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_src1[15]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1_nxt[15]~15_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ctrl_unsigned_lo_imm16~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ctrl_unsigned_lo_imm16~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_unsigned_lo_imm16~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[30]~14_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1349w[3]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_mem_byte_en[2]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_byteenable_nxt[2]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|rf_a_rd_port_addr[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|rf_a_rd_port_addr[1]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_st_data[18]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_writedata[18]~14_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_rd_data_active~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_rd_data_active~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_wr_active~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_wr_active~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_wb_rd_en~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_ctrl_st_nxt~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_ctrl_st~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_valid_st_writes_mem~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_valid_st_writes_mem~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_offset_match~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_offset_match~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_rd_data_offset_match~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_rd_data[0]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_wr_offset_nxt[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_wr_offset_nxt[1]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_wr_offset_nxt[2]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_wb_rd_addr_offset_nxt[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_wb_rd_addr_offset_nxt[1]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_wb_rd_addr_offset_nxt[2]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal0~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal0~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal0~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[27]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[36]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[37]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~6_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[26]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[0]~1\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[1]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[1]~3\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[2]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|Equal0~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_addr[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_addr[1]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_addr[2]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~29_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|Equal0~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[30]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[2]~5\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[3]~7\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[4]~8_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_addr[4]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|resetlatch~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|resetlatch~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~50_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[33]~31_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[33]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[4]~9\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[5]~11\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[6]~13\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[7]~14_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_addr[7]~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_byteenable[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_st_data[6]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_writedata[6]~25_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_ctrl_st~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_fill_wr_data~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_fill_wr_data~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_fill_wr_data~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[1]~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_st_data[4]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_mem_byte_en[1]~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[8]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal1~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[31]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|debugaccess~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_byteenable_nxt[1]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_byteenable[1]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[11]~11_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_st_data[7]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_writedata[7]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_rd_data[3]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[3]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[4]~5_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|state~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|t_dav~q\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav~q\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write_stalled~0_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count[9]~0_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|state~1_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|state~2_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|state~q\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count~10_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count~9_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count~8_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count~7_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count~6_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count~5_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count~3_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count[9]~1_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count~4_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count~2_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write_stalled~q\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write_valid~q\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|t_ena~2_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write~1_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write~0_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write~q\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write1~feeder_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write1~q\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write2~q\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst2~feeder_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst2~q\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|t_ena~3_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|fifo_rd~0_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \u_qsys|jtag_uart|wr_rfifo~combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|r_ena1~q\ : std_logic;
SIGNAL \u_qsys|jtag_uart|r_val~q\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|read~0_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|read~q\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|read1~feeder_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|read1~q\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rvalid~q\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_st_data[2]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_writedata[2]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_rd_data[6]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[6]~16_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_rd_data[7]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[7]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_st_data[8]~9_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|Add0~1\ : std_logic;
SIGNAL \u_qsys|jtag_uart|Add0~3\ : std_logic;
SIGNAL \u_qsys|jtag_uart|Add0~5\ : std_logic;
SIGNAL \u_qsys|jtag_uart|Add0~7\ : std_logic;
SIGNAL \u_qsys|jtag_uart|Add0~9\ : std_logic;
SIGNAL \u_qsys|jtag_uart|Add0~11\ : std_logic;
SIGNAL \u_qsys|jtag_uart|Add0~12_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|Add0~8_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|Add0~6_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|LessThan1~1_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|Add0~10_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|Add0~0_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|Add0~2_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|Add0~4_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|LessThan1~0_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|LessThan1~2_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|fifo_AF~q\ : std_logic;
SIGNAL \u_qsys|jtag_uart|fifo_rd~1_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|read_0~q\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|jupdate~1_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|jupdate~q\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|jupdate1~feeder_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|jupdate1~q\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|always2~0_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|t_pause~0_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|jupdate2~feeder_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|jupdate2~q\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|t_pause~1_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\ : std_logic;
SIGNAL \u_qsys|jtag_uart|pause_irq~0_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|pause_irq~q\ : std_logic;
SIGNAL \u_qsys|jtag_uart|ien_AF~feeder_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|ien_AF~0_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|ien_AF~q\ : std_logic;
SIGNAL \u_qsys|jtag_uart|av_readdata[8]~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~13_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_writedata[9]~13_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|LessThan0~0_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|LessThan0~1_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|fifo_AE~q\ : std_logic;
SIGNAL \u_qsys|jtag_uart|ien_AE~q\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~8_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode817w[2]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_writedata[10]~15_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[10]~10_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|_~23_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1[0]~_Duplicate_1_q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1_nxt[16]~16_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_logic_result[17]~31_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|_~25_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|_~26_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1[2]~_Duplicate_1_q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1_nxt[18]~18_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1[3]~_Duplicate_1_q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1_nxt[19]~19_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_iw[30]~26_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|rf_a_rd_port_addr[3]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~25_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_shift_right_arith~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_shift_right_arith~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_ctrl_shift_right_arith~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_fill_bit~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_fill_bit~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_shift_rot_right~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_ctrl_shift_rot_right~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add7~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add7~2\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add7~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add7~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_prestep1[18]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_prestep1[16]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_prestep2[18]~10_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_prestep1[12]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_prestep1[14]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_prestep2[14]~27_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add7~4\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add7~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_prestep1[8]~13_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_prestep1[10]~12_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_prestep2[10]~11_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_prestep1[6]~14_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_prestep1[4]~15_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_prestep2[6]~24_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add7~6\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add7~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[18]~24_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[23]~25_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_src2[21]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src2_nxt[21]~21_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src2_nxt[5]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[22]~23_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add7~8\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add7~9_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_prestep1[2]~8_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_prestep1[0]~9_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_prestep2[2]~8_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1[6]~_Duplicate_1_q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1_nxt[22]~22_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1[7]~_Duplicate_1_q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1_nxt[23]~23_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1[8]~_Duplicate_1_q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1_nxt[24]~24_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1[9]~_Duplicate_1_q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_src2[23]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src2_nxt[23]~23_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src2_nxt[7]~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[24]~27_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[24]~28_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_src2[24]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src2_nxt[24]~24_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src2_nxt[8]~8_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_prestep2[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[10]~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_ctrl_ld8_ld16~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_ctrl_ld8_ld16~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_ld_align_byte2_byte3_fill~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~53_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[27]~31_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1[10]~_Duplicate_1_q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1[11]~_Duplicate_1_q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1_nxt[27]~27_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1[12]~_Duplicate_1_q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1_nxt[28]~28_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~17_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~25_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_st_data[28]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[28]~33_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[28]~34_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|_~14_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|_~15_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[26]~29_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_logic_result[26]~8_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|_~17_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|_~18_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|_~20_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|_~22_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|_~24_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[18]~37\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[19]~39\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[20]~41\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[21]~43\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[22]~45\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[23]~47\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[24]~49\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[25]~51\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[26]~53\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[27]~54_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[26]~67_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[26]~68_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[26]~69_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[26]~70_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[26]~30_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|_~16_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[27]~55\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[28]~57\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[29]~58_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_logic_result[28]~10_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[28]~75_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[28]~76_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[28]~77_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[28]~78_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_writedata[28]~20_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~30_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_st_data[19]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_writedata[19]~16_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|ac~0_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|ac~1_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|ac~q\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_writedata[11]~17_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[13]~97_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[13]~98_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[13]~114_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_st_data[29]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_st_data[13]~16_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[13]~36_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~29_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~6_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~24_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_writedata[12]~19_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[14]~99_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[14]~100_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[14]~113_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_st_data[30]~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_st_data[14]~11_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[14]~26_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_writedata[13]~23_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_st_data[20]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_writedata[20]~18_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[17]~30_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[17]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_st_data[19]~22_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[19]~48_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~46_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~31_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~30_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[33]~81_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|DRsize.010~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[15]~9_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|Equal0~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_writedata[14]~27_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_rd_data[19]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[19]~27_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_st_data[20]~20_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[20]~44_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[20]~45_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_st_data[28]~18_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_st_data[29]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_writedata[29]~24_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[15]~111_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_st_data[31]~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_st_data[15]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[15]~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_writedata[15]~30_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_st_data[21]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_st_data[21]~14_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[21]~32_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~26_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_st_data[3]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_writedata[3]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_writedata[21]~22_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_st_data[23]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_st_data[23]~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~9_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_writedata[4]~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_rd_data[25]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[25]~6_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~9_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~19_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_rd~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_rd~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_rd_d1~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[0]~14_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[24]~8_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~8_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[27]~6_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~13_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[29]~12_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_st_data[30]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[30]~37_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[30]~38_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_logic_result[30]~12_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|_~12_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|_~13_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[29]~59\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[30]~61\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[31]~62_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[30]~83_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[30]~84_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[30]~85_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[30]~86_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_writedata[30]~28_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_rd_data[27]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[27]~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_rd_data[28]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[28]~26_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[27]~9_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_st_data[25]~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[25]~16_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~7_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_st_data[31]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[31]~112_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_writedata[31]~31_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_st_data[26]~4_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~13_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~5_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a90\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a122\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result26w~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a154\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a58\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2690w[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result26w~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~8_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~28_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[26]~12_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[26]~13_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a61\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2834w[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a157\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a125\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a93\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result29w~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result29w~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~17_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a61\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~34_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a93\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~35_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~20_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~30_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_st_data[29]~15_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[29]~34_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[29]~35_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a94\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a126\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result30w~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a158\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a62\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2882w[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result30w~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~13_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a62\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~26_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a94\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~27_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[30]~21_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[30]~22_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_st_data[30]~10_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[30]~24_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[30]~25_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_st_data[31]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[31]~10_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[31]~11_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_rd_data[30]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[30]~19_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_rd_data[31]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[31]~13_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_wb_update_av_writedata~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_writedata[6]~32_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a89\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a57\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~14_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~15_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[25]~11_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[25]~12_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[25]~17_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_rd_data[29]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[29]~23_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~14_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[30]~13_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~15_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[31]~14_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_byteenable[3]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~20_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~11_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[28]~10_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~18_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[26]~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~16_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[25]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~9_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~18_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~19_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[24]~16_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[24]~17_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_st_data[24]~8_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[24]~20_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[24]~21_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_rd_data[26]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[26]~8_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_st_data[5]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_writedata[5]~21_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_st_data[22]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_writedata[22]~26_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_writedata[23]~29_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a87\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a55\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[23]~6_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[23]~7_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~12_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[16]~11_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~17_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[17]~16_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~21_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~19_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~26_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[19]~18_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~18_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~23_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[21]~22_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~22_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~28_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[23]~21_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_byteenable[2]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~32_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~28_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[22]~27_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~25_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[20]~17_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|Equal0~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[18]~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~20_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~59_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~60_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[19]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~18_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~55_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~56_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~17_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~53_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~54_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[21]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[18]~20_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|Equal0~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[15]~9_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~25_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[15]~24_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~3_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~6_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[23]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[23]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[24]~9_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a54\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~22_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a86\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~23_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~11_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~18_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~17_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~19_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_st_data[22]~12_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[22]~28_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[22]~29_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_rd_data[23]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[23]~12_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a85\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a53\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~30_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~31_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~15_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~27_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~28_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[21]~33_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_rd_data[22]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[22]~17_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a79\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a47\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~4_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~2_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~4_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~12_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~2_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a79\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a111\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result15w~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a143\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a47\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2162w[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result15w~1_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|rvalid~0_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|rvalid~q\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~3_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[15]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[21]~21_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~17_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a60\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2786w[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a156\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a124\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a92\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result28w~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result28w~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~21_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a60\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~42_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a92\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~43_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[28]~41_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[28]~42_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[28]~40_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[28]~41_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_st_data[27]~23_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[27]~50_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a155\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a91\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a123\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result27w~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a59\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2738w[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result27w~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[27]~49_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[27]~50_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[27]~51_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[20]~24_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~29_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[14]~28_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[14]~13_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~29_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~77_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~78_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[15]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~24_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~67_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~68_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[16]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~34_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[13]~29_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[12]~12_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[12]~30_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~23_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a83\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a51\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~46_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~47_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~47_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~48_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[19]~49_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_rd_data[18]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[18]~29_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a50\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~54_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a82\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~55_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~27_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~55_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~23_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~19_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~15_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~11_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~3_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a82\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a114\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result18w~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a146\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a50\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2306w[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result18w~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~54_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~56_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_st_data[18]~26_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[18]~56_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[18]~57_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_st_data[17]~28_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[17]~60_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~57_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a81\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a113\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result17w~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a49\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2258w[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a145\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result17w~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~29_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a49\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~58_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a81\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~59_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~58_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~59_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[17]~61_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_rd_data[16]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[16]~31_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~16_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a46\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2114w[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a142\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a110\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a78\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result14w~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result14w~1_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|always2~0_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|woverflow~0_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|woverflow~q\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~18_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~12_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a78\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a46\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~24_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~25_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~19_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~20_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[14]~27_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_rd_data[15]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[15]~11_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~20_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a77\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a109\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result13w~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a141\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a45\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2066w[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result13w~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~16_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a77\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a45\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~32_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~33_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~30_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~31_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[13]~37_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_rd_data[14]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[14]~18_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a74\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a42\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_st_data[10]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[10]~14_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[10]~15_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_rd_data[13]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[13]~22_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~62_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~63_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~61_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~60_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144~portadataout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80~portadataout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112~portadataout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result16w~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2210w[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result16w~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~62_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_st_data[16]~30_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[16]~64_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[16]~65_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_rd_data[12]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[12]~25_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~21_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a63\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2930w[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a127\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a95\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result31w~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a159\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result31w~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~5_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a63\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~10_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a95\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~11_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~13_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~29_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_ctrl_ld16~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_slow_ld_data_sign_bit~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_slow_ld_data_sign_bit~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_slow_ld_data_sign_bit~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_ctrl_ld_signed~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_ctrl_ld_signed~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_ctrl_ld_signed~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[7]~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_slow_inst_result_en~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_inst_result[31]~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_iw[16]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_op_rdctl~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_iw[14]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal209~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal209~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_op_rdctl~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_ctrl_rdctl_inst~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[31]~90_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_sel_fill3~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_sel_fill3~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_mask[7]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_lut3[7]~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_prestep1[7]~29_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_prestep1[5]~30_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_prestep2[7]~28_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_prestep1[1]~24_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_prestep1[3]~31_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_prestep2[3]~12_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_prestep1[13]~18_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_prestep1[15]~17_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_prestep2[15]~31_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_prestep1[11]~19_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_prestep1[9]~28_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_prestep2[11]~15_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[15]~53_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_prestep1[31]~25_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_prestep1[29]~26_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_prestep2[31]~29_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_prestep1[25]~20_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_prestep2[27]~13_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_prestep1[23]~21_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_prestep1[21]~22_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_prestep2[23]~30_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_prestep1[17]~16_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_prestep1[19]~23_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_prestep2[19]~14_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[15]~54_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[31]~55_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_shift_rot_result[31]~31_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_rot~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_ctrl_rot~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_shift_rot_left~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_ctrl_shift_rot_left~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_pass3~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_pass3~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[31]~91_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1[14]~_Duplicate_1_q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1_nxt[30]~30_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1[15]~_Duplicate_1_q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1_nxt[31]~31_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_src2[27]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src2_nxt[27]~27_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[11]~93_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[11]~94_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[11]~45_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[11]~46_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src2_nxt[11]~11_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[12]~47_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[12]~48_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src2_nxt[28]~28_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src2_nxt[12]~12_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[13]~49_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[13]~50_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src2_nxt[29]~29_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src2_nxt[13]~13_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[14]~51_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[14]~52_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_src2[30]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src2_nxt[30]~30_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src2_nxt[14]~14_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src2_nxt[31]~31_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src2_nxt[15]~15_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_partial_prod[16]~17\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_partial_prod[17]~19\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_partial_prod[18]~21\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_partial_prod[19]~23\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_partial_prod[20]~25\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_partial_prod[21]~27\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_partial_prod[22]~29\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_partial_prod[23]~31\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_partial_prod[24]~33\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_partial_prod[25]~35\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_partial_prod[26]~37\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_partial_prod[27]~39\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_partial_prod[28]~41\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_partial_prod[29]~43\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_partial_prod[30]~45\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_partial_prod[31]~46_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_partial_prod[27]~38_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_partial_prod[24]~32_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_partial_prod[22]~28_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_partial_prod[21]~26_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_partial_prod[18]~20_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_partial_prod[8]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_partial_prod[5]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_partial_prod[2]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[0]~33\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[1]~34_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_stall_d1~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_stall_d1~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_stall_d2~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_stall_d2~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_stall_d3~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_stall_d3~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[1]~35\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[2]~36_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[2]~37\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[3]~38_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[3]~39\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[4]~40_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[4]~41\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[5]~42_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[5]~43\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[6]~45\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[7]~46_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[7]~47\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[8]~48_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[8]~49\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[9]~51\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[10]~53\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[11]~55\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[12]~57\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[13]~59\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[14]~61\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[15]~63\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[16]~65\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[17]~67\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[18]~68_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[18]~69\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[19]~71\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[20]~73\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[21]~74_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[21]~75\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[22]~76_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[22]~77\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[23]~79\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[24]~80_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[24]~81\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[25]~83\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[26]~85\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[27]~86_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[27]~87\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[28]~89\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[29]~91\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[30]~93\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[31]~94_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[31]~92_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[29]~80_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[29]~81_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[29]~82_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[29]~35_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[29]~36_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_logic_result[29]~11_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[30]~60_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[29]~79_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[29]~66_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[29]~67_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[29]~68_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1[13]~_Duplicate_1_q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1_nxt[29]~29_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_partial_prod[29]~42_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[29]~90_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[5]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_inst_result[29]~15_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[29]~84_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_prestep2[5]~20_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_prestep2[1]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_prestep2[13]~23_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_prestep2[9]~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[13]~47_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_prestep2[21]~22_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_prestep2[17]~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[13]~48_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[29]~49_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_mask[5]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_lut3[5]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_shift_rot_result[29]~29_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[29]~85_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[29]~86_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[26]~57_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[26]~58_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[26]~59_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1_nxt[26]~26_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_partial_prod[28]~40_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[28]~88_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_prestep1[22]~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_prestep2[24]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_prestep1[20]~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_prestep2[20]~18_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_prestep2[16]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[12]~45_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_prestep2[4]~16_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_prestep2[12]~19_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_prestep2[8]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[12]~44_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[28]~46_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_mask[4]~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_lut3[4]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_shift_rot_result[28]~28_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_inst_result[28]~18_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[4]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[28]~81_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[28]~82_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[28]~83_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[27]~72_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[27]~73_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[27]~74_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[27]~32_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_logic_result[27]~9_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[28]~56_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[27]~71_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_inst_result[27]~23_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[3]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[27]~78_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[11]~42_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[11]~41_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[27]~43_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_mask[3]~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_lut3[3]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_shift_rot_result[27]~27_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[27]~79_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[27]~80_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[10]~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[10]~8_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[10]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_src2[26]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src2_nxt[26]~26_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src2_nxt[10]~10_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_partial_prod[26]~36_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[26]~84_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[2]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_inst_result[26]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[26]~75_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[26]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[26]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[26]~40_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_mask[2]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_lut3[2]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_shift_rot_result[26]~26_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[26]~76_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[26]~77_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[28]~63_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[28]~64_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[28]~65_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_prestep1[28]~11_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_prestep1[26]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_prestep2[28]~17_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[24]~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[24]~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[24]~39_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_mask[0]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_lut3[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_shift_rot_result[24]~24_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_inst_result[24]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[24]~72_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[24]~73_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[24]~74_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[25]~90_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[26]~52_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_logic_result[25]~14_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[25]~89_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[25]~91_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[25]~92_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[25]~43_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[25]~44_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_src2[25]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src2_nxt[25]~25_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src2_nxt[9]~9_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_partial_prod[25]~34_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[25]~82_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[25]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_prestep2[25]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[25]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[25]~56_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_mask[1]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_lut3[1]~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_shift_rot_result[25]~25_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[1]~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[25]~93_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[25]~94_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[25]~95_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[25]~76_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[25]~77_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[25]~78_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1_nxt[25]~25_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_partial_prod[30]~44_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[30]~92_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[6]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_inst_result[30]~10_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[30]~87_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_prestep2[22]~26_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[14]~51_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[14]~50_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[30]~52_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_mask[6]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_lut3[6]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_shift_rot_result[30]~30_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[30]~88_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[30]~89_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[30]~69_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[30]~70_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[30]~71_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_prestep1[30]~10_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_prestep2[30]~25_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[22]~13_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[22]~12_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[22]~37_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_sel_fill2~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_sel_fill2~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_lut2[6]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_shift_rot_result[22]~22_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_pass2~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_pass2~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_pass2~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[6]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_inst_result[22]~12_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[22]~66_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[22]~67_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[22]~68_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[22]~48_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[22]~49_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[22]~50_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_logic_result[22]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[23]~46_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[22]~55_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[22]~56_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[22]~57_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[22]~58_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[22]~24_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_src2[22]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src2_nxt[22]~22_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src2_nxt[6]~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_partial_prod[23]~30_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[23]~78_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[23]~9_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[23]~10_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[23]~38_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_lut2[7]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_shift_rot_result[23]~23_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[7]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_inst_result[23]~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[23]~69_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[23]~70_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[23]~71_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[23]~60_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[23]~61_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[23]~62_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[23]~26_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|_~19_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[24]~48_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_logic_result[23]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[23]~59_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[23]~51_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[23]~52_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[23]~53_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_prestep1[24]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_prestep2[26]~9_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[18]~25_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[18]~33_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_lut2[2]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_shift_rot_result[18]~18_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[2]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_inst_result[18]~26_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[18]~54_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[18]~55_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[18]~56_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[27]~60_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[27]~61_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[27]~62_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_prestep1[27]~27_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_prestep2[29]~21_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[21]~16_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[21]~15_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[21]~36_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_lut2[5]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_shift_rot_result[21]~21_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[5]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_inst_result[21]~14_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~63_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~64_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~65_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[21]~52_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[21]~53_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[21]~54_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[21]~21_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[21]~22_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|_~21_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[22]~44_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_logic_result[21]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[21]~51_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[21]~45_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[21]~46_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[21]~47_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1[5]~_Duplicate_1_q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1_nxt[21]~21_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_partial_prod[17]~18_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[17]~66_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_inst_result[17]~28_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[1]~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[17]~114_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_lut2[1]~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[17]~28_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[17]~27_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[17]~63_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_shift_rot_result[17]~17_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[17]~115_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[17]~116_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[3]~27_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[3]~28_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[3]~29_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[11]~116_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_st_data[27]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_st_data[27]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_writedata[27]~7_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a59\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~50_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a91\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~51_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[27]~76_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[28]~77_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[29]~78_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[30]~79_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[31]~80_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_iw[31]~25_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|rf_a_rd_port_addr[4]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[21]~42_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_logic_result[20]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[20]~47_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[20]~42_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[20]~43_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[20]~44_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1[4]~_Duplicate_1_q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1_nxt[20]~20_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_partial_prod[16]~16_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[16]~64_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[16]~31_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[16]~30_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[16]~62_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_lut2[0]~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_shift_rot_result[16]~16_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_inst_result[16]~30_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[0]~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[16]~111_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[16]~112_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[16]~113_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[15]~101_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[15]~102_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[15]~53_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[15]~54_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|_~27_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|_~28_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|_~29_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|_~30_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|_~31_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|_~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[10]~21\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[11]~23\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[12]~25\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[13]~27\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[14]~29\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[15]~31\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[16]~33\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[17]~35\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[18]~36_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[17]~105_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[17]~97_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[17]~98_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[17]~99_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1[1]~_Duplicate_1_q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1_nxt[17]~17_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_partial_prod[20]~24_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[20]~72_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[4]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_inst_result[20]~20_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[20]~60_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[20]~19_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[20]~18_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[20]~35_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_lut2[4]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_shift_rot_result[20]~20_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[20]~61_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[20]~62_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[20]~48_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[20]~49_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[20]~50_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[20]~19_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[20]~20_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_src2[20]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src2_nxt[20]~20_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src2_nxt[4]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_partial_prod[19]~22_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[19]~70_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[3]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[19]~57_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_lut2[3]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[19]~22_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[19]~21_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[19]~34_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_shift_rot_result[19]~19_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[19]~58_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[19]~59_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[19]~39_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[19]~40_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[19]~41_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[20]~40_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_logic_result[19]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[19]~43_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[19]~44_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[19]~45_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[19]~46_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[19]~17_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[19]~18_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_src2[19]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src2_nxt[19]~19_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src2_nxt[3]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_partial_prod[15]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[15]~62_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_ld_align_byte1_fill~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[11]~16_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[15]~61_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_sel_fill1~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_sel_fill1~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_lut1[7]~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_shift_rot_result[15]~15_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_pass1~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_pass1~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_pass1~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_slow_inst_result[15]~15_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_slow_ld_data_fill_bit~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_inst_result[15]~8_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_data_ram_ld16_data[15]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[15]~108_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[15]~109_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[15]~110_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[12]~95_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[12]~96_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[12]~115_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_st_data[28]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_st_data[12]~19_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[12]~42_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~20_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a76\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a44\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~40_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~41_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~39_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a108\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a76\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result12w~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a44\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2018w[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a140\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result12w~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~38_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~40_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[12]~43_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_rd_data[11]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[11]~28_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a41\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~12_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a73\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~13_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~6_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~9_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~10_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_st_data[9]~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[9]~18_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[9]~19_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_rd_data[9]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[9]~14_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~16_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72~portadataout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~17_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~8_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~14_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~15_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[8]~22_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[8]~23_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_rd_data[8]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[8]~15_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~13_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~8_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~14_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~11_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~12_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~9_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~10_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~5_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~7_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~0_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~1_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~2_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~3_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|read_req~q\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|read2~q\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rvalid0~2_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rvalid0~q\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \u_qsys|jtag_uart|r_val~0_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \u_qsys|jtag_uart|fifo_wr~0_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|fifo_wr~q\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~21_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~19_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~20_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~17_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~18_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~15_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~16_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|av_readdata[7]~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~10_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~4_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a71\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a39\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~8_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~9_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~11_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~12_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_st_data[7]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[7]~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[7]~8_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_st_data[6]~13_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[6]~30_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|av_readdata[6]~2_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~14_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~28_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~26_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~22_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~18_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~14_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~10_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~4_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a102\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a70\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result6w~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a38\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1730w[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a134\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result6w~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~10_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~15_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~16_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[6]~31_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_rd_data[5]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[5]~20_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~20_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[7]~19_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~27_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~23_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[0]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~11_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~12_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[11]~13_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[1]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~14_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~15_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[2]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~16_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~17_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[3]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~18_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~19_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[4]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~26_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~27_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[5]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~9_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~39_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~40_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[6]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~15_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|Mux30~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[7]~8_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[7]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~19_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~57_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~58_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[8]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~23_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~30_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~31_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[8]~8_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~65_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~66_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[9]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~26_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~71_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~72_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~27_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~73_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~74_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[11]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~28_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~75_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~76_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[12]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~30_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~79_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~80_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[13]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~31_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~82_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~83_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[14]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~32_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[11]~31_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~33_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~24_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[10]~23_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[9]~10_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~26_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[9]~25_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~24_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a75\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a43\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~48_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~49_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~21_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a139\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a107\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a75\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result11w~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a43\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1970w[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result11w~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~31_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_st_data[11]~24_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[11]~52_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[11]~53_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_st_data[4]~21_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[4]~46_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|av_readdata[4]~4_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[4]~32_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~18_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a68\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a36\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~36_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~37_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[4]~33_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[4]~34_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[4]~47_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_st_data[3]~25_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a35\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1586w[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a99\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a67\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result3w~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a131\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result3w~1_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|av_readdata[3]~5_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[3]~43_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a35\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~44_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a67\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~45_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|take_action_ocireg~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_single_step_mode~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_single_step_mode~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~22_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[3]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[3]~44_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[3]~45_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[3]~54_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[3]~55_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_rd_data[2]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[2]~3_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~16_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[6]~15_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[5]~4_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~10_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[5]~9_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[4]~3_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[4]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[3]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[3]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[2]~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[2]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~15_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[1]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~22_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~14_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~48_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~49_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[32]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[6]~12_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_addr[6]~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~21_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~13_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[31]~47_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[31]~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[31]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[5]~10_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_addr[5]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[29]~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~12_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~45_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~46_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~10_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~41_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~42_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[29]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[3]~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_addr[3]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~17_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~33_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~34_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~35_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~36_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~28_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~30_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~8_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~37_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~38_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~21_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~61_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~62_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~25_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~69_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~70_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[23]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|monitor_go~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|monitor_go~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~26_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[2]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a66\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a34\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~52_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~53_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[2]~52_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|av_readdata[2]~6_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[2]~51_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[2]~53_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_st_data[2]~27_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[2]~58_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[2]~59_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_rd_data[1]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[1]~2_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~27_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a54\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2498w[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a150\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a86\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a118\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result22w~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result22w~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[22]~81_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_iw[29]~27_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|rf_a_rd_port_addr[2]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[18]~36_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[18]~37_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[18]~38_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_logic_result[18]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[19]~38_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[18]~39_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[18]~40_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[18]~41_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[18]~42_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[18]~15_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[18]~16_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_src2[18]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src2_nxt[18]~18_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src2_nxt[2]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_partial_prod[13]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[13]~58_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_inst_result[13]~16_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_data_ram_ld16_data[13]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_slow_inst_result[13]~13_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[13]~102_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[13]~59_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_lut1[5]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_shift_rot_result[13]~13_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[13]~103_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[13]~104_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[17]~106_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[17]~107_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[17]~108_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_st_data[17]~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_writedata[17]~12_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~29_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a53\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2450w[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a149\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a117\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a85\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result21w~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result21w~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[21]~95_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_iw[21]~36_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[17]~58_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[17]~59_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_src2[17]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src2_nxt[17]~17_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src2_nxt[1]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[12]~56_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_inst_result[12]~19_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_data_ram_ld16_data[12]~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_slow_inst_result[12]~12_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[12]~99_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_lut1[4]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[12]~58_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_shift_rot_result[12]~12_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[12]~100_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[12]~101_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[16]~103_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[16]~104_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[16]~56_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[16]~55_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[16]~57_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_src2[16]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src2_nxt[16]~16_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src2_nxt[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_partial_prod[14]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[14]~60_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[14]~60_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_lut1[6]~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_shift_rot_result[14]~14_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_inst_result[14]~11_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_data_ram_ld16_data[14]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_slow_inst_result[14]~14_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[14]~105_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[14]~106_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[14]~107_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[14]~88_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[14]~89_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[14]~90_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_src1[14]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1_nxt[14]~14_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[11]~54_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_slow_inst_result[11]~11_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_inst_result[11]~24_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_data_ram_ld16_data[11]~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[11]~96_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[11]~57_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_lut1[3]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_shift_rot_result[11]~11_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[11]~97_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[11]~98_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[11]~79_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[11]~80_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[11]~81_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_src1[11]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1_nxt[11]~11_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[10]~52_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_slow_inst_result[10]~10_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[10]~18_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[10]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_lut1[2]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_shift_rot_result[10]~10_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[10]~19_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[10]~20_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[1]~33_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[1]~34_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[1]~35_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_st_data[1]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_writedata[1]~2_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a33\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~56_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a65\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~57_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|always1~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|monitor_ready~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|monitor_ready~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~28_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[1]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~23_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|av_readdata[1]~7_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~22_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~24_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_st_data[1]~29_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[1]~62_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[1]~63_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_st_data[0]~31_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|av_readdata[0]~8_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~25_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96~portadataout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64~portadataout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result0w~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128~portadataout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1442w[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result0w~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_reg_readdata[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[0]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~60_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64~portadataout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~61_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~26_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~27_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[0]~66_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[0]~67_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_inst_result[19]~22_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_slow_inst_result[3]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~28_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_inst_result[3]~25_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[3]~42_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[3]~43_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[3]~23_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_sel_fill0~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_sel_fill0~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_lut0[3]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_shift_rot_result[3]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_rot_pass0~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_pass0~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[3]~41_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[3]~121_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[2]~31_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[2]~32_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_st_data[26]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_st_data[26]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_writedata[26]~8_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a58\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~2_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a90\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~3_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[26]~85_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_iw[23]~23_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|rf_b_rd_port_addr[1]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[4]~24_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[4]~25_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[4]~26_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[4]~8_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|_~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[4]~9\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[5]~11\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[6]~13\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[7]~15\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[8]~17\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[9]~18_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_rd_port_addr[6]~33_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_data_ram_ld_align_sign_bit_16_hi~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_data_ram_ld_align_sign_bit_16_hi~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_data_ram_ld_align_sign_bit~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_data_ram_ld_align_sign_bit~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_data_ram_ld_align_sign_bit~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_data_ram_ld_align_fill_bit~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[8]~8_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_lut1[0]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_shift_rot_result[8]~8_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_slow_inst_result[8]~8_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_inst_result[8]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_data_ram_ld16_data[8]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[8]~24_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[8]~25_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[8]~26_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[8]~8_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[8]~9_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[8]~10_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_src1[8]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1_nxt[8]~8_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_partial_prod[9]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[9]~50_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_slow_inst_result[9]~9_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[9]~21_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[9]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_lut1[1]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_shift_rot_result[9]~9_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[9]~22_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[9]~23_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[9]~9_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[9]~10_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[9]~11_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_st_data[25]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_st_data[25]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_writedata[25]~9_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~7_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a121\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a89\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result25w~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a153\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a57\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2642w[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result25w~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[25]~84_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_iw[26]~20_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_dst_regnum[4]~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[24]~54_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[24]~55_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[24]~56_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[25]~50_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_logic_result[24]~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[24]~63_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[24]~64_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[24]~65_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[24]~66_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_writedata[24]~5_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~9_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88~portadataout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120~portadataout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result24w~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2594w[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152~portadataout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result24w~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[24]~83_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_iw[8]~31_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[2]~10_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|_~8_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[3]~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_rd_port_addr[0]~18_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_rd_port_addr[0]~27_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_inst_result[10]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_data_ram_ld16_data[10]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_inst_result[2]~27_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[2]~45_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_slow_inst_result[2]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[2]~46_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[2]~26_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_lut0[2]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_shift_rot_result[2]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[2]~44_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[2]~122_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[2]~26_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[2]~27_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[2]~28_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_logic_result[2]~17_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_plus_one[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_br_taken_waddr_partial[0]~11_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_extra_pc[0]~14_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_alu_result[2]~15_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_addr[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_addr[0]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_inst_result[7]~9_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[7]~30_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_slow_inst_result[7]~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[7]~31_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[7]~11_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_lut0[7]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_shift_rot_result[7]~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[7]~27_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[7]~117_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[7]~15_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[7]~16_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[7]~17_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[7]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|_~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[8]~16_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_tag_rd_port_addr[2]~14_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_tag_rd_port_addr[3]~15_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_tag_rd_port_addr[4]~16_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_tag_rd_port_addr[5]~17_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_tag_wr_port_data[1]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_tag_wr_port_data[2]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_tag_wr_port_data[3]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_tag_wr_port_data[4]~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_tag_wr_port_data[5]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_tag_wr_port_data[6]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_tag_wr_port_data[7]~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_actual_tag[0]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a151\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a87\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a119\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result23w~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a55\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2546w[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result23w~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[23]~82_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_iw[7]~32_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[1]~11_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|_~9_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[2]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_mem_byte_en[0]~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_st_data[5]~17_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[5]~38_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_data_wr_port_data[5]~39_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_inst_result[25]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_inst_result[9]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_data_ram_ld16_data[9]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_inst_result[1]~29_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[1]~48_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_slow_inst_result[1]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[1]~49_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[1]~29_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_lut0[1]~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_shift_rot_result[1]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[1]~47_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[1]~123_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[1]~29_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[1]~30_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[1]~31_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_src1[1]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1_nxt[1]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_partial_prod[0]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[0]~32_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_lut0[0]~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[0]~32_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_shift_rot_result[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[0]~50_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_slow_inst_result[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_inst_result~31_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_op_wrctl~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_ctrl_wrctl_inst~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_iw[7]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_wrctl_bstatus~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_ienable_reg_irq0_nxt~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_ienable_reg_irq0~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_ienable_reg_irq0~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_wrctl_status~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_status_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_status_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_exception~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_exception~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_exception~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_ctrl_exception~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_ctrl_exception~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_wrctl_estatus~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_estatus_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_crst~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_ctrl_crst~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_ctrl_crst~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_estatus_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_estatus_reg_pie~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_status_reg_pie_inst_nxt~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_ctrl_break~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_ctrl_break~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_status_reg_pie_inst_nxt~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_status_reg_pie~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_bstatus_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_bstatus_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_bstatus_reg_pie~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_control_reg_rddata_muxed[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_ipending_reg_irq0_nxt~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_ipending_reg_irq0~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_control_reg_rddata_muxed[0]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_control_reg_rddata_muxed[0]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[0]~51_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[0]~52_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[0]~124_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[6]~18_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[6]~19_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[6]~20_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[6]~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|_~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[7]~14_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_tag_rd_port_addr[1]~13_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_wb_tag[2]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a52\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~38_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a84\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~39_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~19_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[20]~93_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_iw[19]~35_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_dst_regnum[2]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_regnum_b_cmp_F~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_regnum_b_cmp_F~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_regnum_b_cmp_F~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_regnum_b_cmp_F~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_regnum_b_cmp_F~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_regnum_b_cmp_F~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal295~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_regnum_b_cmp_F~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_regnum_b_cmp_D~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_regnum_b_cmp_D~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_regnum_b_cmp_D~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[8]~12_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[8]~13_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[8]~14_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[8]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_logic_result[8]~22_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_alu_result[8]~9_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_tag_wr_port_addr[3]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_valid_st_cache_hit~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_valid_st_cache_hit~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal262~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal262~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal262~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal262~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_dirty~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_dirty~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_has_started_nxt~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_has_started~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_starting~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_starting~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_rd_data_starting~q\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a74\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a106\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result10w~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a138\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a42\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1922w[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result10w~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[10]~86_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_iw[6]~33_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[0]~38_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[0]~36_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[0]~37_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[0]~12_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[0]~13_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_logic_result[0]~15_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_alu_result[0]~16_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[0]~32_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[0]~33_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[0]~34_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[0]~35_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_src1[0]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_src1_nxt[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_result[6]~44_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_lut0[6]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[6]~14_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_shift_rot_result[6]~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[6]~32_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_inst_result[6]~13_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[6]~33_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_slow_inst_result[6]~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[6]~34_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[6]~118_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[6]~14_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[6]~15_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[6]~16_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_logic_result[6]~20_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_alu_result[6]~11_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_address_line_field[1]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_wb_line[1]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a52\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2402w[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a148\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a116\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a84\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result20w~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result20w~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~35_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~36_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~37_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_slow_inst_result[4]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_inst_result[4]~21_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[4]~39_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[4]~40_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[4]~20_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_lut0[4]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_shift_rot_result[4]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[4]~38_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[4]~120_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[4]~20_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[4]~21_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[4]~22_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[5]~10_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_plus_one[2]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_plus_one[1]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_br_taken_waddr_partial[0]~12\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_br_taken_waddr_partial[1]~14\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_br_taken_waddr_partial[2]~15_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_extra_pc[2]~12_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_logic_result[4]~18_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_alu_result[4]~13_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_address_offset_field_nxt[2]~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add14~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_address_offset_field_nxt[2]~8_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a137\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a73\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a105\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result9w~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a41\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1874w[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result9w~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[9]~87_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_iw[9]~30_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[3]~9_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_logic_result[3]~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_br_taken_waddr_partial[1]~13_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_extra_pc[1]~13_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_alu_result[3]~14_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_address_offset_field_nxt[1]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add14~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_address_offset_field_nxt[1]~6_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a98\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a66\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result2w~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a130\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a34\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1538w[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result2w~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[2]~74_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_regnum_a_cmp_F~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_regnum_a_cmp_F~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal291~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_regnum_a_cmp_F~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_regnum_a_cmp_D~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_regnum_a_cmp_D~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ctrl_a_not_src~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_a_not_src~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_src1[20]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[10]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[10]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[10]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[11]~22_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_plus_one[8]~16_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_plus_one[7]~14_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_br_taken_waddr_partial[5]~22\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_br_taken_waddr_partial[6]~24\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_br_taken_waddr_partial[7]~26\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_br_taken_waddr_partial[8]~27_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_extra_pc[8]~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_logic_result[10]~24_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_alu_result[10]~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_address_line_field[5]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|read~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|read~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|avalon_ociram_readdata_ready~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|waitrequest~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|waitrequest~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|waitrequest~q\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_demux|sink_ready~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_demux|WideOr0~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_demux|WideOr0~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_demux|WideOr0~2_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|limiter|last_dest_id[1]~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|limiter|save_dest_id~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|limiter|last_dest_id[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|limiter|Equal0~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]~q\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src0_valid~combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]~q\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]~q\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|limiter|response_sink_accepted~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux|WideOr1~combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|limiter|response_sink_accepted~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|limiter|nonposted_cmd_accepted~combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|limiter|pending_response_count[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|limiter|has_pending_responses~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|limiter|has_pending_responses~q\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|limiter|suppress_change_dest_id~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_fill_req_accepted~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_fill_ap_offset_nxt[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104~portadataout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72~portadataout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result8w~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136~portadataout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1826w[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result8w~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[8]~88_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_regnum_b_cmp_F~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_regnum_b_cmp_F~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_regnum_b_cmp_F~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_regnum_b_cmp_F~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_regnum_b_cmp_D~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal300~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[2]~118_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[0]~109_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[0]~110_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_st_data[0]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_writedata[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~30_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a33\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1490w[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a97\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a65\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result1w~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a129\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result1w~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[1]~73_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_iw[22]~19_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[2]~119_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[16]~117_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_st_data[16]~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_writedata[16]~10_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~31_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a147\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a83\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a115\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result19w~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a51\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2354w[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result19w~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[19]~94_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_br_taken_waddr_partial[8]~28\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_br_taken_waddr_partial[9]~29_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_extra_pc[9]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_logic_result[11]~25_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_alu_result[11]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[12]~24_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_tag_wr_port_data[0]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_hit~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_hit~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_hit~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_hit~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_hit~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_ctrl_dc_addr_inv~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_ctrl_dc_addr_inv~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_ctrl_dc_addr_inv~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_ctrl_dc_addr_inv~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_ctrl_dc_index_inv~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_ctrl_dc_index_inv~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_ctrl_dc_index_inv~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_tag_dcache_management_wr_en~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|dc_tag_wr_port_en~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_actual_tag[1]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a37\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1682w[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a133\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a69\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a101\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result5w~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result5w~1_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|av_readdata[5]~3_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[5]~23_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a69\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a37\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~28_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~29_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~14_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[5]~24_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[5]~25_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_slow_inst_result[5]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_inst_result[5]~17_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~36_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~37_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot[5]~17_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_rot_lut0[5]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_shift_rot_result[5]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~35_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~119_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[5]~21_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[5]~22_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[5]~23_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[5]~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|_~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[6]~12_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_plus_one[3]~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_br_taken_waddr_partial[2]~16\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_br_taken_waddr_partial[3]~17_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_extra_pc[3]~11_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_logic_result[5]~19_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_alu_result[5]~12_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_address_line_field[0]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_wb_line[0]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|addr_router_001|Equal4~4_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~4_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_readdatavalid_d1~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_rd_data_cnt_nxt[0]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_rd_data_cnt[2]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_rd_data_cnt_nxt[1]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_rd_data_cnt_nxt[2]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add12~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_rd_data_cnt_nxt[3]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_A_dc_line_match_d1~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_ctrl_ld_st~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_valid_mem_d1~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_valid_mem_d1~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_fill_need_extra_stall_nxt~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_fill_need_extra_stall_nxt~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_fill_need_extra_stall~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_ld_bypass_done~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_rd_last_transfer_d1~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_fill_done~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_fill_active_nxt~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_fill_active~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_address_tag_field_nxt~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_address_tag_field[5]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_actual_tag[5]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_wb_tag[5]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|addr_router_001|Equal2~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|addr_router_001|always1~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|addr_router_001|always1~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|addr_router_001|src_channel[2]~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src2_valid~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src2_valid~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|packet_in_progress~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|packet_in_progress~q\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|update_grant~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|update_grant~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~q\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[18]~91_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_iw[20]~34_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_plus_one[11]~23\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_plus_one[12]~24_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_plus_one[9]~19\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_plus_one[10]~20_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_br_taken_waddr_partial[9]~30\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_br_taken_waddr_partial[10]~31_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add1~1_cout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add1~3\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add1~5\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add1~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_nxt~9_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_nxt~10_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_nxt~11_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[12]~12_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_ctrl_jmp_indirect~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[12]~13_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_pc[12]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[12]~14_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_pipe_flush_waddr[12]~_wirecell_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|addr_router|Equal1~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[17]~92_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_iw[18]~38_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add1~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_extra_pc[10]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_logic_result[12]~26_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_alu_result[12]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[13]~26_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[12]~82_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[12]~83_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[12]~84_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_nxt~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_nxt~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_nxt~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[10]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_pipe_flush_waddr[10]~10_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_pc[10]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_plus_one[10]~21\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_plus_one[11]~22_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add1~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_extra_pc[11]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_logic_result[13]~27_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_alu_result[13]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[14]~28_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[13]~85_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[13]~86_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[13]~87_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_nxt~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_nxt~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_nxt~8_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[11]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_pipe_flush_waddr[11]~11_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_pc[11]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1379w[3]~1_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a135\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a103\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a71\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result7w~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a39\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1778w[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result7w~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[7]~89_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_regnum_b_cmp_F~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_regnum_b_cmp_F~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_regnum_b_cmp_F~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_regnum_b_cmp_F~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|W_regnum_b_cmp_D~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[31]~87_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2_reg[31]~88_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_logic_result[31]~13_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[31]~40_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[31]~60_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[31]~41_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[31]~61_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[31]~62_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[31]~39_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src2[31]~42_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|_~11_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[31]~63\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[32]~64_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[31]~72_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[31]~73_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[31]~74_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[31]~75_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[32]~65\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[33]~66_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal306~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_logic_result[7]~21_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_logic_result[9]~23_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal306~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal306~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_logic_result[15]~29_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_logic_result[16]~30_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_logic_result[14]~28_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal306~8_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal306~9_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal306~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal306~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal306~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal306~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal306~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_br_result~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_br_result~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_br_mispredict~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_br_mispredict~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_br_mispredict~_wirecell_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_br_cond_taken_history[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[0]~16_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_pipe_flush_waddr[0]~8_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_pc[0]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_bht_ptr[0]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_bht_ptr[0]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_bht_ptr_unfiltered[0]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_br_cond_taken_history[1]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[1]~17_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_pipe_flush_waddr[1]~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_pc[1]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_bht_ptr[1]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_bht_ptr[1]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[2]~18_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_pipe_flush_waddr[2]~9_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_pc[2]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_bht_ptr[2]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_bht_ptr[2]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_br_cond_taken_history[3]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[3]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_pipe_flush_waddr[3]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_pc[3]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_bht_ptr[3]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_bht_ptr[3]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_bht_ptr_unfiltered[3]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_br_cond_taken_history[4]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[4]~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_pipe_flush_waddr[4]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_pc[4]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_bht_ptr[4]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_bht_ptr[4]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_bht_ptr_unfiltered[4]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[5]~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_pipe_flush_waddr[5]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_pc[5]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_br_cond_taken_history[5]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_bht_ptr[5]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_bht_ptr[5]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[3]~12_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[3]~13_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[3]~14_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_bht_ptr[6]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_bht_ptr_unfiltered[6]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_br_taken_waddr_partial[7]~25_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_extra_pc[7]~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[7]~9_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_pipe_flush_waddr[7]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_pc[7]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_bht_ptr[7]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_bht_ptr[7]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_bht_ptr_unfiltered[7]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_bht_data[1]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_bht_data[0]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_bht_wr_data_unfiltered[1]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_extra_pc[12]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_alu_result[14]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[15]~30_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_address_tag_field[3]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_actual_tag[3]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_wb_tag[3]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a132\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a68\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a100\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result4w~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a36\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1634w[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result4w~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[4]~71_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[5]~70_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[11]~69_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[12]~68_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[13]~67_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[14]~64_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[15]~66_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[16]~65_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_iw[15]~9_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_ctrl_invalidate_i~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_ctrl_invalidate_i~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_ctrl_invalidate_i~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_ctrl_invalidate_i~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_tag_clr_valid_bits_nxt~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_tag_clr_valid_bits~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_tag_wren~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_tag_clr_valid_bits_nxt~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_tag_wraddress[6]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_tag_wraddress_nxt[0]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_tag_wraddress_nxt[0]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_tag_wraddress[1]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_tag_wraddress[2]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_tag_wraddress[3]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_tag_wraddress[4]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_tag_wraddress[5]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_tag_wraddress_nxt[6]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_tag_wraddress_nxt[6]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[0]~11_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[0]~12_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_fill_dp_offset_en~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_fill_valid_bits_en~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[1]~9_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[1]~10_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[2]~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[2]~8_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[3]~13_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[3]~14_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[4]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[4]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[5]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[5]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal239~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[6]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[7]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[7]~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal235~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_valid~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_valid~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_valid~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_valid~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_hit~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_hit~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_hit~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_hit~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_iw_valid~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc[11]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[6]~24_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[6]~25_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[6]~26_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[9]~11_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_pipe_flush_waddr[9]~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_pc[9]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[6]~27_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_tag_wraddress_nxt~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_iw[1]~16_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal171~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal171~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_break~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_break~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_ctrl_break~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[8]~10_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_pipe_flush_waddr[8]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_pc[8]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[5]~20_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[5]~21_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[5]~22_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[5]~23_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_tag_wraddress[5]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_iw[3]~15_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_cmp~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_cmp~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_ctrl_cmp~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_alu_result~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_alu_result[9]~8_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[9]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[9]~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[9]~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[4]~16_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[4]~17_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[4]~18_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[4]~19_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_tag_wraddress[4]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_br_taken_waddr_partial[6]~23_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_extra_pc[6]~8_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[6]~8_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_pipe_flush_waddr[6]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_pc[6]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[3]~15_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_tag_wraddress[3]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_br_taken_waddr_partial[3]~18\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_br_taken_waddr_partial[4]~20\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_br_taken_waddr_partial[5]~21_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_extra_pc[5]~9_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_alu_result[7]~10_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[7]~11_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[7]~12_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[7]~13_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[2]~8_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[2]~9_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[2]~10_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[2]~11_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_tag_wraddress[2]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_iw[28]~28_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal299~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[2]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[15]~91_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[15]~92_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[15]~93_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add1~7\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add1~8_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_nxt~12_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_nxt~13_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_nxt~14_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[13]~15_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_pipe_flush_waddr[13]~12_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_pc[13]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_plus_one[12]~25\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_plus_one[13]~26_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_extra_pc[13]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_alu_result[15]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[16]~32_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_address_tag_field[4]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_actual_tag[4]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_wb_tag[4]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|addr_router_001|Equal1~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode830w[2]~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode838w[2]~0_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a70\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a38\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~20_combout\ : std_logic;
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~21_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[6]~90_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_iw[10]~29_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[1]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[1]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[1]~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[1]~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_tag_wraddress[1]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ctrl_b_is_dst~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_b_is_dst~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_dst_regnum[1]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal298~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal298~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_regnum_a_cmp_F~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_regnum_a_cmp_F~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_regnum_a_cmp_F~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_regnum_a_cmp_F~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_regnum_a_cmp_D~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[2]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[5]~17_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[5]~18_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[5]~19_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[0]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[0]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[0]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_tag_wraddress_nxt~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_iw[5]~13_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ctrl_br_uncond~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_br_uncond~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ctrl_br~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_br~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_br_pred_taken~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_kill~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_kill~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_kill~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_kill~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_kill~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_refetch~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_kill~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_issue~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_issue~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc[11]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[2]~8_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[2]~9_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[2]~10_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[2]~11_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_fill_dp_offset_nxt[2]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_fill_dp_offset_nxt[2]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_iw[16]~8_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal154~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_mul_lsw~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_ctrl_mul_lsw~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_ctrl_mul_lsw~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_ctrl_mul_lsw~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_cnt_nxt[0]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_cnt_nxt[1]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_cnt_nxt[2]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_stall_nxt~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_stall_nxt~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mul_stall~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mem_bypass_pending~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_writedata[8]~11_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~27_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[8]~26_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[16]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~11_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~43_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~44_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg~8_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[7]~15\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[8]~16_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_en~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_wr~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_wr~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_en~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~24_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~16_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~51_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~52_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[18]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|break_on_reset~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|break_on_reset~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|jtag_break~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|jtag_break~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|jtag_break~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|wait_for_one_post_bret_inst~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|wait_for_one_post_bret_inst~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|wait_for_one_post_bret_inst~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|hbreak_req~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_hbreak_req~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_hbreak_req~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_hbreak_req~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_valid~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_valid_from_E~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_ld_st_cache~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_ctrl_ld_st_non_bypass~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_want_fill~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_want_fill~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_fill_starting~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|av_rd_addr_accepted~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_rd_addr_cnt_nxt[0]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_rd_addr_cnt[2]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_rd_addr_cnt_nxt[1]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_rd_addr_cnt_nxt[2]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add15~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_rd_addr_cnt_nxt[3]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_ld_bypass_delayed~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_ld_bypass_delayed~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_ld_bypass_delayed_started~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_ld_bypass_delayed_started~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_read_nxt~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_read_nxt~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_read_nxt~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_read~q\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|limiter_001|nonposted_cmd_accepted~combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]~q\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]~q\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|limiter_001|response_sink_accepted~2_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|limiter_001|response_sink_accepted~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|limiter_001|response_sink_accepted~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|limiter_001|response_sink_accepted~3_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|limiter_001|pending_response_count[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|limiter_001|has_pending_responses~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|limiter_001|has_pending_responses~q\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|limiter_001|suppress_change_dest_id~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~q\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[0]~75_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_regnum_a_cmp_F~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_regnum_a_cmp_F~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_regnum_a_cmp_F~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_regnum_a_cmp_F~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_regnum_a_cmp_D~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_regnum_a_cmp_F~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_regnum_a_cmp_F~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_regnum_a_cmp_F~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_regnum_a_cmp_F~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|W_regnum_a_cmp_D~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_src1[20]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[3]~23_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[3]~24_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[3]~25_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[1]~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[1]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[1]~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[1]~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_fill_initial_offset[1]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_fill_dp_offset_nxt[1]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_iw[13]~10_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_logic~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_logic~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_logic~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_ctrl_logic~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_plus_one[13]~27\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_plus_one[14]~28_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add1~9\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add1~10_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_extra_pc[14]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_alu_result[16]~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add17|auto_generated|result_int[17]~34_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[16]~94_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[16]~95_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_src1_reg[16]~96_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_nxt~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_nxt~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_pc_nxt~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_pc[14]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[14]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[14]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[14]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_pipe_flush_waddr[14]~_wirecell_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|addr_router|Equal2~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_demux|src2_valid~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_demux|src2_valid~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|WideOr1~combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[3]~72_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_iw[4]~14_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_ld_bus~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_ld_bus~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_ctrl_ld_bypass~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_ctrl_ld_bypass~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_dcache_management_done_nxt~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal178~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_ctrl_dc_nowb_inv~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_ctrl_dc_nowb_inv~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_dcache_management_done_nxt~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_dcache_management_done_nxt~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_dcache_management_done~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mem_stall_nxt~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_valid_st_cache_hit~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_potential_hazard_after_st~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mem_stall_nxt~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mem_stall_nxt~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mem_stall_nxt~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_ld_st_dcache_management_bus~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_ld_st_dcache_management_bus~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_ctrl_ld_st_bypass_or_dcache_management~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mem_stall_nxt~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mem_stall_nxt~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_st_bypass_transfer_done~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_st_bypass_transfer_done_d1~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_ctrl_st_bypass~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mem_stall_nxt~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mem_stall_nxt~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_mem_stall~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_stall~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_stall~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_iw[12]~11_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_ctrl_jmp_indirect_nxt~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_valid_jmp_indirect~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_valid_jmp_indirect~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[0]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[0]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[0]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_fill_dp_offset_nxt[0]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_fill_active_nxt~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_fill_active_nxt~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_fill_active_nxt~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_fill_active~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ic_fill_starting~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_fill_ap_cnt_nxt[0]~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_fill_ap_cnt_nxt[1]~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_fill_ap_cnt_nxt[2]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Add6~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ic_fill_ap_cnt_nxt[3]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|i_read_nxt~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|i_read_nxt~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|i_read~q\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|monitor_error~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|monitor_error~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~32_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd_d1~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~29_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~22_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~63_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~64_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[22]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|resetrequest~q\ : std_logic;
SIGNAL \sys_rst_n~input_o\ : std_logic;
SIGNAL \u_qsys|rst_controller|merged_reset~0_combout\ : std_logic;
SIGNAL \u_qsys|rst_controller|merged_reset~0clkctrl_outclk\ : std_logic;
SIGNAL \u_qsys|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \u_qsys|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \u_qsys|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|rst_controller|r_sync_rst_chain~0_combout\ : std_logic;
SIGNAL \u_qsys|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\ : std_logic;
SIGNAL \u_qsys|rst_controller|WideOr0~0_combout\ : std_logic;
SIGNAL \u_qsys|rst_controller|r_sync_rst~q\ : std_logic;
SIGNAL \u_qsys|rst_controller|r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|av_wr_data_transfer~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_wb_active_nxt~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_dc_wb_active~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_st_bypass_delayed~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_st_bypass_delayed~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_st_bypass_delayed_started~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_st_bypass_delayed_started~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_write_nxt~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_write_nxt~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_write_nxt~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_write_nxt~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|d_write~q\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|i_readdatavalid_d1~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_iw[0]~18_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_op_rdctl~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_late_result~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_late_result~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|Equal154~4_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_late_result~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_ctrl_late_result~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_ctrl_late_result~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_data_depend~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_ctrl_late_result~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_data_depend~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_data_depend~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|D_valid~combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_valid_from_D~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|E_valid~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|latched_oci_tb_hbreak_req_next~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|latched_oci_tb_hbreak_req~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_iw~6_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|A_valid_wrctl_ienable~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_iw[3]~7_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|F_iw[2]~17_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_op_eret~2_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_iw[5]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_iw[4]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_op_eret~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_iw[16]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_iw[13]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_iw[15]~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_op_eret~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|M_op_eret~3_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|hbreak_enabled~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|hbreak_enabled~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_uir~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|DRsize.000~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[0]~5_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~10_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0feeder_combout\ : std_logic;
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0_q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1332w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\ : std_logic_vector(33 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_qsys|mm_interconnect_0|limiter_001|pending_response_count\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_qsys|mm_interconnect_0|limiter_001|last_channel\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_qsys|mm_interconnect_0|limiter_001|last_dest_id\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\ : std_logic_vector(92 DOWNTO 0);
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\ : std_logic_vector(92 DOWNTO 0);
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_pll|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|ic_tag_wraddress\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|ic_fill_valid_bits\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|ic_fill_tag\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|ic_fill_line\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|ic_fill_initial_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|ic_fill_dp_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|ic_fill_ap_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|ic_fill_ap_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|i_readdata_d1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|d_writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|d_readdata_d1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|d_byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|d_address_tag_field\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|d_address_offset_field\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|d_address_line_field\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|W_wr_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|M_st_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|M_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|M_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|M_rot_rn\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|M_rot_prestep2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|M_rot_mask\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|M_pipe_flush_waddr\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|M_mem_byte_en\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|M_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|M_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|M_control_reg_rddata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|M_br_cond_taken_history\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|M_bht_ptr_unfiltered\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|M_bht_data\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|M_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|F_pc\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|F_bht_ptr_nxt\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|F_bht_ptr\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|E_src2_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|E_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|E_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|E_pc\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|E_logic_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|E_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|E_extra_pc\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|E_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|E_control_reg_rddata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|E_compare_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|E_bht_ptr\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|E_bht_data\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|E_arith_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|E_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|D_pc_plus_one\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|D_pc\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|D_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|D_br_taken_waddr_partial\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|D_bht_ptr\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|D_bht_data\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|A_st_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|A_slow_inst_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|A_shift_rot_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|A_mul_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|A_mul_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|A_mul_partial_prod\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|A_mul_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|A_mem_byte_en\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|A_mem_baddr\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|A_inst_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|A_dst_regnum_from_M\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_wr_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_wr_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|A_dc_wr_data_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|A_dc_wb_tag\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|A_dc_wb_rd_addr_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|A_dc_wb_line\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|A_dc_st_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|A_dc_rd_data_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|A_dc_rd_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|A_dc_rd_addr_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|A_dc_fill_dp_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|A_dc_actual_tag\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|q_b\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_tag|the_altsyncram|auto_generated|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\ : std_logic_vector(33 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|ir_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|ir\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_qsys|jtag_uart|av_readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_qsys|mm_interconnect_0|limiter|pending_response_count\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_qsys|mm_interconnect_0|limiter|last_dest_id\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u_qsys|mm_interconnect_0|limiter|last_channel\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data\ : std_logic_vector(92 DOWNTO 0);
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_qsys|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\ : std_logic_vector(92 DOWNTO 0);
SIGNAL \u_qsys|rst_controller|r_sync_rst_chain\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_qsys|rst_controller|altera_reset_synchronizer_int_chain\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_qsys|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_qsys|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\ : std_logic;
SIGNAL \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ALT_INV_D_ic_fill_starting~1_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ALT_INV_M_pipe_flush~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ALT_INV_E_iw\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\ : std_logic;
SIGNAL \u_qsys|rst_controller|ALT_INV_r_early_rst~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|ALT_INV_address\ : std_logic_vector(8 DOWNTO 8);
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ALT_INV_A_mul_stall_d3~q\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ALT_INV_ic_fill_dp_offset_en~0_combout\ : std_logic;
SIGNAL \u_qsys|nios2_qsys|ALT_INV_ic_tag_wraddress[6]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\ : std_logic_vector(8 DOWNTO 3);
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \u_qsys|rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_sys_clk <= sys_clk;
ww_sys_rst_n <= sys_rst_n;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\u_pll|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \sys_clk~input_o\);

\u_pll|altpll_component|auto_generated|wire_pll1_clk\(0) <= \u_pll|altpll_component|auto_generated|pll1_CLK_bus\(0);
\u_pll|altpll_component|auto_generated|wire_pll1_clk\(1) <= \u_pll|altpll_component|auto_generated|pll1_CLK_bus\(1);
\u_pll|altpll_component|auto_generated|wire_pll1_clk\(2) <= \u_pll|altpll_component|auto_generated|pll1_CLK_bus\(2);
\u_pll|altpll_component|auto_generated|wire_pll1_clk\(3) <= \u_pll|altpll_component|auto_generated|pll1_CLK_bus\(3);
\u_pll|altpll_component|auto_generated|wire_pll1_clk\(4) <= \u_pll|altpll_component|auto_generated|pll1_CLK_bus\(4);

\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[31]~14_combout\ & \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[30]~13_combout\
& \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[29]~12_combout\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[28]~10_combout\ & \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[27]~6_combout\
& \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[26]~7_combout\ & \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[25]~5_combout\
& \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[24]~8_combout\ & gnd & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[7]~19_combout\ & \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[6]~15_combout\
& \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[5]~9_combout\ & \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[4]~4_combout\
& \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[3]~3_combout\ & \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[2]~2_combout\
& \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[1]~1_combout\ & \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[0]~0_combout\);

\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_addr[7]~7_combout\ & \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_addr[6]~6_combout\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_addr[5]~5_combout\ & \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_addr[4]~4_combout\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_addr[3]~3_combout\ & \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_addr[1]~1_combout\ & \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_addr[0]~0_combout\);

\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ <= (
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_byteenable[3]~1_combout\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_byteenable[0]~0_combout\);

\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & \u_qsys|nios2_qsys|dc_tag_wr_port_data[7]~7_combout\ & \u_qsys|nios2_qsys|dc_tag_wr_port_data[6]~4_combout\ & \u_qsys|nios2_qsys|dc_tag_wr_port_data[5]~5_combout\ & \u_qsys|nios2_qsys|dc_tag_wr_port_data[4]~6_combout\ & 
\u_qsys|nios2_qsys|dc_tag_wr_port_data[3]~2_combout\ & \u_qsys|nios2_qsys|dc_tag_wr_port_data[2]~3_combout\ & \u_qsys|nios2_qsys|dc_tag_wr_port_data[1]~0_combout\ & \u_qsys|nios2_qsys|dc_tag_wr_port_data[0]~1_combout\);

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u_qsys|nios2_qsys|dc_tag_wr_port_addr[5]~5_combout\ & \u_qsys|nios2_qsys|dc_tag_wr_port_addr[4]~4_combout\ & 
\u_qsys|nios2_qsys|dc_tag_wr_port_addr[3]~3_combout\ & \u_qsys|nios2_qsys|dc_tag_wr_port_addr[2]~2_combout\ & \u_qsys|nios2_qsys|dc_tag_wr_port_addr[1]~1_combout\ & \u_qsys|nios2_qsys|dc_tag_wr_port_addr[0]~0_combout\);

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\u_qsys|nios2_qsys|dc_tag_rd_port_addr[5]~17_combout\ & \u_qsys|nios2_qsys|dc_tag_rd_port_addr[4]~16_combout\ & 
\u_qsys|nios2_qsys|dc_tag_rd_port_addr[3]~15_combout\ & \u_qsys|nios2_qsys|dc_tag_rd_port_addr[2]~14_combout\ & \u_qsys|nios2_qsys|dc_tag_rd_port_addr[1]~13_combout\ & \u_qsys|nios2_qsys|dc_tag_rd_port_addr[0]~12_combout\);

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_tag|the_altsyncram|auto_generated|q_b\(0) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_tag|the_altsyncram|auto_generated|q_b\(1) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_tag|the_altsyncram|auto_generated|q_b\(2) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_tag|the_altsyncram|auto_generated|q_b\(3) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_tag|the_altsyncram|auto_generated|q_b\(4) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_tag|the_altsyncram|auto_generated|q_b\(5) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_tag|the_altsyncram|auto_generated|q_b\(6) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_tag|the_altsyncram|auto_generated|q_b\(7) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);

\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \u_qsys|nios2_qsys|d_writedata\(7) & \u_qsys|nios2_qsys|d_writedata\(6) & \u_qsys|nios2_qsys|d_writedata\(5) & \u_qsys|nios2_qsys|d_writedata\(4) & \u_qsys|nios2_qsys|d_writedata\(3) & 
\u_qsys|nios2_qsys|d_writedata\(2) & \u_qsys|nios2_qsys|d_writedata\(1) & \u_qsys|nios2_qsys|d_writedata\(0));

\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ <= (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rdata\(0) <= \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(0);
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rdata\(1) <= \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(1);
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rdata\(2) <= \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(2);
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rdata\(3) <= \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(3);
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rdata\(4) <= \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(4);
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rdata\(5) <= \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(5);
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rdata\(6) <= \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(6);
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rdata\(7) <= \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(7);

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(31) & \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(30) & 
\u_qsys|nios2_qsys|A_dc_xfer_wr_data\(29) & \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(28) & \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(27) & \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(26) & \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(25) & 
\u_qsys|nios2_qsys|A_dc_xfer_wr_data\(24) & \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(23) & \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(22) & \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(21) & \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(20) & 
\u_qsys|nios2_qsys|A_dc_xfer_wr_data\(19) & \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(18) & \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(17) & \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(16) & \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(15) & 
\u_qsys|nios2_qsys|A_dc_xfer_wr_data\(14) & \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(13) & \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(12) & \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(11) & \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(10) & 
\u_qsys|nios2_qsys|A_dc_xfer_wr_data\(9) & \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(8) & \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(7) & \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(6) & \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(5) & 
\u_qsys|nios2_qsys|A_dc_xfer_wr_data\(4) & \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(3) & \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(2) & \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(1) & \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(0));

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u_qsys|nios2_qsys|A_dc_xfer_wr_offset\(2) & \u_qsys|nios2_qsys|A_dc_xfer_wr_offset\(1) & \u_qsys|nios2_qsys|A_dc_xfer_wr_offset\(0));

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\u_qsys|nios2_qsys|A_dc_wb_rd_addr_offset\(2) & \u_qsys|nios2_qsys|A_dc_wb_rd_addr_offset\(1) & 
\u_qsys|nios2_qsys|A_dc_wb_rd_addr_offset\(0));

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(0) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(1) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(2) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(3) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(4) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(5) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(6) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(7) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(8) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(9) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(10) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(11) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(12) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(13) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(14) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(15) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(16) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(17) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(18) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(19) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(20) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(21) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(22) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(23) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(24) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(25) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(26) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(27) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(28) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(29) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(30) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(31) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \u_qsys|nios2_qsys|A_wr_data_unfiltered[31]~92_combout\ & 
\u_qsys|nios2_qsys|A_wr_data_unfiltered[30]~89_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[29]~86_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[28]~83_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[27]~80_combout\ & 
\u_qsys|nios2_qsys|A_wr_data_unfiltered[26]~77_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[25]~95_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[24]~74_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[23]~71_combout\ & 
\u_qsys|nios2_qsys|A_wr_data_unfiltered[22]~68_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~65_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[20]~62_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[19]~59_combout\ & 
\u_qsys|nios2_qsys|A_wr_data_unfiltered[18]~56_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[17]~116_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[16]~113_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[15]~110_combout\ & 
\u_qsys|nios2_qsys|A_wr_data_unfiltered[14]~107_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[13]~104_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[12]~101_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[11]~98_combout\ & 
\u_qsys|nios2_qsys|A_wr_data_unfiltered[10]~20_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[9]~23_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[8]~26_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[7]~117_combout\ & 
\u_qsys|nios2_qsys|A_wr_data_unfiltered[6]~118_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~119_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[4]~120_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[3]~121_combout\ & 
\u_qsys|nios2_qsys|A_wr_data_unfiltered[2]~122_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[1]~123_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[0]~124_combout\);

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u_qsys|nios2_qsys|A_dst_regnum_from_M\(4) & \u_qsys|nios2_qsys|A_dst_regnum_from_M\(3) & 
\u_qsys|nios2_qsys|A_dst_regnum_from_M\(2) & \u_qsys|nios2_qsys|A_dst_regnum_from_M\(1) & \u_qsys|nios2_qsys|A_dst_regnum_from_M\(0));

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\u_qsys|nios2_qsys|rf_b_rd_port_addr[4]~4_combout\ & \u_qsys|nios2_qsys|rf_b_rd_port_addr[3]~3_combout\ & 
\u_qsys|nios2_qsys|rf_b_rd_port_addr[2]~2_combout\ & \u_qsys|nios2_qsys|rf_b_rd_port_addr[1]~1_combout\ & \u_qsys|nios2_qsys|rf_b_rd_port_addr[0]~0_combout\);

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(0) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(1) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(2) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(3) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(4) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(5) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(6) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(7) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(8) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(9) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(10) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(11) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(12) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(13) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(14) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(15) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(16) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(17) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(18) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(19) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(20) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(21) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(22) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(23) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(24) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(25) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(26) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(27) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(28) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(29) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(30) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(31) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \u_qsys|nios2_qsys|A_wr_data_unfiltered[31]~92_combout\ & 
\u_qsys|nios2_qsys|A_wr_data_unfiltered[30]~89_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[29]~86_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[28]~83_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[27]~80_combout\ & 
\u_qsys|nios2_qsys|A_wr_data_unfiltered[26]~77_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[25]~95_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[24]~74_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[23]~71_combout\ & 
\u_qsys|nios2_qsys|A_wr_data_unfiltered[22]~68_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~65_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[20]~62_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[19]~59_combout\ & 
\u_qsys|nios2_qsys|A_wr_data_unfiltered[18]~56_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[17]~116_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[16]~113_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[15]~110_combout\ & 
\u_qsys|nios2_qsys|A_wr_data_unfiltered[14]~107_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[13]~104_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[12]~101_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[11]~98_combout\ & 
\u_qsys|nios2_qsys|A_wr_data_unfiltered[10]~20_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[9]~23_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[8]~26_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[7]~117_combout\ & 
\u_qsys|nios2_qsys|A_wr_data_unfiltered[6]~118_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~119_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[4]~120_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[3]~121_combout\ & 
\u_qsys|nios2_qsys|A_wr_data_unfiltered[2]~122_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[1]~123_combout\ & \u_qsys|nios2_qsys|A_wr_data_unfiltered[0]~124_combout\);

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u_qsys|nios2_qsys|A_dst_regnum_from_M\(4) & \u_qsys|nios2_qsys|A_dst_regnum_from_M\(3) & 
\u_qsys|nios2_qsys|A_dst_regnum_from_M\(2) & \u_qsys|nios2_qsys|A_dst_regnum_from_M\(1) & \u_qsys|nios2_qsys|A_dst_regnum_from_M\(0));

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\u_qsys|nios2_qsys|rf_a_rd_port_addr[4]~4_combout\ & \u_qsys|nios2_qsys|rf_a_rd_port_addr[3]~3_combout\ & 
\u_qsys|nios2_qsys|rf_a_rd_port_addr[2]~2_combout\ & \u_qsys|nios2_qsys|rf_a_rd_port_addr[1]~1_combout\ & \u_qsys|nios2_qsys|rf_a_rd_port_addr[0]~0_combout\);

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(0) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(1) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(2) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(3) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(4) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(5) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(6) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(7) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(8) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(9) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(10) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(11) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(12) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(13) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(14) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(15) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(16) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(17) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(18) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(19) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(20) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(21) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(22) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(23) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(24) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(25) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(26) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(27) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(28) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(29) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(30) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(31) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
\u_qsys|nios2_qsys|ic_fill_valid_bits\(7) & \u_qsys|nios2_qsys|ic_fill_valid_bits\(6) & \u_qsys|nios2_qsys|ic_fill_valid_bits\(5) & \u_qsys|nios2_qsys|ic_fill_valid_bits\(4) & \u_qsys|nios2_qsys|ic_fill_valid_bits\(3) & 
\u_qsys|nios2_qsys|ic_fill_valid_bits\(2) & \u_qsys|nios2_qsys|ic_fill_valid_bits\(1) & \u_qsys|nios2_qsys|ic_fill_valid_bits\(0) & \u_qsys|nios2_qsys|ic_fill_tag\(4) & \u_qsys|nios2_qsys|ic_fill_tag\(3) & \u_qsys|nios2_qsys|ic_fill_tag\(2) & 
\u_qsys|nios2_qsys|ic_fill_tag\(1) & \u_qsys|nios2_qsys|ic_fill_tag\(0));

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u_qsys|nios2_qsys|ic_tag_wraddress\(6) & \u_qsys|nios2_qsys|ic_tag_wraddress\(5) & \u_qsys|nios2_qsys|ic_tag_wraddress\(4) & 
\u_qsys|nios2_qsys|ic_tag_wraddress\(3) & \u_qsys|nios2_qsys|ic_tag_wraddress\(2) & \u_qsys|nios2_qsys|ic_tag_wraddress\(1) & \u_qsys|nios2_qsys|ic_tag_wraddress\(0));

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[6]~27_combout\ & \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[5]~23_combout\ & 
\u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[4]~19_combout\ & \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[3]~15_combout\ & \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[2]~11_combout\ & \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[1]~7_combout\ & 
\u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[0]~3_combout\);

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|q_b\(0) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|q_b\(1) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|q_b\(2) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|q_b\(3) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|q_b\(4) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|q_b\(5) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|q_b\(6) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|q_b\(7) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|q_b\(8) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|q_b\(9) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|q_b\(10) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|q_b\(11) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|q_b\(12) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\ <= (\u_qsys|nios2_qsys|i_readdata_d1\(16) & \u_qsys|nios2_qsys|i_readdata_d1\(15) & \u_qsys|nios2_qsys|i_readdata_d1\(14) & 
\u_qsys|nios2_qsys|i_readdata_d1\(13) & \u_qsys|nios2_qsys|i_readdata_d1\(12) & \u_qsys|nios2_qsys|i_readdata_d1\(11) & \u_qsys|nios2_qsys|i_readdata_d1\(5) & \u_qsys|nios2_qsys|i_readdata_d1\(4) & \u_qsys|nios2_qsys|i_readdata_d1\(3));

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\u_qsys|nios2_qsys|ic_fill_line\(6) & \u_qsys|nios2_qsys|ic_fill_line\(5) & \u_qsys|nios2_qsys|ic_fill_line\(4) & 
\u_qsys|nios2_qsys|ic_fill_line\(3) & \u_qsys|nios2_qsys|ic_fill_line\(2) & \u_qsys|nios2_qsys|ic_fill_line\(1) & \u_qsys|nios2_qsys|ic_fill_line\(0) & \u_qsys|nios2_qsys|ic_fill_dp_offset\(2) & \u_qsys|nios2_qsys|ic_fill_dp_offset\(1) & 
\u_qsys|nios2_qsys|ic_fill_dp_offset\(0));

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[6]~27_combout\ & \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[5]~23_combout\ & 
\u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[4]~19_combout\ & \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[3]~15_combout\ & \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[2]~11_combout\ & \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[1]~7_combout\ & 
\u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[0]~3_combout\ & \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[2]~11_combout\ & \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[1]~7_combout\ & \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[0]~3_combout\);

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(3) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(4) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(1);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(5) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(2);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(11) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(3);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(12) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(4);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(13) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(5);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(14) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(6);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(15) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(7);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(16) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(8);

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\u_qsys|nios2_qsys|i_readdata_d1\(31) & \u_qsys|nios2_qsys|i_readdata_d1\(30) & \u_qsys|nios2_qsys|i_readdata_d1\(29) & 
\u_qsys|nios2_qsys|i_readdata_d1\(28) & \u_qsys|nios2_qsys|i_readdata_d1\(27) & \u_qsys|nios2_qsys|i_readdata_d1\(22) & \u_qsys|nios2_qsys|i_readdata_d1\(2) & \u_qsys|nios2_qsys|i_readdata_d1\(1) & \u_qsys|nios2_qsys|i_readdata_d1\(0));

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u_qsys|nios2_qsys|ic_fill_line\(6) & \u_qsys|nios2_qsys|ic_fill_line\(5) & \u_qsys|nios2_qsys|ic_fill_line\(4) & 
\u_qsys|nios2_qsys|ic_fill_line\(3) & \u_qsys|nios2_qsys|ic_fill_line\(2) & \u_qsys|nios2_qsys|ic_fill_line\(1) & \u_qsys|nios2_qsys|ic_fill_line\(0) & \u_qsys|nios2_qsys|ic_fill_dp_offset\(2) & \u_qsys|nios2_qsys|ic_fill_dp_offset\(1) & 
\u_qsys|nios2_qsys|ic_fill_dp_offset\(0));

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[6]~27_combout\ & \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[5]~23_combout\ & 
\u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[4]~19_combout\ & \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[3]~15_combout\ & \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[2]~11_combout\ & \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[1]~7_combout\ & 
\u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[0]~3_combout\ & \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[2]~11_combout\ & \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[1]~7_combout\ & \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[0]~3_combout\);

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(0) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(1) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(2) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(22) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(27) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(28) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(29) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(30) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(31) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\ <= (\u_qsys|nios2_qsys|dc_data_wr_port_data[31]~11_combout\ & \u_qsys|nios2_qsys|dc_data_wr_port_data[30]~25_combout\ & 
\u_qsys|nios2_qsys|dc_data_wr_port_data[29]~35_combout\ & \u_qsys|nios2_qsys|dc_data_wr_port_data[26]~13_combout\ & \u_qsys|nios2_qsys|dc_data_wr_port_data[25]~17_combout\ & \u_qsys|nios2_qsys|dc_data_wr_port_data[24]~21_combout\ & 
\u_qsys|nios2_qsys|dc_data_wr_port_data[23]~5_combout\ & \u_qsys|nios2_qsys|dc_data_wr_port_data[22]~29_combout\ & \u_qsys|nios2_qsys|dc_data_wr_port_data[21]~33_combout\ & \u_qsys|nios2_qsys|dc_data_wr_port_data[15]~2_combout\ & 
\u_qsys|nios2_qsys|dc_data_wr_port_data[14]~27_combout\ & \u_qsys|nios2_qsys|dc_data_wr_port_data[13]~37_combout\ & \u_qsys|nios2_qsys|dc_data_wr_port_data[10]~15_combout\ & \u_qsys|nios2_qsys|dc_data_wr_port_data[9]~19_combout\ & 
\u_qsys|nios2_qsys|dc_data_wr_port_data[8]~23_combout\ & \u_qsys|nios2_qsys|dc_data_wr_port_data[7]~8_combout\ & \u_qsys|nios2_qsys|dc_data_wr_port_data[6]~31_combout\ & \u_qsys|nios2_qsys|dc_data_wr_port_data[5]~39_combout\);

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\u_qsys|nios2_qsys|dc_data_wr_port_addr[8]~11_combout\ & \u_qsys|nios2_qsys|dc_data_wr_port_addr[7]~10_combout\ & 
\u_qsys|nios2_qsys|dc_data_wr_port_addr[6]~9_combout\ & \u_qsys|nios2_qsys|dc_data_wr_port_addr[5]~8_combout\ & \u_qsys|nios2_qsys|dc_data_wr_port_addr[4]~7_combout\ & \u_qsys|nios2_qsys|dc_data_wr_port_addr[3]~6_combout\ & 
\u_qsys|nios2_qsys|dc_data_wr_port_addr[2]~5_combout\ & \u_qsys|nios2_qsys|dc_data_wr_port_addr[1]~3_combout\ & \u_qsys|nios2_qsys|dc_data_wr_port_addr[0]~1_combout\);

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\u_qsys|nios2_qsys|dc_data_rd_port_addr[8]~35_combout\ & \u_qsys|nios2_qsys|dc_data_rd_port_addr[7]~34_combout\ & 
\u_qsys|nios2_qsys|dc_data_rd_port_addr[6]~33_combout\ & \u_qsys|nios2_qsys|dc_data_rd_port_addr[5]~32_combout\ & \u_qsys|nios2_qsys|dc_data_rd_port_addr[4]~31_combout\ & \u_qsys|nios2_qsys|dc_data_rd_port_addr[3]~30_combout\ & 
\u_qsys|nios2_qsys|dc_data_rd_port_addr[2]~29_combout\ & \u_qsys|nios2_qsys|dc_data_rd_port_addr[1]~28_combout\ & \u_qsys|nios2_qsys|dc_data_rd_port_addr[0]~27_combout\);

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(5) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(6) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(1);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(7) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(2);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(8) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(3);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(9) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(4);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(10) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(5);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(13) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(6);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(14) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(7);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(15) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(8);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(21) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(9);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(22) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(10);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(23) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(11);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(24) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(12);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(25) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(13);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(26) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(14);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(29) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(15);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(30) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(16);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(31) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(17);

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (\u_qsys|nios2_qsys|i_readdata_d1\(26) & \u_qsys|nios2_qsys|i_readdata_d1\(25) & \u_qsys|nios2_qsys|i_readdata_d1\(24) & 
\u_qsys|nios2_qsys|i_readdata_d1\(23) & \u_qsys|nios2_qsys|i_readdata_d1\(10) & \u_qsys|nios2_qsys|i_readdata_d1\(9) & \u_qsys|nios2_qsys|i_readdata_d1\(8) & \u_qsys|nios2_qsys|i_readdata_d1\(7) & \u_qsys|nios2_qsys|i_readdata_d1\(6));

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\u_qsys|nios2_qsys|ic_fill_line\(6) & \u_qsys|nios2_qsys|ic_fill_line\(5) & \u_qsys|nios2_qsys|ic_fill_line\(4) & 
\u_qsys|nios2_qsys|ic_fill_line\(3) & \u_qsys|nios2_qsys|ic_fill_line\(2) & \u_qsys|nios2_qsys|ic_fill_line\(1) & \u_qsys|nios2_qsys|ic_fill_line\(0) & \u_qsys|nios2_qsys|ic_fill_dp_offset\(2) & \u_qsys|nios2_qsys|ic_fill_dp_offset\(1) & 
\u_qsys|nios2_qsys|ic_fill_dp_offset\(0));

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[6]~27_combout\ & \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[5]~23_combout\ & 
\u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[4]~19_combout\ & \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[3]~15_combout\ & \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[2]~11_combout\ & \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[1]~7_combout\ & 
\u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[0]~3_combout\ & \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[2]~11_combout\ & \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[1]~7_combout\ & \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[0]~3_combout\);

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(6) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(7) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(1);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(8) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(2);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(9) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(3);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(10) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(4);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(23) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(5);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(24) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(6);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(25) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(7);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(26) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(8);

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \u_qsys|nios2_qsys|dc_data_wr_port_data[28]~41_combout\ & \u_qsys|nios2_qsys|dc_data_wr_port_data[27]~51_combout\ & 
\u_qsys|nios2_qsys|dc_data_wr_port_data[20]~45_combout\ & \u_qsys|nios2_qsys|dc_data_wr_port_data[19]~49_combout\ & \u_qsys|nios2_qsys|dc_data_wr_port_data[18]~57_combout\ & \u_qsys|nios2_qsys|dc_data_wr_port_data[17]~61_combout\ & 
\u_qsys|nios2_qsys|dc_data_wr_port_data[16]~65_combout\ & \u_qsys|nios2_qsys|dc_data_wr_port_data[12]~43_combout\ & \u_qsys|nios2_qsys|dc_data_wr_port_data[11]~53_combout\ & \u_qsys|nios2_qsys|dc_data_wr_port_data[4]~47_combout\ & 
\u_qsys|nios2_qsys|dc_data_wr_port_data[3]~55_combout\ & \u_qsys|nios2_qsys|dc_data_wr_port_data[2]~59_combout\ & \u_qsys|nios2_qsys|dc_data_wr_port_data[1]~63_combout\ & \u_qsys|nios2_qsys|dc_data_wr_port_data[0]~67_combout\);

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u_qsys|nios2_qsys|dc_data_wr_port_addr[8]~11_combout\ & \u_qsys|nios2_qsys|dc_data_wr_port_addr[7]~10_combout\ & 
\u_qsys|nios2_qsys|dc_data_wr_port_addr[6]~9_combout\ & \u_qsys|nios2_qsys|dc_data_wr_port_addr[5]~8_combout\ & \u_qsys|nios2_qsys|dc_data_wr_port_addr[4]~7_combout\ & \u_qsys|nios2_qsys|dc_data_wr_port_addr[3]~6_combout\ & 
\u_qsys|nios2_qsys|dc_data_wr_port_addr[2]~5_combout\ & \u_qsys|nios2_qsys|dc_data_wr_port_addr[1]~3_combout\ & \u_qsys|nios2_qsys|dc_data_wr_port_addr[0]~1_combout\);

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\u_qsys|nios2_qsys|dc_data_rd_port_addr[8]~35_combout\ & \u_qsys|nios2_qsys|dc_data_rd_port_addr[7]~34_combout\ & 
\u_qsys|nios2_qsys|dc_data_rd_port_addr[6]~33_combout\ & \u_qsys|nios2_qsys|dc_data_rd_port_addr[5]~32_combout\ & \u_qsys|nios2_qsys|dc_data_rd_port_addr[4]~31_combout\ & \u_qsys|nios2_qsys|dc_data_rd_port_addr[3]~30_combout\ & 
\u_qsys|nios2_qsys|dc_data_rd_port_addr[2]~29_combout\ & \u_qsys|nios2_qsys|dc_data_rd_port_addr[1]~28_combout\ & \u_qsys|nios2_qsys|dc_data_rd_port_addr[0]~27_combout\);

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(0) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(1) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(2) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(3) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(4) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(11) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(12) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(16) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(17) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(18) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(19) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(20) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(27) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(28) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \u_qsys|nios2_qsys|i_readdata_d1\(21) & \u_qsys|nios2_qsys|i_readdata_d1\(20) & 
\u_qsys|nios2_qsys|i_readdata_d1\(19) & \u_qsys|nios2_qsys|i_readdata_d1\(18) & \u_qsys|nios2_qsys|i_readdata_d1\(17));

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\u_qsys|nios2_qsys|ic_fill_line\(6) & \u_qsys|nios2_qsys|ic_fill_line\(5) & \u_qsys|nios2_qsys|ic_fill_line\(4) & 
\u_qsys|nios2_qsys|ic_fill_line\(3) & \u_qsys|nios2_qsys|ic_fill_line\(2) & \u_qsys|nios2_qsys|ic_fill_line\(1) & \u_qsys|nios2_qsys|ic_fill_line\(0) & \u_qsys|nios2_qsys|ic_fill_dp_offset\(2) & \u_qsys|nios2_qsys|ic_fill_dp_offset\(1) & 
\u_qsys|nios2_qsys|ic_fill_dp_offset\(0));

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[6]~27_combout\ & \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[5]~23_combout\ & 
\u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[4]~19_combout\ & \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[3]~15_combout\ & \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[2]~11_combout\ & \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[1]~7_combout\ & 
\u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[0]~3_combout\ & \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[2]~11_combout\ & \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[1]~7_combout\ & \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[0]~3_combout\);

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(17) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(18) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(1);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(19) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(2);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(20) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(3);
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(21) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(4);

\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAIN_bus\ <= (gnd & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\);

\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\(0) <= \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40~portadataout\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a41\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus\(1);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a42\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus\(2);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a43\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus\(3);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a44\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus\(4);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a45\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus\(5);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a46\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus\(6);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a47\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus\(7);

\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (gnd & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\);

\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\(0) <= \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8~portadataout\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a9\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a10\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a11\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a12\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a13\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a14\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a15\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);

\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAIN_bus\ <= (gnd & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\ & gnd & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\);

\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTABYTEENAMASKS_bus\ <= (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33));

\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72~portadataout\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus\(0);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a73\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus\(1);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a74\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus\(2);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a75\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus\(3);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a76\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus\(4);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a77\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus\(5);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a78\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus\(6);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a79\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus\(7);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus\(9);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a89\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus\(10);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a90\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus\(11);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a91\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus\(12);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a92\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus\(13);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a93\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus\(14);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a94\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus\(15);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a95\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus\(16);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136_PORTADATAIN_bus\ <= (gnd & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~2_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~12_combout\
& \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~16_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~20_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~24_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~0_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~6_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~8_combout\);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136_PORTAADDR_bus\ <= (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(47) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(46) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(45) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(44) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(43) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(42) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(41) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(40) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(39) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(38));

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136_PORTABYTEENAMASKS_bus\(0) <= \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(33);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136~portadataout\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136_PORTADATAOUT_bus\(0);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a137\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136_PORTADATAOUT_bus\(1);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a138\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136_PORTADATAOUT_bus\(2);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a139\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136_PORTADATAOUT_bus\(3);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a140\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136_PORTADATAOUT_bus\(4);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a141\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136_PORTADATAOUT_bus\(5);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a142\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136_PORTADATAOUT_bus\(6);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a143\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136_PORTADATAOUT_bus\(7);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAIN_bus\ <= (gnd & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~2_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~12_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~16_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~20_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~24_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~0_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~6_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~8_combout\);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(47) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(46) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(45) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(44) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(43) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(42) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(41) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(40) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(39) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(38));

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\(0) <= \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(33);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40~portadataout\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a41\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus\(1);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a42\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus\(2);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a43\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus\(3);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a44\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus\(4);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a45\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus\(5);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a46\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus\(6);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a47\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus\(7);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (gnd & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~2_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~12_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~16_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~20_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~24_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~0_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~6_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~8_combout\);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(47) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(46) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(45) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(44) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(43) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(42) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(41) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(40) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(39) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(38));

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\(0) <= \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(33);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8~portadataout\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a9\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a10\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a11\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a12\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a13\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a14\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a15\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104_PORTADATAIN_bus\ <= (gnd & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~2_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~12_combout\
& \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~16_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~20_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~24_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~0_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~6_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~8_combout\);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(47) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(46) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(45) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(44) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(43) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(42) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(41) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(40) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(39) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(38));

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104_PORTABYTEENAMASKS_bus\(0) <= \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(33);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104~portadataout\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104_PORTADATAOUT_bus\(0);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a105\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104_PORTADATAOUT_bus\(1);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a106\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104_PORTADATAOUT_bus\(2);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a107\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104_PORTADATAOUT_bus\(3);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a108\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104_PORTADATAOUT_bus\(4);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a109\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104_PORTADATAOUT_bus\(5);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a110\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104_PORTADATAOUT_bus\(6);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a111\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104_PORTADATAOUT_bus\(7);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAIN_bus\ <= (gnd & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~2_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~12_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~16_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~20_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~24_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~0_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~6_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~8_combout\);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(47) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(46) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(45) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(44) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(43) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(42) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(41) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(40) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(39) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(38));

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTABYTEENAMASKS_bus\(0) <= \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(33);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72~portadataout\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus\(0);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a73\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus\(1);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a74\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus\(2);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a75\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus\(3);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a76\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus\(4);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a77\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus\(5);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a78\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus\(6);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a79\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus\(7);

\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAIN_bus\ <= (gnd & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\);

\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\(0) <= \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56~portadataout\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a57\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus\(1);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a58\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus\(2);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a59\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus\(3);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a60\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus\(4);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a61\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus\(5);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a62\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus\(6);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a63\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus\(7);

\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAIN_bus\ <= (gnd & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\);

\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\(0) <= \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24~portadataout\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a25\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus\(1);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a26\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus\(2);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a27\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus\(3);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a28\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus\(4);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a29\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus\(5);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a30\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus\(6);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a31\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus\(7);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152_PORTADATAIN_bus\ <= (gnd & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~5_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~13_combout\
& \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~17_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~21_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~25_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~1_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~7_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~9_combout\);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152_PORTAADDR_bus\ <= (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(47) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(46) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(45) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(44) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(43) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(42) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(41) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(40) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(39) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(38));

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152_PORTABYTEENAMASKS_bus\(0) <= \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(35);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152~portadataout\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152_PORTADATAOUT_bus\(0);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a153\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152_PORTADATAOUT_bus\(1);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a154\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152_PORTADATAOUT_bus\(2);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a155\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152_PORTADATAOUT_bus\(3);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a156\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152_PORTADATAOUT_bus\(4);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a157\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152_PORTADATAOUT_bus\(5);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a158\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152_PORTADATAOUT_bus\(6);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a159\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152_PORTADATAOUT_bus\(7);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAIN_bus\ <= (gnd & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~5_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~13_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~17_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~21_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~25_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~1_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~7_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~9_combout\);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(47) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(46) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(45) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(44) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(43) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(42) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(41) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(40) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(39) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(38));

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\(0) <= \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(35);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56~portadataout\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a57\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus\(1);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a58\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus\(2);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a59\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus\(3);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a60\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus\(4);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a61\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus\(5);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a62\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus\(6);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a63\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus\(7);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAIN_bus\ <= (gnd & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~5_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~13_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~17_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~21_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~25_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~1_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~7_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~9_combout\);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(47) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(46) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(45) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(44) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(43) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(42) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(41) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(40) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(39) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(38));

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\(0) <= \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(35);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24~portadataout\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a25\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus\(1);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a26\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus\(2);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a27\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus\(3);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a28\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus\(4);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a29\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus\(5);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a30\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus\(6);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a31\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus\(7);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120_PORTADATAIN_bus\ <= (gnd & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~5_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~13_combout\
& \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~17_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~21_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~25_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~1_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~7_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~9_combout\);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(47) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(46) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(45) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(44) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(43) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(42) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(41) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(40) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(39) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(38));

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120_PORTABYTEENAMASKS_bus\(0) <= \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(35);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120~portadataout\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120_PORTADATAOUT_bus\(0);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a121\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120_PORTADATAOUT_bus\(1);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a122\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120_PORTADATAOUT_bus\(2);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a123\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120_PORTADATAOUT_bus\(3);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a124\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120_PORTADATAOUT_bus\(4);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a125\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120_PORTADATAOUT_bus\(5);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a126\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120_PORTADATAOUT_bus\(6);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a127\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120_PORTADATAOUT_bus\(7);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88_PORTADATAIN_bus\ <= (gnd & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~5_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~13_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~17_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~21_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~25_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~1_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~7_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~9_combout\);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(47) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(46) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(45) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(44) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(43) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(42) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(41) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(40) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(39) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(38));

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88_PORTABYTEENAMASKS_bus\(0) <= \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(35);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88~portadataout\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88_PORTADATAOUT_bus\(0);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a89\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88_PORTADATAOUT_bus\(1);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a90\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88_PORTADATAOUT_bus\(2);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a91\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88_PORTADATAOUT_bus\(3);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a92\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88_PORTADATAOUT_bus\(4);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a93\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88_PORTADATAOUT_bus\(5);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a94\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88_PORTADATAOUT_bus\(6);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a95\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88_PORTADATAOUT_bus\(7);

\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAIN_bus\ <= (gnd & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\);

\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\(0) <= \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32~portadataout\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a33\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus\(1);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a34\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus\(2);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a35\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus\(3);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a36\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus\(4);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a37\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus\(5);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a38\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus\(6);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a39\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus\(7);

\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\);

\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\(0) <= \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0~portadataout\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a1\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a2\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a3\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a4\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a5\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a6\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a7\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAIN_bus\ <= (gnd & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\ & gnd & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\);

\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTABYTEENAMASKS_bus\ <= (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32));

\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64~portadataout\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a65\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus\(1);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a66\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus\(2);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a67\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus\(3);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a68\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus\(4);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a69\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus\(5);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a70\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus\(6);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a71\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus\(7);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus\(9);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a81\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus\(10);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a82\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus\(11);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a83\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus\(12);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a84\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus\(13);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a85\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus\(14);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a86\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus\(15);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a87\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus\(16);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128_PORTADATAIN_bus\ <= (gnd & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~4_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~10_combout\
& \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~14_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~18_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~22_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~26_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~28_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~30_combout\);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128_PORTAADDR_bus\ <= (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(47) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(46) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(45) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(44) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(43) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(42) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(41) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(40) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(39) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(38));

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128_PORTABYTEENAMASKS_bus\(0) <= \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(32);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128~portadataout\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128_PORTADATAOUT_bus\(0);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a129\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128_PORTADATAOUT_bus\(1);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a130\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128_PORTADATAOUT_bus\(2);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a131\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128_PORTADATAOUT_bus\(3);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a132\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128_PORTADATAOUT_bus\(4);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a133\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128_PORTADATAOUT_bus\(5);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a134\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128_PORTADATAOUT_bus\(6);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a135\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128_PORTADATAOUT_bus\(7);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAIN_bus\ <= (gnd & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~4_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~10_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~14_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~18_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~22_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~26_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~28_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~30_combout\);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(47) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(46) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(45) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(44) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(43) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(42) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(41) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(40) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(39) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(38));

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\(0) <= \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(32);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32~portadataout\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a33\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus\(1);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a34\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus\(2);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a35\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus\(3);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a36\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus\(4);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a37\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus\(5);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a38\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus\(6);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a39\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus\(7);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~4_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~10_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~14_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~18_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~22_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~26_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~28_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~30_combout\);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(47) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(46) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(45) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(44) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(43) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(42) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(41) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(40) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(39) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(38));

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\(0) <= \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(32);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0~portadataout\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a1\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a2\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a3\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a4\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a5\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a6\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a7\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96_PORTADATAIN_bus\ <= (gnd & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~4_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~10_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~14_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~18_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~22_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~26_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~28_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~30_combout\);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(47) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(46) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(45) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(44) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(43) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(42) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(41) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(40) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(39) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(38));

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96_PORTABYTEENAMASKS_bus\(0) <= \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(32);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96~portadataout\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96_PORTADATAOUT_bus\(0);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a97\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96_PORTADATAOUT_bus\(1);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a98\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96_PORTADATAOUT_bus\(2);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a99\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96_PORTADATAOUT_bus\(3);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a100\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96_PORTADATAOUT_bus\(4);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a101\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96_PORTADATAOUT_bus\(5);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a102\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96_PORTADATAOUT_bus\(6);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a103\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96_PORTADATAOUT_bus\(7);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAIN_bus\ <= (gnd & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~4_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~10_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~14_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~18_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~22_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~26_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~28_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~30_combout\);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(47) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(46) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(45) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(44) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(43) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(42) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(41) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(40) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(39) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(38));

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTABYTEENAMASKS_bus\(0) <= \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(32);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64~portadataout\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a65\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus\(1);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a66\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus\(2);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a67\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus\(3);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a68\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus\(4);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a69\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus\(5);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a70\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus\(6);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a71\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus\(7);

\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAIN_bus\ <= (gnd & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\);

\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\(0) <= \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48~portadataout\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a49\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus\(1);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a50\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus\(2);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a51\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus\(3);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a52\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus\(4);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a53\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus\(5);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a54\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus\(6);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a55\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus\(7);

\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (gnd & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\);

\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\(0) <= \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16~portadataout\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a17\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a18\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus\(2);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a19\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus\(3);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a20\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus\(4);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a21\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus\(5);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a22\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus\(6);
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a23\ <= \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus\(7);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144_PORTADATAIN_bus\ <= (gnd & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~3_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~11_combout\
& \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~15_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~19_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~23_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~27_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~29_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~31_combout\);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144_PORTAADDR_bus\ <= (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(47) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(46) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(45) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(44) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(43) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(42) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(41) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(40) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(39) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(38));

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144_PORTABYTEENAMASKS_bus\(0) <= \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(34);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144~portadataout\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144_PORTADATAOUT_bus\(0);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a145\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144_PORTADATAOUT_bus\(1);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a146\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144_PORTADATAOUT_bus\(2);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a147\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144_PORTADATAOUT_bus\(3);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a148\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144_PORTADATAOUT_bus\(4);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a149\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144_PORTADATAOUT_bus\(5);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a150\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144_PORTADATAOUT_bus\(6);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a151\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144_PORTADATAOUT_bus\(7);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAIN_bus\ <= (gnd & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~3_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~11_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~15_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~19_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~23_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~27_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~29_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~31_combout\);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(47) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(46) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(45) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(44) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(43) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(42) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(41) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(40) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(39) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(38));

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\(0) <= \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(34);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48~portadataout\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a49\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus\(1);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a50\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus\(2);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a51\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus\(3);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a52\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus\(4);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a53\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus\(5);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a54\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus\(6);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a55\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus\(7);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (gnd & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~3_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~11_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~15_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~19_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~23_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~27_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~29_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~31_combout\);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(47) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(46) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(45) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(44) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(43) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(42) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(41) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(40) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(39) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(38));

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\(0) <= \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(34);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16~portadataout\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a17\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a18\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus\(2);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a19\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus\(3);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a20\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus\(4);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a21\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus\(5);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a22\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus\(6);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a23\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus\(7);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112_PORTADATAIN_bus\ <= (gnd & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~3_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~11_combout\
& \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~15_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~19_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~23_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~27_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~29_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~31_combout\);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(47) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(46) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(45) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(44) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(43) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(42) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(41) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(40) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(39) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(38));

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112_PORTABYTEENAMASKS_bus\(0) <= \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(34);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112~portadataout\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112_PORTADATAOUT_bus\(0);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a113\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112_PORTADATAOUT_bus\(1);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a114\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112_PORTADATAOUT_bus\(2);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a115\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112_PORTADATAOUT_bus\(3);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a116\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112_PORTADATAOUT_bus\(4);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a117\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112_PORTADATAOUT_bus\(5);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a118\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112_PORTADATAOUT_bus\(6);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a119\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112_PORTADATAOUT_bus\(7);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80_PORTADATAIN_bus\ <= (gnd & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~3_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~11_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~15_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~19_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~23_combout\ & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~27_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~29_combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~31_combout\);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(47) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(46) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(45) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(44) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(43) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(42) & 
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(41) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(40) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(39) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(38));

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80_PORTABYTEENAMASKS_bus\(0) <= \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(34);

\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80~portadataout\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80_PORTADATAOUT_bus\(0);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a81\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80_PORTADATAOUT_bus\(1);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a82\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80_PORTADATAOUT_bus\(2);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a83\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80_PORTADATAOUT_bus\(3);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a84\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80_PORTADATAOUT_bus\(4);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a85\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80_PORTADATAOUT_bus\(5);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a86\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80_PORTADATAOUT_bus\(6);
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a87\ <= \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80_PORTADATAOUT_bus\(7);

\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT33\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT32\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0\);

\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~0\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~1\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(0) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(1) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(2) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(3) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(4) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(5) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(6) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(7) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(8) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(9) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(10) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(11) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(12) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(13) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(14) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(15) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(16) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(17) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(18) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(19) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(20) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(21) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(22) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(23) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(24) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(25) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(26) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(27) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(28) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(29) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(30) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(31) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT32\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT33\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata\(7) & \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata\(6) & 
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata\(5) & \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata\(4) & \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata\(3) & 
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata\(2) & \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata\(1) & \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata\(0));

\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ <= (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0) <= \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(0);
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1) <= \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(1);
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2) <= \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(2);
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3) <= \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(3);
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4) <= \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(4);
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5) <= \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(5);
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6) <= \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(6);
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7) <= \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(7);

\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~3\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~2\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0\);

\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~0\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~1\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~2\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~3\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(0) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(1) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(2) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(3) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(4) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(5) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(6) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(7) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(8) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(9) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(10) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(11) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(12) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(13) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(14) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(15) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT16\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT17\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (gnd & \u_qsys|nios2_qsys|A_mul_src1_nxt[15]~15_combout\ & 
\u_qsys|nios2_qsys|A_mul_src1_nxt[14]~14_combout\ & \u_qsys|nios2_qsys|A_mul_src1_nxt[13]~13_combout\ & \u_qsys|nios2_qsys|A_mul_src1_nxt[12]~12_combout\ & \u_qsys|nios2_qsys|A_mul_src1_nxt[11]~11_combout\ & 
\u_qsys|nios2_qsys|A_mul_src1_nxt[10]~10_combout\ & \u_qsys|nios2_qsys|A_mul_src1_nxt[9]~9_combout\ & \u_qsys|nios2_qsys|A_mul_src1_nxt[8]~8_combout\ & \u_qsys|nios2_qsys|A_mul_src1_nxt[7]~7_combout\ & \u_qsys|nios2_qsys|A_mul_src1_nxt[6]~6_combout\ & 
\u_qsys|nios2_qsys|A_mul_src1_nxt[5]~5_combout\ & \u_qsys|nios2_qsys|A_mul_src1_nxt[4]~4_combout\ & \u_qsys|nios2_qsys|A_mul_src1_nxt[3]~3_combout\ & \u_qsys|nios2_qsys|A_mul_src1_nxt[2]~2_combout\ & \u_qsys|nios2_qsys|A_mul_src1_nxt[1]~1_combout\ & 
\u_qsys|nios2_qsys|A_mul_src1_nxt[0]~0_combout\ & gnd);

\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (gnd & \u_qsys|nios2_qsys|A_mul_src2_nxt[15]~15_combout\ & 
\u_qsys|nios2_qsys|A_mul_src2_nxt[14]~14_combout\ & \u_qsys|nios2_qsys|A_mul_src2_nxt[13]~13_combout\ & \u_qsys|nios2_qsys|A_mul_src2_nxt[12]~12_combout\ & \u_qsys|nios2_qsys|A_mul_src2_nxt[11]~11_combout\ & 
\u_qsys|nios2_qsys|A_mul_src2_nxt[10]~10_combout\ & \u_qsys|nios2_qsys|A_mul_src2_nxt[9]~9_combout\ & \u_qsys|nios2_qsys|A_mul_src2_nxt[8]~8_combout\ & \u_qsys|nios2_qsys|A_mul_src2_nxt[7]~7_combout\ & \u_qsys|nios2_qsys|A_mul_src2_nxt[6]~6_combout\ & 
\u_qsys|nios2_qsys|A_mul_src2_nxt[5]~5_combout\ & \u_qsys|nios2_qsys|A_mul_src2_nxt[4]~4_combout\ & \u_qsys|nios2_qsys|A_mul_src2_nxt[3]~3_combout\ & \u_qsys|nios2_qsys|A_mul_src2_nxt[2]~2_combout\ & \u_qsys|nios2_qsys|A_mul_src2_nxt[1]~1_combout\ & 
\u_qsys|nios2_qsys|A_mul_src2_nxt[0]~0_combout\ & gnd);

\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT32\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT33\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (gnd & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[23]~21_combout\ & \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[22]~27_combout\
& \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[21]~22_combout\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[20]~17_combout\ & \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[19]~18_combout\
& \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[18]~20_combout\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[17]~16_combout\ & \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[16]~11_combout\
& gnd & \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[15]~24_combout\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[14]~28_combout\ & \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[13]~29_combout\
& \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[12]~30_combout\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[11]~31_combout\ & \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[10]~23_combout\
& \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[9]~25_combout\ & \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[8]~26_combout\
);

\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_addr[7]~7_combout\ & \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_addr[6]~6_combout\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_addr[5]~5_combout\ & \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_addr[4]~4_combout\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_addr[3]~3_combout\ & \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_addr[1]~1_combout\ & \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_addr[0]~0_combout\);

\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ <= (
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_byteenable[2]~2_combout\ & 
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_byteenable[1]~3_combout\);

\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(9);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(10);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(11);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(12);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(13);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(14);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(15);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23) <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(16);

\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\u_qsys|nios2_qsys|A_mul_src1_nxt[31]~31_combout\ & 
\u_qsys|nios2_qsys|A_mul_src1_nxt[30]~30_combout\ & \u_qsys|nios2_qsys|A_mul_src1_nxt[29]~29_combout\ & \u_qsys|nios2_qsys|A_mul_src1_nxt[28]~28_combout\ & \u_qsys|nios2_qsys|A_mul_src1_nxt[27]~27_combout\ & 
\u_qsys|nios2_qsys|A_mul_src1_nxt[26]~26_combout\ & \u_qsys|nios2_qsys|A_mul_src1_nxt[25]~25_combout\ & \u_qsys|nios2_qsys|A_mul_src1_nxt[24]~24_combout\ & \u_qsys|nios2_qsys|A_mul_src1_nxt[23]~23_combout\ & 
\u_qsys|nios2_qsys|A_mul_src1_nxt[22]~22_combout\ & \u_qsys|nios2_qsys|A_mul_src1_nxt[21]~21_combout\ & \u_qsys|nios2_qsys|A_mul_src1_nxt[20]~20_combout\ & \u_qsys|nios2_qsys|A_mul_src1_nxt[19]~19_combout\ & 
\u_qsys|nios2_qsys|A_mul_src1_nxt[18]~18_combout\ & \u_qsys|nios2_qsys|A_mul_src1_nxt[17]~17_combout\ & \u_qsys|nios2_qsys|A_mul_src1_nxt[16]~16_combout\ & gnd & gnd);

\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\u_qsys|nios2_qsys|A_mul_src2_nxt[15]~15_combout\ & 
\u_qsys|nios2_qsys|A_mul_src2_nxt[14]~14_combout\ & \u_qsys|nios2_qsys|A_mul_src2_nxt[13]~13_combout\ & \u_qsys|nios2_qsys|A_mul_src2_nxt[12]~12_combout\ & \u_qsys|nios2_qsys|A_mul_src2_nxt[11]~11_combout\ & 
\u_qsys|nios2_qsys|A_mul_src2_nxt[10]~10_combout\ & \u_qsys|nios2_qsys|A_mul_src2_nxt[9]~9_combout\ & \u_qsys|nios2_qsys|A_mul_src2_nxt[8]~8_combout\ & \u_qsys|nios2_qsys|A_mul_src2_nxt[7]~7_combout\ & \u_qsys|nios2_qsys|A_mul_src2_nxt[6]~6_combout\ & 
\u_qsys|nios2_qsys|A_mul_src2_nxt[5]~5_combout\ & \u_qsys|nios2_qsys|A_mul_src2_nxt[4]~4_combout\ & \u_qsys|nios2_qsys|A_mul_src2_nxt[3]~3_combout\ & \u_qsys|nios2_qsys|A_mul_src2_nxt[2]~2_combout\ & \u_qsys|nios2_qsys|A_mul_src2_nxt[1]~1_combout\ & 
\u_qsys|nios2_qsys|A_mul_src2_nxt[0]~0_combout\ & gnd & gnd);

\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~2\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~3\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_bht|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \u_qsys|nios2_qsys|M_bht_wr_data_unfiltered[1]~0_combout\ & \u_qsys|nios2_qsys|M_br_mispredict~_wirecell_combout\);

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_bht|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u_qsys|nios2_qsys|M_bht_ptr_unfiltered\(7) & \u_qsys|nios2_qsys|M_bht_ptr_unfiltered\(6) & \u_qsys|nios2_qsys|M_bht_ptr_unfiltered\(5) & 
\u_qsys|nios2_qsys|M_bht_ptr_unfiltered\(4) & \u_qsys|nios2_qsys|M_bht_ptr_unfiltered\(3) & \u_qsys|nios2_qsys|M_bht_ptr_unfiltered\(2) & \u_qsys|nios2_qsys|M_bht_ptr_unfiltered\(1) & \u_qsys|nios2_qsys|M_bht_ptr_unfiltered\(0));

\u_qsys|nios2_qsys|system_qsys_nios2_qsys_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\u_qsys|nios2_qsys|F_bht_ptr_nxt\(7) & \u_qsys|nios2_qsys|F_bht_ptr_nxt\(6) & \u_qsys|nios2_qsys|F_bht_ptr_nxt\(5) & 
\u_qsys|nios2_qsys|F_bht_ptr_nxt\(4) & \u_qsys|nios2_qsys|F_bht_ptr_nxt\(3) & \u_qsys|nios2_qsys|F_bht_ptr_nxt\(2) & \u_qsys|nios2_qsys|F_bht_ptr_nxt\(1) & \u_qsys|nios2_qsys|F_bht_ptr_nxt\(0));

\u_qsys|nios2_qsys|D_bht_data\(0) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u_qsys|nios2_qsys|D_bht_data\(1) <= \u_qsys|nios2_qsys|system_qsys_nios2_qsys_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);

\u_qsys|rst_controller|merged_reset~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u_qsys|rst_controller|merged_reset~0_combout\);

\u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u_pll|altpll_component|auto_generated|wire_pll1_clk\(0));

\u_qsys|rst_controller|r_sync_rst~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u_qsys|rst_controller|r_sync_rst~q\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \altera_internal_jtag~TCKUTAP\);
\u_qsys|nios2_qsys|ALT_INV_F_stall~combout\ <= NOT \u_qsys|nios2_qsys|F_stall~combout\;
\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\ <= NOT \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\;
\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\ <= NOT \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\;
\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\ <= NOT \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\;
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\ <= NOT \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a~combout\;
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~1_combout\ <= NOT \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\;
\u_qsys|nios2_qsys|ALT_INV_D_ic_fill_starting~1_combout\ <= NOT \u_qsys|nios2_qsys|D_ic_fill_starting~1_combout\;
\u_qsys|nios2_qsys|ALT_INV_M_pipe_flush~q\ <= NOT \u_qsys|nios2_qsys|M_pipe_flush~q\;
\u_qsys|nios2_qsys|ALT_INV_E_iw\(0) <= NOT \u_qsys|nios2_qsys|E_iw\(0);
\u_qsys|nios2_qsys|ALT_INV_A_stall~combout\ <= NOT \u_qsys|nios2_qsys|A_stall~combout\;
\u_qsys|rst_controller|ALT_INV_r_early_rst~q\ <= NOT \u_qsys|rst_controller|r_early_rst~q\;
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|ALT_INV_address\(8) <= NOT \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(8);
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~0_combout\ <= NOT \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\;
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ <= NOT \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_sdr~0_combout\;
\u_qsys|nios2_qsys|ALT_INV_A_mul_stall_d3~q\ <= NOT \u_qsys|nios2_qsys|A_mul_stall_d3~q\;
\u_qsys|nios2_qsys|ALT_INV_ic_fill_dp_offset_en~0_combout\ <= NOT \u_qsys|nios2_qsys|ic_fill_dp_offset_en~0_combout\;
\u_qsys|nios2_qsys|ALT_INV_ic_tag_wraddress[6]~5_combout\ <= NOT \u_qsys|nios2_qsys|ic_tag_wraddress[6]~5_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4);
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\ <= NOT \u_qsys|rst_controller|r_sync_rst~clkctrl_outclk\;
\u_qsys|rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\ <= NOT \u_qsys|rst_controller|merged_reset~0clkctrl_outclk\;

-- Location: FF_X17_Y21_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\);

-- Location: FF_X17_Y21_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\);

-- Location: FF_X17_Y21_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\);

-- Location: FF_X17_Y20_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\);

-- Location: FF_X17_Y20_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\);

-- Location: FF_X17_Y20_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\);

-- Location: FF_X17_Y20_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\);

-- Location: FF_X17_Y21_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\);

-- Location: LCCOMB_X17_Y21_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\);

-- Location: FF_X17_Y21_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\);

-- Location: LCCOMB_X17_Y21_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\);

-- Location: FF_X17_Y21_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\);

-- Location: LCCOMB_X17_Y21_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\);

-- Location: FF_X17_Y20_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\);

-- Location: LCCOMB_X17_Y20_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout\);

-- Location: FF_X17_Y20_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\);

-- Location: LCCOMB_X17_Y20_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\);

-- Location: FF_X17_Y20_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\);

-- Location: LCCOMB_X17_Y20_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\);

-- Location: FF_X17_Y20_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\);

-- Location: LCCOMB_X17_Y20_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\);

-- Location: LCCOMB_X17_Y21_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\);

-- Location: LCCOMB_X17_Y21_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\);

-- Location: LCCOMB_X17_Y21_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\);

-- Location: LCCOMB_X17_Y20_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\);

-- Location: LCCOMB_X17_Y20_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\);

-- Location: LCCOMB_X17_Y20_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\);

-- Location: LCCOMB_X17_Y20_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\);

-- Location: IOOBUF_X0_Y12_N15
\altera_reserved_tdo~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X0_Y13_N22
\altera_reserved_tms~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: IOIBUF_X0_Y14_N22
\altera_reserved_tck~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X0_Y14_N15
\altera_reserved_tdi~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: JTAG_X1_Y12_N0
altera_internal_jtag : cycloneive_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: CLKCTRL_G4
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: LCCOMB_X21_Y21_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X21_Y21_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X21_Y21_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X21_Y21_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X21_Y21_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X21_Y21_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X21_Y20_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\);

-- Location: FF_X21_Y20_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3));

-- Location: LCCOMB_X18_Y19_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\);

-- Location: FF_X18_Y19_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6));

-- Location: LCCOMB_X18_Y19_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\);

-- Location: FF_X18_Y19_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7));

-- Location: LCCOMB_X18_Y19_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\);

-- Location: FF_X18_Y19_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4));

-- Location: LCCOMB_X18_Y19_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\);

-- Location: FF_X18_Y19_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5));

-- Location: LCCOMB_X18_Y19_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\);

-- Location: FF_X18_Y19_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8));

-- Location: LCCOMB_X21_Y20_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\);

-- Location: FF_X21_Y20_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10));

-- Location: LCCOMB_X21_Y20_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\);

-- Location: FF_X21_Y20_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13));

-- Location: LCCOMB_X21_Y20_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\);

-- Location: FF_X21_Y20_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14));

-- Location: LCCOMB_X21_Y20_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\);

-- Location: FF_X21_Y20_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11));

-- Location: LCCOMB_X21_Y20_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\);

-- Location: FF_X21_Y20_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12));

-- Location: LCCOMB_X21_Y20_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\);

-- Location: FF_X21_Y20_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15));

-- Location: LCCOMB_X21_Y20_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\);

-- Location: FF_X21_Y20_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1));

-- Location: LCCOMB_X21_Y20_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\);

-- Location: FF_X21_Y20_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2));

-- Location: LCCOMB_X21_Y20_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\);

-- Location: FF_X21_Y20_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9));

-- Location: LCCOMB_X21_Y20_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\);

-- Location: FF_X21_Y20_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0));

-- Location: FF_X22_Y20_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9));

-- Location: FF_X22_Y20_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8));

-- Location: FF_X22_Y20_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7));

-- Location: LCCOMB_X22_Y20_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout\);

-- Location: FF_X22_Y20_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6));

-- Location: FF_X22_Y20_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5));

-- Location: LCCOMB_X22_Y20_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\);

-- Location: FF_X22_Y20_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4));

-- Location: FF_X22_Y20_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3));

-- Location: LCCOMB_X22_Y20_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\);

-- Location: FF_X22_Y20_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2));

-- Location: LCCOMB_X22_Y20_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\);

-- Location: LCCOMB_X22_Y20_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\);

-- Location: FF_X22_Y20_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1));

-- Location: LCCOMB_X22_Y20_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\);

-- Location: FF_X22_Y20_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0));

-- Location: LCCOMB_X22_Y20_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\);

-- Location: LCCOMB_X22_Y20_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\);

-- Location: FF_X22_Y20_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\);

-- Location: LCCOMB_X11_Y15_N26
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|DRsize.000~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|DRsize.000~feeder_combout\);

-- Location: LCCOMB_X21_Y20_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\);

-- Location: LCCOMB_X18_Y20_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\);

-- Location: LCCOMB_X18_Y19_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\);

-- Location: LCCOMB_X13_Y22_N16
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X18_Y21_N14
\u_qsys|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u_qsys|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\);

-- Location: LCCOMB_X13_Y15_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \u_qsys|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout\);

-- Location: LCCOMB_X13_Y15_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout\);

-- Location: LCCOMB_X18_Y20_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout\);

-- Location: LCCOMB_X18_Y20_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10_combout\);

-- Location: FF_X18_Y20_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5));

-- Location: LCCOMB_X19_Y19_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\);

-- Location: LCCOMB_X18_Y19_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\);

-- Location: LCCOMB_X13_Y15_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7_combout\);

-- Location: IOIBUF_X0_Y11_N8
\sys_clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sys_clk,
	o => \sys_clk~input_o\);

-- Location: PLL_1
\u_pll|altpll_component|auto_generated|pll1\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 3,
	c0_initial => 1,
	c0_low => 3,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 0,
	c1_initial => 0,
	c1_low => 0,
	c1_mode => "bypass",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 1,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 2,
	clk0_phase_shift => "0",
	clk1_counter => "unused",
	clk1_divide_by => 0,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 0,
	clk1_phase_shift => "0",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 12,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	pll_compensation_delay => 6749,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 208,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	fbin => \u_pll|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \u_pll|altpll_component|auto_generated|pll1_INCLK_bus\,
	fbout => \u_pll|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \u_pll|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G3
\u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X19_Y20_N26
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~feeder_combout\);

-- Location: LCCOMB_X18_Y21_N30
\u_qsys|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u_qsys|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: LCCOMB_X17_Y21_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\);

-- Location: LCCOMB_X18_Y20_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\);

-- Location: LCCOMB_X17_Y21_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\);

-- Location: FF_X17_Y21_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\);

-- Location: LCCOMB_X17_Y21_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\);

-- Location: LCCOMB_X17_Y19_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\);

-- Location: LCCOMB_X18_Y20_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\);

-- Location: LCCOMB_X18_Y20_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\);

-- Location: FF_X17_Y21_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\);

-- Location: FF_X13_Y21_N25
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\);

-- Location: LCCOMB_X13_Y21_N30
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\);

-- Location: FF_X13_Y21_N31
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0));

-- Location: FF_X13_Y21_N1
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|sync2_uir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|sync2_uir~q\);

-- Location: LCCOMB_X13_Y21_N8
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jxuir~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|sync2_uir~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jxuir~0_combout\);

-- Location: FF_X13_Y21_N9
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jxuir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jxuir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jxuir~q\);

-- Location: FF_X13_Y21_N29
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|ir[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|ir\(0));

-- Location: LCCOMB_X17_Y21_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\);

-- Location: FF_X17_Y21_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\);

-- Location: LCCOMB_X17_Y21_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout\);

-- Location: FF_X17_Y21_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\);

-- Location: LCCOMB_X11_Y15_N22
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|Mux37~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|Mux37~0_combout\);

-- Location: FF_X11_Y15_N23
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|DRsize.100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|Mux37~0_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|DRsize.100~q\);

-- Location: LCCOMB_X13_Y15_N28
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~20_combout\);

-- Location: LCCOMB_X13_Y15_N26
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_cdr\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_cdr~combout\);

-- Location: LCCOMB_X13_Y15_N12
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_sdr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_sdr~0_combout\);

-- Location: LCCOMB_X12_Y15_N20
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[37]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[37]~21_combout\);

-- Location: FF_X13_Y15_N29
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~20_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[37]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(37));

-- Location: LCCOMB_X13_Y15_N6
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(37),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~22_combout\);

-- Location: FF_X13_Y15_N7
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~22_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[37]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(36));

-- Location: LCCOMB_X12_Y15_N2
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[35]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|DRsize.100~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(36),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[35]~6_combout\);

-- Location: LCCOMB_X12_Y15_N6
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(35),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~23_combout\);

-- Location: LCCOMB_X13_Y15_N24
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~24_combout\);

-- Location: LCCOMB_X12_Y15_N8
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~23_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~24_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~25_combout\);

-- Location: FF_X12_Y15_N3
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[35]~6_combout\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~25_combout\,
	sload => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(35));

-- Location: LCCOMB_X13_Y21_N2
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_udr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_udr~0_combout\);

-- Location: FF_X13_Y21_N3
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_udr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\);

-- Location: LCCOMB_X13_Y21_N18
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\);

-- Location: FF_X13_Y21_N19
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0));

-- Location: FF_X13_Y21_N13
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|sync2_udr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|sync2_udr~q\);

-- Location: LCCOMB_X13_Y21_N6
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|sync2_udr~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\);

-- Location: FF_X13_Y21_N7
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~q\);

-- Location: FF_X12_Y21_N19
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(35),
	sload => VCC,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(35));

-- Location: FF_X12_Y21_N25
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|enable_action_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|enable_action_strobe~q\);

-- Location: FF_X13_Y21_N27
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|ir[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|ir\(1));

-- Location: LCCOMB_X12_Y21_N24
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_b\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|ir\(0),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(35),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|enable_action_strobe~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|ir\(1),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_b~combout\);

-- Location: LCCOMB_X12_Y21_N18
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|ir\(0),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|enable_action_strobe~q\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(35),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|ir\(1),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\);

-- Location: LCCOMB_X11_Y12_N16
\u_qsys|nios2_qsys|D_ic_fill_starting_d1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|D_ic_fill_starting~1_combout\,
	combout => \u_qsys|nios2_qsys|D_ic_fill_starting_d1~0_combout\);

-- Location: FF_X11_Y12_N17
\u_qsys|nios2_qsys|D_ic_fill_starting_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_ic_fill_starting_d1~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_ic_fill_starting_d1~q\);

-- Location: LCCOMB_X18_Y3_N12
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|rden_b_store~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|F_stall~combout\,
	combout => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|rden_b_store~0_combout\);

-- Location: FF_X18_Y3_N13
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|rden_b_store\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|rden_b_store~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|rden_b_store~q\);

-- Location: LCCOMB_X18_Y3_N22
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_stall~combout\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|rden_b_store~q\,
	combout => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\);

-- Location: LCCOMB_X30_Y17_N6
\u_qsys|mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0_combout\ = !\u_qsys|mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\,
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0_combout\);

-- Location: FF_X30_Y17_N7
\u_qsys|mm_interconnect_0|cmd_xbar_mux|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|cmd_xbar_mux|packet_in_progress~q\);

-- Location: LCCOMB_X17_Y17_N26
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(34),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~0_combout\);

-- Location: LCCOMB_X18_Y21_N18
\u_qsys|rst_controller|r_sync_rst_chain[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|rst_controller|r_sync_rst_chain[3]~feeder_combout\ = \u_qsys|rst_controller|altera_reset_synchronizer_int_chain\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \u_qsys|rst_controller|r_sync_rst_chain[3]~feeder_combout\);

-- Location: FF_X18_Y21_N19
\u_qsys|rst_controller|r_sync_rst_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|rst_controller|r_sync_rst_chain[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|rst_controller|r_sync_rst_chain\(3));

-- Location: LCCOMB_X18_Y21_N2
\u_qsys|rst_controller|r_sync_rst_chain~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|rst_controller|r_sync_rst_chain~1_combout\ = (\u_qsys|rst_controller|r_sync_rst_chain\(3) & \u_qsys|rst_controller|altera_reset_synchronizer_int_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|rst_controller|r_sync_rst_chain\(3),
	datad => \u_qsys|rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \u_qsys|rst_controller|r_sync_rst_chain~1_combout\);

-- Location: FF_X18_Y21_N3
\u_qsys|rst_controller|r_sync_rst_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|rst_controller|r_sync_rst_chain~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|rst_controller|r_sync_rst_chain\(2));

-- Location: FF_X18_Y21_N15
\u_qsys|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: FF_X18_Y21_N1
\u_qsys|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X18_Y21_N8
\u_qsys|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \u_qsys|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \u_qsys|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X18_Y21_N9
\u_qsys|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: LCCOMB_X18_Y21_N26
\u_qsys|rst_controller|always2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|rst_controller|always2~0_combout\ = (\u_qsys|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\) # (!\u_qsys|rst_controller|r_sync_rst_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|rst_controller|r_sync_rst_chain\(2),
	datac => \u_qsys|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \u_qsys|rst_controller|always2~0_combout\);

-- Location: FF_X18_Y21_N27
\u_qsys|rst_controller|r_early_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|rst_controller|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|rst_controller|r_early_rst~q\);

-- Location: FF_X11_Y11_N1
\u_qsys|nios2_qsys|A_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_valid_from_E~q\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_valid~q\);

-- Location: LCCOMB_X11_Y9_N10
\u_qsys|nios2_qsys|always122~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_stall~q\,
	datab => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datac => \u_qsys|nios2_qsys|M_valid_from_E~q\,
	combout => \u_qsys|nios2_qsys|always122~0_combout\);

-- Location: LCCOMB_X18_Y3_N28
\u_qsys|nios2_qsys|F_iw[27]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|F_iw[3]~7_combout\,
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(27),
	combout => \u_qsys|nios2_qsys|F_iw[27]~24_combout\);

-- Location: FF_X18_Y3_N29
\u_qsys|nios2_qsys|D_iw[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_iw[27]~24_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_iw\(27));

-- Location: LCCOMB_X11_Y5_N0
\u_qsys|nios2_qsys|F_pc_plus_one[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc\(0),
	datad => VCC,
	combout => \u_qsys|nios2_qsys|F_pc_plus_one[0]~0_combout\,
	cout => \u_qsys|nios2_qsys|F_pc_plus_one[0]~1\);

-- Location: LCCOMB_X11_Y5_N2
\u_qsys|nios2_qsys|F_pc_plus_one[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|F_pc\(1),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|F_pc_plus_one[0]~1\,
	combout => \u_qsys|nios2_qsys|F_pc_plus_one[1]~2_combout\,
	cout => \u_qsys|nios2_qsys|F_pc_plus_one[1]~3\);

-- Location: LCCOMB_X11_Y5_N4
\u_qsys|nios2_qsys|F_pc_plus_one[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc\(2),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|F_pc_plus_one[1]~3\,
	combout => \u_qsys|nios2_qsys|F_pc_plus_one[2]~4_combout\,
	cout => \u_qsys|nios2_qsys|F_pc_plus_one[2]~5\);

-- Location: LCCOMB_X11_Y5_N6
\u_qsys|nios2_qsys|F_pc_plus_one[3]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|F_pc\(3),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|F_pc_plus_one[2]~5\,
	combout => \u_qsys|nios2_qsys|F_pc_plus_one[3]~6_combout\,
	cout => \u_qsys|nios2_qsys|F_pc_plus_one[3]~7\);

-- Location: LCCOMB_X11_Y5_N8
\u_qsys|nios2_qsys|F_pc_plus_one[4]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|F_pc\(4),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|F_pc_plus_one[3]~7\,
	combout => \u_qsys|nios2_qsys|F_pc_plus_one[4]~8_combout\,
	cout => \u_qsys|nios2_qsys|F_pc_plus_one[4]~9\);

-- Location: LCCOMB_X11_Y5_N10
\u_qsys|nios2_qsys|F_pc_plus_one[5]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc\(5),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|F_pc_plus_one[4]~9\,
	combout => \u_qsys|nios2_qsys|F_pc_plus_one[5]~10_combout\,
	cout => \u_qsys|nios2_qsys|F_pc_plus_one[5]~11\);

-- Location: LCCOMB_X11_Y5_N12
\u_qsys|nios2_qsys|F_pc_plus_one[6]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc\(6),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|F_pc_plus_one[5]~11\,
	combout => \u_qsys|nios2_qsys|F_pc_plus_one[6]~12_combout\,
	cout => \u_qsys|nios2_qsys|F_pc_plus_one[6]~13\);

-- Location: FF_X11_Y5_N13
\u_qsys|nios2_qsys|D_pc_plus_one[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_pc_plus_one[6]~12_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_pc_plus_one\(6));

-- Location: LCCOMB_X17_Y5_N12
\u_qsys|nios2_qsys|Equal171~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(2),
	datac => \u_qsys|nios2_qsys|D_iw\(0),
	combout => \u_qsys|nios2_qsys|Equal171~2_combout\);

-- Location: LCCOMB_X13_Y4_N16
\u_qsys|nios2_qsys|F_iw[14]~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|latched_oci_tb_hbreak_req~q\,
	datab => \u_qsys|nios2_qsys|F_iw[3]~7_combout\,
	datac => \u_qsys|nios2_qsys|hbreak_enabled~q\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(14),
	combout => \u_qsys|nios2_qsys|F_iw[14]~37_combout\);

-- Location: FF_X13_Y4_N17
\u_qsys|nios2_qsys|D_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_iw[14]~37_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_iw\(14));

-- Location: FF_X14_Y4_N9
\u_qsys|nios2_qsys|D_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_iw[5]~13_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_iw\(5));

-- Location: LCCOMB_X17_Y4_N16
\u_qsys|nios2_qsys|E_ctrl_br_cond_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(2),
	datab => \u_qsys|nios2_qsys|D_iw\(4),
	datac => \u_qsys|nios2_qsys|D_iw\(3),
	datad => \u_qsys|nios2_qsys|D_iw\(5),
	combout => \u_qsys|nios2_qsys|E_ctrl_br_cond_nxt~0_combout\);

-- Location: LCCOMB_X11_Y6_N8
\u_qsys|nios2_qsys|E_ctrl_br_cond_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(1),
	datac => \u_qsys|nios2_qsys|D_iw\(0),
	datad => \u_qsys|nios2_qsys|E_ctrl_br_cond_nxt~0_combout\,
	combout => \u_qsys|nios2_qsys|E_ctrl_br_cond_nxt~1_combout\);

-- Location: FF_X11_Y6_N9
\u_qsys|nios2_qsys|E_ctrl_br_cond\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_ctrl_br_cond_nxt~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_ctrl_br_cond~q\);

-- Location: FF_X16_Y5_N15
\u_qsys|nios2_qsys|M_ctrl_br_cond\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_ctrl_br_cond~q\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_ctrl_br_cond~q\);

-- Location: LCCOMB_X16_Y5_N14
\u_qsys|nios2_qsys|M_bht_wr_en_unfiltered\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|M_ctrl_br_cond~q\,
	datad => \u_qsys|nios2_qsys|M_valid_from_E~q\,
	combout => \u_qsys|nios2_qsys|M_bht_wr_en_unfiltered~combout\);

-- Location: LCCOMB_X17_Y5_N2
\u_qsys|nios2_qsys|D_compare_op[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(15),
	datab => \u_qsys|nios2_qsys|Equal171~0_combout\,
	datac => \u_qsys|nios2_qsys|D_iw\(4),
	datad => \u_qsys|nios2_qsys|Equal171~2_combout\,
	combout => \u_qsys|nios2_qsys|D_compare_op[1]~0_combout\);

-- Location: FF_X17_Y5_N3
\u_qsys|nios2_qsys|E_compare_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_compare_op[1]~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_compare_op\(1));

-- Location: LCCOMB_X17_Y5_N28
\u_qsys|nios2_qsys|D_compare_op[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Equal171~2_combout\,
	datab => \u_qsys|nios2_qsys|D_iw\(14),
	datac => \u_qsys|nios2_qsys|D_iw\(3),
	datad => \u_qsys|nios2_qsys|Equal171~0_combout\,
	combout => \u_qsys|nios2_qsys|D_compare_op[0]~1_combout\);

-- Location: FF_X17_Y5_N29
\u_qsys|nios2_qsys|E_compare_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_compare_op[0]~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_compare_op\(0));

-- Location: LCCOMB_X17_Y5_N22
\u_qsys|nios2_qsys|D_op_cmpge~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|D_iw\(15),
	datad => \u_qsys|nios2_qsys|D_iw\(14),
	combout => \u_qsys|nios2_qsys|D_op_cmpge~0_combout\);

-- Location: LCCOMB_X13_Y4_N24
\u_qsys|nios2_qsys|F_iw[11]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|F_iw[3]~7_combout\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(11),
	combout => \u_qsys|nios2_qsys|F_iw[11]~12_combout\);

-- Location: FF_X13_Y4_N25
\u_qsys|nios2_qsys|D_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_iw[11]~12_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_iw\(11));

-- Location: LCCOMB_X16_Y4_N30
\u_qsys|nios2_qsys|Equal154~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(12),
	datab => \u_qsys|nios2_qsys|D_iw\(13),
	datac => \u_qsys|nios2_qsys|D_iw\(16),
	datad => \u_qsys|nios2_qsys|D_iw\(11),
	combout => \u_qsys|nios2_qsys|Equal154~1_combout\);

-- Location: LCCOMB_X16_Y4_N12
\u_qsys|nios2_qsys|Equal154~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(12),
	datab => \u_qsys|nios2_qsys|D_iw\(13),
	datac => \u_qsys|nios2_qsys|D_iw\(16),
	datad => \u_qsys|nios2_qsys|D_iw\(11),
	combout => \u_qsys|nios2_qsys|Equal154~0_combout\);

-- Location: LCCOMB_X16_Y4_N0
\u_qsys|nios2_qsys|D_ctrl_alu_subtract~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|Equal154~1_combout\,
	datad => \u_qsys|nios2_qsys|Equal154~0_combout\,
	combout => \u_qsys|nios2_qsys|D_ctrl_alu_subtract~1_combout\);

-- Location: LCCOMB_X16_Y4_N2
\u_qsys|nios2_qsys|D_ctrl_alu_subtract~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(12),
	datab => \u_qsys|nios2_qsys|D_iw\(13),
	datac => \u_qsys|nios2_qsys|D_iw\(14),
	datad => \u_qsys|nios2_qsys|D_iw\(11),
	combout => \u_qsys|nios2_qsys|D_ctrl_alu_subtract~0_combout\);

-- Location: LCCOMB_X16_Y4_N10
\u_qsys|nios2_qsys|D_ctrl_alu_subtract~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(15),
	datab => \u_qsys|nios2_qsys|D_iw\(14),
	datac => \u_qsys|nios2_qsys|D_ctrl_alu_subtract~1_combout\,
	datad => \u_qsys|nios2_qsys|D_ctrl_alu_subtract~0_combout\,
	combout => \u_qsys|nios2_qsys|D_ctrl_alu_subtract~2_combout\);

-- Location: LCCOMB_X16_Y4_N20
\u_qsys|nios2_qsys|D_ctrl_alu_subtract~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_op_cmpge~0_combout\,
	datab => \u_qsys|nios2_qsys|Equal171~1_combout\,
	datac => \u_qsys|nios2_qsys|D_ctrl_alu_subtract~2_combout\,
	datad => \u_qsys|nios2_qsys|Equal154~0_combout\,
	combout => \u_qsys|nios2_qsys|D_ctrl_alu_subtract~3_combout\);

-- Location: LCCOMB_X17_Y4_N14
\u_qsys|nios2_qsys|Equal80~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(2),
	datab => \u_qsys|nios2_qsys|D_iw\(0),
	datac => \u_qsys|nios2_qsys|D_iw\(1),
	datad => \u_qsys|nios2_qsys|D_iw\(5),
	combout => \u_qsys|nios2_qsys|Equal80~0_combout\);

-- Location: LCCOMB_X17_Y4_N8
\u_qsys|nios2_qsys|Equal77~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(2),
	datab => \u_qsys|nios2_qsys|D_iw\(0),
	datac => \u_qsys|nios2_qsys|D_iw\(1),
	datad => \u_qsys|nios2_qsys|D_iw\(5),
	combout => \u_qsys|nios2_qsys|Equal77~0_combout\);

-- Location: LCCOMB_X17_Y5_N8
\u_qsys|nios2_qsys|D_ctrl_alu_signed_comparison~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Equal80~0_combout\,
	datab => \u_qsys|nios2_qsys|D_iw\(4),
	datac => \u_qsys|nios2_qsys|D_iw\(3),
	datad => \u_qsys|nios2_qsys|Equal77~0_combout\,
	combout => \u_qsys|nios2_qsys|D_ctrl_alu_signed_comparison~0_combout\);

-- Location: LCCOMB_X17_Y5_N26
\u_qsys|nios2_qsys|D_ctrl_alu_signed_comparison~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_op_cmpge~0_combout\,
	datab => \u_qsys|nios2_qsys|D_ctrl_alu_signed_comparison~0_combout\,
	datac => \u_qsys|nios2_qsys|Equal171~1_combout\,
	datad => \u_qsys|nios2_qsys|Equal154~1_combout\,
	combout => \u_qsys|nios2_qsys|D_ctrl_alu_signed_comparison~1_combout\);

-- Location: LCCOMB_X17_Y4_N10
\u_qsys|nios2_qsys|D_ctrl_alu_subtract~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(2),
	datab => \u_qsys|nios2_qsys|D_iw\(4),
	datac => \u_qsys|nios2_qsys|D_iw\(1),
	datad => \u_qsys|nios2_qsys|D_iw\(5),
	combout => \u_qsys|nios2_qsys|D_ctrl_alu_subtract~4_combout\);

-- Location: LCCOMB_X17_Y4_N4
\u_qsys|nios2_qsys|D_ctrl_alu_subtract~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|D_iw\(4),
	datac => \u_qsys|nios2_qsys|D_iw\(3),
	datad => \u_qsys|nios2_qsys|D_ctrl_alu_subtract~4_combout\,
	combout => \u_qsys|nios2_qsys|D_ctrl_alu_subtract~5_combout\);

-- Location: LCCOMB_X17_Y5_N0
\u_qsys|nios2_qsys|D_ctrl_alu_subtract~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ctrl_alu_subtract~3_combout\,
	datab => \u_qsys|nios2_qsys|D_iw\(0),
	datac => \u_qsys|nios2_qsys|D_ctrl_alu_signed_comparison~1_combout\,
	datad => \u_qsys|nios2_qsys|D_ctrl_alu_subtract~5_combout\,
	combout => \u_qsys|nios2_qsys|D_ctrl_alu_subtract~6_combout\);

-- Location: FF_X17_Y5_N1
\u_qsys|nios2_qsys|E_ctrl_alu_subtract\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_ctrl_alu_subtract~6_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_ctrl_alu_subtract~q\);

-- Location: LCCOMB_X17_Y5_N6
\u_qsys|nios2_qsys|D_op_cmplt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(15),
	datab => \u_qsys|nios2_qsys|D_iw\(14),
	datac => \u_qsys|nios2_qsys|Equal171~1_combout\,
	datad => \u_qsys|nios2_qsys|Equal154~1_combout\,
	combout => \u_qsys|nios2_qsys|D_op_cmplt~0_combout\);

-- Location: LCCOMB_X17_Y5_N24
\u_qsys|nios2_qsys|Equal82~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|D_iw\(4),
	datac => \u_qsys|nios2_qsys|D_iw\(3),
	combout => \u_qsys|nios2_qsys|Equal82~0_combout\);

-- Location: LCCOMB_X17_Y5_N10
\u_qsys|nios2_qsys|D_ctrl_alu_signed_comparison~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_op_cmplt~0_combout\,
	datab => \u_qsys|nios2_qsys|Equal82~0_combout\,
	datac => \u_qsys|nios2_qsys|D_ctrl_alu_signed_comparison~1_combout\,
	datad => \u_qsys|nios2_qsys|Equal80~0_combout\,
	combout => \u_qsys|nios2_qsys|D_ctrl_alu_signed_comparison~2_combout\);

-- Location: FF_X17_Y5_N11
\u_qsys|nios2_qsys|E_ctrl_alu_signed_comparison\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_ctrl_alu_signed_comparison~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_ctrl_alu_signed_comparison~q\);

-- Location: FF_X30_Y14_N31
\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~q\);

-- Location: LCCOMB_X29_Y17_N10
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|arb|top_priority_reg[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|arb|top_priority_reg[0]~1_combout\ = !\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|arb|grant[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|arb|grant[1]~0_combout\,
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|arb|top_priority_reg[0]~1_combout\);

-- Location: FF_X19_Y10_N27
\u_qsys|nios2_qsys|M_alu_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_alu_result\(16),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_alu_result\(16));

-- Location: FF_X22_Y6_N23
\u_qsys|nios2_qsys|A_ctrl_mul_lsw\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_ctrl_mul_lsw~q\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_ctrl_mul_lsw~q\);

-- Location: LCCOMB_X29_Y15_N10
\u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\ = (\u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0) & !\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0),
	datac => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\);

-- Location: FF_X12_Y7_N5
\u_qsys|nios2_qsys|D_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|F_pc\(10),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_pc\(10));

-- Location: FF_X12_Y8_N7
\u_qsys|nios2_qsys|ic_fill_tag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|D_pc\(10),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|ic_fill_tag\(0));

-- Location: FF_X16_Y10_N27
\u_qsys|nios2_qsys|M_alu_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_alu_result\(12),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_alu_result\(12));

-- Location: FF_X10_Y12_N25
\u_qsys|nios2_qsys|A_mem_baddr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_alu_result\(12),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mem_baddr\(12));

-- Location: LCCOMB_X13_Y12_N18
\u_qsys|nios2_qsys|d_address_tag_field[1]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_alu_result\(12),
	datab => \u_qsys|nios2_qsys|d_address_tag_field_nxt~0_combout\,
	datad => \u_qsys|nios2_qsys|A_mem_baddr\(12),
	combout => \u_qsys|nios2_qsys|d_address_tag_field[1]~4_combout\);

-- Location: FF_X13_Y13_N5
\u_qsys|nios2_qsys|A_dc_fill_starting_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_fill_starting~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_fill_starting_d1~q\);

-- Location: LCCOMB_X11_Y5_N14
\u_qsys|nios2_qsys|F_pc_plus_one[7]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc\(7),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|F_pc_plus_one[6]~13\,
	combout => \u_qsys|nios2_qsys|F_pc_plus_one[7]~14_combout\,
	cout => \u_qsys|nios2_qsys|F_pc_plus_one[7]~15\);

-- Location: LCCOMB_X11_Y5_N16
\u_qsys|nios2_qsys|F_pc_plus_one[8]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc\(8),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|F_pc_plus_one[7]~15\,
	combout => \u_qsys|nios2_qsys|F_pc_plus_one[8]~16_combout\,
	cout => \u_qsys|nios2_qsys|F_pc_plus_one[8]~17\);

-- Location: LCCOMB_X11_Y5_N18
\u_qsys|nios2_qsys|F_pc_plus_one[9]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|F_pc\(9),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|F_pc_plus_one[8]~17\,
	combout => \u_qsys|nios2_qsys|F_pc_plus_one[9]~18_combout\,
	cout => \u_qsys|nios2_qsys|F_pc_plus_one[9]~19\);

-- Location: FF_X11_Y5_N19
\u_qsys|nios2_qsys|D_pc_plus_one[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_pc_plus_one[9]~18_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_pc_plus_one\(9));

-- Location: FF_X28_Y16_N31
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(49),
	ena => \u_qsys|rst_controller|ALT_INV_r_early_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1));

-- Location: LCCOMB_X29_Y15_N18
\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg~0_combout\) # 
-- ((\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0),
	datab => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg~0_combout\,
	combout => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X29_Y15_N19
\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X29_Y15_N12
\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (!\u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0) & 
-- \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0),
	datad => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X29_Y17_N28
\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1) & ((\u_qsys|nios2_qsys|d_read~q\) # ((\u_qsys|nios2_qsys|i_read~q\ & 
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0))))) # (!\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1) & (\u_qsys|nios2_qsys|i_read~q\ & ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	datab => \u_qsys|nios2_qsys|i_read~q\,
	datac => \u_qsys|nios2_qsys|d_read~q\,
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0),
	combout => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\);

-- Location: LCCOMB_X29_Y17_N14
\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ & 
-- (\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|WideOr1~combout\ & \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datab => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|WideOr1~combout\,
	datad => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\,
	combout => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X29_Y15_N16
\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- ((\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((!\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)) # 
-- (!\u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0),
	datab => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	combout => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X29_Y15_N17
\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X29_Y17_N18
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1379w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1379w[3]~0_combout\ = (\u_qsys|nios2_qsys|d_write~q\ & (!\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|WideOr1~combout\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_write~q\,
	datab => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|WideOr1~combout\,
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1379w[3]~0_combout\);

-- Location: LCCOMB_X28_Y16_N24
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1332w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1332w\(3) = (!\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(49) & (!\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(48) & 
-- (!\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(50) & \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1379w[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(49),
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(48),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(50),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1379w[3]~0_combout\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1332w\(3));

-- Location: LCCOMB_X14_Y3_N18
\u_qsys|nios2_qsys|F_ctrl_ignore_dst\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(2),
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(1),
	datac => \u_qsys|nios2_qsys|F_iw[3]~7_combout\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(0),
	combout => \u_qsys|nios2_qsys|F_ctrl_ignore_dst~combout\);

-- Location: FF_X14_Y3_N19
\u_qsys|nios2_qsys|D_ctrl_ignore_dst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_ctrl_ignore_dst~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_ctrl_ignore_dst~q\);

-- Location: LCCOMB_X28_Y16_N18
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1369w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1369w[3]~0_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(49) & (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(48) & 
-- (!\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(50) & \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1379w[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(49),
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(48),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(50),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1379w[3]~0_combout\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1369w[3]~0_combout\);

-- Location: LCCOMB_X16_Y15_N30
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~8_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(8),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~8_combout\);

-- Location: LCCOMB_X29_Y10_N8
\u_qsys|mm_interconnect_0|addr_router|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|addr_router|Equal2~1_combout\ = (\u_qsys|mm_interconnect_0|addr_router|Equal2~0_combout\ & (\u_qsys|nios2_qsys|ic_fill_line\(6) & !\u_qsys|nios2_qsys|ic_fill_tag\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|addr_router|Equal2~0_combout\,
	datab => \u_qsys|nios2_qsys|ic_fill_line\(6),
	datac => \u_qsys|nios2_qsys|ic_fill_tag\(0),
	combout => \u_qsys|mm_interconnect_0|addr_router|Equal2~1_combout\);

-- Location: LCCOMB_X30_Y15_N26
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ = (\u_qsys|nios2_qsys|d_read~q\ & ((\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1)) # 
-- ((\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & \u_qsys|nios2_qsys|i_read~q\)))) # (!\u_qsys|nios2_qsys|d_read~q\ & (((\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & \u_qsys|nios2_qsys|i_read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_read~q\,
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datad => \u_qsys|nios2_qsys|i_read~q\,
	combout => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\);

-- Location: LCCOMB_X29_Y18_N26
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ = (\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ & 
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\,
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\,
	combout => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\);

-- Location: LCCOMB_X29_Y18_N8
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|write~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_write~q\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|write~q\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|write~0_combout\);

-- Location: LCCOMB_X29_Y18_N10
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|write~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|waitrequest~q\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|write~0_combout\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|write~q\,
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|write~1_combout\);

-- Location: FF_X29_Y18_N11
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|write~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|write~q\);

-- Location: LCCOMB_X16_Y3_N24
\u_qsys|nios2_qsys|F_iw[25]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|F_iw[3]~7_combout\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(25),
	combout => \u_qsys|nios2_qsys|F_iw[25]~21_combout\);

-- Location: FF_X16_Y3_N25
\u_qsys|nios2_qsys|D_iw[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_iw[25]~21_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_iw\(25));

-- Location: LCCOMB_X14_Y4_N24
\u_qsys|nios2_qsys|Equal2~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|F_iw[3]~7_combout\,
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(5),
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(2),
	combout => \u_qsys|nios2_qsys|Equal2~0_combout\);

-- Location: LCCOMB_X14_Y4_N6
\u_qsys|nios2_qsys|F_ctrl_br_uncond~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|F_iw[3]~7_combout\,
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(0),
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(1),
	combout => \u_qsys|nios2_qsys|F_ctrl_br_uncond~0_combout\);

-- Location: LCCOMB_X14_Y4_N2
\u_qsys|nios2_qsys|Equal2~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_iw[4]~14_combout\,
	datab => \u_qsys|nios2_qsys|Equal2~0_combout\,
	datac => \u_qsys|nios2_qsys|F_ctrl_br_uncond~0_combout\,
	datad => \u_qsys|nios2_qsys|F_iw[3]~15_combout\,
	combout => \u_qsys|nios2_qsys|Equal2~1_combout\);

-- Location: LCCOMB_X13_Y4_N6
\u_qsys|nios2_qsys|F_ctrl_implicit_dst_eretaddr~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(12),
	datab => \u_qsys|nios2_qsys|F_iw[3]~7_combout\,
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(16),
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(11),
	combout => \u_qsys|nios2_qsys|F_ctrl_implicit_dst_eretaddr~3_combout\);

-- Location: LCCOMB_X13_Y4_N20
\u_qsys|nios2_qsys|F_ctrl_implicit_dst_eretaddr~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_iw[14]~37_combout\,
	datab => \u_qsys|nios2_qsys|F_iw[12]~11_combout\,
	datac => \u_qsys|nios2_qsys|F_iw[16]~8_combout\,
	datad => \u_qsys|nios2_qsys|F_iw[15]~9_combout\,
	combout => \u_qsys|nios2_qsys|F_ctrl_implicit_dst_eretaddr~2_combout\);

-- Location: LCCOMB_X13_Y4_N0
\u_qsys|nios2_qsys|F_ctrl_implicit_dst_eretaddr~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_ctrl_implicit_dst_eretaddr~3_combout\,
	datab => \u_qsys|nios2_qsys|F_ctrl_implicit_dst_eretaddr~2_combout\,
	datac => \u_qsys|nios2_qsys|F_iw[14]~37_combout\,
	datad => \u_qsys|nios2_qsys|F_iw[15]~9_combout\,
	combout => \u_qsys|nios2_qsys|F_ctrl_implicit_dst_eretaddr~4_combout\);

-- Location: LCCOMB_X13_Y4_N28
\u_qsys|nios2_qsys|F_ctrl_implicit_dst_eretaddr~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Equal2~1_combout\,
	datab => \u_qsys|nios2_qsys|F_iw[3]~7_combout\,
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(13),
	datad => \u_qsys|nios2_qsys|F_ctrl_implicit_dst_eretaddr~4_combout\,
	combout => \u_qsys|nios2_qsys|F_ctrl_implicit_dst_eretaddr~5_combout\);

-- Location: FF_X13_Y4_N29
\u_qsys|nios2_qsys|D_ctrl_implicit_dst_eretaddr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_ctrl_implicit_dst_eretaddr~5_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_ctrl_implicit_dst_eretaddr~q\);

-- Location: LCCOMB_X14_Y4_N18
\u_qsys|nios2_qsys|F_ctrl_implicit_dst_retaddr~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_iw[4]~14_combout\,
	datab => \u_qsys|nios2_qsys|F_iw[3]~15_combout\,
	datac => \u_qsys|nios2_qsys|F_iw[5]~13_combout\,
	datad => \u_qsys|nios2_qsys|F_iw[2]~17_combout\,
	combout => \u_qsys|nios2_qsys|F_ctrl_implicit_dst_retaddr~2_combout\);

-- Location: LCCOMB_X14_Y3_N8
\u_qsys|nios2_qsys|F_ctrl_implicit_dst_retaddr~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|F_ctrl_implicit_dst_retaddr~2_combout\,
	datac => \u_qsys|nios2_qsys|F_iw[3]~7_combout\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(0),
	combout => \u_qsys|nios2_qsys|F_ctrl_implicit_dst_retaddr~3_combout\);

-- Location: FF_X14_Y3_N9
\u_qsys|nios2_qsys|D_ctrl_implicit_dst_retaddr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_ctrl_implicit_dst_retaddr~3_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_ctrl_implicit_dst_retaddr~q\);

-- Location: LCCOMB_X17_Y3_N6
\u_qsys|nios2_qsys|D_dst_regnum[4]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|D_ctrl_implicit_dst_eretaddr~q\,
	datad => \u_qsys|nios2_qsys|D_ctrl_implicit_dst_retaddr~q\,
	combout => \u_qsys|nios2_qsys|D_dst_regnum[4]~2_combout\);

-- Location: LCCOMB_X17_Y3_N30
\u_qsys|nios2_qsys|D_dst_regnum[3]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(20),
	datab => \u_qsys|nios2_qsys|D_iw\(25),
	datac => \u_qsys|nios2_qsys|D_ctrl_b_is_dst~q\,
	datad => \u_qsys|nios2_qsys|D_dst_regnum[4]~2_combout\,
	combout => \u_qsys|nios2_qsys|D_dst_regnum[3]~4_combout\);

-- Location: FF_X17_Y3_N31
\u_qsys|nios2_qsys|E_dst_regnum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_dst_regnum[3]~4_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_dst_regnum\(3));

-- Location: LCCOMB_X28_Y10_N26
\u_qsys|nios2_qsys|ic_fill_ap_offset_nxt[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_pc\(1),
	datab => \u_qsys|nios2_qsys|ic_fill_ap_offset\(0),
	datac => \u_qsys|nios2_qsys|ic_fill_ap_offset\(1),
	datad => \u_qsys|nios2_qsys|ic_fill_req_accepted~0_combout\,
	combout => \u_qsys|nios2_qsys|ic_fill_ap_offset_nxt[1]~1_combout\);

-- Location: LCCOMB_X11_Y12_N28
\u_qsys|nios2_qsys|ic_fill_prevent_refill_nxt\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_valid_from_E~q\,
	datab => \u_qsys|nios2_qsys|M_ctrl_invalidate_i~q\,
	datac => \u_qsys|nios2_qsys|ic_fill_prevent_refill~q\,
	datad => \u_qsys|nios2_qsys|D_ic_fill_starting~1_combout\,
	combout => \u_qsys|nios2_qsys|ic_fill_prevent_refill_nxt~combout\);

-- Location: FF_X11_Y12_N29
\u_qsys|nios2_qsys|ic_fill_prevent_refill\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|ic_fill_prevent_refill_nxt~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|ic_fill_prevent_refill~q\);

-- Location: LCCOMB_X13_Y5_N8
\u_qsys|nios2_qsys|F_ic_fill_same_tag_line~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|ic_fill_line\(3),
	datab => \u_qsys|nios2_qsys|F_pc\(7),
	datac => \u_qsys|nios2_qsys|ic_fill_line\(4),
	datad => \u_qsys|nios2_qsys|F_pc\(6),
	combout => \u_qsys|nios2_qsys|F_ic_fill_same_tag_line~5_combout\);

-- Location: LCCOMB_X12_Y8_N6
\u_qsys|nios2_qsys|F_ic_fill_same_tag_line~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc\(10),
	datab => \u_qsys|nios2_qsys|ic_fill_tag\(1),
	datac => \u_qsys|nios2_qsys|ic_fill_tag\(0),
	datad => \u_qsys|nios2_qsys|F_pc\(11),
	combout => \u_qsys|nios2_qsys|F_ic_fill_same_tag_line~0_combout\);

-- Location: LCCOMB_X12_Y8_N24
\u_qsys|nios2_qsys|F_ic_fill_same_tag_line~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc\(3),
	datab => \u_qsys|nios2_qsys|ic_fill_line\(0),
	datac => \u_qsys|nios2_qsys|ic_fill_tag\(4),
	datad => \u_qsys|nios2_qsys|F_pc\(14),
	combout => \u_qsys|nios2_qsys|F_ic_fill_same_tag_line~2_combout\);

-- Location: LCCOMB_X12_Y8_N8
\u_qsys|nios2_qsys|F_ic_fill_same_tag_line~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|ic_fill_line\(1),
	datab => \u_qsys|nios2_qsys|F_pc\(4),
	datac => \u_qsys|nios2_qsys|F_pc\(5),
	datad => \u_qsys|nios2_qsys|ic_fill_line\(2),
	combout => \u_qsys|nios2_qsys|F_ic_fill_same_tag_line~3_combout\);

-- Location: FF_X12_Y7_N9
\u_qsys|nios2_qsys|D_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|F_pc\(13),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_pc\(13));

-- Location: LCCOMB_X11_Y7_N14
\u_qsys|nios2_qsys|ic_fill_tag[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|D_pc\(13),
	combout => \u_qsys|nios2_qsys|ic_fill_tag[3]~feeder_combout\);

-- Location: FF_X11_Y7_N15
\u_qsys|nios2_qsys|ic_fill_tag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|ic_fill_tag[3]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|ic_fill_tag\(3));

-- Location: LCCOMB_X12_Y8_N10
\u_qsys|nios2_qsys|F_ic_fill_same_tag_line~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc\(13),
	datab => \u_qsys|nios2_qsys|F_pc\(12),
	datac => \u_qsys|nios2_qsys|ic_fill_tag\(2),
	datad => \u_qsys|nios2_qsys|ic_fill_tag\(3),
	combout => \u_qsys|nios2_qsys|F_ic_fill_same_tag_line~1_combout\);

-- Location: LCCOMB_X12_Y8_N2
\u_qsys|nios2_qsys|F_ic_fill_same_tag_line~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_ic_fill_same_tag_line~0_combout\,
	datab => \u_qsys|nios2_qsys|F_ic_fill_same_tag_line~2_combout\,
	datac => \u_qsys|nios2_qsys|F_ic_fill_same_tag_line~3_combout\,
	datad => \u_qsys|nios2_qsys|F_ic_fill_same_tag_line~1_combout\,
	combout => \u_qsys|nios2_qsys|F_ic_fill_same_tag_line~4_combout\);

-- Location: LCCOMB_X12_Y6_N8
\u_qsys|nios2_qsys|F_ic_fill_same_tag_line~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc\(8),
	datab => \u_qsys|nios2_qsys|ic_fill_line\(5),
	datac => \u_qsys|nios2_qsys|F_pc\(9),
	datad => \u_qsys|nios2_qsys|ic_fill_line\(6),
	combout => \u_qsys|nios2_qsys|F_ic_fill_same_tag_line~6_combout\);

-- Location: LCCOMB_X12_Y6_N18
\u_qsys|nios2_qsys|F_ic_fill_same_tag_line\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|F_ic_fill_same_tag_line~5_combout\,
	datac => \u_qsys|nios2_qsys|F_ic_fill_same_tag_line~4_combout\,
	datad => \u_qsys|nios2_qsys|F_ic_fill_same_tag_line~6_combout\,
	combout => \u_qsys|nios2_qsys|F_ic_fill_same_tag_line~combout\);

-- Location: FF_X12_Y6_N19
\u_qsys|nios2_qsys|D_ic_fill_same_tag_line\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_ic_fill_same_tag_line~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_ic_fill_same_tag_line~q\);

-- Location: FF_X13_Y8_N23
\u_qsys|nios2_qsys|D_kill\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_kill~5_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_kill~q\);

-- Location: LCCOMB_X13_Y8_N8
\u_qsys|nios2_qsys|D_ic_fill_starting~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|ic_fill_prevent_refill~q\,
	datab => \u_qsys|nios2_qsys|D_iw_valid~q\,
	datac => \u_qsys|nios2_qsys|D_ic_fill_same_tag_line~q\,
	datad => \u_qsys|nios2_qsys|D_kill~q\,
	combout => \u_qsys|nios2_qsys|D_ic_fill_starting~0_combout\);

-- Location: LCCOMB_X13_Y4_N22
\u_qsys|nios2_qsys|D_ctrl_flush_pipe_always~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(14),
	datab => \u_qsys|nios2_qsys|D_iw\(16),
	datac => \u_qsys|nios2_qsys|D_iw\(12),
	datad => \u_qsys|nios2_qsys|D_iw\(11),
	combout => \u_qsys|nios2_qsys|D_ctrl_flush_pipe_always~1_combout\);

-- Location: LCCOMB_X16_Y4_N26
\u_qsys|nios2_qsys|D_ctrl_flush_pipe_always~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(12),
	datab => \u_qsys|nios2_qsys|D_iw\(14),
	datac => \u_qsys|nios2_qsys|D_iw\(16),
	datad => \u_qsys|nios2_qsys|D_iw\(11),
	combout => \u_qsys|nios2_qsys|D_ctrl_flush_pipe_always~0_combout\);

-- Location: LCCOMB_X13_Y4_N8
\u_qsys|nios2_qsys|D_ctrl_flush_pipe_always~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(15),
	datab => \u_qsys|nios2_qsys|D_iw\(13),
	datac => \u_qsys|nios2_qsys|D_ctrl_flush_pipe_always~1_combout\,
	datad => \u_qsys|nios2_qsys|D_ctrl_flush_pipe_always~0_combout\,
	combout => \u_qsys|nios2_qsys|D_ctrl_flush_pipe_always~2_combout\);

-- Location: LCCOMB_X13_Y4_N26
\u_qsys|nios2_qsys|D_ctrl_flush_pipe_always~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ctrl_flush_pipe_always~2_combout\,
	datab => \u_qsys|nios2_qsys|D_iw\(13),
	datac => \u_qsys|nios2_qsys|D_iw\(12),
	datad => \u_qsys|nios2_qsys|Equal171~1_combout\,
	combout => \u_qsys|nios2_qsys|D_ctrl_flush_pipe_always~3_combout\);

-- Location: FF_X13_Y4_N27
\u_qsys|nios2_qsys|E_ctrl_flush_pipe_always\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_ctrl_flush_pipe_always~3_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_ctrl_flush_pipe_always~q\);

-- Location: FF_X16_Y5_N1
\u_qsys|nios2_qsys|E_bht_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|D_bht_data\(1),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_bht_data\(1));

-- Location: LCCOMB_X16_Y5_N0
\u_qsys|nios2_qsys|M_pipe_flush_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_ctrl_br_cond~q\,
	datab => \u_qsys|nios2_qsys|E_valid~1_combout\,
	datac => \u_qsys|nios2_qsys|E_bht_data\(1),
	datad => \u_qsys|nios2_qsys|E_br_result~1_combout\,
	combout => \u_qsys|nios2_qsys|M_pipe_flush_nxt~0_combout\);

-- Location: LCCOMB_X16_Y6_N24
\u_qsys|nios2_qsys|M_pipe_flush_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_hbreak_req~combout\,
	datab => \u_qsys|nios2_qsys|E_ctrl_flush_pipe_always~q\,
	datac => \u_qsys|nios2_qsys|E_valid~1_combout\,
	datad => \u_qsys|nios2_qsys|M_pipe_flush_nxt~0_combout\,
	combout => \u_qsys|nios2_qsys|M_pipe_flush_nxt~1_combout\);

-- Location: FF_X16_Y6_N25
\u_qsys|nios2_qsys|M_pipe_flush\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_pipe_flush_nxt~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_pipe_flush~q\);

-- Location: LCCOMB_X13_Y8_N14
\u_qsys|nios2_qsys|ic_fill_ap_offset[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|ic_fill_active~q\,
	datab => \u_qsys|nios2_qsys|D_ic_fill_starting~0_combout\,
	datac => \u_qsys|nios2_qsys|M_pipe_flush~q\,
	datad => \u_qsys|nios2_qsys|ic_fill_req_accepted~0_combout\,
	combout => \u_qsys|nios2_qsys|ic_fill_ap_offset[2]~2_combout\);

-- Location: FF_X28_Y10_N27
\u_qsys|nios2_qsys|ic_fill_ap_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|ic_fill_ap_offset_nxt[1]~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ic_fill_ap_offset[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|ic_fill_ap_offset\(1));

-- Location: LCCOMB_X13_Y11_N2
\u_qsys|nios2_qsys|A_dc_dcache_management_done_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_stall~q\,
	datab => \u_qsys|nios2_qsys|A_valid~q\,
	datac => \u_qsys|nios2_qsys|A_mul_stall~q\,
	combout => \u_qsys|nios2_qsys|A_dc_dcache_management_done_nxt~0_combout\);

-- Location: FF_X10_Y11_N11
\u_qsys|nios2_qsys|E_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|D_iw\(1),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_iw\(1));

-- Location: LCCOMB_X13_Y10_N16
\u_qsys|nios2_qsys|M_ctrl_ld_st_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_iw\(1),
	datab => \u_qsys|nios2_qsys|E_iw\(2),
	datac => \u_qsys|nios2_qsys|E_iw\(4),
	combout => \u_qsys|nios2_qsys|M_ctrl_ld_st_nxt~0_combout\);

-- Location: FF_X14_Y11_N9
\u_qsys|nios2_qsys|E_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|D_iw\(0),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_iw\(0));

-- Location: FF_X14_Y11_N27
\u_qsys|nios2_qsys|E_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|D_iw\(5),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_iw\(5));

-- Location: LCCOMB_X10_Y11_N20
\u_qsys|nios2_qsys|E_ld_st_bus~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_iw\(5),
	datab => \u_qsys|nios2_qsys|E_iw\(4),
	datac => \u_qsys|nios2_qsys|E_iw\(2),
	datad => \u_qsys|nios2_qsys|E_iw\(1),
	combout => \u_qsys|nios2_qsys|E_ld_st_bus~0_combout\);

-- Location: LCCOMB_X10_Y11_N12
\u_qsys|nios2_qsys|E_ld_st_bus~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_ctrl_ld_st_nxt~0_combout\,
	datab => \u_qsys|nios2_qsys|E_iw\(0),
	datac => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[32]~64_combout\,
	datad => \u_qsys|nios2_qsys|E_ld_st_bus~0_combout\,
	combout => \u_qsys|nios2_qsys|E_ld_st_bus~1_combout\);

-- Location: FF_X10_Y11_N13
\u_qsys|nios2_qsys|M_ctrl_ld_st_bypass\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_ld_st_bus~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_ctrl_ld_st_bypass~q\);

-- Location: FF_X13_Y11_N17
\u_qsys|nios2_qsys|A_ctrl_ld_st_bypass\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_ctrl_ld_st_bypass~q\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_ctrl_ld_st_bypass~q\);

-- Location: LCCOMB_X16_Y4_N8
\u_qsys|nios2_qsys|D_ctrl_alu_force_xor~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(15),
	datab => \u_qsys|nios2_qsys|D_iw\(14),
	datac => \u_qsys|nios2_qsys|Equal154~1_combout\,
	datad => \u_qsys|nios2_qsys|Equal154~0_combout\,
	combout => \u_qsys|nios2_qsys|D_ctrl_alu_force_xor~0_combout\);

-- Location: LCCOMB_X17_Y4_N20
\u_qsys|nios2_qsys|D_ctrl_alu_force_xor~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(3),
	datab => \u_qsys|nios2_qsys|D_iw\(2),
	datac => \u_qsys|nios2_qsys|D_iw\(1),
	datad => \u_qsys|nios2_qsys|D_iw\(5),
	combout => \u_qsys|nios2_qsys|D_ctrl_alu_force_xor~2_combout\);

-- Location: LCCOMB_X17_Y4_N18
\u_qsys|nios2_qsys|D_ctrl_alu_force_xor~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(3),
	datab => \u_qsys|nios2_qsys|D_iw\(2),
	datac => \u_qsys|nios2_qsys|D_iw\(1),
	datad => \u_qsys|nios2_qsys|D_iw\(5),
	combout => \u_qsys|nios2_qsys|D_ctrl_alu_force_xor~1_combout\);

-- Location: LCCOMB_X17_Y4_N22
\u_qsys|nios2_qsys|D_ctrl_alu_force_xor~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ctrl_alu_force_xor~0_combout\,
	datab => \u_qsys|nios2_qsys|D_ctrl_alu_force_xor~2_combout\,
	datac => \u_qsys|nios2_qsys|D_iw\(4),
	datad => \u_qsys|nios2_qsys|D_ctrl_alu_force_xor~1_combout\,
	combout => \u_qsys|nios2_qsys|D_ctrl_alu_force_xor~3_combout\);

-- Location: LCCOMB_X17_Y5_N14
\u_qsys|nios2_qsys|D_logic_op[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ctrl_alu_force_xor~3_combout\,
	datac => \u_qsys|nios2_qsys|D_iw\(0),
	datad => \u_qsys|nios2_qsys|D_compare_op[1]~0_combout\,
	combout => \u_qsys|nios2_qsys|D_logic_op[1]~0_combout\);

-- Location: FF_X17_Y5_N15
\u_qsys|nios2_qsys|E_logic_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_logic_op[1]~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_logic_op\(1));

-- Location: LCCOMB_X17_Y5_N16
\u_qsys|nios2_qsys|D_logic_op[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ctrl_alu_force_xor~3_combout\,
	datac => \u_qsys|nios2_qsys|D_iw\(0),
	datad => \u_qsys|nios2_qsys|D_compare_op[0]~1_combout\,
	combout => \u_qsys|nios2_qsys|D_logic_op[0]~1_combout\);

-- Location: FF_X17_Y5_N17
\u_qsys|nios2_qsys|E_logic_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_logic_op[0]~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_logic_op\(0));

-- Location: LCCOMB_X28_Y10_N2
\u_qsys|nios2_qsys|Add5~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|ic_fill_ap_offset\(1),
	datab => \u_qsys|nios2_qsys|ic_fill_ap_offset\(0),
	datac => \u_qsys|nios2_qsys|ic_fill_ap_offset\(2),
	combout => \u_qsys|nios2_qsys|Add5~0_combout\);

-- Location: LCCOMB_X28_Y10_N4
\u_qsys|nios2_qsys|ic_fill_ap_offset_nxt[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|ic_fill_req_accepted~0_combout\,
	datac => \u_qsys|nios2_qsys|D_pc\(2),
	datad => \u_qsys|nios2_qsys|Add5~0_combout\,
	combout => \u_qsys|nios2_qsys|ic_fill_ap_offset_nxt[2]~2_combout\);

-- Location: FF_X28_Y10_N5
\u_qsys|nios2_qsys|ic_fill_ap_offset[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|ic_fill_ap_offset_nxt[2]~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ic_fill_ap_offset[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|ic_fill_ap_offset\(2));

-- Location: LCCOMB_X28_Y17_N22
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data[41]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(41) = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1) & ((\u_qsys|nios2_qsys|d_address_line_field\(0)) # ((\u_qsys|nios2_qsys|ic_fill_line\(0) & 
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0))))) # (!\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1) & (\u_qsys|nios2_qsys|ic_fill_line\(0) & ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	datab => \u_qsys|nios2_qsys|ic_fill_line\(0),
	datac => \u_qsys|nios2_qsys|d_address_line_field\(0),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(41));

-- Location: LCCOMB_X14_Y4_N0
\u_qsys|nios2_qsys|D_op_rdctl~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|D_iw\(3),
	datad => \u_qsys|nios2_qsys|D_iw\(4),
	combout => \u_qsys|nios2_qsys|D_op_rdctl~0_combout\);

-- Location: LCCOMB_X17_Y4_N6
\u_qsys|nios2_qsys|D_op_div\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(5),
	datab => \u_qsys|nios2_qsys|D_iw\(0),
	datac => \u_qsys|nios2_qsys|D_iw\(2),
	datad => \u_qsys|nios2_qsys|D_op_rdctl~0_combout\,
	combout => \u_qsys|nios2_qsys|D_op_div~combout\);

-- Location: LCCOMB_X16_Y4_N22
\u_qsys|nios2_qsys|Equal154~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(12),
	datab => \u_qsys|nios2_qsys|D_iw\(13),
	datac => \u_qsys|nios2_qsys|D_iw\(16),
	datad => \u_qsys|nios2_qsys|D_iw\(11),
	combout => \u_qsys|nios2_qsys|Equal154~2_combout\);

-- Location: LCCOMB_X16_Y4_N6
\u_qsys|nios2_qsys|Equal154~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(12),
	datab => \u_qsys|nios2_qsys|D_iw\(13),
	datac => \u_qsys|nios2_qsys|D_iw\(16),
	datad => \u_qsys|nios2_qsys|D_iw\(11),
	combout => \u_qsys|nios2_qsys|Equal154~5_combout\);

-- Location: LCCOMB_X16_Y4_N24
\u_qsys|nios2_qsys|D_ctrl_retaddr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(15),
	datab => \u_qsys|nios2_qsys|D_iw\(14),
	datac => \u_qsys|nios2_qsys|Equal154~2_combout\,
	datad => \u_qsys|nios2_qsys|Equal154~5_combout\,
	combout => \u_qsys|nios2_qsys|D_ctrl_retaddr~0_combout\);

-- Location: LCCOMB_X16_Y4_N18
\u_qsys|nios2_qsys|D_ctrl_retaddr~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|D_iw\(13),
	datac => \u_qsys|nios2_qsys|D_iw\(16),
	datad => \u_qsys|nios2_qsys|D_iw\(11),
	combout => \u_qsys|nios2_qsys|D_ctrl_retaddr~1_combout\);

-- Location: LCCOMB_X16_Y4_N28
\u_qsys|nios2_qsys|D_ctrl_retaddr~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(12),
	datab => \u_qsys|nios2_qsys|D_ctrl_retaddr~1_combout\,
	datac => \u_qsys|nios2_qsys|D_iw\(16),
	datad => \u_qsys|nios2_qsys|D_op_cmpge~0_combout\,
	combout => \u_qsys|nios2_qsys|D_ctrl_retaddr~2_combout\);

-- Location: LCCOMB_X16_Y4_N16
\u_qsys|nios2_qsys|D_ctrl_retaddr~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_op_div~combout\,
	datab => \u_qsys|nios2_qsys|Equal171~1_combout\,
	datac => \u_qsys|nios2_qsys|D_ctrl_retaddr~0_combout\,
	datad => \u_qsys|nios2_qsys|D_ctrl_retaddr~2_combout\,
	combout => \u_qsys|nios2_qsys|D_ctrl_retaddr~3_combout\);

-- Location: FF_X16_Y4_N17
\u_qsys|nios2_qsys|E_ctrl_retaddr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_ctrl_retaddr~3_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_ctrl_retaddr~q\);

-- Location: LCCOMB_X12_Y4_N12
\u_qsys|nios2_qsys|D_br_taken_waddr_partial[4]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc_plus_one[4]~8_combout\,
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(12),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|D_br_taken_waddr_partial[3]~18\,
	combout => \u_qsys|nios2_qsys|D_br_taken_waddr_partial[4]~19_combout\,
	cout => \u_qsys|nios2_qsys|D_br_taken_waddr_partial[4]~20\);

-- Location: FF_X12_Y4_N13
\u_qsys|nios2_qsys|D_br_taken_waddr_partial[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_br_taken_waddr_partial[4]~19_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_br_taken_waddr_partial\(4));

-- Location: FF_X11_Y5_N9
\u_qsys|nios2_qsys|D_pc_plus_one[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_pc_plus_one[4]~8_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_pc_plus_one\(4));

-- Location: LCCOMB_X12_Y5_N30
\u_qsys|nios2_qsys|D_extra_pc[4]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_br_taken_waddr_partial\(4),
	datab => \u_qsys|nios2_qsys|D_pc_plus_one\(4),
	datac => \u_qsys|nios2_qsys|E_ctrl_br_cond_nxt~1_combout\,
	datad => \u_qsys|nios2_qsys|D_bht_data\(1),
	combout => \u_qsys|nios2_qsys|D_extra_pc[4]~10_combout\);

-- Location: FF_X12_Y5_N31
\u_qsys|nios2_qsys|E_extra_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_extra_pc[4]~10_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_extra_pc\(4));

-- Location: LCCOMB_X18_Y4_N30
\u_qsys|nios2_qsys|Equal154~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|D_iw\(13),
	datad => \u_qsys|nios2_qsys|D_iw\(12),
	combout => \u_qsys|nios2_qsys|Equal154~6_combout\);

-- Location: LCCOMB_X18_Y4_N12
\u_qsys|nios2_qsys|D_ctrl_late_result~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|D_iw\(13),
	datad => \u_qsys|nios2_qsys|D_iw\(12),
	combout => \u_qsys|nios2_qsys|D_ctrl_late_result~4_combout\);

-- Location: LCCOMB_X18_Y4_N18
\u_qsys|nios2_qsys|D_ctrl_shift_rot~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Equal154~6_combout\,
	datab => \u_qsys|nios2_qsys|D_iw\(14),
	datac => \u_qsys|nios2_qsys|Equal171~1_combout\,
	datad => \u_qsys|nios2_qsys|D_ctrl_late_result~4_combout\,
	combout => \u_qsys|nios2_qsys|D_ctrl_shift_rot~0_combout\);

-- Location: FF_X18_Y4_N19
\u_qsys|nios2_qsys|E_ctrl_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_ctrl_shift_rot~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_ctrl_shift_rot~q\);

-- Location: LCCOMB_X18_Y4_N6
\u_qsys|nios2_qsys|M_ctrl_shift_rot~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_ctrl_shift_rot~q\,
	combout => \u_qsys|nios2_qsys|M_ctrl_shift_rot~feeder_combout\);

-- Location: FF_X18_Y4_N7
\u_qsys|nios2_qsys|M_ctrl_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_ctrl_shift_rot~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_ctrl_shift_rot~q\);

-- Location: FF_X22_Y6_N15
\u_qsys|nios2_qsys|A_ctrl_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_ctrl_shift_rot~q\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_ctrl_shift_rot~q\);

-- Location: LCCOMB_X14_Y4_N12
\u_qsys|nios2_qsys|F_ctrl_hi_imm16~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_iw[4]~14_combout\,
	datab => \u_qsys|nios2_qsys|F_iw[3]~15_combout\,
	datac => \u_qsys|nios2_qsys|F_iw[1]~16_combout\,
	datad => \u_qsys|nios2_qsys|F_iw[0]~18_combout\,
	combout => \u_qsys|nios2_qsys|F_ctrl_hi_imm16~8_combout\);

-- Location: LCCOMB_X14_Y4_N20
\u_qsys|nios2_qsys|F_ctrl_hi_imm16~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_ctrl_hi_imm16~8_combout\,
	datab => \u_qsys|nios2_qsys|F_iw[3]~7_combout\,
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(5),
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(2),
	combout => \u_qsys|nios2_qsys|F_ctrl_hi_imm16~9_combout\);

-- Location: FF_X14_Y4_N21
\u_qsys|nios2_qsys|D_ctrl_hi_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_ctrl_hi_imm16~9_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_ctrl_hi_imm16~q\);

-- Location: LCCOMB_X13_Y4_N10
\u_qsys|nios2_qsys|F_op_slli~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_iw[13]~10_combout\,
	datab => \u_qsys|nios2_qsys|F_iw[11]~12_combout\,
	datac => \u_qsys|nios2_qsys|F_iw[12]~11_combout\,
	datad => \u_qsys|nios2_qsys|Equal2~1_combout\,
	combout => \u_qsys|nios2_qsys|F_op_slli~0_combout\);

-- Location: LCCOMB_X14_Y3_N22
\u_qsys|nios2_qsys|F_op_roli~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(2),
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(1),
	datac => \u_qsys|nios2_qsys|F_iw[3]~7_combout\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(0),
	combout => \u_qsys|nios2_qsys|F_op_roli~0_combout\);

-- Location: LCCOMB_X14_Y3_N10
\u_qsys|nios2_qsys|F_ctrl_src2_choose_imm\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_ctrl_b_is_dst~0_combout\,
	datac => \u_qsys|nios2_qsys|F_op_slli~0_combout\,
	datad => \u_qsys|nios2_qsys|F_op_roli~0_combout\,
	combout => \u_qsys|nios2_qsys|F_ctrl_src2_choose_imm~combout\);

-- Location: FF_X14_Y3_N11
\u_qsys|nios2_qsys|D_ctrl_src2_choose_imm\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_ctrl_src2_choose_imm~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_ctrl_src2_choose_imm~q\);

-- Location: LCCOMB_X28_Y16_N28
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1359w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1359w[3]~0_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(49) & (!\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(48) & 
-- (!\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(50) & \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1379w[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(49),
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(48),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(50),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1379w[3]~0_combout\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1359w[3]~0_combout\);

-- Location: FF_X14_Y10_N19
\u_qsys|nios2_qsys|M_alu_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_alu_result\(7),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_alu_result\(7));

-- Location: FF_X14_Y12_N3
\u_qsys|nios2_qsys|A_mem_baddr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_alu_result\(7),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mem_baddr\(7));

-- Location: LCCOMB_X17_Y13_N20
\u_qsys|nios2_qsys|d_address_line_field[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_alu_result\(7),
	datab => \u_qsys|nios2_qsys|d_address_tag_field_nxt~0_combout\,
	datad => \u_qsys|nios2_qsys|A_mem_baddr\(7),
	combout => \u_qsys|nios2_qsys|d_address_line_field[2]~3_combout\);

-- Location: LCCOMB_X14_Y12_N12
\u_qsys|nios2_qsys|A_dc_wb_line[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|A_mem_baddr\(7),
	combout => \u_qsys|nios2_qsys|A_dc_wb_line[2]~feeder_combout\);

-- Location: LCCOMB_X11_Y11_N22
\u_qsys|nios2_qsys|dc_tag_wr_port_en~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_dc_tag_dcache_management_wr_en~0_combout\,
	datac => \u_qsys|nios2_qsys|A_dc_fill_starting_d1~q\,
	datad => \u_qsys|nios2_qsys|A_valid~q\,
	combout => \u_qsys|nios2_qsys|dc_tag_wr_port_en~2_combout\);

-- Location: LCCOMB_X14_Y12_N14
\u_qsys|nios2_qsys|dc_tag_wr_port_addr[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|dc_tag_wr_port_en~2_combout\,
	datab => \u_qsys|nios2_qsys|M_alu_result\(5),
	datad => \u_qsys|nios2_qsys|A_mem_baddr\(5),
	combout => \u_qsys|nios2_qsys|dc_tag_wr_port_addr[0]~0_combout\);

-- Location: LCCOMB_X14_Y12_N16
\u_qsys|nios2_qsys|dc_tag_wr_port_addr[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|dc_tag_wr_port_en~2_combout\,
	datab => \u_qsys|nios2_qsys|A_mem_baddr\(6),
	datac => \u_qsys|nios2_qsys|M_alu_result\(6),
	combout => \u_qsys|nios2_qsys|dc_tag_wr_port_addr[1]~1_combout\);

-- Location: LCCOMB_X14_Y12_N18
\u_qsys|nios2_qsys|dc_tag_wr_port_addr[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|dc_tag_wr_port_en~2_combout\,
	datac => \u_qsys|nios2_qsys|M_alu_result\(7),
	datad => \u_qsys|nios2_qsys|A_mem_baddr\(7),
	combout => \u_qsys|nios2_qsys|dc_tag_wr_port_addr[2]~2_combout\);

-- Location: LCCOMB_X14_Y3_N16
\u_qsys|nios2_qsys|F_iw[24]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|F_iw[3]~7_combout\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(24),
	combout => \u_qsys|nios2_qsys|F_iw[24]~22_combout\);

-- Location: FF_X14_Y3_N17
\u_qsys|nios2_qsys|D_iw[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_iw[24]~22_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_iw\(24));

-- Location: LCCOMB_X30_Y13_N24
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\ = !\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout\,
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\);

-- Location: LCCOMB_X30_Y13_N10
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|update_grant~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout\ = (!\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & 
-- ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout\);

-- Location: LCCOMB_X31_Y13_N24
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0_combout\ = !\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\,
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0_combout\);

-- Location: FF_X31_Y13_N25
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~q\);

-- Location: LCCOMB_X30_Y13_N14
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|update_grant~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ & (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout\)) # 
-- (!\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ & ((!\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout\,
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\,
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~q\,
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\);

-- Location: LCCOMB_X30_Y13_N8
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\ & ((\u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\) # 
-- (\u_qsys|mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\,
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\,
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\,
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X30_Y13_N25
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(0));

-- Location: FF_X30_Y13_N31
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(1));

-- Location: LCCOMB_X30_Y13_N16
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\ & ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(1)) # 
-- ((!\u_qsys|mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\ & !\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\,
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(0),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(1),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\,
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout\);

-- Location: FF_X30_Y13_N17
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1));

-- Location: FF_X18_Y11_N11
\u_qsys|nios2_qsys|M_alu_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_alu_result\(13),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_alu_result\(13));

-- Location: FF_X12_Y12_N9
\u_qsys|nios2_qsys|A_mem_baddr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_alu_result\(13),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mem_baddr\(13));

-- Location: LCCOMB_X13_Y12_N6
\u_qsys|nios2_qsys|d_address_tag_field[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_baddr\(13),
	datab => \u_qsys|nios2_qsys|d_address_tag_field_nxt~0_combout\,
	datad => \u_qsys|nios2_qsys|M_alu_result\(13),
	combout => \u_qsys|nios2_qsys|d_address_tag_field[2]~3_combout\);

-- Location: FF_X16_Y12_N25
\u_qsys|nios2_qsys|M_alu_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_alu_result\(9),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_alu_result\(9));

-- Location: FF_X16_Y12_N1
\u_qsys|nios2_qsys|A_mem_baddr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_alu_result\(9),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mem_baddr\(9));

-- Location: LCCOMB_X16_Y12_N14
\u_qsys|nios2_qsys|dc_tag_wr_port_addr[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|dc_tag_wr_port_en~2_combout\,
	datac => \u_qsys|nios2_qsys|A_mem_baddr\(9),
	datad => \u_qsys|nios2_qsys|M_alu_result\(9),
	combout => \u_qsys|nios2_qsys|dc_tag_wr_port_addr[4]~4_combout\);

-- Location: FF_X14_Y12_N27
\u_qsys|nios2_qsys|A_mem_baddr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_alu_result\(10),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mem_baddr\(10));

-- Location: LCCOMB_X14_Y12_N4
\u_qsys|nios2_qsys|dc_tag_wr_port_addr[5]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|dc_tag_wr_port_en~2_combout\,
	datab => \u_qsys|nios2_qsys|M_alu_result\(10),
	datac => \u_qsys|nios2_qsys|A_mem_baddr\(10),
	combout => \u_qsys|nios2_qsys|dc_tag_wr_port_addr[5]~5_combout\);

-- Location: LCCOMB_X11_Y9_N26
\u_qsys|nios2_qsys|dc_tag_rd_port_addr[0]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[6]~12_combout\,
	datab => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datac => \u_qsys|nios2_qsys|A_mem_stall~q\,
	datad => \u_qsys|nios2_qsys|M_alu_result\(5),
	combout => \u_qsys|nios2_qsys|dc_tag_rd_port_addr[0]~12_combout\);

-- Location: LCCOMB_X14_Y3_N14
\u_qsys|nios2_qsys|D_wr_dst_reg\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Equal298~1_combout\,
	datab => \u_qsys|nios2_qsys|D_ctrl_ignore_dst~q\,
	datad => \u_qsys|nios2_qsys|D_valid~combout\,
	combout => \u_qsys|nios2_qsys|D_wr_dst_reg~combout\);

-- Location: FF_X14_Y3_N15
\u_qsys|nios2_qsys|E_wr_dst_reg_from_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_wr_dst_reg~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_wr_dst_reg_from_D~q\);

-- Location: LCCOMB_X16_Y6_N8
\u_qsys|nios2_qsys|E_wr_dst_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_hbreak_req~combout\,
	datac => \u_qsys|nios2_qsys|E_wr_dst_reg_from_D~q\,
	datad => \u_qsys|nios2_qsys|M_pipe_flush~q\,
	combout => \u_qsys|nios2_qsys|E_wr_dst_reg~0_combout\);

-- Location: FF_X16_Y6_N9
\u_qsys|nios2_qsys|M_wr_dst_reg_from_E\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_wr_dst_reg~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_wr_dst_reg_from_E~q\);

-- Location: FF_X16_Y6_N21
\u_qsys|nios2_qsys|A_wr_dst_reg_from_M\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_wr_dst_reg_from_E~q\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_wr_dst_reg_from_M~q\);

-- Location: LCCOMB_X10_Y11_N2
\u_qsys|nios2_qsys|M_ctrl_mem_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_iw\(1),
	datac => \u_qsys|nios2_qsys|E_iw\(0),
	datad => \u_qsys|nios2_qsys|E_iw\(2),
	combout => \u_qsys|nios2_qsys|M_ctrl_mem_nxt~0_combout\);

-- Location: FF_X10_Y11_N3
\u_qsys|nios2_qsys|M_ctrl_mem\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_ctrl_mem_nxt~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_ctrl_mem~q\);

-- Location: LCCOMB_X13_Y11_N26
\u_qsys|nios2_qsys|A_en_d1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|A_stall~combout\,
	combout => \u_qsys|nios2_qsys|A_en_d1~0_combout\);

-- Location: FF_X13_Y11_N27
\u_qsys|nios2_qsys|A_en_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_en_d1~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_en_d1~q\);

-- Location: LCCOMB_X10_Y11_N0
\u_qsys|nios2_qsys|E_st_bus~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_iw\(1),
	datad => \u_qsys|nios2_qsys|E_iw\(0),
	combout => \u_qsys|nios2_qsys|E_st_bus~0_combout\);

-- Location: LCCOMB_X10_Y11_N18
\u_qsys|nios2_qsys|E_st_bus~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_iw\(5),
	datab => \u_qsys|nios2_qsys|E_iw\(2),
	datac => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[32]~64_combout\,
	datad => \u_qsys|nios2_qsys|E_st_bus~0_combout\,
	combout => \u_qsys|nios2_qsys|E_st_bus~1_combout\);

-- Location: FF_X10_Y11_N19
\u_qsys|nios2_qsys|M_ctrl_st_bypass\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_st_bus~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_ctrl_st_bypass~q\);

-- Location: LCCOMB_X11_Y11_N10
\u_qsys|nios2_qsys|M_dc_valid_st_bypass_hit~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_valid_from_E~q\,
	datac => \u_qsys|nios2_qsys|M_ctrl_st_bypass~q\,
	datad => \u_qsys|nios2_qsys|M_dc_hit~3_combout\,
	combout => \u_qsys|nios2_qsys|M_dc_valid_st_bypass_hit~0_combout\);

-- Location: FF_X11_Y11_N11
\u_qsys|nios2_qsys|A_dc_valid_st_bypass_hit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_dc_valid_st_bypass_hit~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_valid_st_bypass_hit~q\);

-- Location: LCCOMB_X13_Y11_N10
\u_qsys|nios2_qsys|A_dc_valid_st_bypass_hit_wr_en\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_en_d1~q\,
	datac => \u_qsys|nios2_qsys|A_dc_valid_st_bypass_hit~q\,
	combout => \u_qsys|nios2_qsys|A_dc_valid_st_bypass_hit_wr_en~combout\);

-- Location: LCCOMB_X11_Y11_N2
\u_qsys|nios2_qsys|M_sel_data_master~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u_qsys|nios2_qsys|M_sel_data_master~feeder_combout\);

-- Location: FF_X11_Y11_N3
\u_qsys|nios2_qsys|M_sel_data_master\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_sel_data_master~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_sel_data_master~q\);

-- Location: LCCOMB_X10_Y11_N30
\u_qsys|nios2_qsys|E_st_cache~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_iw\(5),
	datab => \u_qsys|nios2_qsys|E_st_bus~0_combout\,
	datac => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[32]~64_combout\,
	datad => \u_qsys|nios2_qsys|E_iw\(2),
	combout => \u_qsys|nios2_qsys|E_st_cache~0_combout\);

-- Location: FF_X10_Y11_N31
\u_qsys|nios2_qsys|M_ctrl_st_non_bypass\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_st_cache~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_ctrl_st_non_bypass~q\);

-- Location: LCCOMB_X11_Y11_N12
\u_qsys|nios2_qsys|dc_data_wr_port_en~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_valid_from_E~q\,
	datab => \u_qsys|nios2_qsys|M_sel_data_master~q\,
	datac => \u_qsys|nios2_qsys|A_stall~combout\,
	datad => \u_qsys|nios2_qsys|M_ctrl_st_non_bypass~q\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_en~4_combout\);

-- Location: LCCOMB_X12_Y11_N26
\u_qsys|nios2_qsys|dc_data_wr_port_en\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	datab => \u_qsys|nios2_qsys|A_dc_valid_st_bypass_hit_wr_en~combout\,
	datac => \u_qsys|nios2_qsys|dc_data_wr_port_en~4_combout\,
	datad => \u_qsys|nios2_qsys|d_readdatavalid_d1~q\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_en~combout\);

-- Location: FF_X16_Y12_N23
\u_qsys|nios2_qsys|A_mem_baddr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_alu_result\(8),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mem_baddr\(8));

-- Location: LCCOMB_X17_Y13_N12
\u_qsys|nios2_qsys|d_address_line_field[3]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_alu_result\(8),
	datab => \u_qsys|nios2_qsys|d_address_tag_field_nxt~0_combout\,
	datad => \u_qsys|nios2_qsys|A_mem_baddr\(8),
	combout => \u_qsys|nios2_qsys|d_address_line_field[3]~2_combout\);

-- Location: LCCOMB_X17_Y13_N8
\u_qsys|nios2_qsys|A_dc_wb_line[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|A_mem_baddr\(8),
	combout => \u_qsys|nios2_qsys|A_dc_wb_line[3]~feeder_combout\);

-- Location: FF_X17_Y13_N9
\u_qsys|nios2_qsys|A_dc_wb_line[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_wb_line[3]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_wb_line\(3));

-- Location: LCCOMB_X13_Y12_N28
\u_qsys|nios2_qsys|A_dc_xfer_wr_starting~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_starting~q\,
	combout => \u_qsys|nios2_qsys|A_dc_xfer_wr_starting~feeder_combout\);

-- Location: FF_X13_Y12_N29
\u_qsys|nios2_qsys|A_dc_xfer_wr_starting\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_wr_starting~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_wr_starting~q\);

-- Location: FF_X23_Y16_N11
\u_qsys|nios2_qsys|A_dc_wb_rd_addr_starting\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|A_dc_xfer_wr_starting~q\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_wb_rd_addr_starting~q\);

-- Location: LCCOMB_X23_Y16_N22
\u_qsys|nios2_qsys|A_dc_wb_rd_data_starting~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|A_dc_wb_rd_addr_starting~q\,
	combout => \u_qsys|nios2_qsys|A_dc_wb_rd_data_starting~feeder_combout\);

-- Location: FF_X23_Y16_N23
\u_qsys|nios2_qsys|A_dc_wb_rd_data_starting\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_wb_rd_data_starting~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_wb_rd_data_starting~q\);

-- Location: LCCOMB_X23_Y16_N6
\u_qsys|nios2_qsys|A_dc_wb_rd_data_first_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_wb_rd_data_starting~q\,
	datab => \u_qsys|nios2_qsys|d_read~q\,
	datac => \u_qsys|nios2_qsys|A_dc_wb_rd_data_first~q\,
	combout => \u_qsys|nios2_qsys|A_dc_wb_rd_data_first_nxt~0_combout\);

-- Location: FF_X23_Y16_N7
\u_qsys|nios2_qsys|A_dc_wb_rd_data_first\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_wb_rd_data_first_nxt~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_wb_rd_data_first~q\);

-- Location: LCCOMB_X22_Y16_N8
\u_qsys|nios2_qsys|A_dc_wb_wr_starting\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|d_read~q\,
	datad => \u_qsys|nios2_qsys|A_dc_wb_rd_data_first~q\,
	combout => \u_qsys|nios2_qsys|A_dc_wb_wr_starting~combout\);

-- Location: LCCOMB_X22_Y16_N0
\u_qsys|nios2_qsys|A_dc_wr_data_cnt_nxt[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|av_wr_data_transfer~0_combout\,
	datab => \u_qsys|nios2_qsys|d_read~q\,
	datac => \u_qsys|nios2_qsys|A_dc_wr_data_cnt\(0),
	datad => \u_qsys|nios2_qsys|A_dc_wb_rd_data_first~q\,
	combout => \u_qsys|nios2_qsys|A_dc_wr_data_cnt_nxt[0]~7_combout\);

-- Location: LCCOMB_X22_Y16_N14
\u_qsys|nios2_qsys|A_dc_wr_data_cnt[3]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|av_wr_data_transfer~0_combout\,
	datab => \u_qsys|nios2_qsys|A_dc_wb_wr_active~q\,
	datac => \u_qsys|nios2_qsys|d_read~q\,
	datad => \u_qsys|nios2_qsys|A_dc_wb_rd_data_first~q\,
	combout => \u_qsys|nios2_qsys|A_dc_wr_data_cnt[3]~2_combout\);

-- Location: FF_X22_Y16_N1
\u_qsys|nios2_qsys|A_dc_wr_data_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_wr_data_cnt_nxt[0]~7_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|A_dc_wr_data_cnt[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_wr_data_cnt\(0));

-- Location: LCCOMB_X22_Y16_N6
\u_qsys|nios2_qsys|A_dc_wr_data_cnt_nxt[1]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_dc_wr_data_cnt\(0),
	datac => \u_qsys|nios2_qsys|A_dc_wr_data_cnt\(1),
	datad => \u_qsys|nios2_qsys|av_wr_data_transfer~0_combout\,
	combout => \u_qsys|nios2_qsys|A_dc_wr_data_cnt_nxt[1]~5_combout\);

-- Location: FF_X22_Y16_N7
\u_qsys|nios2_qsys|A_dc_wr_data_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_wr_data_cnt_nxt[1]~5_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|A_dc_wr_data_cnt[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_wr_data_cnt\(1));

-- Location: LCCOMB_X22_Y16_N4
\u_qsys|nios2_qsys|A_dc_wr_data_cnt_nxt[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_wr_data_cnt\(1),
	datab => \u_qsys|nios2_qsys|A_dc_wr_data_cnt\(0),
	datac => \u_qsys|nios2_qsys|A_dc_wr_data_cnt\(2),
	datad => \u_qsys|nios2_qsys|av_wr_data_transfer~0_combout\,
	combout => \u_qsys|nios2_qsys|A_dc_wr_data_cnt_nxt[2]~4_combout\);

-- Location: FF_X22_Y16_N5
\u_qsys|nios2_qsys|A_dc_wr_data_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_wr_data_cnt_nxt[2]~4_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|A_dc_wr_data_cnt[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_wr_data_cnt\(2));

-- Location: LCCOMB_X22_Y16_N26
\u_qsys|nios2_qsys|Add13~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_wr_data_cnt\(1),
	datab => \u_qsys|nios2_qsys|A_dc_wr_data_cnt\(0),
	datac => \u_qsys|nios2_qsys|A_dc_wr_data_cnt\(2),
	datad => \u_qsys|nios2_qsys|A_dc_wr_data_cnt\(3),
	combout => \u_qsys|nios2_qsys|Add13~0_combout\);

-- Location: LCCOMB_X22_Y16_N28
\u_qsys|nios2_qsys|A_dc_wr_data_cnt_nxt[3]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|av_wr_data_transfer~0_combout\,
	datab => \u_qsys|nios2_qsys|d_read~q\,
	datac => \u_qsys|nios2_qsys|Add13~0_combout\,
	datad => \u_qsys|nios2_qsys|A_dc_wb_rd_data_first~q\,
	combout => \u_qsys|nios2_qsys|A_dc_wr_data_cnt_nxt[3]~6_combout\);

-- Location: FF_X22_Y16_N29
\u_qsys|nios2_qsys|A_dc_wr_data_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_wr_data_cnt_nxt[3]~6_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|A_dc_wr_data_cnt[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_wr_data_cnt\(3));

-- Location: LCCOMB_X22_Y16_N18
\u_qsys|nios2_qsys|A_dc_wb_wr_active_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|av_wr_data_transfer~0_combout\,
	datab => \u_qsys|nios2_qsys|A_dc_wb_wr_starting~combout\,
	datac => \u_qsys|nios2_qsys|A_dc_wb_wr_active~q\,
	datad => \u_qsys|nios2_qsys|A_dc_wr_data_cnt\(3),
	combout => \u_qsys|nios2_qsys|A_dc_wb_wr_active_nxt~0_combout\);

-- Location: FF_X22_Y16_N19
\u_qsys|nios2_qsys|A_dc_wb_wr_active\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_wb_wr_active_nxt~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_wb_wr_active~q\);

-- Location: LCCOMB_X22_Y16_N20
\u_qsys|nios2_qsys|A_dc_wb_wr_want_dmaster\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_dc_wb_wr_active~q\,
	datac => \u_qsys|nios2_qsys|d_read~q\,
	datad => \u_qsys|nios2_qsys|A_dc_wb_rd_data_first~q\,
	combout => \u_qsys|nios2_qsys|A_dc_wb_wr_want_dmaster~combout\);

-- Location: FF_X17_Y13_N13
\u_qsys|nios2_qsys|d_address_line_field[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_address_line_field[3]~2_combout\,
	asdata => \u_qsys|nios2_qsys|A_dc_wb_line\(3),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_address_line_field\(3));

-- Location: LCCOMB_X17_Y13_N14
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data[44]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(44) = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1) & ((\u_qsys|nios2_qsys|d_address_line_field\(3)) # ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0) & 
-- \u_qsys|nios2_qsys|ic_fill_line\(3))))) # (!\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1) & (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0) & (\u_qsys|nios2_qsys|ic_fill_line\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0),
	datac => \u_qsys|nios2_qsys|ic_fill_line\(3),
	datad => \u_qsys|nios2_qsys|d_address_line_field\(3),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(44));

-- Location: LCCOMB_X17_Y13_N0
\u_qsys|nios2_qsys|d_address_line_field[4]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_baddr\(9),
	datab => \u_qsys|nios2_qsys|d_address_tag_field_nxt~0_combout\,
	datad => \u_qsys|nios2_qsys|M_alu_result\(9),
	combout => \u_qsys|nios2_qsys|d_address_line_field[4]~1_combout\);

-- Location: FF_X16_Y12_N27
\u_qsys|nios2_qsys|A_dc_wb_line[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|A_mem_baddr\(9),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_wb_line\(4));

-- Location: FF_X17_Y13_N1
\u_qsys|nios2_qsys|d_address_line_field[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_address_line_field[4]~1_combout\,
	asdata => \u_qsys|nios2_qsys|A_dc_wb_line\(4),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_address_line_field\(4));

-- Location: LCCOMB_X17_Y13_N2
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data[45]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(45) = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1) & ((\u_qsys|nios2_qsys|d_address_line_field\(4)) # ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0) & 
-- \u_qsys|nios2_qsys|ic_fill_line\(4))))) # (!\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1) & (((\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0) & \u_qsys|nios2_qsys|ic_fill_line\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	datab => \u_qsys|nios2_qsys|d_address_line_field\(4),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0),
	datad => \u_qsys|nios2_qsys|ic_fill_line\(4),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(45));

-- Location: LCCOMB_X28_Y14_N0
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data[46]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(46) = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0) & ((\u_qsys|nios2_qsys|ic_fill_line\(5)) # ((\u_qsys|nios2_qsys|d_address_line_field\(5) & 
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1))))) # (!\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0) & (((\u_qsys|nios2_qsys|d_address_line_field\(5) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0),
	datab => \u_qsys|nios2_qsys|ic_fill_line\(5),
	datac => \u_qsys|nios2_qsys|d_address_line_field\(5),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(46));

-- Location: FF_X10_Y12_N11
\u_qsys|nios2_qsys|A_mem_baddr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_alu_result\(11),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mem_baddr\(11));

-- Location: LCCOMB_X13_Y12_N4
\u_qsys|nios2_qsys|d_address_tag_field[0]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_baddr\(11),
	datab => \u_qsys|nios2_qsys|d_address_tag_field_nxt~0_combout\,
	datad => \u_qsys|nios2_qsys|M_alu_result\(11),
	combout => \u_qsys|nios2_qsys|d_address_tag_field[0]~5_combout\);

-- Location: LCCOMB_X22_Y6_N12
\u_qsys|nios2_qsys|E_alu_result[0]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_ctrl_cmp~q\,
	datab => \u_qsys|nios2_qsys|E_alu_result[0]~16_combout\,
	datac => \u_qsys|nios2_qsys|E_br_result~1_combout\,
	combout => \u_qsys|nios2_qsys|E_alu_result\(0));

-- Location: FF_X22_Y6_N13
\u_qsys|nios2_qsys|M_alu_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_alu_result\(0),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_alu_result\(0));

-- Location: FF_X18_Y10_N29
\u_qsys|nios2_qsys|E_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|D_iw\(3),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_iw\(3));

-- Location: LCCOMB_X14_Y11_N12
\u_qsys|nios2_qsys|Equal184~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_iw\(1),
	datab => \u_qsys|nios2_qsys|E_iw\(0),
	datac => \u_qsys|nios2_qsys|E_iw\(4),
	datad => \u_qsys|nios2_qsys|E_iw\(3),
	combout => \u_qsys|nios2_qsys|Equal184~0_combout\);

-- Location: FF_X14_Y11_N13
\u_qsys|nios2_qsys|M_ctrl_ld8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|Equal184~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_ctrl_ld8~q\);

-- Location: LCCOMB_X22_Y10_N30
\u_qsys|nios2_qsys|M_ld_align_sh8~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_alu_result\(0),
	datac => \u_qsys|nios2_qsys|M_ctrl_ld8~q\,
	combout => \u_qsys|nios2_qsys|M_ld_align_sh8~0_combout\);

-- Location: FF_X22_Y10_N31
\u_qsys|nios2_qsys|A_ld_align_sh8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_ld_align_sh8~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_ld_align_sh8~q\);

-- Location: LCCOMB_X13_Y13_N12
\u_qsys|nios2_qsys|A_slow_inst_sel_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_ctrl_ld_bypass~q\,
	datac => \u_qsys|nios2_qsys|A_dc_want_fill~q\,
	combout => \u_qsys|nios2_qsys|A_slow_inst_sel_nxt~0_combout\);

-- Location: FF_X13_Y13_N13
\u_qsys|nios2_qsys|A_slow_inst_sel\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_slow_inst_sel_nxt~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_slow_inst_sel~q\);

-- Location: LCCOMB_X22_Y10_N18
\u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_ld_align_sh8~q\,
	datac => \u_qsys|nios2_qsys|A_slow_inst_sel~q\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~29_combout\);

-- Location: LCCOMB_X21_Y9_N28
\u_qsys|nios2_qsys|E_logic_result[1]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_logic_op\(1),
	datab => \u_qsys|nios2_qsys|E_logic_op\(0),
	datac => \u_qsys|nios2_qsys|E_src2\(1),
	datad => \u_qsys|nios2_qsys|E_src1\(1),
	combout => \u_qsys|nios2_qsys|E_logic_result[1]~16_combout\);

-- Location: LCCOMB_X21_Y9_N14
\u_qsys|nios2_qsys|E_alu_result[1]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_ctrl_logic~q\,
	datab => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[2]~4_combout\,
	datac => \u_qsys|nios2_qsys|E_alu_result~0_combout\,
	datad => \u_qsys|nios2_qsys|E_logic_result[1]~16_combout\,
	combout => \u_qsys|nios2_qsys|E_alu_result\(1));

-- Location: FF_X21_Y9_N15
\u_qsys|nios2_qsys|M_alu_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_alu_result\(1),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_alu_result\(1));

-- Location: LCCOMB_X19_Y12_N8
\u_qsys|nios2_qsys|Equal187~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_iw\(1),
	datab => \u_qsys|nios2_qsys|E_iw\(3),
	datac => \u_qsys|nios2_qsys|E_iw\(4),
	datad => \u_qsys|nios2_qsys|E_iw\(0),
	combout => \u_qsys|nios2_qsys|Equal187~0_combout\);

-- Location: FF_X19_Y12_N9
\u_qsys|nios2_qsys|M_ctrl_ld16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|Equal187~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_ctrl_ld16~q\);

-- Location: LCCOMB_X19_Y12_N2
\u_qsys|nios2_qsys|M_ld_align_sh16~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_alu_result\(1),
	datac => \u_qsys|nios2_qsys|M_ctrl_ld16~q\,
	datad => \u_qsys|nios2_qsys|M_ctrl_ld8~q\,
	combout => \u_qsys|nios2_qsys|M_ld_align_sh16~0_combout\);

-- Location: FF_X19_Y12_N3
\u_qsys|nios2_qsys|A_ld_align_sh16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_ld_align_sh16~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_ld_align_sh16~q\);

-- Location: FF_X13_Y11_N21
\u_qsys|nios2_qsys|A_mem_baddr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_alu_result\(3),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mem_baddr\(3));

-- Location: LCCOMB_X13_Y11_N28
\u_qsys|nios2_qsys|dc_data_wr_port_addr[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_en_d1~q\,
	datab => \u_qsys|nios2_qsys|A_dc_valid_st_bypass_hit~q\,
	datac => \u_qsys|nios2_qsys|M_alu_result\(3),
	datad => \u_qsys|nios2_qsys|A_mem_baddr\(3),
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_addr[1]~2_combout\);

-- Location: LCCOMB_X13_Y13_N24
\u_qsys|nios2_qsys|A_dc_fill_has_started_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_want_fill~q\,
	datab => \u_qsys|nios2_qsys|A_dc_wb_active~q\,
	datac => \u_qsys|nios2_qsys|A_dc_fill_has_started~q\,
	combout => \u_qsys|nios2_qsys|A_dc_fill_has_started_nxt~0_combout\);

-- Location: FF_X13_Y13_N25
\u_qsys|nios2_qsys|A_dc_fill_has_started\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_fill_has_started_nxt~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_fill_has_started~q\);

-- Location: LCCOMB_X13_Y13_N14
\u_qsys|nios2_qsys|A_dc_fill_dp_offset_nxt[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_want_fill~q\,
	datab => \u_qsys|nios2_qsys|A_dc_wb_active~q\,
	datac => \u_qsys|nios2_qsys|A_dc_fill_dp_offset\(0),
	datad => \u_qsys|nios2_qsys|A_dc_fill_has_started~q\,
	combout => \u_qsys|nios2_qsys|A_dc_fill_dp_offset_nxt[0]~1_combout\);

-- Location: LCCOMB_X13_Y13_N26
\u_qsys|nios2_qsys|A_dc_rd_data_cnt[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_readdatavalid_d1~q\,
	datab => \u_qsys|nios2_qsys|A_dc_wb_active~q\,
	datac => \u_qsys|nios2_qsys|A_dc_want_fill~q\,
	datad => \u_qsys|nios2_qsys|A_dc_fill_has_started~q\,
	combout => \u_qsys|nios2_qsys|A_dc_rd_data_cnt[2]~0_combout\);

-- Location: FF_X13_Y13_N15
\u_qsys|nios2_qsys|A_dc_fill_dp_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_fill_dp_offset_nxt[0]~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|A_dc_rd_data_cnt[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_fill_dp_offset\(0));

-- Location: LCCOMB_X13_Y13_N20
\u_qsys|nios2_qsys|A_dc_fill_dp_offset_nxt[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_dc_fill_dp_offset\(0),
	datac => \u_qsys|nios2_qsys|A_dc_fill_dp_offset\(1),
	datad => \u_qsys|nios2_qsys|A_dc_fill_starting~0_combout\,
	combout => \u_qsys|nios2_qsys|A_dc_fill_dp_offset_nxt[1]~0_combout\);

-- Location: FF_X13_Y13_N21
\u_qsys|nios2_qsys|A_dc_fill_dp_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_fill_dp_offset_nxt[1]~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|A_dc_rd_data_cnt[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_fill_dp_offset\(1));

-- Location: LCCOMB_X13_Y13_N30
\u_qsys|nios2_qsys|dc_data_wr_port_addr[1]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|dc_data_wr_port_addr[1]~2_combout\,
	datac => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	datad => \u_qsys|nios2_qsys|A_dc_fill_dp_offset\(1),
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_addr[1]~3_combout\);

-- Location: LCCOMB_X13_Y13_N8
\u_qsys|nios2_qsys|A_dc_fill_dp_offset_nxt[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_fill_starting~0_combout\,
	datab => \u_qsys|nios2_qsys|A_dc_fill_dp_offset\(0),
	datac => \u_qsys|nios2_qsys|A_dc_fill_dp_offset\(2),
	datad => \u_qsys|nios2_qsys|A_dc_fill_dp_offset\(1),
	combout => \u_qsys|nios2_qsys|A_dc_fill_dp_offset_nxt[2]~2_combout\);

-- Location: FF_X13_Y13_N9
\u_qsys|nios2_qsys|A_dc_fill_dp_offset[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_fill_dp_offset_nxt[2]~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|A_dc_rd_data_cnt[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_fill_dp_offset\(2));

-- Location: FF_X13_Y11_N1
\u_qsys|nios2_qsys|A_mem_baddr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_alu_result\(4),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mem_baddr\(4));

-- Location: LCCOMB_X13_Y11_N0
\u_qsys|nios2_qsys|dc_data_wr_port_addr[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_alu_result\(4),
	datab => \u_qsys|nios2_qsys|A_dc_valid_st_bypass_hit~q\,
	datac => \u_qsys|nios2_qsys|A_mem_baddr\(4),
	datad => \u_qsys|nios2_qsys|A_en_d1~q\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_addr[2]~4_combout\);

-- Location: LCCOMB_X13_Y11_N6
\u_qsys|nios2_qsys|dc_data_wr_port_addr[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	datab => \u_qsys|nios2_qsys|A_dc_fill_dp_offset\(2),
	datad => \u_qsys|nios2_qsys|dc_data_wr_port_addr[2]~4_combout\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_addr[2]~5_combout\);

-- Location: LCCOMB_X14_Y12_N0
\u_qsys|nios2_qsys|dc_data_wr_port_addr[3]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_baddr\(5),
	datab => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	datac => \u_qsys|nios2_qsys|A_dc_valid_st_bypass_hit_wr_en~combout\,
	datad => \u_qsys|nios2_qsys|M_alu_result\(5),
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_addr[3]~6_combout\);

-- Location: LCCOMB_X14_Y12_N10
\u_qsys|nios2_qsys|dc_data_wr_port_addr[4]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_alu_result\(6),
	datab => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	datac => \u_qsys|nios2_qsys|A_dc_valid_st_bypass_hit_wr_en~combout\,
	datad => \u_qsys|nios2_qsys|A_mem_baddr\(6),
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_addr[4]~7_combout\);

-- Location: LCCOMB_X14_Y12_N28
\u_qsys|nios2_qsys|dc_data_wr_port_addr[5]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_baddr\(7),
	datab => \u_qsys|nios2_qsys|A_dc_valid_st_bypass_hit_wr_en~combout\,
	datac => \u_qsys|nios2_qsys|M_alu_result\(7),
	datad => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_addr[5]~8_combout\);

-- Location: LCCOMB_X16_Y12_N10
\u_qsys|nios2_qsys|dc_data_wr_port_addr[6]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_alu_result\(8),
	datab => \u_qsys|nios2_qsys|A_dc_valid_st_bypass_hit_wr_en~combout\,
	datac => \u_qsys|nios2_qsys|A_mem_baddr\(8),
	datad => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_addr[6]~9_combout\);

-- Location: LCCOMB_X16_Y12_N12
\u_qsys|nios2_qsys|dc_data_wr_port_addr[7]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_baddr\(9),
	datab => \u_qsys|nios2_qsys|A_dc_valid_st_bypass_hit_wr_en~combout\,
	datac => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	datad => \u_qsys|nios2_qsys|M_alu_result\(9),
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_addr[7]~10_combout\);

-- Location: LCCOMB_X14_Y12_N22
\u_qsys|nios2_qsys|dc_data_wr_port_addr[8]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_alu_result\(10),
	datab => \u_qsys|nios2_qsys|A_dc_valid_st_bypass_hit_wr_en~combout\,
	datac => \u_qsys|nios2_qsys|A_mem_baddr\(10),
	datad => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_addr[8]~11_combout\);

-- Location: FF_X17_Y10_N11
\u_qsys|nios2_qsys|E_src2_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[8]~14_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2_reg\(8));

-- Location: LCCOMB_X18_Y10_N28
\u_qsys|nios2_qsys|Equal274~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|E_iw\(3),
	datad => \u_qsys|nios2_qsys|E_iw\(4),
	combout => \u_qsys|nios2_qsys|Equal274~0_combout\);

-- Location: LCCOMB_X18_Y13_N20
\u_qsys|nios2_qsys|M_st_data[24]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src2_reg\(8),
	datac => \u_qsys|nios2_qsys|Equal274~0_combout\,
	datad => \u_qsys|nios2_qsys|E_src2_reg\(0),
	combout => \u_qsys|nios2_qsys|M_st_data[24]~0_combout\);

-- Location: LCCOMB_X18_Y13_N4
\u_qsys|nios2_qsys|M_st_data[24]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|M_st_data[24]~0_combout\,
	combout => \u_qsys|nios2_qsys|M_st_data[24]~feeder_combout\);

-- Location: LCCOMB_X12_Y10_N14
\u_qsys|nios2_qsys|F_iw[17]~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_iw[3]~7_combout\,
	datab => \u_qsys|nios2_qsys|hbreak_enabled~q\,
	datac => \u_qsys|nios2_qsys|latched_oci_tb_hbreak_req~q\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(17),
	combout => \u_qsys|nios2_qsys|F_iw[17]~39_combout\);

-- Location: FF_X12_Y10_N15
\u_qsys|nios2_qsys|D_iw[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_iw[17]~39_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_iw\(17));

-- Location: LCCOMB_X17_Y3_N4
\u_qsys|nios2_qsys|D_dst_regnum[0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(22),
	datab => \u_qsys|nios2_qsys|D_iw\(17),
	datac => \u_qsys|nios2_qsys|D_ctrl_b_is_dst~q\,
	datad => \u_qsys|nios2_qsys|D_dst_regnum[4]~2_combout\,
	combout => \u_qsys|nios2_qsys|D_dst_regnum[0]~3_combout\);

-- Location: FF_X17_Y3_N5
\u_qsys|nios2_qsys|E_dst_regnum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_dst_regnum[0]~3_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_dst_regnum\(0));

-- Location: FF_X16_Y6_N15
\u_qsys|nios2_qsys|M_dst_regnum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_dst_regnum\(0),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_dst_regnum\(0));

-- Location: FF_X16_Y6_N23
\u_qsys|nios2_qsys|A_dst_regnum_from_M[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_dst_regnum\(0),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dst_regnum_from_M\(0));

-- Location: LCCOMB_X17_Y3_N10
\u_qsys|nios2_qsys|D_dst_regnum[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|D_ctrl_implicit_dst_retaddr~q\,
	datad => \u_qsys|nios2_qsys|D_dst_regnum[1]~0_combout\,
	combout => \u_qsys|nios2_qsys|D_dst_regnum[1]~1_combout\);

-- Location: FF_X17_Y3_N11
\u_qsys|nios2_qsys|E_dst_regnum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_dst_regnum[1]~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_dst_regnum\(1));

-- Location: FF_X16_Y6_N5
\u_qsys|nios2_qsys|M_dst_regnum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_dst_regnum\(1),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_dst_regnum\(1));

-- Location: FF_X16_Y6_N3
\u_qsys|nios2_qsys|A_dst_regnum_from_M[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_dst_regnum\(1),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dst_regnum_from_M\(1));

-- Location: FF_X16_Y3_N7
\u_qsys|nios2_qsys|A_dst_regnum_from_M[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_dst_regnum\(2),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dst_regnum_from_M\(2));

-- Location: FF_X16_Y3_N5
\u_qsys|nios2_qsys|M_dst_regnum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_dst_regnum\(3),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_dst_regnum\(3));

-- Location: FF_X16_Y3_N17
\u_qsys|nios2_qsys|A_dst_regnum_from_M[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_dst_regnum\(3),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dst_regnum_from_M\(3));

-- Location: LCCOMB_X22_Y16_N2
\u_qsys|nios2_qsys|d_byteenable_nxt[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	datab => \u_qsys|nios2_qsys|A_dc_fill_starting~0_combout\,
	datac => \u_qsys|nios2_qsys|A_dc_wb_wr_starting~combout\,
	datad => \u_qsys|nios2_qsys|A_dc_wb_wr_active~q\,
	combout => \u_qsys|nios2_qsys|d_byteenable_nxt[0]~0_combout\);

-- Location: LCCOMB_X25_Y6_N18
\u_qsys|nios2_qsys|Add17|auto_generated|_~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_ctrl_alu_subtract~q\,
	datad => \u_qsys|nios2_qsys|E_src2\(0),
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|_~10_combout\);

-- Location: LCCOMB_X21_Y8_N14
\u_qsys|nios2_qsys|Add17|auto_generated|result_int[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_ctrl_alu_subtract~q\,
	datad => VCC,
	cout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[0]~1_cout\);

-- Location: LCCOMB_X21_Y8_N16
\u_qsys|nios2_qsys|Add17|auto_generated|result_int[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add17|auto_generated|_~10_combout\,
	datab => \u_qsys|nios2_qsys|E_src1\(0),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[0]~1_cout\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[1]~2_combout\,
	cout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[1]~3\);

-- Location: LCCOMB_X19_Y12_N20
\u_qsys|nios2_qsys|E_mem_byte_en[3]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_iw\(4),
	datab => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[2]~4_combout\,
	datac => \u_qsys|nios2_qsys|E_iw\(3),
	datad => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[1]~2_combout\,
	combout => \u_qsys|nios2_qsys|E_mem_byte_en[3]~5_combout\);

-- Location: FF_X19_Y12_N21
\u_qsys|nios2_qsys|M_mem_byte_en[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_mem_byte_en[3]~5_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_mem_byte_en\(3));

-- Location: FF_X22_Y15_N3
\u_qsys|nios2_qsys|A_mem_byte_en[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_mem_byte_en\(3),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mem_byte_en\(3));

-- Location: LCCOMB_X22_Y15_N12
\u_qsys|nios2_qsys|d_byteenable_nxt[3]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_bypass_pending~combout\,
	datab => \u_qsys|nios2_qsys|d_byteenable_nxt[0]~0_combout\,
	datac => \u_qsys|nios2_qsys|M_mem_byte_en\(3),
	datad => \u_qsys|nios2_qsys|A_mem_byte_en\(3),
	combout => \u_qsys|nios2_qsys|d_byteenable_nxt[3]~2_combout\);

-- Location: FF_X22_Y15_N13
\u_qsys|nios2_qsys|d_byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_byteenable_nxt[3]~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_byteenable\(3));

-- Location: LCCOMB_X22_Y15_N24
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data[35]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(35) = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0)) # ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1) & \u_qsys|nios2_qsys|d_byteenable\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_byteenable\(3),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(35));

-- Location: LCCOMB_X24_Y9_N10
\u_qsys|nios2_qsys|M_src1[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_src1\(2),
	combout => \u_qsys|nios2_qsys|M_src1[2]~feeder_combout\);

-- Location: FF_X24_Y9_N11
\u_qsys|nios2_qsys|M_src1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_src1[2]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src1\(2));

-- Location: LCCOMB_X24_Y9_N12
\u_qsys|nios2_qsys|A_mul_src1_nxt[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datad => \u_qsys|nios2_qsys|M_src1\(2),
	combout => \u_qsys|nios2_qsys|A_mul_src1_nxt[2]~2_combout\);

-- Location: FF_X19_Y9_N25
\u_qsys|nios2_qsys|M_src1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_src1\(3),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src1\(3));

-- Location: LCCOMB_X19_Y9_N10
\u_qsys|nios2_qsys|A_mul_src1_nxt[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datad => \u_qsys|nios2_qsys|M_src1\(3),
	combout => \u_qsys|nios2_qsys|A_mul_src1_nxt[3]~3_combout\);

-- Location: FF_X19_Y9_N27
\u_qsys|nios2_qsys|M_src1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_src1\(4),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src1\(4));

-- Location: LCCOMB_X19_Y9_N28
\u_qsys|nios2_qsys|A_mul_src1_nxt[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_src1\(4),
	datac => \u_qsys|nios2_qsys|A_mul_stall~q\,
	combout => \u_qsys|nios2_qsys|A_mul_src1_nxt[4]~4_combout\);

-- Location: LCCOMB_X22_Y12_N12
\u_qsys|nios2_qsys|M_src1[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_src1\(5),
	combout => \u_qsys|nios2_qsys|M_src1[5]~feeder_combout\);

-- Location: FF_X22_Y12_N13
\u_qsys|nios2_qsys|M_src1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_src1[5]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src1\(5));

-- Location: LCCOMB_X22_Y12_N0
\u_qsys|nios2_qsys|A_mul_src1_nxt[5]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datad => \u_qsys|nios2_qsys|M_src1\(5),
	combout => \u_qsys|nios2_qsys|A_mul_src1_nxt[5]~5_combout\);

-- Location: LCCOMB_X22_Y9_N28
\u_qsys|nios2_qsys|M_src1[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_src1\(6),
	combout => \u_qsys|nios2_qsys|M_src1[6]~feeder_combout\);

-- Location: FF_X22_Y9_N29
\u_qsys|nios2_qsys|M_src1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_src1[6]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src1\(6));

-- Location: LCCOMB_X24_Y9_N22
\u_qsys|nios2_qsys|A_mul_src1_nxt[6]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datad => \u_qsys|nios2_qsys|M_src1\(6),
	combout => \u_qsys|nios2_qsys|A_mul_src1_nxt[6]~6_combout\);

-- Location: FF_X14_Y10_N29
\u_qsys|nios2_qsys|M_src1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_src1\(7),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src1\(7));

-- Location: LCCOMB_X14_Y10_N2
\u_qsys|nios2_qsys|A_mul_src1_nxt[7]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datad => \u_qsys|nios2_qsys|M_src1\(7),
	combout => \u_qsys|nios2_qsys|A_mul_src1_nxt[7]~7_combout\);

-- Location: LCCOMB_X24_Y6_N22
\u_qsys|nios2_qsys|Add17|auto_generated|_~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_src2\(3),
	datac => \u_qsys|nios2_qsys|E_ctrl_alu_subtract~q\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|_~7_combout\);

-- Location: LCCOMB_X21_Y8_N18
\u_qsys|nios2_qsys|Add17|auto_generated|result_int[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(1),
	datab => \u_qsys|nios2_qsys|Add17|auto_generated|_~9_combout\,
	datad => VCC,
	cin => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[1]~3\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[2]~4_combout\,
	cout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[2]~5\);

-- Location: LCCOMB_X21_Y8_N20
\u_qsys|nios2_qsys|Add17|auto_generated|result_int[3]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add17|auto_generated|_~8_combout\,
	datab => \u_qsys|nios2_qsys|E_src1\(2),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[2]~5\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[3]~6_combout\,
	cout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[3]~7\);

-- Location: LCCOMB_X21_Y8_N22
\u_qsys|nios2_qsys|Add17|auto_generated|result_int[4]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(3),
	datab => \u_qsys|nios2_qsys|Add17|auto_generated|_~7_combout\,
	datad => VCC,
	cin => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[3]~7\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[4]~8_combout\,
	cout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[4]~9\);

-- Location: LCCOMB_X14_Y11_N8
\u_qsys|nios2_qsys|E_ctrl_dc_index_inv~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_iw\(4),
	datac => \u_qsys|nios2_qsys|E_iw\(0),
	datad => \u_qsys|nios2_qsys|E_iw\(2),
	combout => \u_qsys|nios2_qsys|E_ctrl_dc_index_inv~1_combout\);

-- Location: LCCOMB_X14_Y11_N22
\u_qsys|nios2_qsys|Equal181~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_iw\(3),
	datac => \u_qsys|nios2_qsys|E_iw\(5),
	datad => \u_qsys|nios2_qsys|E_ctrl_dc_index_inv~1_combout\,
	combout => \u_qsys|nios2_qsys|Equal181~0_combout\);

-- Location: FF_X14_Y11_N23
\u_qsys|nios2_qsys|M_ctrl_dc_addr_wb_inv\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|Equal181~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_ctrl_dc_addr_wb_inv~q\);

-- Location: FF_X14_Y11_N19
\u_qsys|nios2_qsys|A_ctrl_dc_addr_wb_inv\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_ctrl_dc_addr_wb_inv~q\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_ctrl_dc_addr_wb_inv~q\);

-- Location: LCCOMB_X14_Y11_N4
\u_qsys|nios2_qsys|Equal193~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_iw\(3),
	datac => \u_qsys|nios2_qsys|E_iw\(5),
	datad => \u_qsys|nios2_qsys|E_ctrl_dc_index_inv~1_combout\,
	combout => \u_qsys|nios2_qsys|Equal193~0_combout\);

-- Location: FF_X14_Y11_N5
\u_qsys|nios2_qsys|M_ctrl_dc_index_wb_inv\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|Equal193~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_ctrl_dc_index_wb_inv~q\);

-- Location: FF_X14_Y11_N17
\u_qsys|nios2_qsys|A_ctrl_dc_index_wb_inv\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_ctrl_dc_index_wb_inv~q\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_ctrl_dc_index_wb_inv~q\);

-- Location: LCCOMB_X14_Y11_N16
\u_qsys|nios2_qsys|A_dc_xfer_rd_addr_starting~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_hit~q\,
	datab => \u_qsys|nios2_qsys|A_ctrl_dc_addr_wb_inv~q\,
	datac => \u_qsys|nios2_qsys|A_ctrl_dc_index_wb_inv~q\,
	datad => \u_qsys|nios2_qsys|A_valid~q\,
	combout => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_starting~1_combout\);

-- Location: LCCOMB_X13_Y13_N2
\u_qsys|nios2_qsys|A_dc_xfer_rd_addr_offset_nxt[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_starting~0_combout\,
	datab => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_starting~1_combout\,
	datac => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_offset\(0),
	datad => \u_qsys|nios2_qsys|A_dc_want_fill~q\,
	combout => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_offset_nxt[0]~2_combout\);

-- Location: FF_X13_Y13_N3
\u_qsys|nios2_qsys|A_dc_xfer_rd_addr_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_offset_nxt[0]~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_offset\(0));

-- Location: LCCOMB_X13_Y10_N26
\u_qsys|nios2_qsys|A_dc_xfer_rd_addr_offset_nxt[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_starting~2_combout\,
	datab => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_offset\(0),
	datac => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_offset\(1),
	combout => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_offset_nxt[1]~1_combout\);

-- Location: FF_X13_Y10_N27
\u_qsys|nios2_qsys|A_dc_xfer_rd_addr_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_offset_nxt[1]~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_offset\(1));

-- Location: LCCOMB_X13_Y10_N8
\u_qsys|nios2_qsys|A_dc_xfer_rd_addr_offset_nxt[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_starting~2_combout\,
	datab => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_offset\(0),
	datac => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_offset\(2),
	datad => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_offset\(1),
	combout => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_offset_nxt[2]~0_combout\);

-- Location: FF_X13_Y10_N9
\u_qsys|nios2_qsys|A_dc_xfer_rd_addr_offset[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_offset_nxt[2]~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_offset\(2));

-- Location: LCCOMB_X13_Y10_N10
\u_qsys|nios2_qsys|A_dc_xfer_rd_addr_done_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_offset\(1),
	datab => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_offset\(0),
	datac => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_active~q\,
	datad => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_offset\(2),
	combout => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_done_nxt~0_combout\);

-- Location: FF_X13_Y10_N11
\u_qsys|nios2_qsys|A_dc_xfer_rd_addr_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_done_nxt~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_done~q\);

-- Location: LCCOMB_X13_Y10_N22
\u_qsys|nios2_qsys|A_dc_xfer_rd_addr_active_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_starting~2_combout\,
	datac => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_active~q\,
	datad => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_done~q\,
	combout => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_active_nxt~0_combout\);

-- Location: FF_X13_Y10_N23
\u_qsys|nios2_qsys|A_dc_xfer_rd_addr_active\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_active_nxt~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_active~q\);

-- Location: LCCOMB_X13_Y10_N0
\u_qsys|nios2_qsys|dc_data_rd_port_addr[1]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_active~q\,
	datab => \u_qsys|nios2_qsys|M_alu_result\(3),
	datac => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_offset\(1),
	combout => \u_qsys|nios2_qsys|dc_data_rd_port_addr[1]~19_combout\);

-- Location: LCCOMB_X13_Y10_N28
\u_qsys|nios2_qsys|dc_data_rd_port_addr[1]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datab => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[4]~8_combout\,
	datac => \u_qsys|nios2_qsys|A_mem_stall~q\,
	datad => \u_qsys|nios2_qsys|dc_data_rd_port_addr[1]~19_combout\,
	combout => \u_qsys|nios2_qsys|dc_data_rd_port_addr[1]~28_combout\);

-- Location: LCCOMB_X18_Y8_N24
\u_qsys|nios2_qsys|dc_data_rd_port_addr[2]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_alu_result\(4),
	datab => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_active~q\,
	datad => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_offset\(2),
	combout => \u_qsys|nios2_qsys|dc_data_rd_port_addr[2]~20_combout\);

-- Location: LCCOMB_X18_Y8_N10
\u_qsys|nios2_qsys|dc_data_rd_port_addr[2]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[5]~10_combout\,
	datab => \u_qsys|nios2_qsys|dc_data_rd_port_addr[2]~20_combout\,
	datac => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datad => \u_qsys|nios2_qsys|A_mem_stall~q\,
	combout => \u_qsys|nios2_qsys|dc_data_rd_port_addr[2]~29_combout\);

-- Location: LCCOMB_X14_Y12_N6
\u_qsys|nios2_qsys|dc_data_rd_port_addr[3]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_alu_result\(5),
	datac => \u_qsys|nios2_qsys|A_mem_baddr\(5),
	datad => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_active~q\,
	combout => \u_qsys|nios2_qsys|dc_data_rd_port_addr[3]~21_combout\);

-- Location: LCCOMB_X18_Y8_N4
\u_qsys|nios2_qsys|dc_data_rd_port_addr[3]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[6]~12_combout\,
	datab => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datac => \u_qsys|nios2_qsys|dc_data_rd_port_addr[3]~21_combout\,
	datad => \u_qsys|nios2_qsys|A_mem_stall~q\,
	combout => \u_qsys|nios2_qsys|dc_data_rd_port_addr[3]~30_combout\);

-- Location: LCCOMB_X14_Y12_N8
\u_qsys|nios2_qsys|dc_data_rd_port_addr[4]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_alu_result\(6),
	datac => \u_qsys|nios2_qsys|A_mem_baddr\(6),
	datad => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_active~q\,
	combout => \u_qsys|nios2_qsys|dc_data_rd_port_addr[4]~22_combout\);

-- Location: LCCOMB_X14_Y10_N4
\u_qsys|nios2_qsys|dc_data_rd_port_addr[4]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[7]~14_combout\,
	datab => \u_qsys|nios2_qsys|dc_data_rd_port_addr[4]~22_combout\,
	datac => \u_qsys|nios2_qsys|A_mem_stall~q\,
	datad => \u_qsys|nios2_qsys|A_mul_stall~q\,
	combout => \u_qsys|nios2_qsys|dc_data_rd_port_addr[4]~31_combout\);

-- Location: LCCOMB_X14_Y12_N2
\u_qsys|nios2_qsys|dc_data_rd_port_addr[5]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_alu_result\(7),
	datac => \u_qsys|nios2_qsys|A_mem_baddr\(7),
	datad => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_active~q\,
	combout => \u_qsys|nios2_qsys|dc_data_rd_port_addr[5]~23_combout\);

-- Location: LCCOMB_X14_Y10_N14
\u_qsys|nios2_qsys|dc_data_rd_port_addr[5]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datab => \u_qsys|nios2_qsys|A_mem_stall~q\,
	datac => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[8]~16_combout\,
	datad => \u_qsys|nios2_qsys|dc_data_rd_port_addr[5]~23_combout\,
	combout => \u_qsys|nios2_qsys|dc_data_rd_port_addr[5]~32_combout\);

-- Location: LCCOMB_X16_Y12_N22
\u_qsys|nios2_qsys|dc_data_rd_port_addr[6]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_active~q\,
	datac => \u_qsys|nios2_qsys|A_mem_baddr\(8),
	datad => \u_qsys|nios2_qsys|M_alu_result\(8),
	combout => \u_qsys|nios2_qsys|dc_data_rd_port_addr[6]~24_combout\);

-- Location: LCCOMB_X22_Y7_N2
\u_qsys|nios2_qsys|Add17|auto_generated|_~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_ctrl_alu_subtract~q\,
	datac => \u_qsys|nios2_qsys|E_src2\(8),
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|_~2_combout\);

-- Location: LCCOMB_X14_Y2_N10
\u_qsys|nios2_qsys|rf_b_rd_port_addr[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|D_iw\(22),
	datac => \u_qsys|nios2_qsys|F_stall~combout\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(22),
	combout => \u_qsys|nios2_qsys|rf_b_rd_port_addr[0]~0_combout\);

-- Location: LCCOMB_X28_Y15_N8
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data[48]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) = (\u_qsys|nios2_qsys|d_address_tag_field\(1) & ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)) # ((\u_qsys|nios2_qsys|ic_fill_tag\(0) & 
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))) # (!\u_qsys|nios2_qsys|d_address_tag_field\(1) & (((\u_qsys|nios2_qsys|ic_fill_tag\(0) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_address_tag_field\(1),
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \u_qsys|nios2_qsys|ic_fill_tag\(0),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48));

-- Location: LCCOMB_X28_Y15_N14
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode830w[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode830w[2]~1_combout\ = (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode830w[2]~0_combout\ & 
-- (!\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode830w[2]~0_combout\,
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode830w[2]~1_combout\);

-- Location: LCCOMB_X19_Y17_N24
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\ = (\u_qsys|nios2_qsys|d_writedata\(24) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_writedata\(24),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\);

-- Location: LCCOMB_X23_Y16_N2
\u_qsys|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|cp_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ = (\u_qsys|nios2_qsys|d_write~q\) # (\u_qsys|nios2_qsys|d_read~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|d_write~q\,
	datad => \u_qsys|nios2_qsys|d_read~q\,
	combout => \u_qsys|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\);

-- Location: LCCOMB_X30_Y14_N2
\u_qsys|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout\ = (\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & 
-- (\u_qsys|mm_interconnect_0|addr_router_001|Equal1~0_combout\ & !\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \u_qsys|mm_interconnect_0|addr_router_001|Equal1~0_combout\,
	datad => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout\);

-- Location: LCCOMB_X29_Y16_N8
\u_qsys|mm_interconnect_0|addr_router_001|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|addr_router_001|Equal2~1_combout\ = (!\u_qsys|nios2_qsys|d_address_tag_field\(1) & (\u_qsys|nios2_qsys|d_address_tag_field\(0) & \u_qsys|mm_interconnect_0|addr_router_001|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_address_tag_field\(1),
	datac => \u_qsys|nios2_qsys|d_address_tag_field\(0),
	datad => \u_qsys|mm_interconnect_0|addr_router_001|Equal2~0_combout\,
	combout => \u_qsys|mm_interconnect_0|addr_router_001|Equal2~1_combout\);

-- Location: LCCOMB_X30_Y17_N0
\u_qsys|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & (\u_qsys|mm_interconnect_0|addr_router_001|Equal2~1_combout\ & 
-- (!\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & !\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datab => \u_qsys|mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|waitrequest~q\,
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\);

-- Location: LCCOMB_X29_Y17_N16
\u_qsys|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1) & (!\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	datab => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\,
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4_combout\);

-- Location: LCCOMB_X29_Y16_N18
\u_qsys|mm_interconnect_0|addr_router_001|src_data[78]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|addr_router_001|src_data[78]~1_combout\ = (!\u_qsys|mm_interconnect_0|addr_router_001|Equal2~1_combout\ & (((!\u_qsys|nios2_qsys|d_address_offset_field\(1) & !\u_qsys|nios2_qsys|d_read~q\)) # 
-- (!\u_qsys|mm_interconnect_0|addr_router_001|Equal4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|addr_router_001|Equal4~4_combout\,
	datab => \u_qsys|nios2_qsys|d_address_offset_field\(1),
	datac => \u_qsys|nios2_qsys|d_read~q\,
	datad => \u_qsys|mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	combout => \u_qsys|mm_interconnect_0|addr_router_001|src_data[78]~1_combout\);

-- Location: LCCOMB_X28_Y14_N22
\u_qsys|mm_interconnect_0|addr_router_001|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|addr_router_001|Equal4~0_combout\ = (!\u_qsys|nios2_qsys|d_address_tag_field\(0) & (\u_qsys|nios2_qsys|d_address_tag_field\(1) & (!\u_qsys|nios2_qsys|d_address_line_field\(5) & !\u_qsys|nios2_qsys|d_address_offset_field\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_address_tag_field\(0),
	datab => \u_qsys|nios2_qsys|d_address_tag_field\(1),
	datac => \u_qsys|nios2_qsys|d_address_line_field\(5),
	datad => \u_qsys|nios2_qsys|d_address_offset_field\(2),
	combout => \u_qsys|mm_interconnect_0|addr_router_001|Equal4~0_combout\);

-- Location: LCCOMB_X17_Y13_N16
\u_qsys|mm_interconnect_0|addr_router_001|Equal4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|addr_router_001|Equal4~1_combout\ = (!\u_qsys|nios2_qsys|d_address_line_field\(3) & (!\u_qsys|nios2_qsys|d_address_line_field\(1) & (!\u_qsys|nios2_qsys|d_address_line_field\(4) & !\u_qsys|nios2_qsys|d_address_line_field\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_address_line_field\(3),
	datab => \u_qsys|nios2_qsys|d_address_line_field\(1),
	datac => \u_qsys|nios2_qsys|d_address_line_field\(4),
	datad => \u_qsys|nios2_qsys|d_address_line_field\(2),
	combout => \u_qsys|mm_interconnect_0|addr_router_001|Equal4~1_combout\);

-- Location: LCCOMB_X29_Y16_N28
\u_qsys|mm_interconnect_0|addr_router_001|Equal4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|addr_router_001|Equal4~2_combout\ = (!\u_qsys|nios2_qsys|d_address_line_field\(0) & \u_qsys|nios2_qsys|d_address_offset_field\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|d_address_line_field\(0),
	datad => \u_qsys|nios2_qsys|d_address_offset_field\(1),
	combout => \u_qsys|mm_interconnect_0|addr_router_001|Equal4~2_combout\);

-- Location: LCCOMB_X29_Y16_N14
\u_qsys|mm_interconnect_0|addr_router_001|Equal4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|addr_router_001|Equal4~3_combout\ = (\u_qsys|mm_interconnect_0|addr_router_001|Equal2~0_combout\ & (\u_qsys|mm_interconnect_0|addr_router_001|Equal4~0_combout\ & (\u_qsys|mm_interconnect_0|addr_router_001|Equal4~1_combout\ & 
-- \u_qsys|mm_interconnect_0|addr_router_001|Equal4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|addr_router_001|Equal2~0_combout\,
	datab => \u_qsys|mm_interconnect_0|addr_router_001|Equal4~0_combout\,
	datac => \u_qsys|mm_interconnect_0|addr_router_001|Equal4~1_combout\,
	datad => \u_qsys|mm_interconnect_0|addr_router_001|Equal4~2_combout\,
	combout => \u_qsys|mm_interconnect_0|addr_router_001|Equal4~3_combout\);

-- Location: LCCOMB_X29_Y16_N6
\u_qsys|mm_interconnect_0|addr_router_001|src_data[77]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|addr_router_001|src_data[77]~0_combout\ = (!\u_qsys|mm_interconnect_0|addr_router_001|always1~1_combout\ & (!\u_qsys|mm_interconnect_0|addr_router_001|Equal4~3_combout\ & 
-- ((\u_qsys|mm_interconnect_0|addr_router_001|Equal1~0_combout\) # (\u_qsys|mm_interconnect_0|addr_router_001|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|addr_router_001|Equal1~0_combout\,
	datab => \u_qsys|mm_interconnect_0|addr_router_001|always1~1_combout\,
	datac => \u_qsys|mm_interconnect_0|addr_router_001|Equal4~3_combout\,
	datad => \u_qsys|mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	combout => \u_qsys|mm_interconnect_0|addr_router_001|src_data[77]~0_combout\);

-- Location: FF_X29_Y16_N7
\u_qsys|mm_interconnect_0|limiter_001|last_dest_id[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|addr_router_001|src_data[77]~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|mm_interconnect_0|limiter_001|save_dest_id~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|limiter_001|last_dest_id\(0));

-- Location: FF_X29_Y16_N11
\u_qsys|mm_interconnect_0|limiter_001|last_channel[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|addr_router_001|always1~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|mm_interconnect_0|limiter_001|save_dest_id~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|limiter_001|last_channel\(4));

-- Location: FF_X29_Y16_N19
\u_qsys|mm_interconnect_0|limiter_001|last_dest_id[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|addr_router_001|src_data[78]~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|mm_interconnect_0|limiter_001|save_dest_id~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|limiter_001|last_dest_id\(1));

-- Location: LCCOMB_X29_Y16_N4
\u_qsys|mm_interconnect_0|limiter_001|suppress_change_dest_id~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|limiter_001|suppress_change_dest_id~1_combout\ = (\u_qsys|mm_interconnect_0|limiter_001|last_channel\(4) & ((\u_qsys|mm_interconnect_0|limiter_001|last_dest_id\(1) $ 
-- (\u_qsys|mm_interconnect_0|addr_router_001|src_data[78]~1_combout\)) # (!\u_qsys|mm_interconnect_0|addr_router_001|always1~1_combout\))) # (!\u_qsys|mm_interconnect_0|limiter_001|last_channel\(4) & 
-- ((\u_qsys|mm_interconnect_0|addr_router_001|always1~1_combout\) # (\u_qsys|mm_interconnect_0|limiter_001|last_dest_id\(1) $ (\u_qsys|mm_interconnect_0|addr_router_001|src_data[78]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|limiter_001|last_channel\(4),
	datab => \u_qsys|mm_interconnect_0|limiter_001|last_dest_id\(1),
	datac => \u_qsys|mm_interconnect_0|addr_router_001|always1~1_combout\,
	datad => \u_qsys|mm_interconnect_0|addr_router_001|src_data[78]~1_combout\,
	combout => \u_qsys|mm_interconnect_0|limiter_001|suppress_change_dest_id~1_combout\);

-- Location: LCCOMB_X29_Y16_N22
\u_qsys|mm_interconnect_0|limiter_001|suppress_change_dest_id~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|limiter_001|suppress_change_dest_id~2_combout\ = (\u_qsys|mm_interconnect_0|limiter_001|suppress_change_dest_id~0_combout\ & ((\u_qsys|mm_interconnect_0|limiter_001|suppress_change_dest_id~1_combout\) # 
-- (\u_qsys|mm_interconnect_0|addr_router_001|src_data[77]~0_combout\ $ (\u_qsys|mm_interconnect_0|limiter_001|last_dest_id\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|addr_router_001|src_data[77]~0_combout\,
	datab => \u_qsys|mm_interconnect_0|limiter_001|last_dest_id\(0),
	datac => \u_qsys|mm_interconnect_0|limiter_001|suppress_change_dest_id~1_combout\,
	datad => \u_qsys|mm_interconnect_0|limiter_001|suppress_change_dest_id~0_combout\,
	combout => \u_qsys|mm_interconnect_0|limiter_001|suppress_change_dest_id~2_combout\);

-- Location: LCCOMB_X29_Y16_N30
\u_qsys|mm_interconnect_0|limiter_001|save_dest_id~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|limiter_001|save_dest_id~2_combout\ = (!\u_qsys|nios2_qsys|d_write~q\ & (\u_qsys|nios2_qsys|d_read~q\ & !\u_qsys|mm_interconnect_0|limiter_001|suppress_change_dest_id~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_write~q\,
	datab => \u_qsys|nios2_qsys|d_read~q\,
	datac => \u_qsys|mm_interconnect_0|limiter_001|suppress_change_dest_id~2_combout\,
	combout => \u_qsys|mm_interconnect_0|limiter_001|save_dest_id~2_combout\);

-- Location: FF_X29_Y16_N15
\u_qsys|mm_interconnect_0|limiter_001|last_channel[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|addr_router_001|Equal4~3_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|mm_interconnect_0|limiter_001|save_dest_id~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|limiter_001|last_channel\(3));

-- Location: LCCOMB_X30_Y16_N6
\u_qsys|jtag_uart|av_waitrequest~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|av_waitrequest~0_combout\ = (\u_qsys|mm_interconnect_0|addr_router_001|Equal4~4_combout\ & (\u_qsys|nios2_qsys|d_address_offset_field\(1) & 
-- (!\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & !\u_qsys|jtag_uart|av_waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|addr_router_001|Equal4~4_combout\,
	datab => \u_qsys|nios2_qsys|d_address_offset_field\(1),
	datac => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u_qsys|jtag_uart|av_waitrequest~q\,
	combout => \u_qsys|jtag_uart|av_waitrequest~0_combout\);

-- Location: LCCOMB_X30_Y16_N24
\u_qsys|jtag_uart|av_waitrequest~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|av_waitrequest~1_combout\ = (\u_qsys|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ & (\u_qsys|jtag_uart|av_waitrequest~0_combout\ & 
-- ((\u_qsys|mm_interconnect_0|limiter_001|last_channel\(3)) # (!\u_qsys|mm_interconnect_0|limiter_001|suppress_change_dest_id~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|limiter_001|suppress_change_dest_id~0_combout\,
	datab => \u_qsys|mm_interconnect_0|limiter_001|last_channel\(3),
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datad => \u_qsys|jtag_uart|av_waitrequest~0_combout\,
	combout => \u_qsys|jtag_uart|av_waitrequest~1_combout\);

-- Location: FF_X30_Y16_N25
\u_qsys|jtag_uart|av_waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|av_waitrequest~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|av_waitrequest~q\);

-- Location: LCCOMB_X30_Y16_N4
\u_qsys|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout\ = (\u_qsys|mm_interconnect_0|addr_router_001|Equal4~4_combout\ & (\u_qsys|nios2_qsys|d_address_offset_field\(1) & 
-- (!\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \u_qsys|jtag_uart|av_waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|addr_router_001|Equal4~4_combout\,
	datab => \u_qsys|nios2_qsys|d_address_offset_field\(1),
	datac => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u_qsys|jtag_uart|av_waitrequest~q\,
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout\);

-- Location: LCCOMB_X29_Y17_N26
\u_qsys|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout\) # ((\u_qsys|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4_combout\ & 
-- (\u_qsys|mm_interconnect_0|addr_router_001|src_data[78]~1_combout\ & !\u_qsys|mm_interconnect_0|addr_router_001|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4_combout\,
	datab => \u_qsys|mm_interconnect_0|addr_router_001|src_data[78]~1_combout\,
	datac => \u_qsys|mm_interconnect_0|addr_router_001|Equal1~0_combout\,
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout\,
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\);

-- Location: LCCOMB_X29_Y16_N24
\u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src4_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src4_valid~0_combout\ = (\u_qsys|nios2_qsys|d_write~q\) # ((\u_qsys|mm_interconnect_0|limiter_001|last_channel\(4)) # (!\u_qsys|mm_interconnect_0|limiter_001|has_pending_responses~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_write~q\,
	datab => \u_qsys|mm_interconnect_0|limiter_001|has_pending_responses~q\,
	datad => \u_qsys|mm_interconnect_0|limiter_001|last_channel\(4),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src4_valid~0_combout\);

-- Location: LCCOMB_X31_Y16_N22
\u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src4_valid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src4_valid~1_combout\ = (!\u_qsys|nios2_qsys|d_address_offset_field\(1) & (\u_qsys|mm_interconnect_0|addr_router_001|Equal4~4_combout\ & (\u_qsys|nios2_qsys|d_read~q\ & 
-- \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src4_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_address_offset_field\(1),
	datab => \u_qsys|mm_interconnect_0|addr_router_001|Equal4~4_combout\,
	datac => \u_qsys|nios2_qsys|d_read~q\,
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src4_valid~0_combout\,
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src4_valid~1_combout\);

-- Location: LCCOMB_X31_Y16_N26
\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg~0_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src4_valid~1_combout\ & 
-- (!\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_waitrequest_generated~10_combout\ & (\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & 
-- !\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src4_valid~1_combout\,
	datab => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_waitrequest_generated~10_combout\,
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datad => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X31_Y16_N27
\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X31_Y16_N16
\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg~0_combout\) # 
-- ((\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0),
	datab => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg~0_combout\,
	combout => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X31_Y16_N17
\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X31_Y16_N10
\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (!\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0) & 
-- \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0),
	datad => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X31_Y16_N20
\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src4_valid~1_combout\ & 
-- (!\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_waitrequest_generated~10_combout\ & (\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & 
-- \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src4_valid~1_combout\,
	datab => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_waitrequest_generated~10_combout\,
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datad => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	combout => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X31_Y16_N24
\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- ((\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((!\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)) # 
-- (!\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0),
	datab => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	datac => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X31_Y16_N25
\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X31_Y16_N6
\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter[1]~0_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src4_valid~1_combout\ & 
-- (\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_waitrequest_generated~10_combout\ & (\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & 
-- !\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src4_valid~1_combout\,
	datab => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_waitrequest_generated~10_combout\,
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datad => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X31_Y16_N28
\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter~2_combout\ = (!\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter\(0) & 
-- \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter\(0),
	datad => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter[1]~0_combout\,
	combout => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter~2_combout\);

-- Location: FF_X31_Y16_N29
\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X31_Y16_N30
\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_waitrequest_generated~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_waitrequest_generated~11_combout\ = (!\u_qsys|nios2_qsys|d_address_offset_field\(1) & (\u_qsys|nios2_qsys|d_read~q\ & (\u_qsys|nios2_qsys|d_write~q\ & 
-- !\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_address_offset_field\(1),
	datab => \u_qsys|nios2_qsys|d_read~q\,
	datac => \u_qsys|nios2_qsys|d_write~q\,
	datad => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_waitrequest_generated~11_combout\);

-- Location: LCCOMB_X31_Y16_N2
\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter~1_combout\ = (\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter[1]~0_combout\ & 
-- (\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter\(0) $ (\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter\(0),
	datac => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter\(1),
	datad => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter[1]~0_combout\,
	combout => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter~1_combout\);

-- Location: FF_X31_Y16_N3
\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X31_Y16_N14
\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_waitrequest_generated~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_waitrequest_generated~10_combout\ = (\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter\(1)) # 
-- (\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter\(0) $ (((!\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_waitrequest_generated~11_combout\) # 
-- (!\u_qsys|mm_interconnect_0|addr_router_001|Equal4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|addr_router_001|Equal4~4_combout\,
	datab => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter\(0),
	datac => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_waitrequest_generated~11_combout\,
	datad => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter\(1),
	combout => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_waitrequest_generated~10_combout\);

-- Location: LCCOMB_X31_Y16_N0
\u_qsys|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\ = (\u_qsys|mm_interconnect_0|addr_router_001|always1~1_combout\ & (!\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_waitrequest_generated~10_combout\ & 
-- (\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & !\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|addr_router_001|always1~1_combout\,
	datab => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_waitrequest_generated~10_combout\,
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datad => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\);

-- Location: LCCOMB_X30_Y17_N26
\u_qsys|mm_interconnect_0|cmd_xbar_demux_001|WideOr0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout\) # ((\u_qsys|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\) # 
-- ((\u_qsys|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\) # (\u_qsys|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout\,
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\,
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\,
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\,
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~combout\);

-- Location: LCCOMB_X23_Y16_N18
\u_qsys|nios2_qsys|av_addr_accepted\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datab => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~combout\,
	datad => \u_qsys|mm_interconnect_0|limiter_001|suppress_change_dest_id~2_combout\,
	combout => \u_qsys|nios2_qsys|av_addr_accepted~combout\);

-- Location: FF_X13_Y11_N9
\u_qsys|nios2_qsys|A_mem_baddr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_alu_result\(2),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mem_baddr\(2));

-- Location: LCCOMB_X13_Y11_N18
\u_qsys|nios2_qsys|d_address_offset_field_nxt[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_dcache_management_done_nxt~0_combout\,
	datab => \u_qsys|nios2_qsys|A_mem_baddr\(2),
	datac => \u_qsys|nios2_qsys|M_alu_result\(2),
	datad => \u_qsys|nios2_qsys|A_ctrl_ld_st_bypass~q\,
	combout => \u_qsys|nios2_qsys|d_address_offset_field_nxt[0]~2_combout\);

-- Location: LCCOMB_X23_Y16_N20
\u_qsys|nios2_qsys|d_address_offset_field_nxt[0]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_write~q\,
	datab => \u_qsys|nios2_qsys|d_read~q\,
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~combout\,
	datad => \u_qsys|mm_interconnect_0|limiter_001|suppress_change_dest_id~2_combout\,
	combout => \u_qsys|nios2_qsys|d_address_offset_field_nxt[0]~9_combout\);

-- Location: LCCOMB_X23_Y16_N24
\u_qsys|nios2_qsys|d_address_offset_field_nxt[0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_wb_wr_starting~combout\,
	datab => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datac => \u_qsys|nios2_qsys|A_dc_fill_starting~0_combout\,
	datad => \u_qsys|nios2_qsys|d_address_offset_field_nxt[0]~9_combout\,
	combout => \u_qsys|nios2_qsys|d_address_offset_field_nxt[0]~3_combout\);

-- Location: LCCOMB_X24_Y13_N8
\u_qsys|nios2_qsys|d_address_offset_field_nxt[0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|av_addr_accepted~combout\,
	datab => \u_qsys|nios2_qsys|d_address_offset_field_nxt[0]~2_combout\,
	datac => \u_qsys|nios2_qsys|d_address_offset_field\(0),
	datad => \u_qsys|nios2_qsys|d_address_offset_field_nxt[0]~3_combout\,
	combout => \u_qsys|nios2_qsys|d_address_offset_field_nxt[0]~4_combout\);

-- Location: LCCOMB_X24_Y13_N6
\u_qsys|nios2_qsys|d_address_offset_field[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_wb_wr_active~q\,
	datac => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	datad => \u_qsys|nios2_qsys|d_address_offset_field_nxt[0]~3_combout\,
	combout => \u_qsys|nios2_qsys|d_address_offset_field[0]~0_combout\);

-- Location: FF_X24_Y13_N9
\u_qsys|nios2_qsys|d_address_offset_field[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_address_offset_field_nxt[0]~4_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|d_address_offset_field[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_address_offset_field\(0));

-- Location: LCCOMB_X28_Y14_N16
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data[38]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38) = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\u_qsys|nios2_qsys|d_address_offset_field\(0)) # ((\u_qsys|nios2_qsys|ic_fill_ap_offset\(0) & 
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))) # (!\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (\u_qsys|nios2_qsys|ic_fill_ap_offset\(0) & ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \u_qsys|nios2_qsys|ic_fill_ap_offset\(0),
	datac => \u_qsys|nios2_qsys|d_address_offset_field\(0),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

-- Location: LCCOMB_X28_Y14_N18
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data[39]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\u_qsys|nios2_qsys|d_address_offset_field\(1)) # ((\u_qsys|nios2_qsys|ic_fill_ap_offset\(1) & 
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))) # (!\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (((\u_qsys|nios2_qsys|ic_fill_ap_offset\(1) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \u_qsys|nios2_qsys|d_address_offset_field\(1),
	datac => \u_qsys|nios2_qsys|ic_fill_ap_offset\(1),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39));

-- Location: LCCOMB_X28_Y14_N28
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data[40]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\u_qsys|nios2_qsys|d_address_offset_field\(2)) # ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & 
-- \u_qsys|nios2_qsys|ic_fill_ap_offset\(2))))) # (!\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (\u_qsys|nios2_qsys|ic_fill_ap_offset\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \u_qsys|nios2_qsys|ic_fill_ap_offset\(2),
	datad => \u_qsys|nios2_qsys|d_address_offset_field\(2),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40));

-- Location: LCCOMB_X28_Y17_N12
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data[41]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) = (\u_qsys|nios2_qsys|d_address_line_field\(0) & ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)) # ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & 
-- \u_qsys|nios2_qsys|ic_fill_line\(0))))) # (!\u_qsys|nios2_qsys|d_address_line_field\(0) & (((\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \u_qsys|nios2_qsys|ic_fill_line\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_address_line_field\(0),
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \u_qsys|nios2_qsys|ic_fill_line\(0),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41));

-- Location: LCCOMB_X17_Y13_N4
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data[42]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & ((\u_qsys|nios2_qsys|ic_fill_line\(1)) # ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & 
-- \u_qsys|nios2_qsys|d_address_line_field\(1))))) # (!\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\u_qsys|nios2_qsys|d_address_line_field\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \u_qsys|nios2_qsys|ic_fill_line\(1),
	datad => \u_qsys|nios2_qsys|d_address_line_field\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42));

-- Location: LCCOMB_X17_Y13_N10
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data[43]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & ((\u_qsys|nios2_qsys|ic_fill_line\(2)) # ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & 
-- \u_qsys|nios2_qsys|d_address_line_field\(2))))) # (!\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\u_qsys|nios2_qsys|d_address_line_field\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \u_qsys|nios2_qsys|ic_fill_line\(2),
	datad => \u_qsys|nios2_qsys|d_address_line_field\(2),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43));

-- Location: LCCOMB_X17_Y13_N30
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data[44]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & ((\u_qsys|nios2_qsys|ic_fill_line\(3)) # ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & 
-- \u_qsys|nios2_qsys|d_address_line_field\(3))))) # (!\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (((\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \u_qsys|nios2_qsys|d_address_line_field\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \u_qsys|nios2_qsys|ic_fill_line\(3),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_address_line_field\(3),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44));

-- Location: LCCOMB_X17_Y13_N26
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data[45]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & ((\u_qsys|nios2_qsys|ic_fill_line\(4)) # ((\u_qsys|nios2_qsys|d_address_line_field\(4) & 
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))) # (!\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (\u_qsys|nios2_qsys|d_address_line_field\(4) & (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \u_qsys|nios2_qsys|d_address_line_field\(4),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|ic_fill_line\(4),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45));

-- Location: LCCOMB_X28_Y14_N6
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data[46]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\u_qsys|nios2_qsys|d_address_line_field\(5)) # ((\u_qsys|nios2_qsys|ic_fill_line\(5) & 
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))) # (!\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (\u_qsys|nios2_qsys|ic_fill_line\(5) & ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \u_qsys|nios2_qsys|ic_fill_line\(5),
	datac => \u_qsys|nios2_qsys|d_address_line_field\(5),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46));

-- Location: LCCOMB_X28_Y14_N8
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data[47]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) = (\u_qsys|nios2_qsys|d_address_tag_field\(0) & ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)) # ((\u_qsys|nios2_qsys|ic_fill_line\(6) & 
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))) # (!\u_qsys|nios2_qsys|d_address_tag_field\(0) & (\u_qsys|nios2_qsys|ic_fill_line\(6) & ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_address_tag_field\(0),
	datab => \u_qsys|nios2_qsys|ic_fill_line\(6),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47));

-- Location: LCCOMB_X22_Y15_N14
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data[35]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35) = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \u_qsys|nios2_qsys|d_byteenable\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \u_qsys|nios2_qsys|d_byteenable\(3),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(35));

-- Location: LCCOMB_X22_Y19_N8
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(25),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\);

-- Location: LCCOMB_X16_Y8_N12
\u_qsys|nios2_qsys|D_src2_reg[2]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[2]~122_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datad => \u_qsys|nios2_qsys|M_alu_result\(2),
	combout => \u_qsys|nios2_qsys|D_src2_reg[2]~30_combout\);

-- Location: FF_X16_Y8_N23
\u_qsys|nios2_qsys|W_wr_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_wr_data_unfiltered[2]~122_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|W_wr_data\(2));

-- Location: LCCOMB_X14_Y3_N20
\u_qsys|nios2_qsys|rf_b_rd_port_addr[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_stall~combout\,
	datab => \u_qsys|nios2_qsys|D_iw\(24),
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(24),
	combout => \u_qsys|nios2_qsys|rf_b_rd_port_addr[2]~2_combout\);

-- Location: LCCOMB_X16_Y3_N26
\u_qsys|nios2_qsys|rf_b_rd_port_addr[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(25),
	datac => \u_qsys|nios2_qsys|F_stall~combout\,
	datad => \u_qsys|nios2_qsys|D_iw\(25),
	combout => \u_qsys|nios2_qsys|rf_b_rd_port_addr[3]~3_combout\);

-- Location: LCCOMB_X18_Y3_N30
\u_qsys|nios2_qsys|rf_b_rd_port_addr[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_stall~combout\,
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(26),
	datad => \u_qsys|nios2_qsys|D_iw\(26),
	combout => \u_qsys|nios2_qsys|rf_b_rd_port_addr[4]~4_combout\);

-- Location: LCCOMB_X17_Y10_N16
\u_qsys|nios2_qsys|D_src2[9]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ctrl_src2_choose_imm~q\,
	datab => \u_qsys|nios2_qsys|D_iw\(15),
	datac => \u_qsys|nios2_qsys|D_ctrl_hi_imm16~q\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[9]~11_combout\,
	combout => \u_qsys|nios2_qsys|D_src2[9]~3_combout\);

-- Location: FF_X17_Y10_N17
\u_qsys|nios2_qsys|E_src2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2[9]~3_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2\(9));

-- Location: LCCOMB_X17_Y8_N24
\u_qsys|nios2_qsys|Add17|auto_generated|_~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|E_src2\(9),
	datad => \u_qsys|nios2_qsys|E_ctrl_alu_subtract~q\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|_~1_combout\);

-- Location: LCCOMB_X21_Y7_N0
\u_qsys|nios2_qsys|Add17|auto_generated|result_int[9]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add17|auto_generated|_~2_combout\,
	datab => \u_qsys|nios2_qsys|E_src1\(8),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[8]~17\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[9]~18_combout\,
	cout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[9]~19\);

-- Location: LCCOMB_X21_Y7_N2
\u_qsys|nios2_qsys|Add17|auto_generated|result_int[10]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(9),
	datab => \u_qsys|nios2_qsys|Add17|auto_generated|_~1_combout\,
	datad => VCC,
	cin => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[9]~19\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[10]~20_combout\,
	cout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[10]~21\);

-- Location: LCCOMB_X16_Y12_N0
\u_qsys|nios2_qsys|dc_data_rd_port_addr[7]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_active~q\,
	datac => \u_qsys|nios2_qsys|A_mem_baddr\(9),
	datad => \u_qsys|nios2_qsys|M_alu_result\(9),
	combout => \u_qsys|nios2_qsys|dc_data_rd_port_addr[7]~25_combout\);

-- Location: LCCOMB_X16_Y12_N20
\u_qsys|nios2_qsys|dc_data_rd_port_addr[7]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_stall~q\,
	datab => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[10]~20_combout\,
	datac => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datad => \u_qsys|nios2_qsys|dc_data_rd_port_addr[7]~25_combout\,
	combout => \u_qsys|nios2_qsys|dc_data_rd_port_addr[7]~34_combout\);

-- Location: LCCOMB_X14_Y12_N26
\u_qsys|nios2_qsys|dc_data_rd_port_addr[8]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_alu_result\(10),
	datac => \u_qsys|nios2_qsys|A_mem_baddr\(10),
	datad => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_active~q\,
	combout => \u_qsys|nios2_qsys|dc_data_rd_port_addr[8]~26_combout\);

-- Location: LCCOMB_X12_Y11_N6
\u_qsys|nios2_qsys|dc_data_rd_port_addr[8]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_stall~q\,
	datab => \u_qsys|nios2_qsys|dc_data_rd_port_addr[8]~26_combout\,
	datac => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datad => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[11]~22_combout\,
	combout => \u_qsys|nios2_qsys|dc_data_rd_port_addr[8]~35_combout\);

-- Location: LCCOMB_X29_Y14_N8
\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ = (!\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & 
-- \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datad => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\);

-- Location: LCCOMB_X30_Y14_N22
\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ = (\u_qsys|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg\(0) & !\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg\(0),
	datac => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\);

-- Location: LCCOMB_X18_Y17_N30
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\ = (\u_qsys|nios2_qsys|d_writedata\(0) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_writedata\(0),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\);

-- Location: FF_X19_Y13_N9
\u_qsys|nios2_qsys|A_mem_byte_en[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_mem_byte_en\(0),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mem_byte_en\(0));

-- Location: LCCOMB_X22_Y15_N8
\u_qsys|nios2_qsys|d_byteenable_nxt[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_bypass_pending~combout\,
	datab => \u_qsys|nios2_qsys|M_mem_byte_en\(0),
	datac => \u_qsys|nios2_qsys|A_mem_byte_en\(0),
	datad => \u_qsys|nios2_qsys|d_byteenable_nxt[0]~0_combout\,
	combout => \u_qsys|nios2_qsys|d_byteenable_nxt[0]~1_combout\);

-- Location: FF_X22_Y15_N9
\u_qsys|nios2_qsys|d_byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_byteenable_nxt[0]~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_byteenable\(0));

-- Location: LCCOMB_X30_Y13_N26
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data[32]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32) = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\u_qsys|nios2_qsys|d_byteenable\(0) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|d_byteenable\(0),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(32));

-- Location: LCCOMB_X11_Y9_N14
\u_qsys|nios2_qsys|M_src1[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_src1\(9),
	combout => \u_qsys|nios2_qsys|M_src1[9]~feeder_combout\);

-- Location: FF_X11_Y9_N15
\u_qsys|nios2_qsys|M_src1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_src1[9]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src1\(9));

-- Location: LCCOMB_X11_Y9_N20
\u_qsys|nios2_qsys|A_mul_src1_nxt[9]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datac => \u_qsys|nios2_qsys|M_src1\(9),
	combout => \u_qsys|nios2_qsys|A_mul_src1_nxt[9]~9_combout\);

-- Location: LCCOMB_X19_Y9_N20
\u_qsys|nios2_qsys|M_src1[10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_src1\(10),
	combout => \u_qsys|nios2_qsys|M_src1[10]~feeder_combout\);

-- Location: FF_X19_Y9_N21
\u_qsys|nios2_qsys|M_src1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_src1[10]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src1\(10));

-- Location: LCCOMB_X19_Y9_N22
\u_qsys|nios2_qsys|A_mul_src1_nxt[10]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datad => \u_qsys|nios2_qsys|M_src1\(10),
	combout => \u_qsys|nios2_qsys|A_mul_src1_nxt[10]~10_combout\);

-- Location: LCCOMB_X13_Y9_N6
\u_qsys|nios2_qsys|M_src1[12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_src1\(12),
	combout => \u_qsys|nios2_qsys|M_src1[12]~feeder_combout\);

-- Location: FF_X13_Y9_N7
\u_qsys|nios2_qsys|M_src1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_src1[12]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src1\(12));

-- Location: LCCOMB_X13_Y9_N30
\u_qsys|nios2_qsys|A_mul_src1_nxt[12]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datad => \u_qsys|nios2_qsys|M_src1\(12),
	combout => \u_qsys|nios2_qsys|A_mul_src1_nxt[12]~12_combout\);

-- Location: LCCOMB_X13_Y9_N0
\u_qsys|nios2_qsys|M_src1[13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_src1\(13),
	combout => \u_qsys|nios2_qsys|M_src1[13]~feeder_combout\);

-- Location: FF_X13_Y9_N1
\u_qsys|nios2_qsys|M_src1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_src1[13]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src1\(13));

-- Location: LCCOMB_X13_Y9_N16
\u_qsys|nios2_qsys|A_mul_src1_nxt[13]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datad => \u_qsys|nios2_qsys|M_src1\(13),
	combout => \u_qsys|nios2_qsys|A_mul_src1_nxt[13]~13_combout\);

-- Location: LCCOMB_X13_Y9_N12
\u_qsys|nios2_qsys|M_src1[15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_src1\(15),
	combout => \u_qsys|nios2_qsys|M_src1[15]~feeder_combout\);

-- Location: FF_X13_Y9_N13
\u_qsys|nios2_qsys|M_src1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_src1[15]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src1\(15));

-- Location: LCCOMB_X13_Y9_N20
\u_qsys|nios2_qsys|A_mul_src1_nxt[15]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datad => \u_qsys|nios2_qsys|M_src1\(15),
	combout => \u_qsys|nios2_qsys|A_mul_src1_nxt[15]~15_combout\);

-- Location: FF_X19_Y9_N1
\u_qsys|nios2_qsys|M_src2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_src2\(0),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src2\(0));

-- Location: LCCOMB_X14_Y4_N14
\u_qsys|nios2_qsys|F_ctrl_unsigned_lo_imm16~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_iw[4]~14_combout\,
	datab => \u_qsys|nios2_qsys|F_iw[3]~15_combout\,
	datac => \u_qsys|nios2_qsys|F_iw[5]~13_combout\,
	datad => \u_qsys|nios2_qsys|F_iw[2]~17_combout\,
	combout => \u_qsys|nios2_qsys|F_ctrl_unsigned_lo_imm16~0_combout\);

-- Location: LCCOMB_X14_Y4_N4
\u_qsys|nios2_qsys|F_ctrl_unsigned_lo_imm16~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_op_slli~0_combout\,
	datab => \u_qsys|nios2_qsys|F_ctrl_unsigned_lo_imm16~0_combout\,
	datac => \u_qsys|nios2_qsys|F_iw[1]~16_combout\,
	datad => \u_qsys|nios2_qsys|F_iw[0]~18_combout\,
	combout => \u_qsys|nios2_qsys|F_ctrl_unsigned_lo_imm16~1_combout\);

-- Location: FF_X14_Y4_N5
\u_qsys|nios2_qsys|D_ctrl_unsigned_lo_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_ctrl_unsigned_lo_imm16~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_ctrl_unsigned_lo_imm16~q\);

-- Location: LCCOMB_X19_Y6_N22
\u_qsys|nios2_qsys|D_src2[30]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ctrl_hi_imm16~q\,
	datac => \u_qsys|nios2_qsys|D_ctrl_src2_choose_imm~q\,
	datad => \u_qsys|nios2_qsys|D_ctrl_unsigned_lo_imm16~q\,
	combout => \u_qsys|nios2_qsys|D_src2[30]~14_combout\);

-- Location: FF_X21_Y9_N11
\u_qsys|nios2_qsys|M_src2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_src2\(1),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src2\(1));

-- Location: LCCOMB_X28_Y16_N22
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1349w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1349w[3]~0_combout\ = (!\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(49) & (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(48) & 
-- (!\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(50) & \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1379w[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(49),
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(48),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(50),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1379w[3]~0_combout\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1349w[3]~0_combout\);

-- Location: LCCOMB_X19_Y12_N6
\u_qsys|nios2_qsys|E_mem_byte_en[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_iw\(4),
	datab => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[2]~4_combout\,
	datac => \u_qsys|nios2_qsys|E_iw\(3),
	datad => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[1]~2_combout\,
	combout => \u_qsys|nios2_qsys|E_mem_byte_en[2]~4_combout\);

-- Location: FF_X19_Y12_N7
\u_qsys|nios2_qsys|M_mem_byte_en[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_mem_byte_en[2]~4_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_mem_byte_en\(2));

-- Location: FF_X22_Y15_N17
\u_qsys|nios2_qsys|A_mem_byte_en[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_mem_byte_en\(2),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mem_byte_en\(2));

-- Location: LCCOMB_X22_Y15_N18
\u_qsys|nios2_qsys|d_byteenable_nxt[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_bypass_pending~combout\,
	datab => \u_qsys|nios2_qsys|d_byteenable_nxt[0]~0_combout\,
	datac => \u_qsys|nios2_qsys|M_mem_byte_en\(2),
	datad => \u_qsys|nios2_qsys|A_mem_byte_en\(2),
	combout => \u_qsys|nios2_qsys|d_byteenable_nxt[2]~4_combout\);

-- Location: FF_X22_Y15_N19
\u_qsys|nios2_qsys|d_byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_byteenable_nxt[2]~4_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_byteenable\(2));

-- Location: LCCOMB_X22_Y15_N30
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data[34]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(34) = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0)) # ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1) & \u_qsys|nios2_qsys|d_byteenable\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_byteenable\(2),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(34));

-- Location: FF_X21_Y14_N19
\u_qsys|nios2_qsys|M_src2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_src2\(2),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src2\(2));

-- Location: LCCOMB_X18_Y3_N0
\u_qsys|nios2_qsys|rf_a_rd_port_addr[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_stall~combout\,
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(27),
	datad => \u_qsys|nios2_qsys|D_iw\(27),
	combout => \u_qsys|nios2_qsys|rf_a_rd_port_addr[0]~0_combout\);

-- Location: LCCOMB_X18_Y3_N2
\u_qsys|nios2_qsys|rf_a_rd_port_addr[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_stall~combout\,
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(28),
	datac => \u_qsys|nios2_qsys|D_iw\(28),
	combout => \u_qsys|nios2_qsys|rf_a_rd_port_addr[1]~1_combout\);

-- Location: FF_X23_Y10_N29
\u_qsys|nios2_qsys|E_src2_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[18]~42_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2_reg\(18));

-- Location: LCCOMB_X18_Y10_N2
\u_qsys|nios2_qsys|E_st_data[18]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_src2_reg\(18),
	datac => \u_qsys|nios2_qsys|E_src2_reg\(2),
	datad => \u_qsys|nios2_qsys|E_iw\(4),
	combout => \u_qsys|nios2_qsys|E_st_data[18]~5_combout\);

-- Location: FF_X18_Y10_N3
\u_qsys|nios2_qsys|M_st_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_st_data[18]~5_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_st_data\(18));

-- Location: FF_X22_Y13_N5
\u_qsys|nios2_qsys|A_st_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_st_data\(18),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_st_data\(18));

-- Location: LCCOMB_X22_Y17_N6
\u_qsys|nios2_qsys|d_writedata[18]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_bypass_pending~combout\,
	datab => \u_qsys|nios2_qsys|M_st_data\(18),
	datad => \u_qsys|nios2_qsys|A_st_data\(18),
	combout => \u_qsys|nios2_qsys|d_writedata[18]~14_combout\);

-- Location: LCCOMB_X13_Y10_N12
\u_qsys|nios2_qsys|A_dc_xfer_rd_data_active~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_active~q\,
	combout => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_active~feeder_combout\);

-- Location: FF_X13_Y10_N13
\u_qsys|nios2_qsys|A_dc_xfer_rd_data_active\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_active~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_active~q\);

-- Location: LCCOMB_X13_Y10_N20
\u_qsys|nios2_qsys|A_dc_xfer_wr_active~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_active~q\,
	combout => \u_qsys|nios2_qsys|A_dc_xfer_wr_active~feeder_combout\);

-- Location: FF_X13_Y10_N21
\u_qsys|nios2_qsys|A_dc_xfer_wr_active\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_wr_active~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_wr_active~q\);

-- Location: LCCOMB_X23_Y16_N10
\u_qsys|nios2_qsys|A_dc_wb_rd_en\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_wb_rd_data_starting~q\,
	datab => \u_qsys|nios2_qsys|av_wr_data_transfer~0_combout\,
	datac => \u_qsys|nios2_qsys|A_dc_wb_rd_addr_starting~q\,
	datad => \u_qsys|nios2_qsys|A_dc_wb_wr_starting~combout\,
	combout => \u_qsys|nios2_qsys|A_dc_wb_rd_en~combout\);

-- Location: LCCOMB_X10_Y11_N22
\u_qsys|nios2_qsys|M_ctrl_st_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_iw\(1),
	datac => \u_qsys|nios2_qsys|E_iw\(0),
	datad => \u_qsys|nios2_qsys|E_iw\(2),
	combout => \u_qsys|nios2_qsys|M_ctrl_st_nxt~0_combout\);

-- Location: FF_X10_Y11_N23
\u_qsys|nios2_qsys|M_ctrl_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_ctrl_st_nxt~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_ctrl_st~q\);

-- Location: LCCOMB_X10_Y11_N6
\u_qsys|nios2_qsys|M_valid_st_writes_mem\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|M_ctrl_st~q\,
	datad => \u_qsys|nios2_qsys|M_valid_from_E~q\,
	combout => \u_qsys|nios2_qsys|M_valid_st_writes_mem~combout\);

-- Location: FF_X10_Y11_N7
\u_qsys|nios2_qsys|A_valid_st_writes_mem\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_valid_st_writes_mem~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_valid_st_writes_mem~q\);

-- Location: LCCOMB_X13_Y11_N20
\u_qsys|nios2_qsys|A_dc_xfer_rd_addr_offset_match~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_offset\(1),
	datab => \u_qsys|nios2_qsys|A_mem_baddr\(2),
	datac => \u_qsys|nios2_qsys|A_mem_baddr\(3),
	datad => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_offset\(0),
	combout => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_offset_match~0_combout\);

-- Location: LCCOMB_X13_Y11_N24
\u_qsys|nios2_qsys|A_dc_xfer_rd_addr_offset_match\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_valid_st_writes_mem~q\,
	datab => \u_qsys|nios2_qsys|A_mem_baddr\(4),
	datac => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_offset\(2),
	datad => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_offset_match~0_combout\,
	combout => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_offset_match~combout\);

-- Location: FF_X13_Y11_N25
\u_qsys|nios2_qsys|A_dc_xfer_rd_data_offset_match\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_offset_match~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_offset_match~q\);

-- Location: LCCOMB_X23_Y12_N6
\u_qsys|nios2_qsys|A_dc_rd_data[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(0),
	combout => \u_qsys|nios2_qsys|A_dc_rd_data[0]~feeder_combout\);

-- Location: FF_X23_Y12_N7
\u_qsys|nios2_qsys|A_dc_rd_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_rd_data[0]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_rd_data\(0));

-- Location: LCCOMB_X23_Y12_N26
\u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_offset_match~q\,
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(0),
	datad => \u_qsys|nios2_qsys|A_dc_rd_data\(0),
	combout => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[0]~0_combout\);

-- Location: FF_X23_Y12_N27
\u_qsys|nios2_qsys|A_dc_xfer_wr_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[0]~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(0));

-- Location: LCCOMB_X13_Y12_N16
\u_qsys|nios2_qsys|A_dc_xfer_wr_offset_nxt[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|A_dc_xfer_wr_offset\(0),
	datad => \u_qsys|nios2_qsys|A_dc_xfer_wr_starting~q\,
	combout => \u_qsys|nios2_qsys|A_dc_xfer_wr_offset_nxt[0]~0_combout\);

-- Location: FF_X13_Y12_N17
\u_qsys|nios2_qsys|A_dc_xfer_wr_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_wr_offset_nxt[0]~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_wr_offset\(0));

-- Location: LCCOMB_X13_Y12_N0
\u_qsys|nios2_qsys|A_dc_xfer_wr_offset_nxt[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_dc_xfer_wr_starting~q\,
	datac => \u_qsys|nios2_qsys|A_dc_xfer_wr_offset\(1),
	datad => \u_qsys|nios2_qsys|A_dc_xfer_wr_offset\(0),
	combout => \u_qsys|nios2_qsys|A_dc_xfer_wr_offset_nxt[1]~1_combout\);

-- Location: FF_X13_Y12_N1
\u_qsys|nios2_qsys|A_dc_xfer_wr_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_wr_offset_nxt[1]~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_wr_offset\(1));

-- Location: LCCOMB_X13_Y12_N2
\u_qsys|nios2_qsys|A_dc_xfer_wr_offset_nxt[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_xfer_wr_offset\(0),
	datab => \u_qsys|nios2_qsys|A_dc_xfer_wr_starting~q\,
	datac => \u_qsys|nios2_qsys|A_dc_xfer_wr_offset\(2),
	datad => \u_qsys|nios2_qsys|A_dc_xfer_wr_offset\(1),
	combout => \u_qsys|nios2_qsys|A_dc_xfer_wr_offset_nxt[2]~2_combout\);

-- Location: FF_X13_Y12_N3
\u_qsys|nios2_qsys|A_dc_xfer_wr_offset[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_wr_offset_nxt[2]~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_wr_offset\(2));

-- Location: LCCOMB_X23_Y16_N12
\u_qsys|nios2_qsys|A_dc_wb_rd_addr_offset_nxt[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|A_dc_wb_rd_addr_offset\(0),
	datad => \u_qsys|nios2_qsys|A_dc_wb_rd_addr_starting~q\,
	combout => \u_qsys|nios2_qsys|A_dc_wb_rd_addr_offset_nxt[0]~0_combout\);

-- Location: FF_X23_Y16_N13
\u_qsys|nios2_qsys|A_dc_wb_rd_addr_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_wb_rd_addr_offset_nxt[0]~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|A_dc_wb_rd_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_wb_rd_addr_offset\(0));

-- Location: LCCOMB_X23_Y16_N14
\u_qsys|nios2_qsys|A_dc_wb_rd_addr_offset_nxt[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_wb_rd_addr_offset\(0),
	datac => \u_qsys|nios2_qsys|A_dc_wb_rd_addr_offset\(1),
	datad => \u_qsys|nios2_qsys|A_dc_wb_rd_addr_starting~q\,
	combout => \u_qsys|nios2_qsys|A_dc_wb_rd_addr_offset_nxt[1]~1_combout\);

-- Location: FF_X23_Y16_N15
\u_qsys|nios2_qsys|A_dc_wb_rd_addr_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_wb_rd_addr_offset_nxt[1]~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|A_dc_wb_rd_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_wb_rd_addr_offset\(1));

-- Location: LCCOMB_X23_Y16_N16
\u_qsys|nios2_qsys|A_dc_wb_rd_addr_offset_nxt[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_wb_rd_addr_offset\(0),
	datab => \u_qsys|nios2_qsys|A_dc_wb_rd_addr_offset\(1),
	datac => \u_qsys|nios2_qsys|A_dc_wb_rd_addr_offset\(2),
	datad => \u_qsys|nios2_qsys|A_dc_wb_rd_addr_starting~q\,
	combout => \u_qsys|nios2_qsys|A_dc_wb_rd_addr_offset_nxt[2]~2_combout\);

-- Location: FF_X23_Y16_N17
\u_qsys|nios2_qsys|A_dc_wb_rd_addr_offset[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_wb_rd_addr_offset_nxt[2]~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|A_dc_wb_rd_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_wb_rd_addr_offset\(2));

-- Location: LCCOMB_X18_Y17_N20
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data[38]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data\(38) = (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & ((\u_qsys|nios2_qsys|ic_fill_ap_offset\(0)) # ((\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & 
-- \u_qsys|nios2_qsys|d_address_offset_field\(0))))) # (!\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & (\u_qsys|nios2_qsys|d_address_offset_field\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \u_qsys|nios2_qsys|d_address_offset_field\(0),
	datad => \u_qsys|nios2_qsys|ic_fill_ap_offset\(0),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data\(38));

-- Location: FF_X18_Y17_N21
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data\(38),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(0));

-- Location: LCCOMB_X17_Y18_N10
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data[42]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data\(42) = (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & ((\u_qsys|nios2_qsys|d_address_line_field\(1)) # ((\u_qsys|nios2_qsys|ic_fill_line\(1) & 
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0))))) # (!\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & (\u_qsys|nios2_qsys|ic_fill_line\(1) & (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datab => \u_qsys|nios2_qsys|ic_fill_line\(1),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datad => \u_qsys|nios2_qsys|d_address_line_field\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data\(42));

-- Location: FF_X17_Y18_N11
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data\(42),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(4));

-- Location: LCCOMB_X28_Y14_N10
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data[39]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data\(39) = (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & ((\u_qsys|nios2_qsys|d_address_offset_field\(1)) # ((\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & 
-- \u_qsys|nios2_qsys|ic_fill_ap_offset\(1))))) # (!\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & (\u_qsys|nios2_qsys|ic_fill_ap_offset\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datac => \u_qsys|nios2_qsys|ic_fill_ap_offset\(1),
	datad => \u_qsys|nios2_qsys|d_address_offset_field\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data\(39));

-- Location: FF_X28_Y14_N11
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data\(39),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(1));

-- Location: LCCOMB_X28_Y14_N20
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data[40]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data\(40) = (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & ((\u_qsys|nios2_qsys|d_address_offset_field\(2)) # ((\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & 
-- \u_qsys|nios2_qsys|ic_fill_ap_offset\(2))))) # (!\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & (\u_qsys|nios2_qsys|ic_fill_ap_offset\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datac => \u_qsys|nios2_qsys|ic_fill_ap_offset\(2),
	datad => \u_qsys|nios2_qsys|d_address_offset_field\(2),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data\(40));

-- Location: FF_X28_Y14_N21
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data\(40),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(2));

-- Location: LCCOMB_X17_Y18_N0
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data[41]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data\(41) = (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & ((\u_qsys|nios2_qsys|d_address_line_field\(0)) # ((\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & 
-- \u_qsys|nios2_qsys|ic_fill_line\(0))))) # (!\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & (((\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & \u_qsys|nios2_qsys|ic_fill_line\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datab => \u_qsys|nios2_qsys|d_address_line_field\(0),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datad => \u_qsys|nios2_qsys|ic_fill_line\(0),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data\(41));

-- Location: FF_X17_Y18_N1
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data\(41),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(3));

-- Location: LCCOMB_X17_Y18_N30
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(4),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(1),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(2),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(3),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal0~1_combout\);

-- Location: LCCOMB_X17_Y13_N6
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data[45]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data\(45) = (\u_qsys|nios2_qsys|ic_fill_line\(4) & ((\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & 
-- \u_qsys|nios2_qsys|d_address_line_field\(4))))) # (!\u_qsys|nios2_qsys|ic_fill_line\(4) & (((\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \u_qsys|nios2_qsys|d_address_line_field\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|ic_fill_line\(4),
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_address_line_field\(4),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data\(45));

-- Location: FF_X17_Y13_N7
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data\(45),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(7));

-- Location: LCCOMB_X17_Y13_N22
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data[44]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data\(44) = (\u_qsys|nios2_qsys|ic_fill_line\(3) & ((\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & 
-- \u_qsys|nios2_qsys|d_address_line_field\(3))))) # (!\u_qsys|nios2_qsys|ic_fill_line\(3) & (((\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \u_qsys|nios2_qsys|d_address_line_field\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|ic_fill_line\(3),
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_address_line_field\(3),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data\(44));

-- Location: FF_X17_Y13_N23
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data\(44),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(6));

-- Location: LCCOMB_X17_Y13_N24
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data[43]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data\(43) = (\u_qsys|nios2_qsys|ic_fill_line\(2) & ((\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & 
-- \u_qsys|nios2_qsys|d_address_line_field\(2))))) # (!\u_qsys|nios2_qsys|ic_fill_line\(2) & (((\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \u_qsys|nios2_qsys|d_address_line_field\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|ic_fill_line\(2),
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_address_line_field\(2),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data\(43));

-- Location: FF_X17_Y13_N25
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data\(43),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(5));

-- Location: LCCOMB_X16_Y16_N14
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(7),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(6),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(8),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(5),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal0~0_combout\);

-- Location: LCCOMB_X17_Y18_N8
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(0),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal0~1_combout\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal0~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal0~2_combout\);

-- Location: LCCOMB_X11_Y17_N2
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[27]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(27),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[27]~feeder_combout\);

-- Location: FF_X11_Y17_N3
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[27]~feeder_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(27));

-- Location: LCCOMB_X12_Y15_N16
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[36]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(36),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[36]~feeder_combout\);

-- Location: FF_X12_Y15_N17
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[36]~feeder_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(36));

-- Location: LCCOMB_X11_Y19_N8
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[37]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(37),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[37]~feeder_combout\);

-- Location: FF_X11_Y19_N9
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[37]~feeder_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(37));

-- Location: LCCOMB_X13_Y21_N26
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|ir\(0),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|ir\(1),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|enable_action_strobe~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\);

-- Location: LCCOMB_X12_Y17_N26
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(27),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(36),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(37),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~6_combout\);

-- Location: FF_X12_Y17_N27
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~6_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(27));

-- Location: LCCOMB_X18_Y17_N8
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~1_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(0),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~1_combout\);

-- Location: FF_X18_Y17_N9
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(0));

-- Location: LCCOMB_X11_Y17_N14
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[26]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(26),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[26]~feeder_combout\);

-- Location: FF_X11_Y17_N15
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[26]~feeder_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(26));

-- Location: LCCOMB_X16_Y17_N10
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(2),
	datad => VCC,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	cout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[0]~1\);

-- Location: LCCOMB_X16_Y17_N0
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(26),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(34),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg~0_combout\);

-- Location: LCCOMB_X13_Y21_N28
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|ir\(1),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|enable_action_strobe~q\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|ir\(0),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\);

-- Location: FF_X16_Y17_N1
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg~0_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(2));

-- Location: LCCOMB_X16_Y17_N12
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(3),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[0]~1\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	cout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[1]~3\);

-- Location: LCCOMB_X16_Y17_N2
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(27),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(34),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg~2_combout\);

-- Location: FF_X16_Y17_N3
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg~2_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(3));

-- Location: FF_X11_Y19_N29
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(28),
	sload => VCC,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(28));

-- Location: LCCOMB_X16_Y17_N14
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(4),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[1]~3\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	cout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[2]~5\);

-- Location: LCCOMB_X17_Y17_N0
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(34),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(28),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg~1_combout\);

-- Location: FF_X17_Y17_N1
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg~1_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(4));

-- Location: LCCOMB_X17_Y18_N24
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(3),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(2),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(4),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|Equal0~0_combout\);

-- Location: LCCOMB_X17_Y18_N26
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_addr[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(0),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(2),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_addr[0]~0_combout\);

-- Location: LCCOMB_X17_Y18_N4
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_addr[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(3),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(1),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_addr[1]~1_combout\);

-- Location: LCCOMB_X17_Y18_N22
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_addr[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(2),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(4),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_addr[2]~2_combout\);

-- Location: LCCOMB_X12_Y15_N26
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~29_combout\);

-- Location: LCCOMB_X17_Y18_N2
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(3),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(2),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(4),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|Equal0~1_combout\);

-- Location: LCCOMB_X11_Y18_N16
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[30]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(30),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[30]~feeder_combout\);

-- Location: FF_X11_Y18_N17
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[30]~feeder_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(30));

-- Location: LCCOMB_X16_Y17_N16
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[3]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(5),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[2]~5\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	cout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[3]~7\);

-- Location: LCCOMB_X16_Y17_N18
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[4]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(6),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[3]~7\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	cout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[4]~9\);

-- Location: LCCOMB_X16_Y17_N6
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(30),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(34),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg~4_combout\);

-- Location: FF_X16_Y17_N7
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg~4_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(6));

-- Location: LCCOMB_X17_Y18_N28
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_addr[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(6),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(4),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_addr[4]~4_combout\);

-- Location: LCCOMB_X10_Y15_N0
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|rst_controller|r_sync_rst~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\);

-- Location: FF_X10_Y15_N1
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|the_altera_std_synchronizer|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\);

-- Location: LCCOMB_X10_Y15_N12
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\);

-- Location: FF_X10_Y15_N13
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0));

-- Location: LCCOMB_X11_Y18_N24
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(34),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a~combout\);

-- Location: FF_X11_Y17_N19
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(24),
	sload => VCC,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(24));

-- Location: LCCOMB_X10_Y15_N14
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|resetlatch~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|resetlatch~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(24),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|resetlatch~0_combout\);

-- Location: FF_X10_Y15_N15
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|resetlatch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|resetlatch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|resetlatch~q\);

-- Location: LCCOMB_X11_Y18_N28
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|resetlatch~q\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(34),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|Mux37~0_combout\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~50_combout\);

-- Location: LCCOMB_X12_Y15_N12
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[33]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[33]~31_combout\);

-- Location: FF_X11_Y18_N29
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~50_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(33));

-- Location: LCCOMB_X11_Y18_N10
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[33]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(33),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[33]~feeder_combout\);

-- Location: FF_X11_Y18_N11
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[33]~feeder_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(33));

-- Location: LCCOMB_X16_Y17_N20
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[5]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(7),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[4]~9\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	cout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[5]~11\);

-- Location: LCCOMB_X16_Y17_N22
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[6]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(8),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[5]~11\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	cout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[6]~13\);

-- Location: LCCOMB_X16_Y17_N24
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[7]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(9),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[6]~13\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	cout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[7]~15\);

-- Location: LCCOMB_X16_Y17_N30
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(34),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(33),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg~7_combout\);

-- Location: FF_X16_Y17_N31
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg~7_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(9));

-- Location: LCCOMB_X16_Y16_N4
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_addr[7]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(9),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(7),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_addr[7]~7_combout\);

-- Location: LCCOMB_X18_Y17_N6
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data[32]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data\(32) = (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\u_qsys|nios2_qsys|d_byteenable\(0) & \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datab => \u_qsys|nios2_qsys|d_byteenable\(0),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data\(32));

-- Location: FF_X18_Y17_N7
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data\(32),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|byteenable\(0));

-- Location: LCCOMB_X18_Y17_N0
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_byteenable[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|byteenable\(0),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_byteenable[0]~0_combout\);

-- Location: FF_X22_Y9_N7
\u_qsys|nios2_qsys|E_src2_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[6]~20_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2_reg\(6));

-- Location: LCCOMB_X19_Y13_N22
\u_qsys|nios2_qsys|M_st_data[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_src2_reg\(6),
	combout => \u_qsys|nios2_qsys|M_st_data[6]~feeder_combout\);

-- Location: FF_X19_Y13_N23
\u_qsys|nios2_qsys|M_st_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_st_data[6]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_st_data\(6));

-- Location: FF_X19_Y13_N15
\u_qsys|nios2_qsys|A_st_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_st_data\(6),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_st_data\(6));

-- Location: LCCOMB_X16_Y15_N22
\u_qsys|nios2_qsys|d_writedata[6]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_bypass_pending~combout\,
	datab => \u_qsys|nios2_qsys|A_st_data\(6),
	datad => \u_qsys|nios2_qsys|M_st_data\(6),
	combout => \u_qsys|nios2_qsys|d_writedata[6]~25_combout\);

-- Location: FF_X10_Y11_N27
\u_qsys|nios2_qsys|A_ctrl_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_ctrl_st~q\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_ctrl_st~q\);

-- Location: LCCOMB_X13_Y11_N12
\u_qsys|nios2_qsys|A_dc_fill_wr_data~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_fill_dp_offset\(1),
	datab => \u_qsys|nios2_qsys|A_dc_fill_dp_offset\(0),
	datac => \u_qsys|nios2_qsys|A_mem_baddr\(2),
	datad => \u_qsys|nios2_qsys|A_mem_baddr\(3),
	combout => \u_qsys|nios2_qsys|A_dc_fill_wr_data~0_combout\);

-- Location: LCCOMB_X13_Y11_N22
\u_qsys|nios2_qsys|A_dc_fill_wr_data~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	datab => \u_qsys|nios2_qsys|A_dc_fill_dp_offset\(2),
	datac => \u_qsys|nios2_qsys|A_dc_fill_wr_data~0_combout\,
	datad => \u_qsys|nios2_qsys|A_mem_baddr\(4),
	combout => \u_qsys|nios2_qsys|A_dc_fill_wr_data~1_combout\);

-- Location: LCCOMB_X10_Y11_N26
\u_qsys|nios2_qsys|A_dc_fill_wr_data~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|A_ctrl_st~q\,
	datad => \u_qsys|nios2_qsys|A_dc_fill_wr_data~1_combout\,
	combout => \u_qsys|nios2_qsys|A_dc_fill_wr_data~2_combout\);

-- Location: LCCOMB_X19_Y13_N8
\u_qsys|nios2_qsys|dc_data_wr_port_data[1]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_valid_st_bypass_hit_wr_en~combout\,
	datab => \u_qsys|nios2_qsys|A_dc_fill_wr_data~2_combout\,
	datac => \u_qsys|nios2_qsys|A_mem_byte_en\(0),
	datad => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[1]~6_combout\);

-- Location: FF_X18_Y8_N19
\u_qsys|nios2_qsys|E_src2_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[4]~26_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2_reg\(4));

-- Location: LCCOMB_X22_Y14_N4
\u_qsys|nios2_qsys|M_st_data[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_src2_reg\(4),
	combout => \u_qsys|nios2_qsys|M_st_data[4]~feeder_combout\);

-- Location: FF_X22_Y14_N5
\u_qsys|nios2_qsys|M_st_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_st_data[4]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_st_data\(4));

-- Location: FF_X22_Y14_N11
\u_qsys|nios2_qsys|A_st_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_st_data\(4),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_st_data\(4));

-- Location: LCCOMB_X19_Y12_N4
\u_qsys|nios2_qsys|E_mem_byte_en[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_iw\(4),
	datab => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[2]~4_combout\,
	datac => \u_qsys|nios2_qsys|E_iw\(3),
	datad => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[1]~2_combout\,
	combout => \u_qsys|nios2_qsys|E_mem_byte_en[1]~7_combout\);

-- Location: FF_X19_Y12_N5
\u_qsys|nios2_qsys|M_mem_byte_en[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_mem_byte_en[1]~7_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_mem_byte_en\(1));

-- Location: FF_X22_Y15_N23
\u_qsys|nios2_qsys|A_mem_byte_en[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_mem_byte_en\(1),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mem_byte_en\(1));

-- Location: LCCOMB_X22_Y15_N22
\u_qsys|nios2_qsys|dc_data_wr_port_data[8]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	datab => \u_qsys|nios2_qsys|A_dc_valid_st_bypass_hit_wr_en~combout\,
	datac => \u_qsys|nios2_qsys|A_mem_byte_en\(1),
	datad => \u_qsys|nios2_qsys|A_dc_fill_wr_data~2_combout\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[8]~0_combout\);

-- Location: LCCOMB_X17_Y18_N16
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(0),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal0~1_combout\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal0~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal1~0_combout\);

-- Location: LCCOMB_X25_Y15_N10
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[31]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[31]~feeder_combout\);

-- Location: LCCOMB_X29_Y18_N24
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~0_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \u_qsys|nios2_qsys|hbreak_enabled~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \u_qsys|nios2_qsys|hbreak_enabled~q\,
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~0_combout\);

-- Location: FF_X29_Y18_N25
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|debugaccess\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|debugaccess~q\);

-- Location: LCCOMB_X29_Y18_N22
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|debugaccess~q\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|write~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\);

-- Location: FF_X25_Y15_N11
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[31]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable\(31));

-- Location: LCCOMB_X22_Y15_N0
\u_qsys|nios2_qsys|d_byteenable_nxt[1]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_mem_byte_en\(1),
	datab => \u_qsys|nios2_qsys|d_byteenable_nxt[0]~0_combout\,
	datac => \u_qsys|nios2_qsys|A_mem_byte_en\(1),
	datad => \u_qsys|nios2_qsys|A_mem_bypass_pending~combout\,
	combout => \u_qsys|nios2_qsys|d_byteenable_nxt[1]~3_combout\);

-- Location: FF_X22_Y15_N1
\u_qsys|nios2_qsys|d_byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_byteenable_nxt[1]~3_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_byteenable\(1));

-- Location: LCCOMB_X18_Y17_N12
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data[33]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data\(33) = (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \u_qsys|nios2_qsys|d_byteenable\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_byteenable\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data\(33));

-- Location: FF_X18_Y17_N13
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data\(33),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|byteenable\(1));

-- Location: LCCOMB_X18_Y17_N14
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_byteenable[1]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|byteenable\(1),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_byteenable[1]~3_combout\);

-- Location: LCCOMB_X14_Y18_N8
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[11]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|Equal0~1_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[11]~11_combout\);

-- Location: FF_X18_Y10_N7
\u_qsys|nios2_qsys|E_src2_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[7]~17_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2_reg\(7));

-- Location: LCCOMB_X18_Y10_N24
\u_qsys|nios2_qsys|M_st_data[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_src2_reg\(7),
	combout => \u_qsys|nios2_qsys|M_st_data[7]~feeder_combout\);

-- Location: FF_X18_Y10_N25
\u_qsys|nios2_qsys|M_st_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_st_data[7]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_st_data\(7));

-- Location: FF_X19_Y13_N29
\u_qsys|nios2_qsys|A_st_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_st_data\(7),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_st_data\(7));

-- Location: LCCOMB_X18_Y14_N0
\u_qsys|nios2_qsys|d_writedata[7]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_st_data\(7),
	datab => \u_qsys|nios2_qsys|A_mem_bypass_pending~combout\,
	datad => \u_qsys|nios2_qsys|M_st_data\(7),
	combout => \u_qsys|nios2_qsys|d_writedata[7]~1_combout\);

-- Location: LCCOMB_X19_Y13_N2
\u_qsys|nios2_qsys|A_dc_rd_data[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(3),
	combout => \u_qsys|nios2_qsys|A_dc_rd_data[3]~feeder_combout\);

-- Location: FF_X19_Y13_N3
\u_qsys|nios2_qsys|A_dc_rd_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_rd_data[3]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_rd_data\(3));

-- Location: LCCOMB_X19_Y13_N6
\u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[3]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(3),
	datac => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_offset_match~q\,
	datad => \u_qsys|nios2_qsys|A_dc_rd_data\(3),
	combout => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[3]~4_combout\);

-- Location: FF_X19_Y13_N7
\u_qsys|nios2_qsys|A_dc_xfer_wr_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[3]~4_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(3));

-- Location: FF_X22_Y14_N29
\u_qsys|nios2_qsys|A_dc_rd_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(4),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_rd_data\(4));

-- Location: LCCOMB_X22_Y14_N8
\u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[4]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_offset_match~q\,
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(4),
	datad => \u_qsys|nios2_qsys|A_dc_rd_data\(4),
	combout => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[4]~5_combout\);

-- Location: FF_X22_Y14_N9
\u_qsys|nios2_qsys|A_dc_xfer_wr_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[4]~5_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(4));

-- Location: LCCOMB_X13_Y16_N2
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = 
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (((VCC) # (!\u_qsys|jtag_uart|wr_rfifo~combout\)))
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = 
-- CARRY(\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (!\u_qsys|jtag_uart|wr_rfifo~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \u_qsys|jtag_uart|wr_rfifo~combout\,
	datad => VCC,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X13_Y20_N0
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|state~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|state~0_combout\);

-- Location: LCCOMB_X18_Y20_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\);

-- Location: LCCOMB_X18_Y20_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\);

-- Location: LCCOMB_X18_Y20_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\);

-- Location: LCCOMB_X22_Y20_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\);

-- Location: FF_X22_Y20_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\);

-- Location: LCCOMB_X18_Y20_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\);

-- Location: LCCOMB_X18_Y20_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\);

-- Location: FF_X18_Y20_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\);

-- Location: LCCOMB_X13_Y20_N2
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\);

-- Location: FF_X13_Y20_N1
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|state~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift\(10));

-- Location: FF_X14_Y19_N25
\u_qsys|jtag_uart|t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|t_dav~q\);

-- Location: LCCOMB_X13_Y19_N8
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|jtag_uart|t_dav~q\,
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout\);

-- Location: FF_X13_Y19_N9
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav~q\);

-- Location: LCCOMB_X13_Y19_N10
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write_stalled~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift\(10),
	datab => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav~q\,
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write_stalled~q\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write_stalled~0_combout\);

-- Location: LCCOMB_X13_Y20_N22
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count[9]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count[9]~0_combout\);

-- Location: LCCOMB_X13_Y19_N14
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|jupdate~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\);

-- Location: LCCOMB_X13_Y19_N16
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|state~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|state~1_combout\);

-- Location: LCCOMB_X13_Y19_N18
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|state~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|state~0_combout\,
	datab => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|state~q\,
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|state~1_combout\,
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|state~2_combout\);

-- Location: FF_X13_Y19_N19
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|state~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|state~q\);

-- Location: LCCOMB_X13_Y20_N30
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count\(1),
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count~10_combout\);

-- Location: FF_X13_Y20_N31
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count\(2));

-- Location: LCCOMB_X13_Y20_N20
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count\(2),
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count~9_combout\);

-- Location: FF_X13_Y20_N21
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count\(3));

-- Location: LCCOMB_X13_Y20_N10
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count\(3),
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count~8_combout\);

-- Location: FF_X13_Y20_N11
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count\(4));

-- Location: LCCOMB_X13_Y20_N24
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count\(4),
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count~7_combout\);

-- Location: FF_X13_Y20_N25
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count\(5));

-- Location: LCCOMB_X13_Y20_N14
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count\(5),
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count~6_combout\);

-- Location: FF_X13_Y20_N15
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count\(6));

-- Location: LCCOMB_X13_Y20_N12
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count\(6),
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count~5_combout\);

-- Location: FF_X13_Y20_N13
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count\(7));

-- Location: LCCOMB_X13_Y20_N28
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count\(7),
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count~3_combout\);

-- Location: FF_X13_Y20_N29
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count\(8));

-- Location: LCCOMB_X13_Y20_N6
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count[9]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count[9]~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|state~q\,
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count\(8),
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count[9]~1_combout\);

-- Location: FF_X13_Y20_N7
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count[9]~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count\(9));

-- Location: LCCOMB_X13_Y20_N26
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count\(9),
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count~4_combout\);

-- Location: FF_X13_Y20_N27
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count~4_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count\(0));

-- Location: LCCOMB_X13_Y20_N16
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count\(0),
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count~2_combout\);

-- Location: FF_X13_Y20_N17
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count\(1));

-- Location: LCCOMB_X13_Y19_N12
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write_stalled~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|state~q\,
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\);

-- Location: FF_X13_Y19_N11
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write_stalled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write_stalled~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write_stalled~q\);

-- Location: FF_X13_Y19_N27
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift\(10),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write_valid~q\);

-- Location: LCCOMB_X14_Y19_N24
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|t_ena~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write_stalled~q\,
	datab => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write_valid~q\,
	datac => \u_qsys|jtag_uart|t_dav~q\,
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|t_ena~2_combout\);

-- Location: LCCOMB_X14_Y21_N16
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write~q\,
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write~1_combout\);

-- Location: LCCOMB_X13_Y19_N4
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|state~q\,
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write~0_combout\);

-- Location: FF_X14_Y21_N17
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write~q\);

-- Location: LCCOMB_X14_Y19_N22
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write~q\,
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write1~feeder_combout\);

-- Location: FF_X14_Y19_N23
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write1~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write1~q\);

-- Location: FF_X14_Y19_N1
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write1~q\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write2~q\);

-- Location: LCCOMB_X14_Y19_N2
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst2~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\,
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst2~feeder_combout\);

-- Location: FF_X14_Y19_N3
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst2~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst2~q\);

-- Location: LCCOMB_X14_Y19_N28
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|t_ena~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|t_ena~2_combout\,
	datab => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write2~q\,
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write1~q\,
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst2~q\,
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|t_ena~3_combout\);

-- Location: FF_X14_Y19_N29
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|t_ena~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|t_ena~3_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\);

-- Location: LCCOMB_X11_Y16_N6
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X13_Y16_N6
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = 
-- (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ((VCC)))) # 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (((VCC) # (!\u_qsys|jtag_uart|wr_rfifo~combout\)))))
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = 
-- CARRY((!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (!\u_qsys|jtag_uart|wr_rfifo~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \u_qsys|jtag_uart|wr_rfifo~combout\,
	datad => VCC,
	cin => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X13_Y16_N8
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = 
-- (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ (((\u_qsys|jtag_uart|wr_rfifo~combout\) # (VCC))))) # 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # (GND))))
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\u_qsys|jtag_uart|wr_rfifo~combout\ $ 
-- (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3))) # 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|wr_rfifo~combout\,
	datab => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: FF_X13_Y16_N9
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: LCCOMB_X13_Y16_N10
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = 
-- (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & ((VCC)))) # 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (((VCC) # (!\u_qsys|jtag_uart|wr_rfifo~combout\)))))
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = 
-- CARRY((!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (!\u_qsys|jtag_uart|wr_rfifo~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \u_qsys|jtag_uart|wr_rfifo~combout\,
	datad => VCC,
	cin => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: FF_X13_Y16_N11
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: LCCOMB_X13_Y16_N12
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = 
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ $ 
-- (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	cin => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: FF_X13_Y16_N13
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: LCCOMB_X13_Y16_N14
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ = (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # 
-- ((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # ((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) 
-- # (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datac => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\);

-- Location: LCCOMB_X13_Y16_N0
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ = (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # 
-- ((\u_qsys|jtag_uart|wr_rfifo~combout\) # ((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\) # 
-- (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datab => \u_qsys|jtag_uart|wr_rfifo~combout\,
	datac => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	datad => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\);

-- Location: LCCOMB_X11_Y16_N2
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- ((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\) # 
-- (!\u_qsys|jtag_uart|fifo_rd~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	datab => \u_qsys|jtag_uart|fifo_rd~0_combout\,
	datac => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: FF_X11_Y16_N3
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: LCCOMB_X30_Y16_N16
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ = (\u_qsys|nios2_qsys|d_read~q\ & ((\u_qsys|nios2_qsys|d_write~q\) # ((\u_qsys|mm_interconnect_0|limiter_001|last_channel\(3)) # 
-- (!\u_qsys|mm_interconnect_0|limiter_001|has_pending_responses~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_write~q\,
	datab => \u_qsys|mm_interconnect_0|limiter_001|has_pending_responses~q\,
	datac => \u_qsys|nios2_qsys|d_read~q\,
	datad => \u_qsys|mm_interconnect_0|limiter_001|last_channel\(3),
	combout => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\);

-- Location: LCCOMB_X30_Y16_N10
\u_qsys|jtag_uart|fifo_rd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|fifo_rd~0_combout\ = (\u_qsys|jtag_uart|av_waitrequest~0_combout\ & (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & (!\u_qsys|nios2_qsys|d_address_offset_field\(0) & 
-- \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|av_waitrequest~0_combout\,
	datab => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \u_qsys|nios2_qsys|d_address_offset_field\(0),
	datad => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	combout => \u_qsys|jtag_uart|fifo_rd~0_combout\);

-- Location: LCCOMB_X11_Y16_N10
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ = \u_qsys|jtag_uart|fifo_rd~0_combout\ $ (((!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & 
-- \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \u_qsys|jtag_uart|fifo_rd~0_combout\,
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\);

-- Location: FF_X13_Y16_N3
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: LCCOMB_X13_Y16_N4
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = 
-- (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (((\u_qsys|jtag_uart|wr_rfifo~combout\) # (VCC))))) # 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # (GND))))
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\u_qsys|jtag_uart|wr_rfifo~combout\ $ 
-- (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1))) # 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|wr_rfifo~combout\,
	datab => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: FF_X13_Y16_N5
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: FF_X13_Y16_N7
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: LCCOMB_X11_Y16_N12
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datac => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X13_Y16_N16
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X11_Y16_N8
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\u_qsys|jtag_uart|fifo_rd~0_combout\ & 
-- ((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # ((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ & 
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	datab => \u_qsys|jtag_uart|fifo_rd~0_combout\,
	datac => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: FF_X11_Y16_N9
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: LCCOMB_X11_Y16_N0
\u_qsys|jtag_uart|wr_rfifo\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|wr_rfifo~combout\ = (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	combout => \u_qsys|jtag_uart|wr_rfifo~combout\);

-- Location: FF_X13_Y19_N31
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata\(0));

-- Location: LCCOMB_X16_Y21_N6
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X16_Y21_N7
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LCCOMB_X16_Y21_N8
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X16_Y21_N9
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LCCOMB_X16_Y21_N10
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X16_Y21_N11
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LCCOMB_X16_Y21_N12
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X16_Y21_N13
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LCCOMB_X16_Y21_N14
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X16_Y21_N15
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LCCOMB_X16_Y21_N16
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ $ 
-- (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	cin => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: FF_X16_Y21_N17
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LCCOMB_X11_Y16_N16
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) $ (VCC)
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0),
	datad => VCC,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X11_Y16_N17
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|jtag_uart|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LCCOMB_X11_Y16_N18
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- ((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1),
	datad => VCC,
	cin => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X11_Y16_N19
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|jtag_uart|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LCCOMB_X11_Y16_N20
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- !\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2),
	datad => VCC,
	cin => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X11_Y16_N21
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|jtag_uart|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LCCOMB_X11_Y16_N22
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- ((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3),
	datad => VCC,
	cin => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X11_Y16_N23
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|jtag_uart|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: LCCOMB_X11_Y16_N24
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- !\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4),
	datad => VCC,
	cin => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X11_Y16_N25
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|jtag_uart|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LCCOMB_X11_Y16_N26
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) $ 
-- (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5),
	cin => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: FF_X11_Y16_N27
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|jtag_uart|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: LCCOMB_X14_Y16_N4
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = 
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (((VCC) # (!\u_qsys|jtag_uart|fifo_wr~q\)))
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\u_qsys|jtag_uart|fifo_wr~q\ $ 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|fifo_wr~q\,
	datab => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: FF_X12_Y20_N3
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|r_ena1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|r_ena1~q\);

-- Location: FF_X12_Y20_N29
\u_qsys|jtag_uart|r_val\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|r_val~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|r_val~q\);

-- Location: LCCOMB_X12_Y20_N2
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rvalid0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rvalid0~q\,
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|r_ena1~q\,
	datad => \u_qsys|jtag_uart|r_val~q\,
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\);

-- Location: LCCOMB_X13_Y19_N24
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|read~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|read~q\,
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|read~0_combout\);

-- Location: FF_X13_Y19_N25
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|read~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|read~q\);

-- Location: LCCOMB_X12_Y19_N8
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|read1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|read~q\,
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|read1~feeder_combout\);

-- Location: FF_X12_Y19_N9
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|read1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|read1~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|read1~q\);

-- Location: FF_X12_Y20_N25
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rvalid0~q\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rvalid~q\);

-- Location: LCCOMB_X12_Y20_N4
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|r_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|jtag_uart|r_val~q\,
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|r_ena1~q\,
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\);

-- Location: LCCOMB_X16_Y20_N14
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X16_Y20_N15
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LCCOMB_X16_Y20_N16
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X16_Y20_N17
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LCCOMB_X16_Y20_N18
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X16_Y20_N19
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LCCOMB_X16_Y20_N20
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X16_Y20_N21
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LCCOMB_X16_Y20_N22
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X16_Y20_N23
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LCCOMB_X16_Y20_N24
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ $ 
-- (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	cin => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: FF_X16_Y20_N25
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LCCOMB_X12_Y20_N6
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) $ (VCC)
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0),
	datad => VCC,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X12_Y20_N7
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LCCOMB_X12_Y20_N8
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- ((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1),
	datad => VCC,
	cin => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X12_Y20_N9
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LCCOMB_X12_Y20_N10
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- !\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2),
	datad => VCC,
	cin => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X12_Y20_N11
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LCCOMB_X12_Y20_N12
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- ((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3),
	datad => VCC,
	cin => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X12_Y20_N13
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: LCCOMB_X12_Y20_N14
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- !\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4),
	datad => VCC,
	cin => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X12_Y20_N15
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LCCOMB_X12_Y20_N16
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ $ 
-- (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5),
	cin => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: FF_X12_Y20_N17
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: LCCOMB_X18_Y12_N4
\u_qsys|nios2_qsys|M_st_data[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_src2_reg\(2),
	combout => \u_qsys|nios2_qsys|M_st_data[2]~feeder_combout\);

-- Location: FF_X18_Y12_N5
\u_qsys|nios2_qsys|M_st_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_st_data[2]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_st_data\(2));

-- Location: FF_X17_Y14_N15
\u_qsys|nios2_qsys|A_st_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_st_data\(2),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_st_data\(2));

-- Location: LCCOMB_X18_Y14_N4
\u_qsys|nios2_qsys|d_writedata[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_st_data\(2),
	datab => \u_qsys|nios2_qsys|A_mem_bypass_pending~combout\,
	datad => \u_qsys|nios2_qsys|A_st_data\(2),
	combout => \u_qsys|nios2_qsys|d_writedata[2]~3_combout\);

-- Location: LCCOMB_X22_Y11_N0
\u_qsys|nios2_qsys|A_dc_rd_data[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(6),
	combout => \u_qsys|nios2_qsys|A_dc_rd_data[6]~feeder_combout\);

-- Location: FF_X22_Y11_N1
\u_qsys|nios2_qsys|A_dc_rd_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_rd_data[6]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_rd_data\(6));

-- Location: LCCOMB_X22_Y11_N28
\u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[6]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(6),
	datac => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_offset_match~q\,
	datad => \u_qsys|nios2_qsys|A_dc_rd_data\(6),
	combout => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[6]~16_combout\);

-- Location: FF_X22_Y11_N29
\u_qsys|nios2_qsys|A_dc_xfer_wr_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[6]~16_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(6));

-- Location: LCCOMB_X17_Y11_N2
\u_qsys|nios2_qsys|A_dc_rd_data[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(7),
	combout => \u_qsys|nios2_qsys|A_dc_rd_data[7]~feeder_combout\);

-- Location: FF_X17_Y11_N3
\u_qsys|nios2_qsys|A_dc_rd_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_rd_data[7]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_rd_data\(7));

-- Location: LCCOMB_X17_Y11_N24
\u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[7]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(7),
	datac => \u_qsys|nios2_qsys|A_dc_rd_data\(7),
	datad => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_offset_match~q\,
	combout => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[7]~1_combout\);

-- Location: FF_X17_Y11_N25
\u_qsys|nios2_qsys|A_dc_xfer_wr_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[7]~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(7));

-- Location: FF_X18_Y13_N21
\u_qsys|nios2_qsys|M_st_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_st_data[24]~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_st_data\(8));

-- Location: LCCOMB_X17_Y15_N10
\u_qsys|nios2_qsys|M_dc_st_data[8]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_mem_byte_en\(1),
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(8),
	datac => \u_qsys|nios2_qsys|M_st_data\(8),
	combout => \u_qsys|nios2_qsys|M_dc_st_data[8]~9_combout\);

-- Location: FF_X17_Y15_N11
\u_qsys|nios2_qsys|A_dc_st_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_dc_st_data[8]~9_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_st_data\(8));

-- Location: LCCOMB_X17_Y16_N6
\u_qsys|jtag_uart|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|Add0~0_combout\ = (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & VCC)) # 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ 
-- (GND)))
-- \u_qsys|jtag_uart|Add0~1\ = CARRY((!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- !\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \u_qsys|jtag_uart|Add0~0_combout\,
	cout => \u_qsys|jtag_uart|Add0~1\);

-- Location: LCCOMB_X17_Y16_N8
\u_qsys|jtag_uart|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|Add0~2_combout\ = (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ((\u_qsys|jtag_uart|Add0~1\) # (GND))) # 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & (!\u_qsys|jtag_uart|Add0~1\))
-- \u_qsys|jtag_uart|Add0~3\ = CARRY((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # (!\u_qsys|jtag_uart|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \u_qsys|jtag_uart|Add0~1\,
	combout => \u_qsys|jtag_uart|Add0~2_combout\,
	cout => \u_qsys|jtag_uart|Add0~3\);

-- Location: LCCOMB_X17_Y16_N10
\u_qsys|jtag_uart|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|Add0~4_combout\ = (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (!\u_qsys|jtag_uart|Add0~3\ & VCC)) # 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (\u_qsys|jtag_uart|Add0~3\ $ (GND)))
-- \u_qsys|jtag_uart|Add0~5\ = CARRY((!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & !\u_qsys|jtag_uart|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \u_qsys|jtag_uart|Add0~3\,
	combout => \u_qsys|jtag_uart|Add0~4_combout\,
	cout => \u_qsys|jtag_uart|Add0~5\);

-- Location: LCCOMB_X17_Y16_N12
\u_qsys|jtag_uart|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|Add0~6_combout\ = (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & ((\u_qsys|jtag_uart|Add0~5\) # (GND))) # 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & (!\u_qsys|jtag_uart|Add0~5\))
-- \u_qsys|jtag_uart|Add0~7\ = CARRY((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # (!\u_qsys|jtag_uart|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \u_qsys|jtag_uart|Add0~5\,
	combout => \u_qsys|jtag_uart|Add0~6_combout\,
	cout => \u_qsys|jtag_uart|Add0~7\);

-- Location: LCCOMB_X17_Y16_N14
\u_qsys|jtag_uart|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|Add0~8_combout\ = (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (!\u_qsys|jtag_uart|Add0~7\ & VCC)) # 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (\u_qsys|jtag_uart|Add0~7\ $ (GND)))
-- \u_qsys|jtag_uart|Add0~9\ = CARRY((!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & !\u_qsys|jtag_uart|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => VCC,
	cin => \u_qsys|jtag_uart|Add0~7\,
	combout => \u_qsys|jtag_uart|Add0~8_combout\,
	cout => \u_qsys|jtag_uart|Add0~9\);

-- Location: LCCOMB_X17_Y16_N16
\u_qsys|jtag_uart|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|Add0~10_combout\ = (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (!\u_qsys|jtag_uart|Add0~9\)) # 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (\u_qsys|jtag_uart|Add0~9\ & VCC))
-- \u_qsys|jtag_uart|Add0~11\ = CARRY((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & !\u_qsys|jtag_uart|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => VCC,
	cin => \u_qsys|jtag_uart|Add0~9\,
	combout => \u_qsys|jtag_uart|Add0~10_combout\,
	cout => \u_qsys|jtag_uart|Add0~11\);

-- Location: LCCOMB_X17_Y16_N18
\u_qsys|jtag_uart|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|Add0~12_combout\ = !\u_qsys|jtag_uart|Add0~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u_qsys|jtag_uart|Add0~11\,
	combout => \u_qsys|jtag_uart|Add0~12_combout\);

-- Location: LCCOMB_X17_Y16_N2
\u_qsys|jtag_uart|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|LessThan1~1_combout\ = (\u_qsys|jtag_uart|Add0~8_combout\) # (\u_qsys|jtag_uart|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|jtag_uart|Add0~8_combout\,
	datad => \u_qsys|jtag_uart|Add0~6_combout\,
	combout => \u_qsys|jtag_uart|LessThan1~1_combout\);

-- Location: LCCOMB_X17_Y16_N24
\u_qsys|jtag_uart|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|LessThan1~0_combout\ = (\u_qsys|jtag_uart|Add0~4_combout\ & ((\u_qsys|jtag_uart|Add0~0_combout\) # ((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)) # 
-- (\u_qsys|jtag_uart|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|Add0~0_combout\,
	datab => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datac => \u_qsys|jtag_uart|Add0~2_combout\,
	datad => \u_qsys|jtag_uart|Add0~4_combout\,
	combout => \u_qsys|jtag_uart|LessThan1~0_combout\);

-- Location: LCCOMB_X17_Y16_N28
\u_qsys|jtag_uart|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|LessThan1~2_combout\ = (\u_qsys|jtag_uart|Add0~12_combout\ & (!\u_qsys|jtag_uart|LessThan1~1_combout\ & (!\u_qsys|jtag_uart|Add0~10_combout\ & !\u_qsys|jtag_uart|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|Add0~12_combout\,
	datab => \u_qsys|jtag_uart|LessThan1~1_combout\,
	datac => \u_qsys|jtag_uart|Add0~10_combout\,
	datad => \u_qsys|jtag_uart|LessThan1~0_combout\,
	combout => \u_qsys|jtag_uart|LessThan1~2_combout\);

-- Location: FF_X17_Y16_N29
\u_qsys|jtag_uart|fifo_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|LessThan1~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|fifo_AF~q\);

-- Location: LCCOMB_X30_Y16_N20
\u_qsys|jtag_uart|fifo_rd~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|fifo_rd~1_combout\ = (\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & (!\u_qsys|nios2_qsys|d_address_offset_field\(0) & 
-- \u_qsys|jtag_uart|av_waitrequest~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datac => \u_qsys|nios2_qsys|d_address_offset_field\(0),
	datad => \u_qsys|jtag_uart|av_waitrequest~0_combout\,
	combout => \u_qsys|jtag_uart|fifo_rd~1_combout\);

-- Location: FF_X30_Y16_N21
\u_qsys|jtag_uart|read_0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|fifo_rd~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|read_0~q\);

-- Location: LCCOMB_X14_Y19_N16
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|jupdate~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|jupdate~q\,
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|jupdate~1_combout\);

-- Location: FF_X14_Y19_N17
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|jupdate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|jupdate~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|jupdate~q\);

-- Location: LCCOMB_X14_Y19_N12
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|jupdate1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|jupdate~q\,
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|jupdate1~feeder_combout\);

-- Location: FF_X14_Y19_N13
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|jupdate1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|jupdate1~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|jupdate1~q\);

-- Location: LCCOMB_X14_Y19_N0
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|always2~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write1~q\,
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write2~q\,
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|always2~0_combout\);

-- Location: LCCOMB_X13_Y19_N26
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|t_pause~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write_stalled~q\,
	datab => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|always2~0_combout\,
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write_valid~q\,
	datad => \u_qsys|jtag_uart|t_dav~q\,
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|t_pause~0_combout\);

-- Location: LCCOMB_X14_Y19_N30
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|jupdate2~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|jupdate1~q\,
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|jupdate2~feeder_combout\);

-- Location: FF_X14_Y19_N31
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|jupdate2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|jupdate2~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|jupdate2~q\);

-- Location: LCCOMB_X14_Y19_N26
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|t_pause~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|jupdate1~q\,
	datab => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst2~q\,
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|t_pause~0_combout\,
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|jupdate2~q\,
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|t_pause~1_combout\);

-- Location: FF_X14_Y19_N27
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|t_pause~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|t_pause~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\);

-- Location: LCCOMB_X17_Y16_N26
\u_qsys|jtag_uart|pause_irq~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|pause_irq~0_combout\ = (\u_qsys|jtag_uart|read_0~q\ & (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & 
-- ((\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\)))) # (!\u_qsys|jtag_uart|read_0~q\ & ((\u_qsys|jtag_uart|pause_irq~q\) # 
-- ((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|read_0~q\,
	datab => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \u_qsys|jtag_uart|pause_irq~q\,
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\,
	combout => \u_qsys|jtag_uart|pause_irq~0_combout\);

-- Location: FF_X17_Y16_N27
\u_qsys|jtag_uart|pause_irq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|pause_irq~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|pause_irq~q\);

-- Location: LCCOMB_X17_Y16_N0
\u_qsys|jtag_uart|ien_AF~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|ien_AF~feeder_combout\ = \u_qsys|nios2_qsys|d_writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|d_writedata\(0),
	combout => \u_qsys|jtag_uart|ien_AF~feeder_combout\);

-- Location: LCCOMB_X24_Y16_N26
\u_qsys|jtag_uart|ien_AF~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|ien_AF~0_combout\ = (\u_qsys|jtag_uart|av_waitrequest~0_combout\ & (\u_qsys|nios2_qsys|d_write~q\ & \u_qsys|nios2_qsys|d_address_offset_field\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|jtag_uart|av_waitrequest~0_combout\,
	datac => \u_qsys|nios2_qsys|d_write~q\,
	datad => \u_qsys|nios2_qsys|d_address_offset_field\(0),
	combout => \u_qsys|jtag_uart|ien_AF~0_combout\);

-- Location: FF_X17_Y16_N1
\u_qsys|jtag_uart|ien_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|ien_AF~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|jtag_uart|ien_AF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|ien_AF~q\);

-- Location: LCCOMB_X17_Y16_N20
\u_qsys|jtag_uart|av_readdata[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|av_readdata[8]~0_combout\ = (\u_qsys|jtag_uart|ien_AF~q\ & ((\u_qsys|jtag_uart|fifo_AF~q\) # (\u_qsys|jtag_uart|pause_irq~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|jtag_uart|fifo_AF~q\,
	datac => \u_qsys|jtag_uart|pause_irq~q\,
	datad => \u_qsys|jtag_uart|ien_AF~q\,
	combout => \u_qsys|jtag_uart|av_readdata[8]~0_combout\);

-- Location: FF_X17_Y16_N21
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|av_readdata[8]~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8));

-- Location: FF_X24_Y16_N15
\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|d_address_offset_field\(0),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X25_Y14_N6
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~13_combout\ = (\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0) & ((\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30)) # 
-- ((\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8) & \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # 
-- (!\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0) & (\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8) & 
-- (\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0),
	datab => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8),
	datac => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~13_combout\);

-- Location: LCCOMB_X16_Y15_N28
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(8),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\);

-- Location: LCCOMB_X22_Y15_N26
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data[33]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33) = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \u_qsys|nios2_qsys|d_byteenable\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \u_qsys|nios2_qsys|d_byteenable\(1),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(33));

-- Location: FF_X18_Y13_N3
\u_qsys|nios2_qsys|M_st_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_st_data[25]~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_st_data\(9));

-- Location: FF_X17_Y15_N31
\u_qsys|nios2_qsys|A_st_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_st_data\(9),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_st_data\(9));

-- Location: LCCOMB_X16_Y15_N10
\u_qsys|nios2_qsys|d_writedata[9]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_bypass_pending~combout\,
	datab => \u_qsys|nios2_qsys|M_st_data\(9),
	datad => \u_qsys|nios2_qsys|A_st_data\(9),
	combout => \u_qsys|nios2_qsys|d_writedata[9]~13_combout\);

-- Location: LCCOMB_X14_Y16_N6
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = 
-- (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (((\u_qsys|jtag_uart|fifo_wr~q\) # (VCC))))) # 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- ((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # ((GND))))
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = 
-- CARRY((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (\u_qsys|jtag_uart|fifo_wr~q\)) # 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \u_qsys|jtag_uart|fifo_wr~q\,
	datad => VCC,
	cin => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X14_Y16_N8
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = 
-- (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & VCC)))) # 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (((VCC) # (!\u_qsys|jtag_uart|fifo_wr~q\)))))
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = 
-- CARRY((!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & (\u_qsys|jtag_uart|fifo_wr~q\ $ 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|fifo_wr~q\,
	datab => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: FF_X14_Y16_N9
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: LCCOMB_X14_Y16_N10
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = 
-- (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ (((\u_qsys|jtag_uart|fifo_wr~q\) # (VCC))))) # 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- ((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # ((GND))))
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = 
-- CARRY((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ (\u_qsys|jtag_uart|fifo_wr~q\)) # 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \u_qsys|jtag_uart|fifo_wr~q\,
	datad => VCC,
	cin => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: FF_X14_Y16_N11
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: LCCOMB_X14_Y16_N28
\u_qsys|jtag_uart|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|LessThan0~0_combout\ = (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- ((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # ((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)) 
-- # (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datac => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	combout => \u_qsys|jtag_uart|LessThan0~0_combout\);

-- Location: LCCOMB_X14_Y16_N12
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = 
-- (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & ((VCC)))) # 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (((VCC) # (!\u_qsys|jtag_uart|fifo_wr~q\)))))
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = 
-- CARRY((!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (!\u_qsys|jtag_uart|fifo_wr~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \u_qsys|jtag_uart|fifo_wr~q\,
	datad => VCC,
	cin => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: FF_X14_Y16_N13
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: LCCOMB_X14_Y16_N14
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = 
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) $ 
-- (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	cin => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: FF_X14_Y16_N15
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: LCCOMB_X14_Y16_N18
\u_qsys|jtag_uart|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|LessThan0~1_combout\ = (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (!\u_qsys|jtag_uart|LessThan0~0_combout\ & 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & !\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datab => \u_qsys|jtag_uart|LessThan0~0_combout\,
	datac => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	combout => \u_qsys|jtag_uart|LessThan0~1_combout\);

-- Location: FF_X14_Y16_N19
\u_qsys|jtag_uart|fifo_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|LessThan0~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|fifo_AE~q\);

-- Location: FF_X25_Y16_N9
\u_qsys|jtag_uart|ien_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|d_writedata\(1),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|jtag_uart|ien_AF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|ien_AE~q\);

-- Location: LCCOMB_X25_Y16_N2
\u_qsys|jtag_uart|av_readdata[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|av_readdata\(9) = (\u_qsys|jtag_uart|fifo_AE~q\ & \u_qsys|jtag_uart|ien_AE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|fifo_AE~q\,
	datac => \u_qsys|jtag_uart|ien_AE~q\,
	combout => \u_qsys|jtag_uart|av_readdata\(9));

-- Location: FF_X25_Y16_N3
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|av_readdata\(9),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X25_Y16_N24
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~8_combout\ = (\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0) & ((\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30)) # 
-- ((\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9))))) # 
-- (!\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0) & (\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- ((\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0),
	datab => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30),
	datad => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~8_combout\);

-- Location: FF_X28_Y15_N9
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48),
	ena => \u_qsys|rst_controller|ALT_INV_r_early_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0));

-- Location: LCCOMB_X28_Y15_N0
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode817w[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode817w[2]~0_combout\ = (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode830w[2]~0_combout\ & 
-- (!\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & (!\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode830w[2]~0_combout\,
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode817w[2]~0_combout\);

-- Location: FF_X18_Y10_N11
\u_qsys|nios2_qsys|M_st_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_st_data[26]~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_st_data\(10));

-- Location: FF_X17_Y15_N1
\u_qsys|nios2_qsys|A_st_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_st_data\(10),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_st_data\(10));

-- Location: LCCOMB_X18_Y16_N16
\u_qsys|nios2_qsys|d_writedata[10]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_bypass_pending~combout\,
	datab => \u_qsys|nios2_qsys|M_st_data\(10),
	datad => \u_qsys|nios2_qsys|A_st_data\(10),
	combout => \u_qsys|nios2_qsys|d_writedata[10]~15_combout\);

-- Location: FF_X14_Y14_N3
\u_qsys|nios2_qsys|A_dc_rd_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(10),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_rd_data\(10));

-- Location: LCCOMB_X14_Y14_N24
\u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[10]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_offset_match~q\,
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(10),
	datad => \u_qsys|nios2_qsys|A_dc_rd_data\(10),
	combout => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[10]~10_combout\);

-- Location: FF_X14_Y14_N25
\u_qsys|nios2_qsys|A_dc_xfer_wr_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[10]~10_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(10));

-- Location: FF_X24_Y7_N17
\u_qsys|nios2_qsys|M_src2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_src2\(3),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src2\(3));

-- Location: LCCOMB_X22_Y7_N4
\u_qsys|nios2_qsys|Add17|auto_generated|_~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|E_ctrl_alu_subtract~q\,
	datad => \u_qsys|nios2_qsys|E_src2\(19),
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|_~23_combout\);

-- Location: FF_X24_Y7_N21
\u_qsys|nios2_qsys|M_src2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_src2\(4),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src2\(4));

-- Location: FF_X21_Y14_N31
\u_qsys|nios2_qsys|A_mul_src1[0]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_src1_nxt[0]~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_src1[0]~_Duplicate_1_q\);

-- Location: FF_X21_Y14_N9
\u_qsys|nios2_qsys|M_src1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_src1\(16),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src1\(16));

-- Location: LCCOMB_X21_Y14_N8
\u_qsys|nios2_qsys|A_mul_src1_nxt[16]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_src1[0]~_Duplicate_1_q\,
	datab => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datac => \u_qsys|nios2_qsys|M_src1\(16),
	combout => \u_qsys|nios2_qsys|A_mul_src1_nxt[16]~16_combout\);

-- Location: LCCOMB_X18_Y7_N16
\u_qsys|nios2_qsys|E_logic_result[17]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_logic_op\(0),
	datab => \u_qsys|nios2_qsys|E_logic_op\(1),
	datac => \u_qsys|nios2_qsys|E_src2\(17),
	datad => \u_qsys|nios2_qsys|E_src1\(17),
	combout => \u_qsys|nios2_qsys|E_logic_result[17]~31_combout\);

-- Location: LCCOMB_X22_Y7_N22
\u_qsys|nios2_qsys|Add17|auto_generated|_~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src2\(17),
	datac => \u_qsys|nios2_qsys|E_ctrl_alu_subtract~q\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|_~25_combout\);

-- Location: LCCOMB_X18_Y7_N20
\u_qsys|nios2_qsys|Add17|auto_generated|_~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|E_ctrl_alu_subtract~q\,
	datad => \u_qsys|nios2_qsys|E_src2\(16),
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|_~26_combout\);

-- Location: FF_X17_Y7_N31
\u_qsys|nios2_qsys|W_wr_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_wr_data_unfiltered[15]~110_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|W_wr_data\(15));

-- Location: FF_X24_Y9_N19
\u_qsys|nios2_qsys|M_src1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_src1\(18),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src1\(18));

-- Location: FF_X24_Y9_N13
\u_qsys|nios2_qsys|A_mul_src1[2]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_src1_nxt[2]~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_src1[2]~_Duplicate_1_q\);

-- Location: LCCOMB_X24_Y9_N18
\u_qsys|nios2_qsys|A_mul_src1_nxt[18]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datac => \u_qsys|nios2_qsys|M_src1\(18),
	datad => \u_qsys|nios2_qsys|A_mul_src1[2]~_Duplicate_1_q\,
	combout => \u_qsys|nios2_qsys|A_mul_src1_nxt[18]~18_combout\);

-- Location: FF_X19_Y9_N19
\u_qsys|nios2_qsys|M_src1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_src1\(19),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src1\(19));

-- Location: FF_X19_Y9_N11
\u_qsys|nios2_qsys|A_mul_src1[3]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_src1_nxt[3]~3_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_src1[3]~_Duplicate_1_q\);

-- Location: LCCOMB_X19_Y9_N18
\u_qsys|nios2_qsys|A_mul_src1_nxt[19]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datac => \u_qsys|nios2_qsys|M_src1\(19),
	datad => \u_qsys|nios2_qsys|A_mul_src1[3]~_Duplicate_1_q\,
	combout => \u_qsys|nios2_qsys|A_mul_src1_nxt[19]~19_combout\);

-- Location: LCCOMB_X16_Y3_N28
\u_qsys|nios2_qsys|F_iw[30]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|F_iw[3]~7_combout\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(30),
	combout => \u_qsys|nios2_qsys|F_iw[30]~26_combout\);

-- Location: FF_X16_Y3_N29
\u_qsys|nios2_qsys|D_iw[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_iw[30]~26_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_iw\(30));

-- Location: LCCOMB_X16_Y3_N18
\u_qsys|nios2_qsys|rf_a_rd_port_addr[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(30),
	datac => \u_qsys|nios2_qsys|F_stall~combout\,
	datad => \u_qsys|nios2_qsys|D_iw\(30),
	combout => \u_qsys|nios2_qsys|rf_a_rd_port_addr[3]~3_combout\);

-- Location: LCCOMB_X19_Y18_N20
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable\(31),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(8),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~25_combout\);

-- Location: FF_X19_Y18_N21
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(27));

-- Location: FF_X26_Y18_N11
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(27),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(27));

-- Location: FF_X23_Y8_N31
\u_qsys|nios2_qsys|M_alu_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[21]~51_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_alu_result\(21));

-- Location: LCCOMB_X18_Y4_N26
\u_qsys|nios2_qsys|D_ctrl_shift_right_arith~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(14),
	datad => \u_qsys|nios2_qsys|D_iw\(15),
	combout => \u_qsys|nios2_qsys|D_ctrl_shift_right_arith~0_combout\);

-- Location: LCCOMB_X18_Y4_N28
\u_qsys|nios2_qsys|D_ctrl_shift_right_arith~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Equal171~1_combout\,
	datab => \u_qsys|nios2_qsys|D_iw\(16),
	datac => \u_qsys|nios2_qsys|Equal154~6_combout\,
	datad => \u_qsys|nios2_qsys|D_ctrl_shift_right_arith~0_combout\,
	combout => \u_qsys|nios2_qsys|D_ctrl_shift_right_arith~1_combout\);

-- Location: FF_X18_Y4_N29
\u_qsys|nios2_qsys|E_ctrl_shift_right_arith\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_ctrl_shift_right_arith~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_ctrl_shift_right_arith~q\);

-- Location: LCCOMB_X18_Y4_N16
\u_qsys|nios2_qsys|E_rot_fill_bit~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|E_src1\(31),
	datad => \u_qsys|nios2_qsys|E_ctrl_shift_right_arith~q\,
	combout => \u_qsys|nios2_qsys|E_rot_fill_bit~0_combout\);

-- Location: FF_X18_Y4_N17
\u_qsys|nios2_qsys|M_rot_fill_bit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_rot_fill_bit~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_fill_bit~q\);

-- Location: LCCOMB_X17_Y5_N18
\u_qsys|nios2_qsys|D_ctrl_shift_rot_right~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Equal171~2_combout\,
	datab => \u_qsys|nios2_qsys|Equal171~0_combout\,
	datac => \u_qsys|nios2_qsys|D_iw\(14),
	datad => \u_qsys|nios2_qsys|Equal154~6_combout\,
	combout => \u_qsys|nios2_qsys|D_ctrl_shift_rot_right~0_combout\);

-- Location: FF_X17_Y5_N19
\u_qsys|nios2_qsys|E_ctrl_shift_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_ctrl_shift_rot_right~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_ctrl_shift_rot_right~q\);

-- Location: LCCOMB_X25_Y6_N6
\u_qsys|nios2_qsys|Add7~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_ctrl_shift_rot_right~q\,
	datad => \u_qsys|nios2_qsys|E_src2\(0),
	combout => \u_qsys|nios2_qsys|Add7~0_combout\);

-- Location: LCCOMB_X25_Y6_N20
\u_qsys|nios2_qsys|Add7~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add7~0_combout\,
	datab => \u_qsys|nios2_qsys|E_ctrl_shift_rot_right~q\,
	datad => VCC,
	combout => \u_qsys|nios2_qsys|Add7~1_combout\,
	cout => \u_qsys|nios2_qsys|Add7~2\);

-- Location: LCCOMB_X25_Y6_N22
\u_qsys|nios2_qsys|Add7~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src2\(1),
	datab => \u_qsys|nios2_qsys|E_ctrl_shift_rot_right~q\,
	datad => VCC,
	cin => \u_qsys|nios2_qsys|Add7~2\,
	combout => \u_qsys|nios2_qsys|Add7~3_combout\,
	cout => \u_qsys|nios2_qsys|Add7~4\);

-- Location: LCCOMB_X21_Y5_N24
\u_qsys|nios2_qsys|E_rot_prestep1[18]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(18),
	datac => \u_qsys|nios2_qsys|Add7~1_combout\,
	datad => \u_qsys|nios2_qsys|E_src1\(17),
	combout => \u_qsys|nios2_qsys|E_rot_prestep1[18]~0_combout\);

-- Location: LCCOMB_X18_Y7_N24
\u_qsys|nios2_qsys|E_rot_prestep1[16]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_src1\(16),
	datac => \u_qsys|nios2_qsys|Add7~1_combout\,
	datad => \u_qsys|nios2_qsys|E_src1\(15),
	combout => \u_qsys|nios2_qsys|E_rot_prestep1[16]~1_combout\);

-- Location: LCCOMB_X24_Y5_N24
\u_qsys|nios2_qsys|M_rot_prestep2[18]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add7~3_combout\,
	datab => \u_qsys|nios2_qsys|E_rot_prestep1[18]~0_combout\,
	datad => \u_qsys|nios2_qsys|E_rot_prestep1[16]~1_combout\,
	combout => \u_qsys|nios2_qsys|M_rot_prestep2[18]~10_combout\);

-- Location: LCCOMB_X13_Y9_N14
\u_qsys|nios2_qsys|E_rot_prestep1[12]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_src1\(12),
	datac => \u_qsys|nios2_qsys|E_src1\(11),
	datad => \u_qsys|nios2_qsys|Add7~1_combout\,
	combout => \u_qsys|nios2_qsys|E_rot_prestep1[12]~3_combout\);

-- Location: LCCOMB_X13_Y9_N28
\u_qsys|nios2_qsys|E_rot_prestep1[14]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(13),
	datac => \u_qsys|nios2_qsys|E_src1\(14),
	datad => \u_qsys|nios2_qsys|Add7~1_combout\,
	combout => \u_qsys|nios2_qsys|E_rot_prestep1[14]~2_combout\);

-- Location: LCCOMB_X24_Y5_N8
\u_qsys|nios2_qsys|M_rot_prestep2[14]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add7~3_combout\,
	datab => \u_qsys|nios2_qsys|E_rot_prestep1[12]~3_combout\,
	datad => \u_qsys|nios2_qsys|E_rot_prestep1[14]~2_combout\,
	combout => \u_qsys|nios2_qsys|M_rot_prestep2[14]~27_combout\);

-- Location: LCCOMB_X25_Y6_N24
\u_qsys|nios2_qsys|Add7~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src2\(2),
	datab => \u_qsys|nios2_qsys|E_ctrl_shift_rot_right~q\,
	datad => VCC,
	cin => \u_qsys|nios2_qsys|Add7~4\,
	combout => \u_qsys|nios2_qsys|Add7~5_combout\,
	cout => \u_qsys|nios2_qsys|Add7~6\);

-- Location: FF_X24_Y5_N25
\u_qsys|nios2_qsys|M_rot_prestep2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_rot_prestep2[18]~10_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot_prestep2[14]~27_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|Add7~5_combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_prestep2\(18));

-- Location: LCCOMB_X21_Y5_N28
\u_qsys|nios2_qsys|E_rot_prestep1[8]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(8),
	datac => \u_qsys|nios2_qsys|Add7~1_combout\,
	datad => \u_qsys|nios2_qsys|E_src1\(7),
	combout => \u_qsys|nios2_qsys|E_rot_prestep1[8]~13_combout\);

-- Location: LCCOMB_X21_Y5_N18
\u_qsys|nios2_qsys|E_rot_prestep1[10]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_src1\(9),
	datac => \u_qsys|nios2_qsys|Add7~1_combout\,
	datad => \u_qsys|nios2_qsys|E_src1\(10),
	combout => \u_qsys|nios2_qsys|E_rot_prestep1[10]~12_combout\);

-- Location: LCCOMB_X24_Y5_N6
\u_qsys|nios2_qsys|M_rot_prestep2[10]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add7~3_combout\,
	datab => \u_qsys|nios2_qsys|E_rot_prestep1[8]~13_combout\,
	datad => \u_qsys|nios2_qsys|E_rot_prestep1[10]~12_combout\,
	combout => \u_qsys|nios2_qsys|M_rot_prestep2[10]~11_combout\);

-- Location: LCCOMB_X21_Y8_N2
\u_qsys|nios2_qsys|E_rot_prestep1[6]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(6),
	datac => \u_qsys|nios2_qsys|E_src1\(5),
	datad => \u_qsys|nios2_qsys|Add7~1_combout\,
	combout => \u_qsys|nios2_qsys|E_rot_prestep1[6]~14_combout\);

-- Location: LCCOMB_X21_Y8_N4
\u_qsys|nios2_qsys|E_rot_prestep1[4]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(3),
	datac => \u_qsys|nios2_qsys|E_src1\(4),
	datad => \u_qsys|nios2_qsys|Add7~1_combout\,
	combout => \u_qsys|nios2_qsys|E_rot_prestep1[4]~15_combout\);

-- Location: LCCOMB_X24_Y5_N14
\u_qsys|nios2_qsys|M_rot_prestep2[6]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add7~3_combout\,
	datab => \u_qsys|nios2_qsys|E_rot_prestep1[6]~14_combout\,
	datad => \u_qsys|nios2_qsys|E_rot_prestep1[4]~15_combout\,
	combout => \u_qsys|nios2_qsys|M_rot_prestep2[6]~24_combout\);

-- Location: FF_X24_Y5_N7
\u_qsys|nios2_qsys|M_rot_prestep2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_rot_prestep2[10]~11_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot_prestep2[6]~24_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|Add7~5_combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_prestep2\(10));

-- Location: LCCOMB_X25_Y6_N26
\u_qsys|nios2_qsys|Add7~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src2\(3),
	datab => \u_qsys|nios2_qsys|E_ctrl_shift_rot_right~q\,
	datad => VCC,
	cin => \u_qsys|nios2_qsys|Add7~6\,
	combout => \u_qsys|nios2_qsys|Add7~7_combout\,
	cout => \u_qsys|nios2_qsys|Add7~8\);

-- Location: FF_X25_Y6_N27
\u_qsys|nios2_qsys|M_rot_rn[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|Add7~7_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_rn\(3));

-- Location: LCCOMB_X25_Y4_N4
\u_qsys|nios2_qsys|M_rot[18]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_prestep2\(18),
	datab => \u_qsys|nios2_qsys|M_rot_prestep2\(10),
	datac => \u_qsys|nios2_qsys|M_rot_rn\(3),
	combout => \u_qsys|nios2_qsys|M_rot[18]~24_combout\);

-- Location: LCCOMB_X23_Y6_N26
\u_qsys|nios2_qsys|D_src2[23]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(21),
	datab => \u_qsys|nios2_qsys|D_ctrl_unsigned_lo_imm16~q\,
	datac => \u_qsys|nios2_qsys|D_iw\(13),
	datad => \u_qsys|nios2_qsys|D_ctrl_hi_imm16~q\,
	combout => \u_qsys|nios2_qsys|D_src2[23]~25_combout\);

-- Location: FF_X24_Y9_N1
\u_qsys|nios2_qsys|M_src2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_src2\(5),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src2\(5));

-- Location: LCCOMB_X24_Y9_N24
\u_qsys|nios2_qsys|M_src2[21]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_src2\(21),
	combout => \u_qsys|nios2_qsys|M_src2[21]~feeder_combout\);

-- Location: FF_X24_Y9_N25
\u_qsys|nios2_qsys|M_src2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_src2[21]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src2\(21));

-- Location: LCCOMB_X24_Y9_N6
\u_qsys|nios2_qsys|A_mul_src2_nxt[21]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datad => \u_qsys|nios2_qsys|M_src2\(21),
	combout => \u_qsys|nios2_qsys|A_mul_src2_nxt[21]~21_combout\);

-- Location: FF_X24_Y9_N7
\u_qsys|nios2_qsys|A_mul_src2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_src2_nxt[21]~21_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_src2\(21));

-- Location: LCCOMB_X24_Y9_N0
\u_qsys|nios2_qsys|A_mul_src2_nxt[5]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datac => \u_qsys|nios2_qsys|M_src2\(5),
	datad => \u_qsys|nios2_qsys|A_mul_src2\(21),
	combout => \u_qsys|nios2_qsys|A_mul_src2_nxt[5]~5_combout\);

-- Location: LCCOMB_X19_Y6_N12
\u_qsys|nios2_qsys|D_src2[22]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ctrl_hi_imm16~q\,
	datab => \u_qsys|nios2_qsys|D_iw\(21),
	datac => \u_qsys|nios2_qsys|D_iw\(12),
	datad => \u_qsys|nios2_qsys|D_ctrl_unsigned_lo_imm16~q\,
	combout => \u_qsys|nios2_qsys|D_src2[22]~23_combout\);

-- Location: FF_X19_Y7_N9
\u_qsys|nios2_qsys|M_alu_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[22]~55_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_alu_result\(22));

-- Location: LCCOMB_X25_Y6_N28
\u_qsys|nios2_qsys|Add7~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_ctrl_shift_rot_right~q\,
	datad => \u_qsys|nios2_qsys|E_src2\(4),
	cin => \u_qsys|nios2_qsys|Add7~8\,
	combout => \u_qsys|nios2_qsys|Add7~9_combout\);

-- Location: FF_X25_Y6_N29
\u_qsys|nios2_qsys|M_rot_rn[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|Add7~9_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_rn\(4));

-- Location: LCCOMB_X21_Y8_N0
\u_qsys|nios2_qsys|E_rot_prestep1[2]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(1),
	datab => \u_qsys|nios2_qsys|Add7~1_combout\,
	datac => \u_qsys|nios2_qsys|E_src1\(2),
	combout => \u_qsys|nios2_qsys|E_rot_prestep1[2]~8_combout\);

-- Location: LCCOMB_X21_Y5_N16
\u_qsys|nios2_qsys|E_rot_prestep1[0]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(31),
	datac => \u_qsys|nios2_qsys|Add7~1_combout\,
	datad => \u_qsys|nios2_qsys|E_src1\(0),
	combout => \u_qsys|nios2_qsys|E_rot_prestep1[0]~9_combout\);

-- Location: LCCOMB_X24_Y5_N12
\u_qsys|nios2_qsys|M_rot_prestep2[2]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add7~3_combout\,
	datab => \u_qsys|nios2_qsys|E_rot_prestep1[2]~8_combout\,
	datad => \u_qsys|nios2_qsys|E_rot_prestep1[0]~9_combout\,
	combout => \u_qsys|nios2_qsys|M_rot_prestep2[2]~8_combout\);

-- Location: FF_X24_Y5_N15
\u_qsys|nios2_qsys|M_rot_prestep2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_rot_prestep2[6]~24_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot_prestep2[2]~8_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|Add7~5_combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_prestep2\(6));

-- Location: FF_X24_Y9_N23
\u_qsys|nios2_qsys|A_mul_src1[6]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_src1_nxt[6]~6_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_src1[6]~_Duplicate_1_q\);

-- Location: FF_X24_Y9_N29
\u_qsys|nios2_qsys|M_src1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_src1\(22),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src1\(22));

-- Location: LCCOMB_X24_Y9_N28
\u_qsys|nios2_qsys|A_mul_src1_nxt[22]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_src1[6]~_Duplicate_1_q\,
	datac => \u_qsys|nios2_qsys|M_src1\(22),
	datad => \u_qsys|nios2_qsys|A_mul_stall~q\,
	combout => \u_qsys|nios2_qsys|A_mul_src1_nxt[22]~22_combout\);

-- Location: FF_X14_Y10_N3
\u_qsys|nios2_qsys|A_mul_src1[7]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_src1_nxt[7]~7_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_src1[7]~_Duplicate_1_q\);

-- Location: FF_X14_Y10_N23
\u_qsys|nios2_qsys|M_src1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_src1\(23),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src1\(23));

-- Location: LCCOMB_X14_Y10_N22
\u_qsys|nios2_qsys|A_mul_src1_nxt[23]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_mul_src1[7]~_Duplicate_1_q\,
	datac => \u_qsys|nios2_qsys|M_src1\(23),
	datad => \u_qsys|nios2_qsys|A_mul_stall~q\,
	combout => \u_qsys|nios2_qsys|A_mul_src1_nxt[23]~23_combout\);

-- Location: FF_X22_Y12_N23
\u_qsys|nios2_qsys|M_src1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_src1\(24),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src1\(24));

-- Location: FF_X22_Y12_N3
\u_qsys|nios2_qsys|A_mul_src1[8]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_src1_nxt[8]~8_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_src1[8]~_Duplicate_1_q\);

-- Location: LCCOMB_X22_Y12_N22
\u_qsys|nios2_qsys|A_mul_src1_nxt[24]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datac => \u_qsys|nios2_qsys|M_src1\(24),
	datad => \u_qsys|nios2_qsys|A_mul_src1[8]~_Duplicate_1_q\,
	combout => \u_qsys|nios2_qsys|A_mul_src1_nxt[24]~24_combout\);

-- Location: FF_X11_Y9_N21
\u_qsys|nios2_qsys|A_mul_src1[9]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_src1_nxt[9]~9_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_src1[9]~_Duplicate_1_q\);

-- Location: FF_X22_Y12_N17
\u_qsys|nios2_qsys|M_src2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_src2\(7),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src2\(7));

-- Location: LCCOMB_X23_Y6_N30
\u_qsys|nios2_qsys|M_src2[23]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_src2\(23),
	combout => \u_qsys|nios2_qsys|M_src2[23]~feeder_combout\);

-- Location: FF_X23_Y6_N31
\u_qsys|nios2_qsys|M_src2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_src2[23]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src2\(23));

-- Location: LCCOMB_X23_Y6_N10
\u_qsys|nios2_qsys|A_mul_src2_nxt[23]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datac => \u_qsys|nios2_qsys|M_src2\(23),
	combout => \u_qsys|nios2_qsys|A_mul_src2_nxt[23]~23_combout\);

-- Location: FF_X23_Y6_N11
\u_qsys|nios2_qsys|A_mul_src2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_src2_nxt[23]~23_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_src2\(23));

-- Location: LCCOMB_X22_Y12_N16
\u_qsys|nios2_qsys|A_mul_src2_nxt[7]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datac => \u_qsys|nios2_qsys|M_src2\(7),
	datad => \u_qsys|nios2_qsys|A_mul_src2\(23),
	combout => \u_qsys|nios2_qsys|A_mul_src2_nxt[7]~7_combout\);

-- Location: FF_X17_Y12_N25
\u_qsys|nios2_qsys|M_src2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_src2\(8),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src2\(8));

-- Location: LCCOMB_X18_Y6_N20
\u_qsys|nios2_qsys|D_src2[24]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(14),
	datab => \u_qsys|nios2_qsys|D_ctrl_hi_imm16~q\,
	datac => \u_qsys|nios2_qsys|D_iw\(21),
	datad => \u_qsys|nios2_qsys|D_ctrl_unsigned_lo_imm16~q\,
	combout => \u_qsys|nios2_qsys|D_src2[24]~27_combout\);

-- Location: LCCOMB_X18_Y6_N28
\u_qsys|nios2_qsys|D_src2[24]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2[30]~14_combout\,
	datab => \u_qsys|nios2_qsys|D_ctrl_src2_choose_imm~q\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[24]~66_combout\,
	datad => \u_qsys|nios2_qsys|D_src2[24]~27_combout\,
	combout => \u_qsys|nios2_qsys|D_src2[24]~28_combout\);

-- Location: FF_X18_Y6_N29
\u_qsys|nios2_qsys|E_src2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2[24]~28_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2\(24));

-- Location: LCCOMB_X18_Y6_N6
\u_qsys|nios2_qsys|M_src2[24]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_src2\(24),
	combout => \u_qsys|nios2_qsys|M_src2[24]~feeder_combout\);

-- Location: FF_X18_Y6_N7
\u_qsys|nios2_qsys|M_src2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_src2[24]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src2\(24));

-- Location: LCCOMB_X18_Y6_N4
\u_qsys|nios2_qsys|A_mul_src2_nxt[24]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datad => \u_qsys|nios2_qsys|M_src2\(24),
	combout => \u_qsys|nios2_qsys|A_mul_src2_nxt[24]~24_combout\);

-- Location: FF_X18_Y6_N5
\u_qsys|nios2_qsys|A_mul_src2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_src2_nxt[24]~24_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_src2\(24));

-- Location: LCCOMB_X17_Y12_N24
\u_qsys|nios2_qsys|A_mul_src2_nxt[8]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datac => \u_qsys|nios2_qsys|M_src2\(8),
	datad => \u_qsys|nios2_qsys|A_mul_src2\(24),
	combout => \u_qsys|nios2_qsys|A_mul_src2_nxt[8]~8_combout\);

-- Location: FF_X22_Y12_N19
\u_qsys|nios2_qsys|M_src2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_src2\(9),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src2\(9));

-- Location: LCCOMB_X24_Y5_N28
\u_qsys|nios2_qsys|M_rot_prestep2[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add7~3_combout\,
	datab => \u_qsys|nios2_qsys|E_rot_prestep1[30]~10_combout\,
	datad => \u_qsys|nios2_qsys|E_rot_prestep1[0]~9_combout\,
	combout => \u_qsys|nios2_qsys|M_rot_prestep2[0]~0_combout\);

-- Location: LCCOMB_X14_Y9_N18
\u_qsys|nios2_qsys|D_src2_reg[10]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	datab => \u_qsys|nios2_qsys|M_alu_result\(10),
	datac => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[10]~20_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[10]~6_combout\);

-- Location: LCCOMB_X14_Y11_N14
\u_qsys|nios2_qsys|E_ctrl_ld8_ld16~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_iw\(1),
	datab => \u_qsys|nios2_qsys|E_iw\(0),
	datac => \u_qsys|nios2_qsys|E_iw\(4),
	combout => \u_qsys|nios2_qsys|E_ctrl_ld8_ld16~0_combout\);

-- Location: FF_X14_Y11_N15
\u_qsys|nios2_qsys|M_ctrl_ld8_ld16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_ctrl_ld8_ld16~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_ctrl_ld8_ld16~q\);

-- Location: FF_X14_Y11_N29
\u_qsys|nios2_qsys|A_ld_align_byte2_byte3_fill\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_ctrl_ld8_ld16~q\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_ld_align_byte2_byte3_fill~q\);

-- Location: LCCOMB_X14_Y11_N28
\u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~53\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_ctrl_shift_rot~q\,
	datac => \u_qsys|nios2_qsys|A_ld_align_byte2_byte3_fill~q\,
	datad => \u_qsys|nios2_qsys|A_slow_inst_sel~q\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~53_combout\);

-- Location: LCCOMB_X17_Y9_N22
\u_qsys|nios2_qsys|D_src2[27]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(17),
	datab => \u_qsys|nios2_qsys|D_iw\(21),
	datac => \u_qsys|nios2_qsys|D_ctrl_hi_imm16~q\,
	datad => \u_qsys|nios2_qsys|D_ctrl_unsigned_lo_imm16~q\,
	combout => \u_qsys|nios2_qsys|D_src2[27]~31_combout\);

-- Location: FF_X19_Y9_N23
\u_qsys|nios2_qsys|A_mul_src1[10]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_src1_nxt[10]~10_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_src1[10]~_Duplicate_1_q\);

-- Location: FF_X24_Y9_N31
\u_qsys|nios2_qsys|M_src1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_src1\(27),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src1\(27));

-- Location: FF_X24_Y9_N17
\u_qsys|nios2_qsys|A_mul_src1[11]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_src1_nxt[11]~11_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_src1[11]~_Duplicate_1_q\);

-- Location: LCCOMB_X24_Y9_N30
\u_qsys|nios2_qsys|A_mul_src1_nxt[27]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datac => \u_qsys|nios2_qsys|M_src1\(27),
	datad => \u_qsys|nios2_qsys|A_mul_src1[11]~_Duplicate_1_q\,
	combout => \u_qsys|nios2_qsys|A_mul_src1_nxt[27]~27_combout\);

-- Location: FF_X13_Y9_N31
\u_qsys|nios2_qsys|A_mul_src1[12]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_src1_nxt[12]~12_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_src1[12]~_Duplicate_1_q\);

-- Location: FF_X17_Y12_N5
\u_qsys|nios2_qsys|M_src1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_src1\(28),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src1\(28));

-- Location: LCCOMB_X17_Y12_N4
\u_qsys|nios2_qsys|A_mul_src1_nxt[28]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_src1[12]~_Duplicate_1_q\,
	datac => \u_qsys|nios2_qsys|M_src1\(28),
	datad => \u_qsys|nios2_qsys|A_mul_stall~q\,
	combout => \u_qsys|nios2_qsys|A_mul_src1_nxt[28]~28_combout\);

-- Location: FF_X18_Y9_N27
\u_qsys|nios2_qsys|M_alu_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[29]~79_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_alu_result\(29));

-- Location: FF_X24_Y10_N11
\u_qsys|nios2_qsys|W_wr_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_wr_data_unfiltered[29]~86_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|W_wr_data\(29));

-- Location: LCCOMB_X22_Y10_N10
\u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|A_slow_inst_sel~q\,
	datad => \u_qsys|nios2_qsys|A_ctrl_shift_rot~q\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~17_combout\);

-- Location: LCCOMB_X19_Y17_N14
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~1_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(26),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~1_combout\);

-- Location: LCCOMB_X19_Y17_N18
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~25_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(27),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~25_combout\);

-- Location: LCCOMB_X18_Y9_N24
\u_qsys|nios2_qsys|M_st_data[28]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_st_data[28]~4_combout\,
	combout => \u_qsys|nios2_qsys|M_st_data[28]~feeder_combout\);

-- Location: LCCOMB_X19_Y6_N24
\u_qsys|nios2_qsys|D_src2[28]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ctrl_hi_imm16~q\,
	datab => \u_qsys|nios2_qsys|D_iw\(21),
	datac => \u_qsys|nios2_qsys|D_iw\(18),
	datad => \u_qsys|nios2_qsys|D_ctrl_unsigned_lo_imm16~q\,
	combout => \u_qsys|nios2_qsys|D_src2[28]~33_combout\);

-- Location: LCCOMB_X18_Y9_N30
\u_qsys|nios2_qsys|D_src2[28]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2[30]~14_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[28]~78_combout\,
	datac => \u_qsys|nios2_qsys|D_src2[28]~33_combout\,
	datad => \u_qsys|nios2_qsys|D_ctrl_src2_choose_imm~q\,
	combout => \u_qsys|nios2_qsys|D_src2[28]~34_combout\);

-- Location: FF_X18_Y9_N31
\u_qsys|nios2_qsys|E_src2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2[28]~34_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2\(28));

-- Location: LCCOMB_X21_Y6_N26
\u_qsys|nios2_qsys|Add17|auto_generated|_~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|E_ctrl_alu_subtract~q\,
	datad => \u_qsys|nios2_qsys|E_src2\(28),
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|_~14_combout\);

-- Location: LCCOMB_X17_Y9_N20
\u_qsys|nios2_qsys|Add17|auto_generated|_~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_ctrl_alu_subtract~q\,
	datac => \u_qsys|nios2_qsys|E_src2\(27),
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|_~15_combout\);

-- Location: LCCOMB_X18_Y10_N26
\u_qsys|nios2_qsys|D_src2[26]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ctrl_unsigned_lo_imm16~q\,
	datab => \u_qsys|nios2_qsys|D_iw\(21),
	datac => \u_qsys|nios2_qsys|D_iw\(16),
	datad => \u_qsys|nios2_qsys|D_ctrl_hi_imm16~q\,
	combout => \u_qsys|nios2_qsys|D_src2[26]~29_combout\);

-- Location: M9K_X15_Y6_N0
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "system_qsys_nios2_qsys_rf_ram_b.mif",
	init_file_layout => "port_a",
	logical_ram_name => "system_qsys:u_qsys|system_qsys_nios2_qsys:nios2_qsys|system_qsys_nios2_qsys_register_bank_b_module:system_qsys_nios2_qsys_register_bank_b|altsyncram:the_altsyncram|altsyncram_h7h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|nios2_qsys|A_wr_dst_reg_from_M~q\,
	portbre => VCC,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: FF_X19_Y8_N23
\u_qsys|nios2_qsys|W_wr_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_wr_data_unfiltered[26]~77_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|W_wr_data\(26));

-- Location: LCCOMB_X18_Y9_N10
\u_qsys|nios2_qsys|E_logic_result[26]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_logic_op\(0),
	datab => \u_qsys|nios2_qsys|E_src2\(26),
	datac => \u_qsys|nios2_qsys|E_logic_op\(1),
	datad => \u_qsys|nios2_qsys|E_src1\(26),
	combout => \u_qsys|nios2_qsys|E_logic_result[26]~8_combout\);

-- Location: LCCOMB_X22_Y8_N16
\u_qsys|nios2_qsys|Add17|auto_generated|_~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_ctrl_alu_subtract~q\,
	datad => \u_qsys|nios2_qsys|E_src2\(25),
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|_~17_combout\);

-- Location: LCCOMB_X18_Y6_N2
\u_qsys|nios2_qsys|Add17|auto_generated|_~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|E_ctrl_alu_subtract~q\,
	datad => \u_qsys|nios2_qsys|E_src2\(24),
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|_~18_combout\);

-- Location: LCCOMB_X24_Y7_N10
\u_qsys|nios2_qsys|Add17|auto_generated|_~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_ctrl_alu_subtract~q\,
	datad => \u_qsys|nios2_qsys|E_src2\(22),
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|_~20_combout\);

-- Location: LCCOMB_X23_Y7_N16
\u_qsys|nios2_qsys|Add17|auto_generated|_~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src2\(20),
	datac => \u_qsys|nios2_qsys|E_ctrl_alu_subtract~q\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|_~22_combout\);

-- Location: LCCOMB_X23_Y10_N8
\u_qsys|nios2_qsys|Add17|auto_generated|_~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_ctrl_alu_subtract~q\,
	datad => \u_qsys|nios2_qsys|E_src2\(18),
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|_~24_combout\);

-- Location: LCCOMB_X21_Y7_N18
\u_qsys|nios2_qsys|Add17|auto_generated|result_int[18]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(17),
	datab => \u_qsys|nios2_qsys|Add17|auto_generated|_~25_combout\,
	datad => VCC,
	cin => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[17]~35\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[18]~36_combout\,
	cout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[18]~37\);

-- Location: LCCOMB_X21_Y7_N20
\u_qsys|nios2_qsys|Add17|auto_generated|result_int[19]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add17|auto_generated|_~24_combout\,
	datab => \u_qsys|nios2_qsys|E_src1\(18),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[18]~37\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[19]~38_combout\,
	cout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[19]~39\);

-- Location: LCCOMB_X21_Y7_N22
\u_qsys|nios2_qsys|Add17|auto_generated|result_int[20]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add17|auto_generated|_~23_combout\,
	datab => \u_qsys|nios2_qsys|E_src1\(19),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[19]~39\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[20]~40_combout\,
	cout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[20]~41\);

-- Location: LCCOMB_X21_Y7_N24
\u_qsys|nios2_qsys|Add17|auto_generated|result_int[21]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add17|auto_generated|_~22_combout\,
	datab => \u_qsys|nios2_qsys|E_src1\(20),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[20]~41\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[21]~42_combout\,
	cout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[21]~43\);

-- Location: LCCOMB_X21_Y7_N26
\u_qsys|nios2_qsys|Add17|auto_generated|result_int[22]~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(21),
	datab => \u_qsys|nios2_qsys|Add17|auto_generated|_~21_combout\,
	datad => VCC,
	cin => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[21]~43\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[22]~44_combout\,
	cout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[22]~45\);

-- Location: LCCOMB_X21_Y7_N28
\u_qsys|nios2_qsys|Add17|auto_generated|result_int[23]~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(22),
	datab => \u_qsys|nios2_qsys|Add17|auto_generated|_~20_combout\,
	datad => VCC,
	cin => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[22]~45\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[23]~46_combout\,
	cout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[23]~47\);

-- Location: LCCOMB_X21_Y7_N30
\u_qsys|nios2_qsys|Add17|auto_generated|result_int[24]~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(23),
	datab => \u_qsys|nios2_qsys|Add17|auto_generated|_~19_combout\,
	datad => VCC,
	cin => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[23]~47\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[24]~48_combout\,
	cout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[24]~49\);

-- Location: LCCOMB_X21_Y6_N0
\u_qsys|nios2_qsys|Add17|auto_generated|result_int[25]~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(24),
	datab => \u_qsys|nios2_qsys|Add17|auto_generated|_~18_combout\,
	datad => VCC,
	cin => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[24]~49\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[25]~50_combout\,
	cout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[25]~51\);

-- Location: LCCOMB_X21_Y6_N2
\u_qsys|nios2_qsys|Add17|auto_generated|result_int[26]~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add17|auto_generated|_~17_combout\,
	datab => \u_qsys|nios2_qsys|E_src1\(25),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[25]~51\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[26]~52_combout\,
	cout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[26]~53\);

-- Location: LCCOMB_X21_Y6_N4
\u_qsys|nios2_qsys|Add17|auto_generated|result_int[27]~54\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add17|auto_generated|_~16_combout\,
	datab => \u_qsys|nios2_qsys|E_src1\(26),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[26]~53\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[27]~54_combout\,
	cout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[27]~55\);

-- Location: LCCOMB_X18_Y9_N12
\u_qsys|nios2_qsys|D_src2_reg[26]~67\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_logic_result[26]~8_combout\,
	datab => \u_qsys|nios2_qsys|E_alu_result~0_combout\,
	datac => \u_qsys|nios2_qsys|E_ctrl_logic~q\,
	datad => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[27]~54_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[26]~67_combout\);

-- Location: FF_X18_Y9_N13
\u_qsys|nios2_qsys|M_alu_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[26]~67_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_alu_result\(26));

-- Location: LCCOMB_X19_Y8_N16
\u_qsys|nios2_qsys|D_src2_reg[26]~68\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datab => \u_qsys|nios2_qsys|M_alu_result\(26),
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[26]~77_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[26]~68_combout\);

-- Location: LCCOMB_X19_Y8_N10
\u_qsys|nios2_qsys|D_src2_reg[26]~69\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	datab => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datac => \u_qsys|nios2_qsys|W_wr_data\(26),
	datad => \u_qsys|nios2_qsys|D_src2_reg[26]~68_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[26]~69_combout\);

-- Location: LCCOMB_X18_Y10_N12
\u_qsys|nios2_qsys|D_src2_reg[26]~70\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[26]~69_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[2]~119_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[2]~118_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[26]~67_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[26]~70_combout\);

-- Location: LCCOMB_X18_Y10_N18
\u_qsys|nios2_qsys|D_src2[26]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ctrl_src2_choose_imm~q\,
	datab => \u_qsys|nios2_qsys|D_src2[30]~14_combout\,
	datac => \u_qsys|nios2_qsys|D_src2[26]~29_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[26]~70_combout\,
	combout => \u_qsys|nios2_qsys|D_src2[26]~30_combout\);

-- Location: FF_X18_Y10_N19
\u_qsys|nios2_qsys|E_src2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2[26]~30_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2\(26));

-- Location: LCCOMB_X22_Y7_N18
\u_qsys|nios2_qsys|Add17|auto_generated|_~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|E_ctrl_alu_subtract~q\,
	datad => \u_qsys|nios2_qsys|E_src2\(26),
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|_~16_combout\);

-- Location: LCCOMB_X21_Y6_N6
\u_qsys|nios2_qsys|Add17|auto_generated|result_int[28]~56\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(27),
	datab => \u_qsys|nios2_qsys|Add17|auto_generated|_~15_combout\,
	datad => VCC,
	cin => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[27]~55\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[28]~56_combout\,
	cout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[28]~57\);

-- Location: LCCOMB_X21_Y6_N8
\u_qsys|nios2_qsys|Add17|auto_generated|result_int[29]~58\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add17|auto_generated|_~14_combout\,
	datab => \u_qsys|nios2_qsys|E_src1\(28),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[28]~57\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[29]~58_combout\,
	cout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[29]~59\);

-- Location: LCCOMB_X18_Y9_N2
\u_qsys|nios2_qsys|E_logic_result[28]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src2\(28),
	datab => \u_qsys|nios2_qsys|E_logic_op\(1),
	datac => \u_qsys|nios2_qsys|E_logic_op\(0),
	datad => \u_qsys|nios2_qsys|E_src1\(28),
	combout => \u_qsys|nios2_qsys|E_logic_result[28]~10_combout\);

-- Location: LCCOMB_X18_Y9_N14
\u_qsys|nios2_qsys|D_src2_reg[28]~75\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_ctrl_logic~q\,
	datab => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[29]~58_combout\,
	datac => \u_qsys|nios2_qsys|E_alu_result~0_combout\,
	datad => \u_qsys|nios2_qsys|E_logic_result[28]~10_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[28]~75_combout\);

-- Location: FF_X18_Y9_N15
\u_qsys|nios2_qsys|M_alu_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[28]~75_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_alu_result\(28));

-- Location: LCCOMB_X14_Y9_N12
\u_qsys|nios2_qsys|D_src2_reg[28]~76\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[28]~83_combout\,
	datad => \u_qsys|nios2_qsys|M_alu_result\(28),
	combout => \u_qsys|nios2_qsys|D_src2_reg[28]~76_combout\);

-- Location: FF_X14_Y9_N3
\u_qsys|nios2_qsys|W_wr_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_wr_data_unfiltered[28]~83_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|W_wr_data\(28));

-- Location: LCCOMB_X14_Y9_N22
\u_qsys|nios2_qsys|D_src2_reg[28]~77\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[28]~76_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datac => \u_qsys|nios2_qsys|W_wr_data\(28),
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	combout => \u_qsys|nios2_qsys|D_src2_reg[28]~77_combout\);

-- Location: LCCOMB_X18_Y9_N0
\u_qsys|nios2_qsys|D_src2_reg[28]~78\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[2]~118_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[2]~119_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[28]~75_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[28]~77_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[28]~78_combout\);

-- Location: FF_X18_Y9_N1
\u_qsys|nios2_qsys|E_src2_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[28]~78_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2_reg\(28));

-- Location: FF_X18_Y9_N25
\u_qsys|nios2_qsys|M_st_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_st_data[28]~feeder_combout\,
	asdata => \u_qsys|nios2_qsys|E_src2_reg\(28),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|E_iw\(4),
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_st_data\(28));

-- Location: FF_X19_Y15_N21
\u_qsys|nios2_qsys|A_st_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_st_data\(28),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_st_data\(28));

-- Location: LCCOMB_X22_Y17_N18
\u_qsys|nios2_qsys|d_writedata[28]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_bypass_pending~combout\,
	datab => \u_qsys|nios2_qsys|M_st_data\(28),
	datad => \u_qsys|nios2_qsys|A_st_data\(28),
	combout => \u_qsys|nios2_qsys|d_writedata[28]~20_combout\);

-- Location: LCCOMB_X21_Y18_N22
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable\(31),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(8),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~30_combout\);

-- Location: FF_X21_Y18_N23
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(16));

-- Location: FF_X24_Y14_N27
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(16),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X16_Y14_N20
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\ = (\u_qsys|nios2_qsys|d_writedata\(16) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|d_writedata\(16),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\);

-- Location: LCCOMB_X22_Y15_N28
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data[34]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34) = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \u_qsys|nios2_qsys|d_byteenable\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \u_qsys|nios2_qsys|d_byteenable\(2),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(34));

-- Location: LCCOMB_X16_Y14_N24
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(17),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\);

-- Location: LCCOMB_X22_Y17_N14
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(18),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\);

-- Location: FF_X23_Y9_N27
\u_qsys|nios2_qsys|E_src2_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[19]~46_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2_reg\(19));

-- Location: LCCOMB_X17_Y9_N28
\u_qsys|nios2_qsys|E_st_data[19]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_src2_reg\(3),
	datac => \u_qsys|nios2_qsys|E_iw\(4),
	datad => \u_qsys|nios2_qsys|E_src2_reg\(19),
	combout => \u_qsys|nios2_qsys|E_st_data[19]~4_combout\);

-- Location: FF_X17_Y9_N29
\u_qsys|nios2_qsys|M_st_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_st_data[19]~4_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_st_data\(19));

-- Location: FF_X22_Y13_N31
\u_qsys|nios2_qsys|A_st_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_st_data\(19),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_st_data\(19));

-- Location: LCCOMB_X22_Y17_N12
\u_qsys|nios2_qsys|d_writedata[19]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_bypass_pending~combout\,
	datab => \u_qsys|nios2_qsys|M_st_data\(19),
	datad => \u_qsys|nios2_qsys|A_st_data\(19),
	combout => \u_qsys|nios2_qsys|d_writedata[19]~16_combout\);

-- Location: LCCOMB_X17_Y16_N22
\u_qsys|jtag_uart|ac~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|ac~0_combout\ = (\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\) # (\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\,
	combout => \u_qsys|jtag_uart|ac~0_combout\);

-- Location: LCCOMB_X17_Y16_N4
\u_qsys|jtag_uart|ac~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|ac~1_combout\ = (\u_qsys|jtag_uart|ac~0_combout\) # ((\u_qsys|jtag_uart|ac~q\ & ((!\u_qsys|nios2_qsys|d_writedata\(10)) # (!\u_qsys|jtag_uart|ien_AF~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|ien_AF~0_combout\,
	datab => \u_qsys|nios2_qsys|d_writedata\(10),
	datac => \u_qsys|jtag_uart|ac~q\,
	datad => \u_qsys|jtag_uart|ac~0_combout\,
	combout => \u_qsys|jtag_uart|ac~1_combout\);

-- Location: FF_X17_Y16_N5
\u_qsys|jtag_uart|ac\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|ac~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|ac~q\);

-- Location: FF_X24_Y16_N25
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|jtag_uart|ac~q\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X24_Y16_N24
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~0_combout\ = (\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10)) # 
-- ((\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0) & \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30))))) # 
-- (!\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0) & 
-- ((\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0),
	datac => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10),
	datad => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~0_combout\);

-- Location: LCCOMB_X21_Y18_N8
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable\(31),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(8),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~0_combout\);

-- Location: FF_X21_Y18_N9
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(10));

-- Location: FF_X25_Y18_N25
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(10),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(10));

-- Location: FF_X17_Y9_N27
\u_qsys|nios2_qsys|M_st_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_st_data[27]~3_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_st_data\(11));

-- Location: FF_X24_Y13_N29
\u_qsys|nios2_qsys|A_st_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_st_data\(11),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_st_data\(11));

-- Location: LCCOMB_X16_Y14_N10
\u_qsys|nios2_qsys|d_writedata[11]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_bypass_pending~combout\,
	datab => \u_qsys|nios2_qsys|M_st_data\(11),
	datad => \u_qsys|nios2_qsys|A_st_data\(11),
	combout => \u_qsys|nios2_qsys|d_writedata[11]~17_combout\);

-- Location: FF_X18_Y11_N31
\u_qsys|nios2_qsys|W_wr_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_wr_data_unfiltered[13]~104_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|W_wr_data\(13));

-- Location: LCCOMB_X18_Y11_N0
\u_qsys|nios2_qsys|D_src2_reg[13]~97\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[13]~104_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	combout => \u_qsys|nios2_qsys|D_src2_reg[13]~97_combout\);

-- Location: LCCOMB_X18_Y11_N18
\u_qsys|nios2_qsys|D_src2_reg[13]~98\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|W_wr_data\(13),
	datab => \u_qsys|nios2_qsys|M_alu_result\(13),
	datac => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[13]~97_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[13]~98_combout\);

-- Location: LCCOMB_X18_Y11_N4
\u_qsys|nios2_qsys|D_src2_reg[13]~114\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_alu_result\(13),
	datab => \u_qsys|nios2_qsys|D_src2_reg[2]~119_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[2]~118_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[13]~98_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[13]~114_combout\);

-- Location: FF_X18_Y11_N5
\u_qsys|nios2_qsys|E_src2_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[13]~114_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2_reg\(13));

-- Location: FF_X19_Y11_N13
\u_qsys|nios2_qsys|E_src2_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[5]~23_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2_reg\(5));

-- Location: LCCOMB_X18_Y13_N0
\u_qsys|nios2_qsys|M_st_data[29]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src2_reg\(13),
	datac => \u_qsys|nios2_qsys|Equal274~0_combout\,
	datad => \u_qsys|nios2_qsys|E_src2_reg\(5),
	combout => \u_qsys|nios2_qsys|M_st_data[29]~5_combout\);

-- Location: FF_X18_Y13_N1
\u_qsys|nios2_qsys|M_st_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_st_data[29]~5_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_st_data\(13));

-- Location: LCCOMB_X19_Y15_N28
\u_qsys|nios2_qsys|M_dc_st_data[13]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_st_data\(13),
	datab => \u_qsys|nios2_qsys|M_mem_byte_en\(1),
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(13),
	combout => \u_qsys|nios2_qsys|M_dc_st_data[13]~16_combout\);

-- Location: FF_X19_Y15_N23
\u_qsys|nios2_qsys|A_st_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_st_data\(13),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_st_data\(13));

-- Location: LCCOMB_X19_Y15_N22
\u_qsys|nios2_qsys|dc_data_wr_port_data[13]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_dc_st_data[13]~16_combout\,
	datab => \u_qsys|nios2_qsys|dc_data_wr_port_data[8]~0_combout\,
	datac => \u_qsys|nios2_qsys|A_st_data\(13),
	datad => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[13]~36_combout\);

-- Location: LCCOMB_X24_Y16_N10
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ = !\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\);

-- Location: FF_X24_Y16_N11
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X24_Y16_N28
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~29_combout\ = (\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13)) # 
-- ((\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0) & \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30))))) # 
-- (!\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0) & 
-- (\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0),
	datac => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30),
	datad => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~29_combout\);

-- Location: LCCOMB_X22_Y15_N20
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data[33]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(33) = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0)) # ((\u_qsys|nios2_qsys|d_byteenable\(1) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0),
	datab => \u_qsys|nios2_qsys|d_byteenable\(1),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(33));

-- Location: LCCOMB_X16_Y15_N18
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~6_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(9),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~6_combout\);

-- Location: LCCOMB_X18_Y16_N0
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~0_combout\ = (\u_qsys|nios2_qsys|d_writedata\(10) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|d_writedata\(10),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~0_combout\);

-- Location: LCCOMB_X16_Y14_N6
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~24_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(11),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~24_combout\);

-- Location: LCCOMB_X18_Y14_N22
\u_qsys|nios2_qsys|d_writedata[12]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_st_data\(12),
	datab => \u_qsys|nios2_qsys|A_mem_bypass_pending~combout\,
	datad => \u_qsys|nios2_qsys|M_st_data\(12),
	combout => \u_qsys|nios2_qsys|d_writedata[12]~19_combout\);

-- Location: FF_X18_Y12_N27
\u_qsys|nios2_qsys|W_wr_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_wr_data_unfiltered[14]~107_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|W_wr_data\(14));

-- Location: LCCOMB_X19_Y10_N0
\u_qsys|nios2_qsys|D_src2_reg[14]~99\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[14]~107_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datad => \u_qsys|nios2_qsys|M_alu_result\(14),
	combout => \u_qsys|nios2_qsys|D_src2_reg[14]~99_combout\);

-- Location: LCCOMB_X19_Y10_N10
\u_qsys|nios2_qsys|D_src2_reg[14]~100\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datab => \u_qsys|nios2_qsys|W_wr_data\(14),
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datad => \u_qsys|nios2_qsys|D_src2_reg[14]~99_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[14]~100_combout\);

-- Location: LCCOMB_X19_Y10_N4
\u_qsys|nios2_qsys|D_src2_reg[14]~113\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[14]~100_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[2]~119_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[2]~118_combout\,
	datad => \u_qsys|nios2_qsys|E_alu_result\(14),
	combout => \u_qsys|nios2_qsys|D_src2_reg[14]~113_combout\);

-- Location: FF_X19_Y10_N5
\u_qsys|nios2_qsys|E_src2_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[14]~113_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2_reg\(14));

-- Location: LCCOMB_X18_Y13_N30
\u_qsys|nios2_qsys|M_st_data[30]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Equal274~0_combout\,
	datac => \u_qsys|nios2_qsys|E_src2_reg\(6),
	datad => \u_qsys|nios2_qsys|E_src2_reg\(14),
	combout => \u_qsys|nios2_qsys|M_st_data[30]~6_combout\);

-- Location: FF_X18_Y13_N31
\u_qsys|nios2_qsys|M_st_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_st_data[30]~6_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_st_data\(14));

-- Location: FF_X17_Y15_N27
\u_qsys|nios2_qsys|A_st_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_st_data\(14),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_st_data\(14));

-- Location: LCCOMB_X17_Y15_N16
\u_qsys|nios2_qsys|M_dc_st_data[14]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_mem_byte_en\(1),
	datac => \u_qsys|nios2_qsys|M_st_data\(14),
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(14),
	combout => \u_qsys|nios2_qsys|M_dc_st_data[14]~11_combout\);

-- Location: LCCOMB_X17_Y15_N26
\u_qsys|nios2_qsys|dc_data_wr_port_data[14]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|dc_data_wr_port_data[8]~0_combout\,
	datab => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	datac => \u_qsys|nios2_qsys|A_st_data\(14),
	datad => \u_qsys|nios2_qsys|M_dc_st_data[14]~11_combout\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[14]~26_combout\);

-- Location: LCCOMB_X19_Y16_N6
\u_qsys|nios2_qsys|d_writedata[13]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_bypass_pending~combout\,
	datab => \u_qsys|nios2_qsys|M_st_data\(13),
	datad => \u_qsys|nios2_qsys|A_st_data\(13),
	combout => \u_qsys|nios2_qsys|d_writedata[13]~23_combout\);

-- Location: FF_X23_Y7_N27
\u_qsys|nios2_qsys|E_src2_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[20]~50_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2_reg\(20));

-- Location: LCCOMB_X22_Y14_N12
\u_qsys|nios2_qsys|E_st_data[20]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_src2_reg\(4),
	datac => \u_qsys|nios2_qsys|E_iw\(4),
	datad => \u_qsys|nios2_qsys|E_src2_reg\(20),
	combout => \u_qsys|nios2_qsys|E_st_data[20]~3_combout\);

-- Location: FF_X22_Y14_N13
\u_qsys|nios2_qsys|M_st_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_st_data[20]~3_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_st_data\(20));

-- Location: FF_X22_Y14_N27
\u_qsys|nios2_qsys|A_st_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_st_data\(20),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_st_data\(20));

-- Location: LCCOMB_X22_Y17_N16
\u_qsys|nios2_qsys|d_writedata[20]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_bypass_pending~combout\,
	datab => \u_qsys|nios2_qsys|A_st_data\(20),
	datad => \u_qsys|nios2_qsys|M_st_data\(20),
	combout => \u_qsys|nios2_qsys|d_writedata[20]~18_combout\);

-- Location: FF_X21_Y10_N9
\u_qsys|nios2_qsys|A_dc_rd_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(17),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_rd_data\(17));

-- Location: LCCOMB_X21_Y10_N22
\u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[17]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_dc_rd_data\(17),
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(17),
	datad => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_offset_match~q\,
	combout => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[17]~30_combout\);

-- Location: FF_X21_Y10_N23
\u_qsys|nios2_qsys|A_dc_xfer_wr_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[17]~30_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(17));

-- Location: LCCOMB_X22_Y15_N16
\u_qsys|nios2_qsys|dc_data_wr_port_data[17]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	datab => \u_qsys|nios2_qsys|A_dc_valid_st_bypass_hit_wr_en~combout\,
	datac => \u_qsys|nios2_qsys|A_mem_byte_en\(2),
	datad => \u_qsys|nios2_qsys|A_dc_fill_wr_data~2_combout\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[17]~3_combout\);

-- Location: LCCOMB_X22_Y13_N12
\u_qsys|nios2_qsys|M_dc_st_data[19]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_st_data\(19),
	datab => \u_qsys|nios2_qsys|M_mem_byte_en\(2),
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(19),
	combout => \u_qsys|nios2_qsys|M_dc_st_data[19]~22_combout\);

-- Location: LCCOMB_X22_Y13_N30
\u_qsys|nios2_qsys|dc_data_wr_port_data[19]~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	datab => \u_qsys|nios2_qsys|dc_data_wr_port_data[17]~3_combout\,
	datac => \u_qsys|nios2_qsys|A_st_data\(19),
	datad => \u_qsys|nios2_qsys|M_dc_st_data[19]~22_combout\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[19]~48_combout\);

-- Location: LCCOMB_X13_Y16_N18
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ = \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (GND)
-- \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ = CARRY(!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	cout => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\);

-- Location: LCCOMB_X13_Y16_N20
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ = (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- ((\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\) # (GND))) # (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (!\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))
-- \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ = CARRY((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (!\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\,
	combout => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	cout => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\);

-- Location: LCCOMB_X13_Y16_N22
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ = (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (!\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ & VCC)) # (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ $ (GND)))
-- \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ = CARRY((!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- !\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\,
	combout => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	cout => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\);

-- Location: LCCOMB_X13_Y16_N24
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ = (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- ((\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\) # (GND))) # (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- (!\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))
-- \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ = CARRY((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- (!\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\,
	combout => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	cout => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\);

-- Location: FF_X13_Y16_N25
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	asdata => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19));

-- Location: LCCOMB_X25_Y14_N26
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~46_combout\ = (\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0) & ((\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30)) # 
-- ((\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19))))) # 
-- (!\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0) & (\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0),
	datab => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19),
	datad => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~46_combout\);

-- Location: LCCOMB_X18_Y14_N12
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~31_combout\ = (\u_qsys|nios2_qsys|d_writedata\(12) & \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_writedata\(12),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~31_combout\);

-- Location: FF_X18_Y14_N13
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(12));

-- Location: LCCOMB_X19_Y16_N12
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~30_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(13),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~30_combout\);

-- Location: FF_X19_Y16_N13
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(13));

-- Location: LCCOMB_X11_Y15_N18
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[33]~81\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[33]~81_combout\);

-- Location: FF_X11_Y15_N19
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|DRsize.010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[33]~81_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|DRsize.010~q\);

-- Location: LCCOMB_X12_Y15_N4
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[15]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(16),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|DRsize.010~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[15]~9_combout\);

-- Location: LCCOMB_X17_Y18_N14
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|Equal0~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(3),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(2),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(4),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|Equal0~3_combout\);

-- Location: LCCOMB_X19_Y17_N6
\u_qsys|nios2_qsys|d_writedata[14]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_bypass_pending~combout\,
	datab => \u_qsys|nios2_qsys|A_st_data\(14),
	datad => \u_qsys|nios2_qsys|M_st_data\(14),
	combout => \u_qsys|nios2_qsys|d_writedata[14]~27_combout\);

-- Location: LCCOMB_X23_Y9_N2
\u_qsys|nios2_qsys|A_dc_rd_data[19]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(19),
	combout => \u_qsys|nios2_qsys|A_dc_rd_data[19]~feeder_combout\);

-- Location: FF_X23_Y9_N3
\u_qsys|nios2_qsys|A_dc_rd_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_rd_data[19]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_rd_data\(19));

-- Location: LCCOMB_X23_Y9_N24
\u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[19]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_offset_match~q\,
	datab => \u_qsys|nios2_qsys|A_dc_rd_data\(19),
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(19),
	combout => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[19]~27_combout\);

-- Location: FF_X23_Y9_N25
\u_qsys|nios2_qsys|A_dc_xfer_wr_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[19]~27_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(19));

-- Location: LCCOMB_X22_Y14_N16
\u_qsys|nios2_qsys|M_dc_st_data[20]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_mem_byte_en\(2),
	datab => \u_qsys|nios2_qsys|M_st_data\(20),
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(20),
	combout => \u_qsys|nios2_qsys|M_dc_st_data[20]~20_combout\);

-- Location: LCCOMB_X22_Y14_N26
\u_qsys|nios2_qsys|dc_data_wr_port_data[20]~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_dc_st_data[20]~20_combout\,
	datab => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	datac => \u_qsys|nios2_qsys|A_st_data\(20),
	datad => \u_qsys|nios2_qsys|dc_data_wr_port_data[17]~3_combout\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[20]~44_combout\);

-- Location: FF_X22_Y14_N17
\u_qsys|nios2_qsys|A_dc_st_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_dc_st_data[20]~20_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_st_data\(20));

-- Location: LCCOMB_X22_Y14_N30
\u_qsys|nios2_qsys|dc_data_wr_port_data[20]~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|dc_data_wr_port_data[17]~3_combout\,
	datab => \u_qsys|nios2_qsys|d_readdata_d1\(20),
	datac => \u_qsys|nios2_qsys|dc_data_wr_port_data[20]~44_combout\,
	datad => \u_qsys|nios2_qsys|A_dc_st_data\(20),
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[20]~45_combout\);

-- Location: M9K_X15_Y13_N0
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "system_qsys:u_qsys|system_qsys_nios2_qsys:nios2_qsys|system_qsys_nios2_qsys_dc_data_module:system_qsys_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|nios2_qsys|dc_data_wr_port_en~combout\,
	portbre => VCC,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_qsys|nios2_qsys|dc_data_wr_port_en~combout\,
	portadatain => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X19_Y15_N18
\u_qsys|nios2_qsys|M_dc_st_data[28]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_mem_byte_en\(3),
	datac => \u_qsys|nios2_qsys|M_st_data\(28),
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(28),
	combout => \u_qsys|nios2_qsys|M_dc_st_data[28]~18_combout\);

-- Location: FF_X19_Y15_N19
\u_qsys|nios2_qsys|A_dc_st_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_dc_st_data[28]~18_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_st_data\(28));

-- Location: LCCOMB_X18_Y13_N16
\u_qsys|nios2_qsys|M_st_data[29]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|M_st_data[29]~5_combout\,
	combout => \u_qsys|nios2_qsys|M_st_data[29]~feeder_combout\);

-- Location: FF_X18_Y9_N21
\u_qsys|nios2_qsys|E_src2_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[29]~82_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2_reg\(29));

-- Location: FF_X18_Y13_N17
\u_qsys|nios2_qsys|M_st_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_st_data[29]~feeder_combout\,
	asdata => \u_qsys|nios2_qsys|E_src2_reg\(29),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|E_iw\(4),
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_st_data\(29));

-- Location: FF_X19_Y15_N9
\u_qsys|nios2_qsys|A_st_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_st_data\(29),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_st_data\(29));

-- Location: LCCOMB_X18_Y15_N30
\u_qsys|nios2_qsys|d_writedata[29]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_st_data\(29),
	datab => \u_qsys|nios2_qsys|A_st_data\(29),
	datad => \u_qsys|nios2_qsys|A_mem_bypass_pending~combout\,
	combout => \u_qsys|nios2_qsys|d_writedata[29]~24_combout\);

-- Location: LCCOMB_X18_Y10_N4
\u_qsys|nios2_qsys|D_src2_reg[15]~111\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[15]~102_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[2]~119_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[2]~118_combout\,
	datad => \u_qsys|nios2_qsys|E_alu_result\(15),
	combout => \u_qsys|nios2_qsys|D_src2_reg[15]~111_combout\);

-- Location: FF_X18_Y10_N5
\u_qsys|nios2_qsys|E_src2_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[15]~111_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2_reg\(15));

-- Location: LCCOMB_X18_Y10_N0
\u_qsys|nios2_qsys|M_st_data[31]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|Equal274~0_combout\,
	datac => \u_qsys|nios2_qsys|E_src2_reg\(15),
	datad => \u_qsys|nios2_qsys|E_src2_reg\(7),
	combout => \u_qsys|nios2_qsys|M_st_data[31]~7_combout\);

-- Location: FF_X18_Y10_N1
\u_qsys|nios2_qsys|M_st_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_st_data[31]~7_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_st_data\(15));

-- Location: LCCOMB_X17_Y15_N8
\u_qsys|nios2_qsys|M_dc_st_data[15]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_st_data\(15),
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(15),
	datac => \u_qsys|nios2_qsys|M_mem_byte_en\(1),
	combout => \u_qsys|nios2_qsys|M_dc_st_data[15]~0_combout\);

-- Location: FF_X17_Y15_N19
\u_qsys|nios2_qsys|A_st_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_st_data\(15),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_st_data\(15));

-- Location: LCCOMB_X17_Y15_N18
\u_qsys|nios2_qsys|dc_data_wr_port_data[15]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|dc_data_wr_port_data[8]~0_combout\,
	datab => \u_qsys|nios2_qsys|M_dc_st_data[15]~0_combout\,
	datac => \u_qsys|nios2_qsys|A_st_data\(15),
	datad => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[15]~1_combout\);

-- Location: LCCOMB_X18_Y14_N16
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\ = (\u_qsys|nios2_qsys|d_writedata\(12) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_writedata\(12),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\);

-- Location: LCCOMB_X19_Y16_N0
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(13),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\);

-- Location: LCCOMB_X19_Y17_N28
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(14),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\);

-- Location: LCCOMB_X18_Y16_N26
\u_qsys|nios2_qsys|d_writedata[15]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_st_data\(15),
	datab => \u_qsys|nios2_qsys|A_mem_bypass_pending~combout\,
	datad => \u_qsys|nios2_qsys|A_st_data\(15),
	combout => \u_qsys|nios2_qsys|d_writedata[15]~30_combout\);

-- Location: FF_X19_Y11_N17
\u_qsys|nios2_qsys|E_src2_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[21]~54_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2_reg\(21));

-- Location: LCCOMB_X19_Y11_N22
\u_qsys|nios2_qsys|E_st_data[21]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src2_reg\(5),
	datac => \u_qsys|nios2_qsys|E_iw\(4),
	datad => \u_qsys|nios2_qsys|E_src2_reg\(21),
	combout => \u_qsys|nios2_qsys|E_st_data[21]~2_combout\);

-- Location: FF_X19_Y11_N23
\u_qsys|nios2_qsys|M_st_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_st_data[21]~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_st_data\(21));

-- Location: LCCOMB_X19_Y11_N26
\u_qsys|nios2_qsys|M_dc_st_data[21]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(21),
	datac => \u_qsys|nios2_qsys|M_st_data\(21),
	datad => \u_qsys|nios2_qsys|M_mem_byte_en\(2),
	combout => \u_qsys|nios2_qsys|M_dc_st_data[21]~14_combout\);

-- Location: FF_X19_Y11_N21
\u_qsys|nios2_qsys|A_st_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_st_data\(21),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_st_data\(21));

-- Location: LCCOMB_X19_Y11_N20
\u_qsys|nios2_qsys|dc_data_wr_port_data[21]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_dc_st_data[21]~14_combout\,
	datab => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	datac => \u_qsys|nios2_qsys|A_st_data\(21),
	datad => \u_qsys|nios2_qsys|dc_data_wr_port_data[17]~3_combout\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[21]~32_combout\);

-- Location: LCCOMB_X13_Y16_N26
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ = (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (!\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ & VCC)) # (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ $ (GND)))
-- \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ = CARRY((!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- !\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\,
	combout => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	cout => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\);

-- Location: LCCOMB_X13_Y16_N28
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ = (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- ((\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\) # (GND))) # (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- (!\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))
-- \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ = CARRY((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # 
-- (!\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => VCC,
	cin => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\,
	combout => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	cout => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\);

-- Location: FF_X13_Y16_N29
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	asdata => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X24_Y16_N0
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~26_combout\ = (\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21)) # 
-- ((\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0) & \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30))))) # 
-- (!\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0) & 
-- (\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0),
	datac => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30),
	datad => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~26_combout\);

-- Location: LCCOMB_X28_Y17_N20
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \u_qsys|nios2_qsys|d_writedata\(2),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\);

-- Location: LCCOMB_X16_Y9_N16
\u_qsys|nios2_qsys|M_st_data[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_src2_reg\(3),
	combout => \u_qsys|nios2_qsys|M_st_data[3]~feeder_combout\);

-- Location: FF_X16_Y9_N17
\u_qsys|nios2_qsys|M_st_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_st_data[3]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_st_data\(3));

-- Location: FF_X19_Y13_N11
\u_qsys|nios2_qsys|A_st_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_st_data\(3),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_st_data\(3));

-- Location: LCCOMB_X19_Y16_N8
\u_qsys|nios2_qsys|d_writedata[3]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_bypass_pending~combout\,
	datab => \u_qsys|nios2_qsys|M_st_data\(3),
	datad => \u_qsys|nios2_qsys|A_st_data\(3),
	combout => \u_qsys|nios2_qsys|d_writedata[3]~4_combout\);

-- Location: LCCOMB_X18_Y15_N4
\u_qsys|nios2_qsys|d_writedata[21]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_bypass_pending~combout\,
	datab => \u_qsys|nios2_qsys|M_st_data\(21),
	datad => \u_qsys|nios2_qsys|A_st_data\(21),
	combout => \u_qsys|nios2_qsys|d_writedata[21]~22_combout\);

-- Location: FF_X23_Y6_N21
\u_qsys|nios2_qsys|E_src2_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[23]~62_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2_reg\(23));

-- Location: LCCOMB_X18_Y10_N8
\u_qsys|nios2_qsys|E_st_data[23]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src2_reg\(7),
	datab => \u_qsys|nios2_qsys|E_iw\(4),
	datad => \u_qsys|nios2_qsys|E_src2_reg\(23),
	combout => \u_qsys|nios2_qsys|E_st_data[23]~0_combout\);

-- Location: FF_X18_Y10_N9
\u_qsys|nios2_qsys|M_st_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_st_data[23]~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_st_data\(23));

-- Location: LCCOMB_X22_Y13_N24
\u_qsys|nios2_qsys|M_dc_st_data[23]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_mem_byte_en\(2),
	datac => \u_qsys|nios2_qsys|M_st_data\(23),
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(23),
	combout => \u_qsys|nios2_qsys|M_dc_st_data[23]~1_combout\);

-- Location: FF_X22_Y13_N25
\u_qsys|nios2_qsys|A_dc_st_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_dc_st_data[23]~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_st_data\(23));

-- Location: LCCOMB_X25_Y14_N20
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~9_combout\ = (\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30) & \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30),
	datad => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~9_combout\);

-- Location: LCCOMB_X19_Y16_N2
\u_qsys|nios2_qsys|d_writedata[4]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_bypass_pending~combout\,
	datab => \u_qsys|nios2_qsys|A_st_data\(4),
	datad => \u_qsys|nios2_qsys|M_st_data\(4),
	combout => \u_qsys|nios2_qsys|d_writedata[4]~6_combout\);

-- Location: LCCOMB_X19_Y14_N12
\u_qsys|nios2_qsys|A_dc_rd_data[25]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(25),
	combout => \u_qsys|nios2_qsys|A_dc_rd_data[25]~feeder_combout\);

-- Location: FF_X19_Y14_N13
\u_qsys|nios2_qsys|A_dc_rd_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_rd_data[25]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_rd_data\(25));

-- Location: LCCOMB_X19_Y14_N0
\u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[25]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(25),
	datac => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_offset_match~q\,
	datad => \u_qsys|nios2_qsys|A_dc_rd_data\(25),
	combout => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[25]~6_combout\);

-- Location: FF_X19_Y14_N1
\u_qsys|nios2_qsys|A_dc_xfer_wr_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[25]~6_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(25));

-- Location: LCCOMB_X18_Y17_N22
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~9_combout\ = (\u_qsys|nios2_qsys|d_writedata\(24) & \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|d_writedata\(24),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~9_combout\);

-- Location: FF_X18_Y17_N23
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(24));

-- Location: LCCOMB_X19_Y18_N24
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(27),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~19_combout\);

-- Location: LCCOMB_X17_Y17_N30
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_rd~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_rd~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_rd~0_combout\);

-- Location: FF_X17_Y17_N31
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_rd~q\);

-- Location: FF_X17_Y17_N11
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_rd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_rd_d1~q\);

-- Location: LCCOMB_X17_Y17_N10
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[0]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_rd_d1~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[0]~14_combout\);

-- Location: FF_X19_Y18_N25
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~19_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(24));

-- Location: LCCOMB_X18_Y17_N16
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[24]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(24),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(24),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[24]~8_combout\);

-- Location: LCCOMB_X19_Y17_N10
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~8_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(26),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~8_combout\);

-- Location: FF_X19_Y17_N11
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(26));

-- Location: LCCOMB_X19_Y17_N8
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~7_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(27),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~7_combout\);

-- Location: FF_X19_Y17_N9
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(27));

-- Location: LCCOMB_X11_Y18_N18
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[27]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(27),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(27),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[27]~6_combout\);

-- Location: LCCOMB_X18_Y15_N12
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~13_combout\ = (\u_qsys|nios2_qsys|d_writedata\(29) & \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_writedata\(29),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~13_combout\);

-- Location: FF_X18_Y15_N13
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(29));

-- Location: LCCOMB_X14_Y18_N10
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[29]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(29),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(29),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[29]~12_combout\);

-- Location: LCCOMB_X18_Y13_N22
\u_qsys|nios2_qsys|M_st_data[30]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_st_data[30]~6_combout\,
	combout => \u_qsys|nios2_qsys|M_st_data[30]~feeder_combout\);

-- Location: LCCOMB_X19_Y6_N30
\u_qsys|nios2_qsys|D_src2[30]~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ctrl_hi_imm16~q\,
	datab => \u_qsys|nios2_qsys|D_iw\(21),
	datac => \u_qsys|nios2_qsys|D_iw\(20),
	datad => \u_qsys|nios2_qsys|D_ctrl_unsigned_lo_imm16~q\,
	combout => \u_qsys|nios2_qsys|D_src2[30]~37_combout\);

-- Location: LCCOMB_X19_Y5_N24
\u_qsys|nios2_qsys|D_src2[30]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ctrl_src2_choose_imm~q\,
	datab => \u_qsys|nios2_qsys|D_src2[30]~14_combout\,
	datac => \u_qsys|nios2_qsys|D_src2[30]~37_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[30]~86_combout\,
	combout => \u_qsys|nios2_qsys|D_src2[30]~38_combout\);

-- Location: FF_X19_Y5_N25
\u_qsys|nios2_qsys|E_src2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2[30]~38_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2\(30));

-- Location: LCCOMB_X19_Y5_N12
\u_qsys|nios2_qsys|E_logic_result[30]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_logic_op\(0),
	datab => \u_qsys|nios2_qsys|E_src1\(30),
	datac => \u_qsys|nios2_qsys|E_logic_op\(1),
	datad => \u_qsys|nios2_qsys|E_src2\(30),
	combout => \u_qsys|nios2_qsys|E_logic_result[30]~12_combout\);

-- Location: LCCOMB_X19_Y5_N0
\u_qsys|nios2_qsys|Add17|auto_generated|_~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_ctrl_alu_subtract~q\,
	datad => \u_qsys|nios2_qsys|E_src2\(30),
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|_~12_combout\);

-- Location: LCCOMB_X18_Y9_N18
\u_qsys|nios2_qsys|Add17|auto_generated|_~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_src2\(29),
	datac => \u_qsys|nios2_qsys|E_ctrl_alu_subtract~q\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|_~13_combout\);

-- Location: LCCOMB_X21_Y6_N10
\u_qsys|nios2_qsys|Add17|auto_generated|result_int[30]~60\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(29),
	datab => \u_qsys|nios2_qsys|Add17|auto_generated|_~13_combout\,
	datad => VCC,
	cin => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[29]~59\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[30]~60_combout\,
	cout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[30]~61\);

-- Location: LCCOMB_X21_Y6_N12
\u_qsys|nios2_qsys|Add17|auto_generated|result_int[31]~62\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add17|auto_generated|_~12_combout\,
	datab => \u_qsys|nios2_qsys|E_src1\(30),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[30]~61\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[31]~62_combout\,
	cout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[31]~63\);

-- Location: LCCOMB_X19_Y5_N2
\u_qsys|nios2_qsys|D_src2_reg[30]~83\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_logic_result[30]~12_combout\,
	datab => \u_qsys|nios2_qsys|E_alu_result~0_combout\,
	datac => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[31]~62_combout\,
	datad => \u_qsys|nios2_qsys|E_ctrl_logic~q\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[30]~83_combout\);

-- Location: FF_X19_Y5_N3
\u_qsys|nios2_qsys|M_alu_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[30]~83_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_alu_result\(30));

-- Location: LCCOMB_X16_Y11_N28
\u_qsys|nios2_qsys|D_src2_reg[30]~84\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datab => \u_qsys|nios2_qsys|M_alu_result\(30),
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[30]~89_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[30]~84_combout\);

-- Location: LCCOMB_X16_Y11_N14
\u_qsys|nios2_qsys|D_src2_reg[30]~85\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	datab => \u_qsys|nios2_qsys|W_wr_data\(30),
	datac => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[30]~84_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[30]~85_combout\);

-- Location: LCCOMB_X19_Y5_N20
\u_qsys|nios2_qsys|D_src2_reg[30]~86\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[30]~85_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[2]~118_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[2]~119_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[30]~83_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[30]~86_combout\);

-- Location: FF_X19_Y5_N21
\u_qsys|nios2_qsys|E_src2_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[30]~86_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2_reg\(30));

-- Location: FF_X18_Y13_N23
\u_qsys|nios2_qsys|M_st_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_st_data[30]~feeder_combout\,
	asdata => \u_qsys|nios2_qsys|E_src2_reg\(30),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|E_iw\(4),
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_st_data\(30));

-- Location: FF_X19_Y15_N3
\u_qsys|nios2_qsys|A_st_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_st_data\(30),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_st_data\(30));

-- Location: LCCOMB_X18_Y15_N16
\u_qsys|nios2_qsys|d_writedata[30]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_bypass_pending~combout\,
	datab => \u_qsys|nios2_qsys|M_st_data\(30),
	datad => \u_qsys|nios2_qsys|A_st_data\(30),
	combout => \u_qsys|nios2_qsys|d_writedata[30]~28_combout\);

-- Location: LCCOMB_X16_Y13_N22
\u_qsys|nios2_qsys|A_dc_rd_data[27]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(27),
	combout => \u_qsys|nios2_qsys|A_dc_rd_data[27]~feeder_combout\);

-- Location: FF_X16_Y13_N23
\u_qsys|nios2_qsys|A_dc_rd_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_rd_data[27]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_rd_data\(27));

-- Location: LCCOMB_X16_Y13_N14
\u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[27]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_offset_match~q\,
	datac => \u_qsys|nios2_qsys|A_dc_rd_data\(27),
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(27),
	combout => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[27]~7_combout\);

-- Location: FF_X16_Y13_N15
\u_qsys|nios2_qsys|A_dc_xfer_wr_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[27]~7_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(27));

-- Location: LCCOMB_X16_Y13_N10
\u_qsys|nios2_qsys|A_dc_rd_data[28]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(28),
	combout => \u_qsys|nios2_qsys|A_dc_rd_data[28]~feeder_combout\);

-- Location: FF_X16_Y13_N11
\u_qsys|nios2_qsys|A_dc_rd_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_rd_data[28]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_rd_data\(28));

-- Location: LCCOMB_X16_Y13_N26
\u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[28]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(28),
	datac => \u_qsys|nios2_qsys|A_dc_rd_data\(28),
	datad => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_offset_match~q\,
	combout => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[28]~26_combout\);

-- Location: FF_X16_Y13_N27
\u_qsys|nios2_qsys|A_dc_xfer_wr_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[28]~26_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(28));

-- Location: LCCOMB_X22_Y15_N2
\u_qsys|nios2_qsys|dc_data_wr_port_data[27]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	datab => \u_qsys|nios2_qsys|A_dc_valid_st_bypass_hit_wr_en~combout\,
	datac => \u_qsys|nios2_qsys|A_mem_byte_en\(3),
	datad => \u_qsys|nios2_qsys|A_dc_fill_wr_data~2_combout\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[27]~9_combout\);

-- Location: LCCOMB_X19_Y14_N4
\u_qsys|nios2_qsys|M_dc_st_data[25]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(25),
	datac => \u_qsys|nios2_qsys|M_st_data\(25),
	datad => \u_qsys|nios2_qsys|M_mem_byte_en\(3),
	combout => \u_qsys|nios2_qsys|M_dc_st_data[25]~6_combout\);

-- Location: FF_X19_Y14_N23
\u_qsys|nios2_qsys|A_st_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_st_data\(25),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_st_data\(25));

-- Location: LCCOMB_X19_Y14_N22
\u_qsys|nios2_qsys|dc_data_wr_port_data[25]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|dc_data_wr_port_data[27]~9_combout\,
	datab => \u_qsys|nios2_qsys|M_dc_st_data[25]~6_combout\,
	datac => \u_qsys|nios2_qsys|A_st_data\(25),
	datad => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[25]~16_combout\);

-- Location: FF_X19_Y14_N5
\u_qsys|nios2_qsys|A_dc_st_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_dc_st_data[25]~6_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_st_data\(25));

-- Location: LCCOMB_X19_Y18_N30
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(8),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable\(31),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal1~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~7_combout\);

-- Location: FF_X19_Y18_N31
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(25));

-- Location: FF_X24_Y15_N3
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(25),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(25));

-- Location: LCCOMB_X22_Y17_N22
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(28),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\);

-- Location: LCCOMB_X22_Y19_N4
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(29),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\);

-- Location: LCCOMB_X18_Y15_N24
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(30),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\);

-- Location: LCCOMB_X18_Y11_N24
\u_qsys|nios2_qsys|M_st_data[31]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|M_st_data[31]~7_combout\,
	combout => \u_qsys|nios2_qsys|M_st_data[31]~feeder_combout\);

-- Location: LCCOMB_X18_Y11_N26
\u_qsys|nios2_qsys|D_src2_reg[31]~112\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[31]~88_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[2]~119_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[2]~118_combout\,
	datad => \u_qsys|nios2_qsys|D_src1_reg[31]~72_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[31]~112_combout\);

-- Location: FF_X18_Y11_N27
\u_qsys|nios2_qsys|E_src2_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[31]~112_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2_reg\(31));

-- Location: FF_X18_Y11_N25
\u_qsys|nios2_qsys|M_st_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_st_data[31]~feeder_combout\,
	asdata => \u_qsys|nios2_qsys|E_src2_reg\(31),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|E_iw\(4),
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_st_data\(31));

-- Location: FF_X19_Y14_N11
\u_qsys|nios2_qsys|A_st_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_st_data\(31),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_st_data\(31));

-- Location: LCCOMB_X16_Y15_N8
\u_qsys|nios2_qsys|d_writedata[31]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_bypass_pending~combout\,
	datab => \u_qsys|nios2_qsys|M_st_data\(31),
	datad => \u_qsys|nios2_qsys|A_st_data\(31),
	combout => \u_qsys|nios2_qsys|d_writedata[31]~31_combout\);

-- Location: LCCOMB_X19_Y14_N6
\u_qsys|nios2_qsys|M_dc_st_data[26]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(26),
	datac => \u_qsys|nios2_qsys|M_st_data\(26),
	datad => \u_qsys|nios2_qsys|M_mem_byte_en\(3),
	combout => \u_qsys|nios2_qsys|M_dc_st_data[26]~4_combout\);

-- Location: FF_X19_Y14_N7
\u_qsys|nios2_qsys|A_dc_st_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_dc_st_data[26]~4_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_st_data\(26));

-- Location: LCCOMB_X18_Y15_N10
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~13_combout\ = (\u_qsys|nios2_qsys|d_writedata\(30) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|d_writedata\(30),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~13_combout\);

-- Location: LCCOMB_X16_Y15_N6
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~5_combout\ = (\u_qsys|nios2_qsys|d_writedata\(31) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|d_writedata\(31),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~5_combout\);

-- Location: M9K_X15_Y22_N0
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "system_qsys_onchip_ram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "system_qsys:u_qsys|system_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_v0d1:auto_generated|altsyncram:ram_block1a0|altsyncram_03d3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1359w[3]~0_combout\,
	portare => VCC,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_qsys|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88_PORTAADDR_bus\,
	portabyteenamasks => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y19_N0
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "system_qsys_onchip_ram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "system_qsys:u_qsys|system_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_v0d1:auto_generated|altsyncram:ram_block1a0|altsyncram_03d3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1369w[3]~0_combout\,
	portare => VCC,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_qsys|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120_PORTADATAIN_bus\,
	portaaddr => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120_PORTAADDR_bus\,
	portabyteenamasks => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120_PORTADATAOUT_bus\);

-- Location: LCCOMB_X26_Y9_N24
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result26w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result26w~0_combout\ = ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a122\))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a90\))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a90\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a122\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result26w~0_combout\);

-- Location: M9K_X27_Y23_N0
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "system_qsys_onchip_ram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "system_qsys:u_qsys|system_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_v0d1:auto_generated|altsyncram:ram_block1a0|altsyncram_03d3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1379w[3]~1_combout\,
	portare => VCC,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_qsys|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152_PORTADATAIN_bus\,
	portaaddr => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152_PORTAADDR_bus\,
	portabyteenamasks => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152_PORTADATAOUT_bus\);

-- Location: M9K_X27_Y22_N0
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "system_qsys_onchip_ram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "system_qsys:u_qsys|system_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_v0d1:auto_generated|altsyncram:ram_block1a0|altsyncram_03d3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1332w\(3),
	portare => VCC,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_qsys|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portabyteenamasks => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y23_N0
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "system_qsys_onchip_ram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "system_qsys:u_qsys|system_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_v0d1:auto_generated|altsyncram:ram_block1a0|altsyncram_03d3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1349w[3]~0_combout\,
	portare => VCC,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_qsys|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portabyteenamasks => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: LCCOMB_X26_Y9_N6
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2690w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2690w[0]~0_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a58\))) # 
-- (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a26\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a58\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2690w[0]~0_combout\);

-- Location: LCCOMB_X26_Y9_N10
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result26w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result26w~1_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a154\)))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result26w~0_combout\ & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2690w[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result26w~0_combout\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a154\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2690w[0]~0_combout\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result26w~1_combout\);

-- Location: LCCOMB_X19_Y18_N28
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(8),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable\(31),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal1~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~1_combout\);

-- Location: FF_X19_Y18_N29
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(26));

-- Location: FF_X26_Y16_N9
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(26),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(26));

-- Location: LCCOMB_X26_Y16_N26
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~8_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(26)) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~3_combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(26),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~3_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~8_combout\);

-- Location: LCCOMB_X26_Y16_N16
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~28_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~8_combout\) # ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result26w~1_combout\ & 
-- (!\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result26w~1_combout\,
	datab => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~8_combout\,
	datad => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~28_combout\);

-- Location: FF_X26_Y16_N17
\u_qsys|nios2_qsys|d_readdata_d1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~28_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_readdata_d1\(26));

-- Location: FF_X19_Y14_N17
\u_qsys|nios2_qsys|A_st_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_st_data\(26),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_st_data\(26));

-- Location: LCCOMB_X19_Y14_N16
\u_qsys|nios2_qsys|dc_data_wr_port_data[26]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|dc_data_wr_port_data[27]~9_combout\,
	datab => \u_qsys|nios2_qsys|M_dc_st_data[26]~4_combout\,
	datac => \u_qsys|nios2_qsys|A_st_data\(26),
	datad => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[26]~12_combout\);

-- Location: LCCOMB_X19_Y14_N2
\u_qsys|nios2_qsys|dc_data_wr_port_data[26]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_st_data\(26),
	datab => \u_qsys|nios2_qsys|d_readdata_d1\(26),
	datac => \u_qsys|nios2_qsys|dc_data_wr_port_data[27]~9_combout\,
	datad => \u_qsys|nios2_qsys|dc_data_wr_port_data[26]~12_combout\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[26]~13_combout\);

-- Location: LCCOMB_X26_Y11_N10
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2834w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2834w[0]~0_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a61\))) # 
-- (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a29\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a61\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2834w[0]~0_combout\);

-- Location: LCCOMB_X26_Y11_N12
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result29w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result29w~0_combout\ = ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a125\)) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a93\)))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a125\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a93\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result29w~0_combout\);

-- Location: LCCOMB_X26_Y11_N6
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result29w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result29w~1_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a157\)))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2834w[0]~0_combout\ & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result29w~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2834w[0]~0_combout\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a157\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result29w~0_combout\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result29w~1_combout\);

-- Location: LCCOMB_X25_Y15_N8
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(8),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable\(31),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~17_combout\);

-- Location: FF_X25_Y15_N9
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(29));

-- Location: FF_X25_Y15_N29
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(29),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(29));

-- Location: M9K_X27_Y19_N0
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "system_qsys_onchip_rom.hex",
	init_file_layout => "port_a",
	logical_ram_name => "system_qsys:u_qsys|system_qsys_onchip_rom:onchip_rom|altsyncram:the_altsyncram|altsyncram_m1d1:auto_generated|altsyncram:ram_block1a0|altsyncram_i3d3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 2560,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode817w[2]~0_combout\,
	portare => VCC,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_qsys|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portabyteenamasks => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: M9K_X27_Y18_N0
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "system_qsys_onchip_rom.hex",
	init_file_layout => "port_a",
	logical_ram_name => "system_qsys:u_qsys|system_qsys_onchip_rom:onchip_rom|altsyncram:the_altsyncram|altsyncram_m1d1:auto_generated|altsyncram:ram_block1a0|altsyncram_i3d3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 2560,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode830w[2]~1_combout\,
	portare => VCC,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_qsys|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portabyteenamasks => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y15_N0
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~34_combout\ = (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a61\))) # 
-- (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a29\,
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a61\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~34_combout\);

-- Location: M9K_X27_Y17_N0
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "system_qsys_onchip_rom.hex",
	init_file_layout => "port_a",
	logical_ram_name => "system_qsys:u_qsys|system_qsys_onchip_rom:onchip_rom|altsyncram:the_altsyncram|altsyncram_m1d1:auto_generated|altsyncram:ram_block1a0|altsyncram_i3d3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 2560,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 9,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode838w[2]~0_combout\,
	portare => VCC,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_qsys|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTAADDR_bus\,
	portabyteenamasks => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y15_N18
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~35_combout\ = (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~34_combout\) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a93\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~34_combout\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a93\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~35_combout\);

-- Location: LCCOMB_X25_Y15_N6
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~20_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~35_combout\) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(29))))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & (\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(29),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~35_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~20_combout\);

-- Location: LCCOMB_X25_Y15_N16
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~30_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~20_combout\) # ((\u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0) & 
-- (!\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result29w~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0),
	datab => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result29w~1_combout\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~20_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~30_combout\);

-- Location: FF_X25_Y15_N17
\u_qsys|nios2_qsys|d_readdata_d1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~30_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_readdata_d1\(29));

-- Location: LCCOMB_X19_Y15_N30
\u_qsys|nios2_qsys|M_dc_st_data[29]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_mem_byte_en\(3),
	datac => \u_qsys|nios2_qsys|M_st_data\(29),
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(29),
	combout => \u_qsys|nios2_qsys|M_dc_st_data[29]~15_combout\);

-- Location: LCCOMB_X19_Y15_N8
\u_qsys|nios2_qsys|dc_data_wr_port_data[29]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_dc_st_data[29]~15_combout\,
	datab => \u_qsys|nios2_qsys|dc_data_wr_port_data[27]~9_combout\,
	datac => \u_qsys|nios2_qsys|A_st_data\(29),
	datad => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[29]~34_combout\);

-- Location: FF_X19_Y15_N31
\u_qsys|nios2_qsys|A_dc_st_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_dc_st_data[29]~15_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_st_data\(29));

-- Location: LCCOMB_X19_Y15_N10
\u_qsys|nios2_qsys|dc_data_wr_port_data[29]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_readdata_d1\(29),
	datab => \u_qsys|nios2_qsys|dc_data_wr_port_data[27]~9_combout\,
	datac => \u_qsys|nios2_qsys|dc_data_wr_port_data[29]~34_combout\,
	datad => \u_qsys|nios2_qsys|A_dc_st_data\(29),
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[29]~35_combout\);

-- Location: LCCOMB_X23_Y14_N22
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result30w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result30w~0_combout\ = ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a126\))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a94\))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a94\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a126\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result30w~0_combout\);

-- Location: LCCOMB_X23_Y14_N12
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2882w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2882w[0]~0_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a62\))) # 
-- (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a30\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a62\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2882w[0]~0_combout\);

-- Location: LCCOMB_X23_Y14_N24
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result30w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result30w~1_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a158\)))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result30w~0_combout\ & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2882w[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result30w~0_combout\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a158\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2882w[0]~0_combout\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result30w~1_combout\);

-- Location: LCCOMB_X21_Y18_N20
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable\(31),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(8),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~13_combout\);

-- Location: FF_X21_Y18_N21
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(30));

-- Location: FF_X26_Y18_N3
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(30),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X26_Y18_N22
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~26_combout\ = (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a62\)) # 
-- (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a30\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a62\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a30\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~26_combout\);

-- Location: LCCOMB_X26_Y18_N16
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~27_combout\ = (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~26_combout\) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a94\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~26_combout\,
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a94\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~27_combout\);

-- Location: LCCOMB_X26_Y18_N4
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[30]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[30]~21_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~27_combout\) # 
-- ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(30) & \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(30) & (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(30),
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~27_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[30]~21_combout\);

-- Location: LCCOMB_X24_Y15_N14
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[30]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[30]~22_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~9_combout\) # ((\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[30]~21_combout\) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result30w~1_combout\ & \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~9_combout\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result30w~1_combout\,
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[30]~21_combout\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[30]~22_combout\);

-- Location: FF_X24_Y15_N15
\u_qsys|nios2_qsys|d_readdata_d1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[30]~22_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_readdata_d1\(30));

-- Location: LCCOMB_X19_Y15_N0
\u_qsys|nios2_qsys|M_dc_st_data[30]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(30),
	datab => \u_qsys|nios2_qsys|M_mem_byte_en\(3),
	datac => \u_qsys|nios2_qsys|M_st_data\(30),
	combout => \u_qsys|nios2_qsys|M_dc_st_data[30]~10_combout\);

-- Location: LCCOMB_X19_Y15_N2
\u_qsys|nios2_qsys|dc_data_wr_port_data[30]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_dc_st_data[30]~10_combout\,
	datab => \u_qsys|nios2_qsys|dc_data_wr_port_data[27]~9_combout\,
	datac => \u_qsys|nios2_qsys|A_st_data\(30),
	datad => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[30]~24_combout\);

-- Location: FF_X19_Y15_N1
\u_qsys|nios2_qsys|A_dc_st_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_dc_st_data[30]~10_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_st_data\(30));

-- Location: LCCOMB_X19_Y15_N4
\u_qsys|nios2_qsys|dc_data_wr_port_data[30]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_readdata_d1\(30),
	datab => \u_qsys|nios2_qsys|dc_data_wr_port_data[30]~24_combout\,
	datac => \u_qsys|nios2_qsys|dc_data_wr_port_data[27]~9_combout\,
	datad => \u_qsys|nios2_qsys|A_dc_st_data\(30),
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[30]~25_combout\);

-- Location: LCCOMB_X19_Y14_N24
\u_qsys|nios2_qsys|M_dc_st_data[31]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(31),
	datac => \u_qsys|nios2_qsys|M_st_data\(31),
	datad => \u_qsys|nios2_qsys|M_mem_byte_en\(3),
	combout => \u_qsys|nios2_qsys|M_dc_st_data[31]~3_combout\);

-- Location: LCCOMB_X19_Y14_N10
\u_qsys|nios2_qsys|dc_data_wr_port_data[31]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_dc_st_data[31]~3_combout\,
	datab => \u_qsys|nios2_qsys|dc_data_wr_port_data[27]~9_combout\,
	datac => \u_qsys|nios2_qsys|A_st_data\(31),
	datad => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[31]~10_combout\);

-- Location: FF_X19_Y14_N25
\u_qsys|nios2_qsys|A_dc_st_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_dc_st_data[31]~3_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_st_data\(31));

-- Location: LCCOMB_X19_Y14_N28
\u_qsys|nios2_qsys|dc_data_wr_port_data[31]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|dc_data_wr_port_data[31]~10_combout\,
	datab => \u_qsys|nios2_qsys|A_dc_st_data\(31),
	datac => \u_qsys|nios2_qsys|dc_data_wr_port_data[27]~9_combout\,
	datad => \u_qsys|nios2_qsys|d_readdata_d1\(31),
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[31]~11_combout\);

-- Location: M9K_X15_Y11_N0
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "system_qsys:u_qsys|system_qsys_nios2_qsys:nios2_qsys|system_qsys_nios2_qsys_dc_data_module:system_qsys_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|nios2_qsys|dc_data_wr_port_en~combout\,
	portbre => VCC,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_qsys|nios2_qsys|dc_data_wr_port_en~combout\,
	portadatain => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y11_N10
\u_qsys|nios2_qsys|A_dc_rd_data[30]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(30),
	combout => \u_qsys|nios2_qsys|A_dc_rd_data[30]~feeder_combout\);

-- Location: FF_X16_Y11_N11
\u_qsys|nios2_qsys|A_dc_rd_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_rd_data[30]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_rd_data\(30));

-- Location: LCCOMB_X16_Y11_N22
\u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[30]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_rd_data\(30),
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(30),
	datac => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_offset_match~q\,
	combout => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[30]~19_combout\);

-- Location: FF_X16_Y11_N23
\u_qsys|nios2_qsys|A_dc_xfer_wr_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[30]~19_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(30));

-- Location: LCCOMB_X19_Y12_N10
\u_qsys|nios2_qsys|A_dc_rd_data[31]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(31),
	combout => \u_qsys|nios2_qsys|A_dc_rd_data[31]~feeder_combout\);

-- Location: FF_X19_Y12_N11
\u_qsys|nios2_qsys|A_dc_rd_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_rd_data[31]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_rd_data\(31));

-- Location: LCCOMB_X19_Y12_N18
\u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[31]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(31),
	datac => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_offset_match~q\,
	datad => \u_qsys|nios2_qsys|A_dc_rd_data\(31),
	combout => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[31]~13_combout\);

-- Location: FF_X19_Y12_N19
\u_qsys|nios2_qsys|A_dc_xfer_wr_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[31]~13_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(31));

-- Location: M9K_X15_Y14_N0
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "system_qsys:u_qsys|system_qsys_nios2_qsys:nios2_qsys|system_qsys_nios2_qsys_dc_victim_module:system_qsys_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|nios2_qsys|A_dc_xfer_wr_active~q\,
	portbre => \u_qsys|nios2_qsys|A_dc_wb_rd_en~combout\,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X23_Y16_N28
\u_qsys|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_waitrequest\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~combout\ = ((\u_qsys|mm_interconnect_0|limiter_001|suppress_change_dest_id~2_combout\) # 
-- (!\u_qsys|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~combout\)) # (!\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~combout\,
	datad => \u_qsys|mm_interconnect_0|limiter_001|suppress_change_dest_id~2_combout\,
	combout => \u_qsys|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~combout\);

-- Location: LCCOMB_X22_Y16_N22
\u_qsys|nios2_qsys|A_dc_wb_update_av_writedata\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_wr_data_cnt\(3),
	datab => \u_qsys|nios2_qsys|A_dc_wb_wr_active~q\,
	datac => \u_qsys|nios2_qsys|A_dc_wb_wr_starting~combout\,
	datad => \u_qsys|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~combout\,
	combout => \u_qsys|nios2_qsys|A_dc_wb_update_av_writedata~combout\);

-- Location: LCCOMB_X22_Y16_N24
\u_qsys|nios2_qsys|d_writedata[6]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_wr_data_cnt\(3),
	datab => \u_qsys|nios2_qsys|A_dc_wb_wr_active~q\,
	datac => \u_qsys|nios2_qsys|A_dc_wb_wr_starting~combout\,
	datad => \u_qsys|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~combout\,
	combout => \u_qsys|nios2_qsys|d_writedata[6]~32_combout\);

-- Location: FF_X16_Y15_N9
\u_qsys|nios2_qsys|d_writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_writedata[31]~31_combout\,
	asdata => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(31),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_update_av_writedata~combout\,
	ena => \u_qsys|nios2_qsys|d_writedata[6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_writedata\(31));

-- Location: LCCOMB_X16_Y15_N4
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\ = (\u_qsys|nios2_qsys|d_writedata\(31) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|d_writedata\(31),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\);

-- Location: LCCOMB_X24_Y15_N6
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~14_combout\ = (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a57\))) # 
-- (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a25\,
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a57\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~14_combout\);

-- Location: LCCOMB_X24_Y15_N0
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~15_combout\ = (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~14_combout\) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a89\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a89\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~14_combout\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~15_combout\);

-- Location: LCCOMB_X24_Y15_N20
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[25]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[25]~11_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(25)) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~15_combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(25),
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~15_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[25]~11_combout\);

-- Location: LCCOMB_X24_Y15_N26
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[25]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[25]~12_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[25]~11_combout\) # ((\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~9_combout\) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result25w~1_combout\ & \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result25w~1_combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[25]~11_combout\,
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~9_combout\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[25]~12_combout\);

-- Location: FF_X24_Y15_N27
\u_qsys|nios2_qsys|d_readdata_d1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[25]~12_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_readdata_d1\(25));

-- Location: LCCOMB_X19_Y14_N8
\u_qsys|nios2_qsys|dc_data_wr_port_data[25]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|dc_data_wr_port_data[25]~16_combout\,
	datab => \u_qsys|nios2_qsys|A_dc_st_data\(25),
	datac => \u_qsys|nios2_qsys|dc_data_wr_port_data[27]~9_combout\,
	datad => \u_qsys|nios2_qsys|d_readdata_d1\(25),
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[25]~17_combout\);

-- Location: LCCOMB_X23_Y11_N26
\u_qsys|nios2_qsys|A_dc_rd_data[29]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(29),
	combout => \u_qsys|nios2_qsys|A_dc_rd_data[29]~feeder_combout\);

-- Location: FF_X23_Y11_N27
\u_qsys|nios2_qsys|A_dc_rd_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_rd_data[29]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_rd_data\(29));

-- Location: LCCOMB_X23_Y11_N14
\u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[29]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_rd_data\(29),
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(29),
	datac => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_offset_match~q\,
	combout => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[29]~23_combout\);

-- Location: FF_X23_Y11_N15
\u_qsys|nios2_qsys|A_dc_xfer_wr_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[29]~23_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(29));

-- Location: FF_X18_Y15_N17
\u_qsys|nios2_qsys|d_writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_writedata[30]~28_combout\,
	asdata => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(30),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_update_av_writedata~combout\,
	ena => \u_qsys|nios2_qsys|d_writedata[6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_writedata\(30));

-- Location: LCCOMB_X18_Y15_N22
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~14_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(30),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~14_combout\);

-- Location: FF_X18_Y15_N23
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(30));

-- Location: LCCOMB_X16_Y18_N22
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[30]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(30),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(30),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[30]~13_combout\);

-- Location: LCCOMB_X16_Y15_N0
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~15_combout\ = (\u_qsys|nios2_qsys|d_writedata\(31) & \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|d_writedata\(31),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~15_combout\);

-- Location: FF_X16_Y15_N1
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(31));

-- Location: LCCOMB_X16_Y15_N2
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[31]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(31),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(31),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[31]~14_combout\);

-- Location: LCCOMB_X22_Y15_N10
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data[35]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data\(35) = (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \u_qsys|nios2_qsys|d_byteenable\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_byteenable\(3),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data\(35));

-- Location: FF_X22_Y15_N11
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data\(35),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|byteenable\(3));

-- Location: LCCOMB_X22_Y15_N4
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_byteenable[3]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|byteenable\(3),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_byteenable[3]~1_combout\);

-- Location: M9K_X15_Y18_N0
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"1CA7D30797AA60B8757324970E81FBFCAAA2333106ABB3920592E44D8C0F8E20A385E61C38381AC4E6319CEAE0142E1C29A1EA39D82C081ECEC822E1983A6E5E",
	mem_init1 => X"358CC881D110063A5C9D9723104081C8D76EB7982C818BE1FEC4029A192AB2BABD72203C1F4C4EE01BE544213214472B90DA9120C22101C20F9548F508F1492A826AE608E8CCA21D89C908D688092C7B7798838402EBC8BE2A6C0C9A69769934A44E1388C7AF30D060524D1B3501ECC101796E914D32C527F0E074107776141862A0F8A89E120134C1814480F192AA739D0DA461803DF60A6096CCEAD5401502326F1CD8A2C65B1066074932CCE7A512903C225686092623839830306B0513A64402ED44D47DA2960052B0EC28651B3B04AAD5714DFA4D6328912AA170482CBC0A859442D788BC84E65A259164E0F94532D4268DC7A266A1209C93590480A866",
	mem_init0 => X"49D958F5070C8D6602E1448CD02B225DC7F2A0D970CE0A2F4AC5E599D5CE8F5F221269E400459E7668A2160A7070D0EC1C20949BAF142B7092BC061750ABD4C3695E881DB14363D793946EA77D02CD06933361903171050645E7F888441639864E6EC699A0FC1842BE8E2E926BC9F6106D264D21F618B408A9452F5820D018A85464643CC4C345908030C607024FE2D700A5623A57914F6334A05000EC43080C47706B507020243E4C84E5A0490C0D01385F28115228E07E73879263D0BAF564741B1F416463708424D332078287314880FE4400A8DCE6D3D01C1E65713D912B6663EDE4D804294E8D23A0497EE4350C43A4A2F165D014248C0004B172C06887",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "system_qsys_nios2_qsys_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "system_qsys:u_qsys|system_qsys_nios2_qsys:nios2_qsys|system_qsys_nios2_qsys_nios2_oci:the_system_qsys_nios2_qsys_nios2_oci|system_qsys_nios2_qsys_nios2_ocimem:the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram_module:system_qsys_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qh91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_en~1_combout\,
	portare => VCC,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_qsys|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X19_Y18_N18
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(31),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~20_combout\);

-- Location: FF_X19_Y18_N19
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~20_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(28));

-- Location: LCCOMB_X22_Y17_N0
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~11_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(28),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~11_combout\);

-- Location: FF_X22_Y17_N1
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(28));

-- Location: LCCOMB_X11_Y18_N4
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[28]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(28),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(28),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[28]~10_combout\);

-- Location: LCCOMB_X14_Y18_N12
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(29),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~18_combout\);

-- Location: FF_X14_Y18_N13
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~18_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(26));

-- Location: LCCOMB_X14_Y18_N16
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[26]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(26),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(26),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[26]~7_combout\);

-- Location: LCCOMB_X19_Y18_N12
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(28),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~16_combout\);

-- Location: FF_X19_Y18_N13
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~16_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(25));

-- Location: LCCOMB_X18_Y17_N2
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~6_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(25),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~6_combout\);

-- Location: FF_X18_Y17_N3
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(25));

-- Location: LCCOMB_X18_Y17_N28
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[25]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(25),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(25),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[25]~5_combout\);

-- Location: LCCOMB_X19_Y18_N2
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable\(31),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(8),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~9_combout\);

-- Location: FF_X19_Y18_N3
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(24));

-- Location: FF_X24_Y15_N11
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(24),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(24));

-- Location: LCCOMB_X24_Y15_N22
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~18_combout\ = (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56~portadataout\)) # 
-- (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56~portadataout\,
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24~portadataout\,
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~18_combout\);

-- Location: LCCOMB_X24_Y15_N24
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~19_combout\ = (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~18_combout\) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~18_combout\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~19_combout\);

-- Location: LCCOMB_X24_Y15_N4
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[24]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[24]~16_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(24)) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~19_combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(24),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~19_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[24]~16_combout\);

-- Location: LCCOMB_X24_Y15_N28
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[24]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[24]~17_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[24]~16_combout\) # ((\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~9_combout\) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result24w~1_combout\ & \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result24w~1_combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[24]~16_combout\,
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~9_combout\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[24]~17_combout\);

-- Location: FF_X24_Y15_N29
\u_qsys|nios2_qsys|d_readdata_d1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[24]~17_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_readdata_d1\(24));

-- Location: LCCOMB_X19_Y14_N26
\u_qsys|nios2_qsys|M_dc_st_data[24]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_mem_byte_en\(3),
	datab => \u_qsys|nios2_qsys|M_st_data\(24),
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(24),
	combout => \u_qsys|nios2_qsys|M_dc_st_data[24]~8_combout\);

-- Location: LCCOMB_X19_Y14_N20
\u_qsys|nios2_qsys|dc_data_wr_port_data[24]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_dc_st_data[24]~8_combout\,
	datab => \u_qsys|nios2_qsys|dc_data_wr_port_data[27]~9_combout\,
	datac => \u_qsys|nios2_qsys|A_st_data\(24),
	datad => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[24]~20_combout\);

-- Location: FF_X19_Y14_N27
\u_qsys|nios2_qsys|A_dc_st_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_dc_st_data[24]~8_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_st_data\(24));

-- Location: LCCOMB_X19_Y14_N30
\u_qsys|nios2_qsys|dc_data_wr_port_data[24]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_readdata_d1\(24),
	datab => \u_qsys|nios2_qsys|dc_data_wr_port_data[24]~20_combout\,
	datac => \u_qsys|nios2_qsys|dc_data_wr_port_data[27]~9_combout\,
	datad => \u_qsys|nios2_qsys|A_dc_st_data\(24),
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[24]~21_combout\);

-- Location: LCCOMB_X19_Y11_N14
\u_qsys|nios2_qsys|A_dc_rd_data[26]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(26),
	combout => \u_qsys|nios2_qsys|A_dc_rd_data[26]~feeder_combout\);

-- Location: FF_X19_Y11_N15
\u_qsys|nios2_qsys|A_dc_rd_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_rd_data[26]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_rd_data\(26));

-- Location: LCCOMB_X19_Y11_N10
\u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[26]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(26),
	datab => \u_qsys|nios2_qsys|A_dc_rd_data\(26),
	datac => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_offset_match~q\,
	combout => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[26]~8_combout\);

-- Location: FF_X19_Y11_N11
\u_qsys|nios2_qsys|A_dc_xfer_wr_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[26]~8_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(26));

-- Location: FF_X19_Y16_N3
\u_qsys|nios2_qsys|d_writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_writedata[4]~6_combout\,
	asdata => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(4),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_update_av_writedata~combout\,
	ena => \u_qsys|nios2_qsys|d_writedata[6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_writedata\(4));

-- Location: LCCOMB_X19_Y16_N20
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\ = (\u_qsys|nios2_qsys|d_writedata\(4) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|d_writedata\(4),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\);

-- Location: LCCOMB_X18_Y13_N28
\u_qsys|nios2_qsys|M_st_data[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_src2_reg\(5),
	combout => \u_qsys|nios2_qsys|M_st_data[5]~feeder_combout\);

-- Location: FF_X18_Y13_N29
\u_qsys|nios2_qsys|M_st_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_st_data[5]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_st_data\(5));

-- Location: FF_X19_Y13_N27
\u_qsys|nios2_qsys|A_st_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_st_data\(5),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_st_data\(5));

-- Location: LCCOMB_X18_Y15_N18
\u_qsys|nios2_qsys|d_writedata[5]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_bypass_pending~combout\,
	datab => \u_qsys|nios2_qsys|M_st_data\(5),
	datad => \u_qsys|nios2_qsys|A_st_data\(5),
	combout => \u_qsys|nios2_qsys|d_writedata[5]~21_combout\);

-- Location: FF_X18_Y15_N19
\u_qsys|nios2_qsys|d_writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_writedata[5]~21_combout\,
	asdata => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(5),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_update_av_writedata~combout\,
	ena => \u_qsys|nios2_qsys|d_writedata[6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_writedata\(5));

-- Location: LCCOMB_X18_Y15_N20
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(5),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\);

-- Location: LCCOMB_X28_Y17_N16
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \u_qsys|nios2_qsys|d_writedata\(6),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\);

-- Location: LCCOMB_X18_Y14_N28
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(7),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\);

-- Location: FF_X19_Y7_N29
\u_qsys|nios2_qsys|E_src2_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[22]~58_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2_reg\(22));

-- Location: LCCOMB_X19_Y7_N24
\u_qsys|nios2_qsys|E_st_data[22]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_iw\(4),
	datab => \u_qsys|nios2_qsys|E_src2_reg\(6),
	datad => \u_qsys|nios2_qsys|E_src2_reg\(22),
	combout => \u_qsys|nios2_qsys|E_st_data[22]~1_combout\);

-- Location: FF_X19_Y7_N25
\u_qsys|nios2_qsys|M_st_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_st_data[22]~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_st_data\(22));

-- Location: FF_X22_Y13_N1
\u_qsys|nios2_qsys|A_st_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_st_data\(22),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_st_data\(22));

-- Location: LCCOMB_X18_Y16_N28
\u_qsys|nios2_qsys|d_writedata[22]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_st_data\(22),
	datab => \u_qsys|nios2_qsys|A_mem_bypass_pending~combout\,
	datad => \u_qsys|nios2_qsys|A_st_data\(22),
	combout => \u_qsys|nios2_qsys|d_writedata[22]~26_combout\);

-- Location: FF_X18_Y16_N29
\u_qsys|nios2_qsys|d_writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_writedata[22]~26_combout\,
	asdata => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(22),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_update_av_writedata~combout\,
	ena => \u_qsys|nios2_qsys|d_writedata[6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_writedata\(22));

-- Location: LCCOMB_X18_Y16_N22
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\ = (\u_qsys|nios2_qsys|d_writedata\(22) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|d_writedata\(22),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\);

-- Location: FF_X22_Y13_N19
\u_qsys|nios2_qsys|A_st_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_st_data\(23),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_st_data\(23));

-- Location: LCCOMB_X21_Y17_N16
\u_qsys|nios2_qsys|d_writedata[23]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_st_data\(23),
	datab => \u_qsys|nios2_qsys|A_mem_bypass_pending~combout\,
	datad => \u_qsys|nios2_qsys|A_st_data\(23),
	combout => \u_qsys|nios2_qsys|d_writedata[23]~29_combout\);

-- Location: FF_X21_Y17_N17
\u_qsys|nios2_qsys|d_writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_writedata[23]~29_combout\,
	asdata => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(23),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_update_av_writedata~combout\,
	ena => \u_qsys|nios2_qsys|d_writedata[6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_writedata\(23));

-- Location: LCCOMB_X18_Y17_N26
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\ = (\u_qsys|nios2_qsys|d_writedata\(23) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|d_writedata\(23),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\);

-- Location: M9K_X27_Y14_N0
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "system_qsys_onchip_rom.hex",
	init_file_layout => "port_a",
	logical_ram_name => "system_qsys:u_qsys|system_qsys_onchip_rom:onchip_rom|altsyncram:the_altsyncram|altsyncram_m1d1:auto_generated|altsyncram:ram_block1a0|altsyncram_i3d3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 2560,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 9,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode838w[2]~0_combout\,
	portare => VCC,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_qsys|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portabyteenamasks => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus\);

-- Location: M9K_X27_Y15_N0
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "system_qsys_onchip_rom.hex",
	init_file_layout => "port_a",
	logical_ram_name => "system_qsys:u_qsys|system_qsys_onchip_rom:onchip_rom|altsyncram:the_altsyncram|altsyncram_m1d1:auto_generated|altsyncram:ram_block1a0|altsyncram_i3d3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 2560,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode817w[2]~0_combout\,
	portare => VCC,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_qsys|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portabyteenamasks => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: M9K_X27_Y16_N0
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "system_qsys_onchip_rom.hex",
	init_file_layout => "port_a",
	logical_ram_name => "system_qsys:u_qsys|system_qsys_onchip_rom:onchip_rom|altsyncram:the_altsyncram|altsyncram_m1d1:auto_generated|altsyncram:ram_block1a0|altsyncram_i3d3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 2560,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode830w[2]~1_combout\,
	portare => VCC,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_qsys|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portabyteenamasks => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: LCCOMB_X26_Y17_N16
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[23]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[23]~6_combout\ = (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a55\))) # 
-- (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a23\,
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a55\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[23]~6_combout\);

-- Location: LCCOMB_X26_Y17_N26
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[23]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[23]~7_combout\ = (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[23]~6_combout\) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a87\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[23]~6_combout\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[23]~7_combout\);

-- Location: LCCOMB_X16_Y14_N0
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~12_combout\ = (\u_qsys|nios2_qsys|d_writedata\(16) & \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|d_writedata\(16),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~12_combout\);

-- Location: FF_X16_Y14_N1
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(16));

-- Location: LCCOMB_X16_Y14_N18
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[16]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(16),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(16),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[16]~11_combout\);

-- Location: LCCOMB_X16_Y14_N16
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~17_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(17),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~17_combout\);

-- Location: FF_X16_Y14_N17
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(17));

-- Location: LCCOMB_X16_Y14_N2
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[17]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(17),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(17),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[17]~16_combout\);

-- Location: LCCOMB_X22_Y17_N30
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~21_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(18),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~21_combout\);

-- Location: FF_X22_Y17_N31
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(18));

-- Location: LCCOMB_X22_Y17_N28
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~19_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(19),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~19_combout\);

-- Location: FF_X22_Y17_N29
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(19));

-- Location: LCCOMB_X13_Y18_N24
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(22),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~26_combout\);

-- Location: FF_X13_Y18_N25
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~26_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(19));

-- Location: LCCOMB_X16_Y19_N30
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[19]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(19),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(19),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[19]~18_combout\);

-- Location: LCCOMB_X22_Y17_N10
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~18_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(20),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~18_combout\);

-- Location: FF_X22_Y17_N11
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(20));

-- Location: LCCOMB_X18_Y15_N28
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~23_combout\ = (\u_qsys|nios2_qsys|d_writedata\(21) & \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|d_writedata\(21),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~23_combout\);

-- Location: FF_X18_Y15_N29
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(21));

-- Location: LCCOMB_X18_Y15_N14
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[21]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(21),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(21),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[21]~22_combout\);

-- Location: FF_X11_Y17_N27
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(25),
	sload => VCC,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(25));

-- Location: LCCOMB_X18_Y17_N10
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~22_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(23),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~22_combout\);

-- Location: FF_X18_Y17_N11
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(23));

-- Location: LCCOMB_X14_Y18_N20
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(26),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~28_combout\);

-- Location: FF_X14_Y18_N21
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~28_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(23));

-- Location: LCCOMB_X16_Y16_N20
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[23]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(23),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(23),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[23]~21_combout\);

-- Location: LCCOMB_X22_Y15_N6
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data[34]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data\(34) = (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \u_qsys|nios2_qsys|d_byteenable\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_byteenable\(2),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data\(34));

-- Location: FF_X22_Y15_N7
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data\(34),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|byteenable\(2));

-- Location: LCCOMB_X16_Y16_N8
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_byteenable[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|byteenable\(2),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_byteenable[2]~2_combout\);

-- Location: M9K_X15_Y18_N0
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"3D3ED2287009005E402EA6C00505F951EE67001140C2B388BC049A593C95C974E20856C8179B0A2C310038CE912E035A8C126B5C923477B7CCC1065B799E945B",
	mem_init1 => X"A356AF160A5C6E30089C99836590D4B06C5BA6C00814F2308CE85F20CCCF55904926485C2E416746A3EC9AC0428615A720E0357A33480FCA6237CABD5805509F5266C45BD8745B6DA849CB20DB28341A601E5421A3120C8AA92F098F06A508E42C2D7EA61B41935A50C46D32980724D5D0B8D4C173AFD2CB074B0578610A1E07AC766158C6046B8F5AE9D4B061AEF35484134D97304DD6692F3D830E763005BC0D0C1047CEF570809E1C42920907C212308CCF673345CF901B44B0A2158E1E652370FCB2114F2F4706346308EC182C80DF25861869165403A85223E13999001258ABDCAA46AA55F04F6E3500EE64515D6A9B352254EE42F37868444D31D604D5",
	mem_init0 => X"2BA81C490B19D525F388F8D22A0AB0CB0FC073A9923706359FCA30C3483A42651684EC65A2297EEB5F26DFC173A890D26447A51D2371E254BE802984D76582A109E4D167111684F4317CA28B570D13E8D03A4D887137208CC4924A0C28285B1AD3865248DD04A46D3804658319951EDB25A3874363E2546E237BA1D56C64533DC6B12BBA8D89E1DB30F04D190A424A546B982E5E5521156C374114DEEC37B788A5F09A10D4CF362E9B2642F07522600D924D8C8153B56AB81F9411EC7582F430700520C447924B70AE141D3953E9A6C0D1328E5D1317C65472104C7A078B526E5040642052072BDDAE628B0908147325CF694061307E5C29971AC0E6FB5C7057",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "system_qsys_nios2_qsys_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "system_qsys:u_qsys|system_qsys_nios2_qsys:nios2_qsys|system_qsys_nios2_qsys_nios2_oci:the_system_qsys_nios2_qsys_nios2_oci|system_qsys_nios2_qsys_nios2_ocimem:the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram_module:system_qsys_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qh91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_en~1_combout\,
	portare => VCC,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_qsys|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y17_N22
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(25),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~32_combout\);

-- Location: FF_X23_Y17_N23
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~32_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(22));

-- Location: LCCOMB_X18_Y16_N2
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~28_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(22),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~28_combout\);

-- Location: FF_X18_Y16_N3
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(22));

-- Location: LCCOMB_X18_Y16_N12
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[22]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(22),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(22),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[22]~27_combout\);

-- Location: LCCOMB_X14_Y17_N12
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(23),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~25_combout\);

-- Location: FF_X14_Y17_N13
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~25_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(20));

-- Location: LCCOMB_X14_Y17_N28
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[20]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(20),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(20),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[20]~17_combout\);

-- Location: LCCOMB_X17_Y18_N18
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|Equal0~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(3),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(2),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(4),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|Equal0~4_combout\);

-- Location: LCCOMB_X13_Y18_N20
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[18]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|Equal0~4_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[18]~7_combout\);

-- Location: LCCOMB_X12_Y17_N0
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(18),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(36),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(37),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~20_combout\);

-- Location: FF_X12_Y17_N1
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~20_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(18));

-- Location: LCCOMB_X12_Y16_N18
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~59\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(18),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(18),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~59_combout\);

-- Location: LCCOMB_X12_Y16_N24
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~60\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~29_combout\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(20),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~59_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~60_combout\);

-- Location: FF_X12_Y16_N25
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~60_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(19));

-- Location: LCCOMB_X12_Y16_N6
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[19]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(19),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[19]~feeder_combout\);

-- Location: FF_X12_Y16_N7
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[19]~feeder_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(19));

-- Location: LCCOMB_X12_Y17_N30
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(19),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(36),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(37),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~18_combout\);

-- Location: FF_X12_Y17_N31
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~18_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(19));

-- Location: LCCOMB_X12_Y16_N26
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~55\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(19),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(19),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~55_combout\);

-- Location: LCCOMB_X12_Y16_N4
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~56\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~29_combout\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~55_combout\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(21),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~56_combout\);

-- Location: FF_X12_Y16_N5
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~56_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(20));

-- Location: FF_X12_Y16_N21
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(20),
	sload => VCC,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(20));

-- Location: LCCOMB_X14_Y17_N10
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(36),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(37),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(20),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~17_combout\);

-- Location: FF_X14_Y17_N11
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~17_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(20));

-- Location: LCCOMB_X14_Y17_N22
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~53\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(20),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(20),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~53_combout\);

-- Location: LCCOMB_X12_Y16_N16
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~54\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(22),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~53_combout\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~29_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~54_combout\);

-- Location: FF_X12_Y16_N17
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~54_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(21));

-- Location: LCCOMB_X12_Y16_N10
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[21]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(21),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[21]~feeder_combout\);

-- Location: FF_X12_Y16_N11
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[21]~feeder_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(21));

-- Location: FF_X13_Y18_N21
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[18]~7_combout\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(21),
	sload => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(18));

-- Location: LCCOMB_X16_Y16_N2
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[18]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(18),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(18),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[18]~20_combout\);

-- Location: LCCOMB_X17_Y18_N20
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(3),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(2),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(4),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|Equal0~2_combout\);

-- Location: LCCOMB_X13_Y18_N30
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[15]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|Equal0~2_combout\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[15]~9_combout\);

-- Location: FF_X13_Y18_N31
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[15]~9_combout\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(18),
	sload => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(15));

-- Location: LCCOMB_X18_Y16_N6
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~25_combout\ = (\u_qsys|nios2_qsys|d_writedata\(15) & \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_writedata\(15),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~25_combout\);

-- Location: FF_X18_Y16_N7
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(15));

-- Location: LCCOMB_X18_Y16_N24
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[15]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(15),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(15),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[15]~24_combout\);

-- Location: LCCOMB_X21_Y18_N28
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable\(31),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(8),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~3_combout\);

-- Location: FF_X21_Y18_N29
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(23));

-- Location: FF_X26_Y16_N21
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(23),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(23));

-- Location: LCCOMB_X26_Y16_N6
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~6_combout\ = (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[23]~7_combout\ & ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # 
-- ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(23) & \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # 
-- (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[23]~7_combout\ & (((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(23) & 
-- \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[23]~7_combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(23),
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~6_combout\);

-- Location: LCCOMB_X26_Y16_N18
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~7_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~9_combout\) # ((\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~6_combout\) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\ & \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result23w~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~9_combout\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result23w~1_combout\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~6_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~7_combout\);

-- Location: FF_X26_Y16_N19
\u_qsys|nios2_qsys|d_readdata_d1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~7_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_readdata_d1\(23));

-- Location: LCCOMB_X22_Y13_N18
\u_qsys|nios2_qsys|dc_data_wr_port_data[23]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	datab => \u_qsys|nios2_qsys|dc_data_wr_port_data[17]~3_combout\,
	datac => \u_qsys|nios2_qsys|A_st_data\(23),
	datad => \u_qsys|nios2_qsys|M_dc_st_data[23]~1_combout\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[23]~4_combout\);

-- Location: LCCOMB_X22_Y13_N28
\u_qsys|nios2_qsys|dc_data_wr_port_data[23]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_st_data\(23),
	datab => \u_qsys|nios2_qsys|d_readdata_d1\(23),
	datac => \u_qsys|nios2_qsys|dc_data_wr_port_data[17]~3_combout\,
	datad => \u_qsys|nios2_qsys|dc_data_wr_port_data[23]~4_combout\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[23]~5_combout\);

-- Location: FF_X19_Y14_N15
\u_qsys|nios2_qsys|A_dc_rd_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(24),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_rd_data\(24));

-- Location: LCCOMB_X19_Y14_N18
\u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[24]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(24),
	datac => \u_qsys|nios2_qsys|A_dc_rd_data\(24),
	datad => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_offset_match~q\,
	combout => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[24]~9_combout\);

-- Location: FF_X19_Y14_N19
\u_qsys|nios2_qsys|A_dc_xfer_wr_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[24]~9_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(24));

-- Location: FF_X18_Y15_N5
\u_qsys|nios2_qsys|d_writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_writedata[21]~22_combout\,
	asdata => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(21),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_update_av_writedata~combout\,
	ena => \u_qsys|nios2_qsys|d_writedata[6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_writedata\(21));

-- Location: LCCOMB_X18_Y15_N8
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\ = (\u_qsys|nios2_qsys|d_writedata\(21) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|d_writedata\(21),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\);

-- Location: LCCOMB_X23_Y17_N14
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~22_combout\ = (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a54\))) # 
-- (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a22\,
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a54\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~22_combout\);

-- Location: LCCOMB_X23_Y17_N0
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~23_combout\ = (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~22_combout\) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a86\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~22_combout\,
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a86\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~23_combout\);

-- Location: LCCOMB_X23_Y17_N4
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable\(31),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal1~0_combout\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(8),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~11_combout\);

-- Location: FF_X23_Y17_N5
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(22));

-- Location: FF_X23_Y17_N3
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(22),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X23_Y17_N28
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~18_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~23_combout\) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(22))))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (((\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~23_combout\,
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datad => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(22),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~18_combout\);

-- Location: LCCOMB_X13_Y16_N30
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ = \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ $ 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	cin => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\,
	combout => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\);

-- Location: FF_X13_Y16_N31
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\,
	asdata => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X23_Y17_N12
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~17_combout\ = (\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~17_combout\);

-- Location: LCCOMB_X23_Y17_N16
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~19_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~18_combout\) # ((\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~17_combout\) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result22w~1_combout\ & \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result22w~1_combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~18_combout\,
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~17_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~19_combout\);

-- Location: FF_X23_Y17_N17
\u_qsys|nios2_qsys|d_readdata_d1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~19_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_readdata_d1\(22));

-- Location: LCCOMB_X22_Y13_N6
\u_qsys|nios2_qsys|M_dc_st_data[22]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_st_data\(22),
	datab => \u_qsys|nios2_qsys|M_mem_byte_en\(2),
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(22),
	combout => \u_qsys|nios2_qsys|M_dc_st_data[22]~12_combout\);

-- Location: LCCOMB_X22_Y13_N0
\u_qsys|nios2_qsys|dc_data_wr_port_data[22]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_dc_st_data[22]~12_combout\,
	datab => \u_qsys|nios2_qsys|dc_data_wr_port_data[17]~3_combout\,
	datac => \u_qsys|nios2_qsys|A_st_data\(22),
	datad => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[22]~28_combout\);

-- Location: FF_X22_Y13_N7
\u_qsys|nios2_qsys|A_dc_st_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_dc_st_data[22]~12_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_st_data\(22));

-- Location: LCCOMB_X22_Y13_N10
\u_qsys|nios2_qsys|dc_data_wr_port_data[22]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_readdata_d1\(22),
	datab => \u_qsys|nios2_qsys|dc_data_wr_port_data[22]~28_combout\,
	datac => \u_qsys|nios2_qsys|dc_data_wr_port_data[17]~3_combout\,
	datad => \u_qsys|nios2_qsys|A_dc_st_data\(22),
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[22]~29_combout\);

-- Location: LCCOMB_X23_Y6_N12
\u_qsys|nios2_qsys|A_dc_rd_data[23]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(23),
	combout => \u_qsys|nios2_qsys|A_dc_rd_data[23]~feeder_combout\);

-- Location: FF_X23_Y6_N13
\u_qsys|nios2_qsys|A_dc_rd_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_rd_data[23]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_rd_data\(23));

-- Location: LCCOMB_X19_Y12_N28
\u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[23]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_offset_match~q\,
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(23),
	datad => \u_qsys|nios2_qsys|A_dc_rd_data\(23),
	combout => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[23]~12_combout\);

-- Location: FF_X19_Y12_N29
\u_qsys|nios2_qsys|A_dc_xfer_wr_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[23]~12_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(23));

-- Location: FF_X19_Y16_N9
\u_qsys|nios2_qsys|d_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_writedata[3]~4_combout\,
	asdata => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(3),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_update_av_writedata~combout\,
	ena => \u_qsys|nios2_qsys|d_writedata[6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_writedata\(3));

-- Location: LCCOMB_X19_Y16_N24
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\ = (\u_qsys|nios2_qsys|d_writedata\(3) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|d_writedata\(3),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\);

-- Location: LCCOMB_X26_Y17_N24
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~30_combout\ = (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a53\))) # 
-- (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a21\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a53\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~30_combout\);

-- Location: LCCOMB_X26_Y17_N10
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~31_combout\ = (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~30_combout\) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a85\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a85\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~30_combout\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~31_combout\);

-- Location: LCCOMB_X21_Y18_N30
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable\(31),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(8),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~15_combout\);

-- Location: FF_X21_Y18_N31
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(21));

-- Location: FF_X25_Y18_N13
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(21),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X25_Y18_N22
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~27_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~31_combout\) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(21))))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (((\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~31_combout\,
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datad => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(21),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~27_combout\);

-- Location: LCCOMB_X24_Y18_N16
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~28_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~26_combout\) # ((\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~27_combout\) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result21w~1_combout\ & \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result21w~1_combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\,
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~26_combout\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~27_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~28_combout\);

-- Location: FF_X24_Y18_N17
\u_qsys|nios2_qsys|d_readdata_d1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~28_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_readdata_d1\(21));

-- Location: FF_X19_Y11_N27
\u_qsys|nios2_qsys|A_dc_st_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_dc_st_data[21]~14_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_st_data\(21));

-- Location: LCCOMB_X19_Y11_N0
\u_qsys|nios2_qsys|dc_data_wr_port_data[21]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|dc_data_wr_port_data[17]~3_combout\,
	datab => \u_qsys|nios2_qsys|dc_data_wr_port_data[21]~32_combout\,
	datac => \u_qsys|nios2_qsys|d_readdata_d1\(21),
	datad => \u_qsys|nios2_qsys|A_dc_st_data\(21),
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[21]~33_combout\);

-- Location: LCCOMB_X22_Y11_N2
\u_qsys|nios2_qsys|A_dc_rd_data[22]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(22),
	combout => \u_qsys|nios2_qsys|A_dc_rd_data[22]~feeder_combout\);

-- Location: FF_X22_Y11_N3
\u_qsys|nios2_qsys|A_dc_rd_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_rd_data[22]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_rd_data\(22));

-- Location: LCCOMB_X22_Y11_N30
\u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[22]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(22),
	datac => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_offset_match~q\,
	datad => \u_qsys|nios2_qsys|A_dc_rd_data\(22),
	combout => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[22]~17_combout\);

-- Location: FF_X22_Y11_N31
\u_qsys|nios2_qsys|A_dc_xfer_wr_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[22]~17_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(22));

-- Location: FF_X18_Y16_N27
\u_qsys|nios2_qsys|d_writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_writedata[15]~30_combout\,
	asdata => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(15),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_update_av_writedata~combout\,
	ena => \u_qsys|nios2_qsys|d_writedata[6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_writedata\(15));

-- Location: LCCOMB_X18_Y16_N18
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\ = (\u_qsys|nios2_qsys|d_writedata\(15) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|d_writedata\(15),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\);

-- Location: M9K_X27_Y20_N0
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "system_qsys_onchip_rom.hex",
	init_file_layout => "port_a",
	logical_ram_name => "system_qsys:u_qsys|system_qsys_onchip_rom:onchip_rom|altsyncram:the_altsyncram|altsyncram_m1d1:auto_generated|altsyncram:ram_block1a0|altsyncram_i3d3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 2560,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode817w[2]~0_combout\,
	portare => VCC,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_qsys|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: M9K_X27_Y21_N0
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "system_qsys_onchip_rom.hex",
	init_file_layout => "port_a",
	logical_ram_name => "system_qsys:u_qsys|system_qsys_onchip_rom:onchip_rom|altsyncram:the_altsyncram|altsyncram_m1d1:auto_generated|altsyncram:ram_block1a0|altsyncram_i3d3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 2560,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode830w[2]~1_combout\,
	portare => VCC,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_qsys|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portabyteenamasks => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: LCCOMB_X26_Y14_N0
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~4_combout\ = (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a47\))) # 
-- (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a15\,
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a47\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~4_combout\);

-- Location: LCCOMB_X26_Y14_N2
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~5_combout\ = (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~4_combout\) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a79\ & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a79\,
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~4_combout\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~5_combout\);

-- Location: LCCOMB_X21_Y18_N10
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(8),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable\(31),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~2_combout\);

-- Location: FF_X21_Y18_N11
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(15));

-- Location: FF_X26_Y14_N13
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(15),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X26_Y14_N6
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~4_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(15)) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~5_combout\ & \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~5_combout\ & (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~5_combout\,
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(15),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~4_combout\);

-- Location: LCCOMB_X19_Y17_N30
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~12_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(14),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~12_combout\);

-- Location: LCCOMB_X18_Y16_N4
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~2_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	datac => \u_qsys|nios2_qsys|d_writedata\(15),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~2_combout\);

-- Location: M9K_X27_Y3_N0
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "system_qsys_onchip_ram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "system_qsys:u_qsys|system_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_v0d1:auto_generated|altsyncram:ram_block1a0|altsyncram_03d3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1359w[3]~0_combout\,
	portare => VCC,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_qsys|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTAADDR_bus\,
	portabyteenamasks => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus\);

-- Location: M9K_X27_Y4_N0
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "system_qsys_onchip_ram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "system_qsys:u_qsys|system_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_v0d1:auto_generated|altsyncram:ram_block1a0|altsyncram_03d3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1369w[3]~0_combout\,
	portare => VCC,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_qsys|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104_PORTADATAIN_bus\,
	portaaddr => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104_PORTAADDR_bus\,
	portabyteenamasks => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104_PORTADATAOUT_bus\);

-- Location: LCCOMB_X26_Y10_N20
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result15w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result15w~0_combout\ = ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a111\))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a79\))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a79\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a111\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result15w~0_combout\);

-- Location: M9K_X27_Y2_N0
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "system_qsys_onchip_ram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "system_qsys:u_qsys|system_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_v0d1:auto_generated|altsyncram:ram_block1a0|altsyncram_03d3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1379w[3]~1_combout\,
	portare => VCC,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_qsys|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136_PORTADATAIN_bus\,
	portaaddr => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136_PORTAADDR_bus\,
	portabyteenamasks => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y9_N0
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "system_qsys_onchip_ram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "system_qsys:u_qsys|system_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_v0d1:auto_generated|altsyncram:ram_block1a0|altsyncram_03d3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1349w[3]~0_combout\,
	portare => VCC,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_qsys|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portabyteenamasks => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: M9K_X27_Y10_N0
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "system_qsys_onchip_ram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "system_qsys:u_qsys|system_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_v0d1:auto_generated|altsyncram:ram_block1a0|altsyncram_03d3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1332w\(3),
	portare => VCC,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_qsys|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X26_Y10_N18
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2162w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2162w[0]~0_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a47\)) # 
-- (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a47\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a15\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2162w[0]~0_combout\);

-- Location: LCCOMB_X26_Y10_N14
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result15w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result15w~1_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a143\)))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result15w~0_combout\ & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2162w[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result15w~0_combout\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a143\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2162w[0]~0_combout\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result15w~1_combout\);

-- Location: LCCOMB_X26_Y10_N26
\u_qsys|jtag_uart|rvalid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|rvalid~0_combout\ = (\u_qsys|jtag_uart|fifo_rd~0_combout\) # ((\u_qsys|jtag_uart|rvalid~q\ & !\u_qsys|jtag_uart|fifo_rd~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|jtag_uart|fifo_rd~0_combout\,
	datac => \u_qsys|jtag_uart|rvalid~q\,
	datad => \u_qsys|jtag_uart|fifo_rd~1_combout\,
	combout => \u_qsys|jtag_uart|rvalid~0_combout\);

-- Location: FF_X26_Y10_N27
\u_qsys|jtag_uart|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|rvalid~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|rvalid~q\);

-- Location: FF_X26_Y10_N1
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|jtag_uart|rvalid~q\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X26_Y10_N0
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~3_combout\ = (\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30) & ((\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15))))) # 
-- (!\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30) & (\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30),
	datab => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15),
	datad => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~3_combout\);

-- Location: LCCOMB_X26_Y10_N8
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~5_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~4_combout\) # ((\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~3_combout\) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\ & \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result15w~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~4_combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result15w~1_combout\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~3_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~5_combout\);

-- Location: FF_X26_Y10_N9
\u_qsys|nios2_qsys|d_readdata_d1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~5_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_readdata_d1\(15));

-- Location: FF_X17_Y15_N9
\u_qsys|nios2_qsys|A_dc_st_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_dc_st_data[15]~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_st_data\(15));

-- Location: LCCOMB_X17_Y15_N4
\u_qsys|nios2_qsys|dc_data_wr_port_data[15]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|dc_data_wr_port_data[8]~0_combout\,
	datab => \u_qsys|nios2_qsys|dc_data_wr_port_data[15]~1_combout\,
	datac => \u_qsys|nios2_qsys|d_readdata_d1\(15),
	datad => \u_qsys|nios2_qsys|A_dc_st_data\(15),
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[15]~2_combout\);

-- Location: FF_X19_Y11_N25
\u_qsys|nios2_qsys|A_dc_rd_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(21),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_rd_data\(21));

-- Location: LCCOMB_X19_Y11_N28
\u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[21]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(21),
	datac => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_offset_match~q\,
	datad => \u_qsys|nios2_qsys|A_dc_rd_data\(21),
	combout => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[21]~21_combout\);

-- Location: FF_X19_Y11_N29
\u_qsys|nios2_qsys|A_dc_xfer_wr_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[21]~21_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(21));

-- Location: FF_X18_Y15_N31
\u_qsys|nios2_qsys|d_writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_writedata[29]~24_combout\,
	asdata => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(29),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_update_av_writedata~combout\,
	ena => \u_qsys|nios2_qsys|d_writedata[6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_writedata\(29));

-- Location: LCCOMB_X22_Y19_N22
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~17_combout\ = (\u_qsys|nios2_qsys|d_writedata\(29) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|d_writedata\(29),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~17_combout\);

-- Location: LCCOMB_X26_Y9_N2
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2786w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2786w[0]~0_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a60\)) # 
-- (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a28\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a60\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a28\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2786w[0]~0_combout\);

-- Location: LCCOMB_X26_Y9_N12
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result28w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result28w~0_combout\ = ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a124\)) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a92\)))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a124\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a92\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result28w~0_combout\);

-- Location: LCCOMB_X26_Y9_N14
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result28w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result28w~1_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a156\)))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2786w[0]~0_combout\ & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result28w~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2786w[0]~0_combout\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a156\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result28w~0_combout\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result28w~1_combout\);

-- Location: LCCOMB_X19_Y18_N10
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable\(31),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(8),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~21_combout\);

-- Location: FF_X19_Y18_N11
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(28));

-- Location: FF_X26_Y16_N1
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(28),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(28));

-- Location: LCCOMB_X26_Y17_N6
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~42_combout\ = (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a60\)) # 
-- (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a28\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a60\,
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a28\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~42_combout\);

-- Location: LCCOMB_X26_Y17_N8
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~43_combout\ = (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~42_combout\) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a92\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~42_combout\,
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a92\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~43_combout\);

-- Location: LCCOMB_X26_Y16_N2
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[28]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[28]~41_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(28)) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~43_combout\ & \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~43_combout\ & \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(28),
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~43_combout\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[28]~41_combout\);

-- Location: LCCOMB_X26_Y16_N28
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[28]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[28]~42_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~9_combout\) # ((\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[28]~41_combout\) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result28w~1_combout\ & \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result28w~1_combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~9_combout\,
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[28]~41_combout\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[28]~42_combout\);

-- Location: FF_X26_Y16_N29
\u_qsys|nios2_qsys|d_readdata_d1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[28]~42_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_readdata_d1\(28));

-- Location: LCCOMB_X19_Y15_N20
\u_qsys|nios2_qsys|dc_data_wr_port_data[28]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	datab => \u_qsys|nios2_qsys|dc_data_wr_port_data[27]~9_combout\,
	datac => \u_qsys|nios2_qsys|A_st_data\(28),
	datad => \u_qsys|nios2_qsys|M_dc_st_data[28]~18_combout\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[28]~40_combout\);

-- Location: LCCOMB_X19_Y15_N14
\u_qsys|nios2_qsys|dc_data_wr_port_data[28]~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_st_data\(28),
	datab => \u_qsys|nios2_qsys|d_readdata_d1\(28),
	datac => \u_qsys|nios2_qsys|dc_data_wr_port_data[27]~9_combout\,
	datad => \u_qsys|nios2_qsys|dc_data_wr_port_data[28]~40_combout\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[28]~41_combout\);

-- Location: LCCOMB_X19_Y15_N16
\u_qsys|nios2_qsys|M_dc_st_data[27]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(27),
	datac => \u_qsys|nios2_qsys|M_st_data\(27),
	datad => \u_qsys|nios2_qsys|M_mem_byte_en\(3),
	combout => \u_qsys|nios2_qsys|M_dc_st_data[27]~23_combout\);

-- Location: FF_X19_Y15_N27
\u_qsys|nios2_qsys|A_st_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_st_data\(27),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_st_data\(27));

-- Location: LCCOMB_X19_Y15_N26
\u_qsys|nios2_qsys|dc_data_wr_port_data[27]~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_dc_st_data[27]~23_combout\,
	datab => \u_qsys|nios2_qsys|dc_data_wr_port_data[27]~9_combout\,
	datac => \u_qsys|nios2_qsys|A_st_data\(27),
	datad => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[27]~50_combout\);

-- Location: LCCOMB_X26_Y7_N20
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result27w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result27w~0_combout\ = ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a123\))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a91\))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a91\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a123\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result27w~0_combout\);

-- Location: LCCOMB_X26_Y7_N10
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2738w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2738w[0]~0_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a59\)) # 
-- (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a59\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a27\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2738w[0]~0_combout\);

-- Location: LCCOMB_X26_Y7_N14
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result27w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result27w~1_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a155\)) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result27w~0_combout\ & \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2738w[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a155\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result27w~0_combout\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2738w[0]~0_combout\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result27w~1_combout\);

-- Location: LCCOMB_X26_Y18_N20
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[27]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[27]~49_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~51_combout\) # 
-- ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(27) & \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(27) & (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(27),
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~51_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[27]~49_combout\);

-- Location: LCCOMB_X26_Y18_N18
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[27]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[27]~50_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~9_combout\) # ((\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[27]~49_combout\) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result27w~1_combout\ & \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~9_combout\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result27w~1_combout\,
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[27]~49_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[27]~50_combout\);

-- Location: FF_X26_Y18_N19
\u_qsys|nios2_qsys|d_readdata_d1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[27]~50_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_readdata_d1\(27));

-- Location: FF_X19_Y15_N17
\u_qsys|nios2_qsys|A_dc_st_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_dc_st_data[27]~23_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_st_data\(27));

-- Location: LCCOMB_X19_Y15_N12
\u_qsys|nios2_qsys|dc_data_wr_port_data[27]~51\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|dc_data_wr_port_data[27]~50_combout\,
	datab => \u_qsys|nios2_qsys|d_readdata_d1\(27),
	datac => \u_qsys|nios2_qsys|dc_data_wr_port_data[27]~9_combout\,
	datad => \u_qsys|nios2_qsys|A_dc_st_data\(27),
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[27]~51_combout\);

-- Location: FF_X22_Y14_N7
\u_qsys|nios2_qsys|A_dc_rd_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(20),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_rd_data\(20));

-- Location: LCCOMB_X22_Y14_N18
\u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[20]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_offset_match~q\,
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(20),
	datad => \u_qsys|nios2_qsys|A_dc_rd_data\(20),
	combout => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[20]~24_combout\);

-- Location: FF_X22_Y14_N19
\u_qsys|nios2_qsys|A_dc_xfer_wr_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[20]~24_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(20));

-- Location: FF_X19_Y17_N7
\u_qsys|nios2_qsys|d_writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_writedata[14]~27_combout\,
	asdata => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(14),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_update_av_writedata~combout\,
	ena => \u_qsys|nios2_qsys|d_writedata[6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_writedata\(14));

-- Location: LCCOMB_X19_Y17_N4
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~29_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(14),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~29_combout\);

-- Location: FF_X19_Y17_N5
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(14));

-- Location: LCCOMB_X16_Y19_N0
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[14]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(14),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(14),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[14]~28_combout\);

-- Location: LCCOMB_X13_Y18_N0
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[14]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|Equal0~3_combout\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[14]~13_combout\);

-- Location: FF_X13_Y18_N1
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[14]~13_combout\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(17),
	sload => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(14));

-- Location: LCCOMB_X12_Y17_N6
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(37),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(36),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(14),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~29_combout\);

-- Location: FF_X12_Y17_N7
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~29_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(14));

-- Location: LCCOMB_X12_Y15_N18
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~77\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(14),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(14),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~77_combout\);

-- Location: LCCOMB_X12_Y15_N28
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~78\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~77_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(15),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~78_combout\);

-- Location: FF_X12_Y15_N5
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[15]~9_combout\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~78_combout\,
	sload => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(15));

-- Location: LCCOMB_X12_Y15_N24
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(15),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[15]~feeder_combout\);

-- Location: FF_X12_Y15_N25
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[15]~feeder_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(15));

-- Location: LCCOMB_X13_Y18_N16
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(15),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(36),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(37),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~24_combout\);

-- Location: FF_X13_Y18_N17
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~24_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(15));

-- Location: LCCOMB_X12_Y16_N2
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~67\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(15),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(15),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~67_combout\);

-- Location: LCCOMB_X12_Y16_N28
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~68\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~29_combout\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(17),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~67_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~68_combout\);

-- Location: FF_X12_Y16_N29
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~68_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(16));

-- Location: LCCOMB_X12_Y15_N14
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(16),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[16]~feeder_combout\);

-- Location: FF_X12_Y15_N15
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[16]~feeder_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(16));

-- Location: LCCOMB_X14_Y17_N0
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(16),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~34_combout\);

-- Location: FF_X14_Y17_N1
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~34_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(13));

-- Location: LCCOMB_X14_Y17_N18
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[13]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(13),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(13),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[13]~29_combout\);

-- Location: LCCOMB_X13_Y18_N18
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[12]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|Equal0~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[12]~12_combout\);

-- Location: FF_X13_Y18_N19
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[12]~12_combout\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(15),
	sload => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(12));

-- Location: LCCOMB_X18_Y14_N6
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[12]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(12),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(12),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[12]~30_combout\);

-- Location: LCCOMB_X21_Y18_N6
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable\(31),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(8),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~23_combout\);

-- Location: FF_X21_Y18_N7
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(19));

-- Location: FF_X25_Y18_N5
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(19),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(19));

-- Location: LCCOMB_X25_Y18_N16
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~46_combout\ = (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a51\))) # 
-- (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a19\,
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a51\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~46_combout\);

-- Location: LCCOMB_X25_Y18_N18
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~47_combout\ = (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~46_combout\) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a83\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~46_combout\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~47_combout\);

-- Location: LCCOMB_X25_Y18_N6
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~47_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~47_combout\) # 
-- ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(19) & \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(19) & (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(19),
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~47_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~47_combout\);

-- Location: LCCOMB_X25_Y14_N28
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~48_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~46_combout\) # ((\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~47_combout\) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result19w~1_combout\ & \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result19w~1_combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\,
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~46_combout\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~47_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~48_combout\);

-- Location: FF_X25_Y14_N29
\u_qsys|nios2_qsys|d_readdata_d1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~48_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_readdata_d1\(19));

-- Location: FF_X22_Y13_N13
\u_qsys|nios2_qsys|A_dc_st_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_dc_st_data[19]~22_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_st_data\(19));

-- Location: LCCOMB_X22_Y13_N16
\u_qsys|nios2_qsys|dc_data_wr_port_data[19]~49\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|dc_data_wr_port_data[19]~48_combout\,
	datab => \u_qsys|nios2_qsys|d_readdata_d1\(19),
	datac => \u_qsys|nios2_qsys|dc_data_wr_port_data[17]~3_combout\,
	datad => \u_qsys|nios2_qsys|A_dc_st_data\(19),
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[19]~49_combout\);

-- Location: LCCOMB_X23_Y12_N22
\u_qsys|nios2_qsys|A_dc_rd_data[18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(18),
	combout => \u_qsys|nios2_qsys|A_dc_rd_data[18]~feeder_combout\);

-- Location: FF_X23_Y12_N23
\u_qsys|nios2_qsys|A_dc_rd_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_rd_data[18]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_rd_data\(18));

-- Location: LCCOMB_X23_Y12_N12
\u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[18]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_offset_match~q\,
	datac => \u_qsys|nios2_qsys|A_dc_rd_data\(18),
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(18),
	combout => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[18]~29_combout\);

-- Location: FF_X23_Y12_N13
\u_qsys|nios2_qsys|A_dc_xfer_wr_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[18]~29_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(18));

-- Location: FF_X22_Y17_N17
\u_qsys|nios2_qsys|d_writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_writedata[20]~18_combout\,
	asdata => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(20),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_update_av_writedata~combout\,
	ena => \u_qsys|nios2_qsys|d_writedata[6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_writedata\(20));

-- Location: LCCOMB_X22_Y17_N26
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(20),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\);

-- Location: LCCOMB_X26_Y15_N0
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~54_combout\ = (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a50\)) # 
-- (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a18\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a50\,
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a18\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~54_combout\);

-- Location: LCCOMB_X26_Y15_N26
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~55_combout\ = (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~54_combout\) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a82\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~54_combout\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a82\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~55_combout\);

-- Location: LCCOMB_X21_Y18_N18
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable\(31),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(8),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~27_combout\);

-- Location: FF_X21_Y18_N19
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(18));

-- Location: FF_X26_Y15_N29
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(18),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X26_Y15_N14
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~55_combout\ = (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~55_combout\ & ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(18))))) # 
-- (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~55_combout\ & (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~55_combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(18),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~55_combout\);

-- Location: LCCOMB_X22_Y17_N20
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~23_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(19),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~23_combout\);

-- Location: LCCOMB_X22_Y17_N4
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~19_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(20),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~19_combout\);

-- Location: LCCOMB_X18_Y15_N26
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~15_combout\ = (\u_qsys|nios2_qsys|d_writedata\(21) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|d_writedata\(21),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~15_combout\);

-- Location: LCCOMB_X18_Y16_N8
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~11_combout\ = (\u_qsys|nios2_qsys|d_writedata\(22) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|d_writedata\(22),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~11_combout\);

-- Location: LCCOMB_X18_Y17_N4
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~3_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(23),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~3_combout\);

-- Location: M9K_X15_Y16_N0
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "system_qsys_onchip_ram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "system_qsys:u_qsys|system_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_v0d1:auto_generated|altsyncram:ram_block1a0|altsyncram_03d3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1359w[3]~0_combout\,
	portare => VCC,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_qsys|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80_PORTAADDR_bus\,
	portabyteenamasks => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y10_N0
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "system_qsys_onchip_ram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "system_qsys:u_qsys|system_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_v0d1:auto_generated|altsyncram:ram_block1a0|altsyncram_03d3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1369w[3]~0_combout\,
	portare => VCC,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_qsys|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112_PORTADATAIN_bus\,
	portaaddr => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112_PORTAADDR_bus\,
	portabyteenamasks => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112_PORTADATAOUT_bus\);

-- Location: LCCOMB_X26_Y15_N18
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result18w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result18w~0_combout\ = ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a114\))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a82\))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a82\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a114\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result18w~0_combout\);

-- Location: M9K_X15_Y17_N0
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "system_qsys_onchip_ram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "system_qsys:u_qsys|system_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_v0d1:auto_generated|altsyncram:ram_block1a0|altsyncram_03d3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1379w[3]~1_combout\,
	portare => VCC,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_qsys|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144_PORTADATAIN_bus\,
	portaaddr => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144_PORTAADDR_bus\,
	portabyteenamasks => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144_PORTADATAOUT_bus\);

-- Location: M9K_X27_Y11_N0
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "system_qsys_onchip_ram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "system_qsys:u_qsys|system_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_v0d1:auto_generated|altsyncram:ram_block1a0|altsyncram_03d3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1332w\(3),
	portare => VCC,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_qsys|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portabyteenamasks => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y15_N0
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "system_qsys_onchip_ram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "system_qsys:u_qsys|system_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_v0d1:auto_generated|altsyncram:ram_block1a0|altsyncram_03d3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1349w[3]~0_combout\,
	portare => VCC,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_qsys|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portabyteenamasks => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: LCCOMB_X26_Y15_N24
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2306w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2306w[0]~0_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a50\))) # 
-- (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a18\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a50\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2306w[0]~0_combout\);

-- Location: LCCOMB_X26_Y15_N4
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result18w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result18w~1_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a146\)))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result18w~0_combout\ & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2306w[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result18w~0_combout\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a146\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2306w[0]~0_combout\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result18w~1_combout\);

-- Location: FF_X13_Y16_N23
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	asdata => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X24_Y16_N8
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~54_combout\ = (\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18)) # 
-- ((\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0) & \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30))))) # 
-- (!\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0) & 
-- (\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0),
	datac => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30),
	datad => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~54_combout\);

-- Location: LCCOMB_X26_Y15_N10
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~56_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~55_combout\) # ((\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~54_combout\) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\ & \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result18w~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~55_combout\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result18w~1_combout\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~54_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~56_combout\);

-- Location: FF_X26_Y15_N11
\u_qsys|nios2_qsys|d_readdata_d1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~56_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_readdata_d1\(18));

-- Location: LCCOMB_X22_Y13_N2
\u_qsys|nios2_qsys|M_dc_st_data[18]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(18),
	datab => \u_qsys|nios2_qsys|M_mem_byte_en\(2),
	datac => \u_qsys|nios2_qsys|M_st_data\(18),
	combout => \u_qsys|nios2_qsys|M_dc_st_data[18]~26_combout\);

-- Location: LCCOMB_X22_Y13_N4
\u_qsys|nios2_qsys|dc_data_wr_port_data[18]~56\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	datab => \u_qsys|nios2_qsys|dc_data_wr_port_data[17]~3_combout\,
	datac => \u_qsys|nios2_qsys|A_st_data\(18),
	datad => \u_qsys|nios2_qsys|M_dc_st_data[18]~26_combout\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[18]~56_combout\);

-- Location: FF_X22_Y13_N3
\u_qsys|nios2_qsys|A_dc_st_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_dc_st_data[18]~26_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_st_data\(18));

-- Location: LCCOMB_X22_Y13_N14
\u_qsys|nios2_qsys|dc_data_wr_port_data[18]~57\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_readdata_d1\(18),
	datab => \u_qsys|nios2_qsys|dc_data_wr_port_data[17]~3_combout\,
	datac => \u_qsys|nios2_qsys|dc_data_wr_port_data[18]~56_combout\,
	datad => \u_qsys|nios2_qsys|A_dc_st_data\(18),
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[18]~57_combout\);

-- Location: LCCOMB_X22_Y13_N8
\u_qsys|nios2_qsys|M_dc_st_data[17]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(17),
	datab => \u_qsys|nios2_qsys|M_mem_byte_en\(2),
	datac => \u_qsys|nios2_qsys|M_st_data\(17),
	combout => \u_qsys|nios2_qsys|M_dc_st_data[17]~28_combout\);

-- Location: FF_X22_Y13_N27
\u_qsys|nios2_qsys|A_st_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_st_data\(17),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_st_data\(17));

-- Location: LCCOMB_X22_Y13_N26
\u_qsys|nios2_qsys|dc_data_wr_port_data[17]~60\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_dc_st_data[17]~28_combout\,
	datab => \u_qsys|nios2_qsys|dc_data_wr_port_data[17]~3_combout\,
	datac => \u_qsys|nios2_qsys|A_st_data\(17),
	datad => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[17]~60_combout\);

-- Location: FF_X13_Y16_N21
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	asdata => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X25_Y14_N22
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~57_combout\ = (\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0) & ((\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30)) # 
-- ((\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17) & \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # 
-- (!\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0) & (\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17) & 
-- (\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0),
	datab => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17),
	datac => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~57_combout\);

-- Location: LCCOMB_X23_Y15_N26
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result17w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result17w~0_combout\ = ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a113\))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a81\))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a81\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a113\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result17w~0_combout\);

-- Location: LCCOMB_X23_Y15_N8
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2258w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2258w[0]~0_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a49\)) # 
-- (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a49\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a17\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2258w[0]~0_combout\);

-- Location: LCCOMB_X23_Y15_N28
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result17w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result17w~1_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a145\)))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result17w~0_combout\ & (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2258w[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result17w~0_combout\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2258w[0]~0_combout\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a145\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result17w~1_combout\);

-- Location: LCCOMB_X21_Y18_N4
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable\(31),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(8),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~29_combout\);

-- Location: FF_X21_Y18_N5
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(17));

-- Location: FF_X25_Y18_N21
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(17),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X25_Y18_N8
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~58_combout\ = (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a49\)) # 
-- (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a17\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a49\,
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a17\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~58_combout\);

-- Location: LCCOMB_X25_Y18_N10
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~59_combout\ = (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~58_combout\) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a81\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~58_combout\,
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a81\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~59_combout\);

-- Location: LCCOMB_X25_Y18_N14
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~58_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~59_combout\) # 
-- ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(17) & \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(17) & (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(17),
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~59_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~58_combout\);

-- Location: LCCOMB_X25_Y14_N30
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~59_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~57_combout\) # ((\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~58_combout\) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\ & \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result17w~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~57_combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result17w~1_combout\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~58_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~59_combout\);

-- Location: FF_X25_Y14_N31
\u_qsys|nios2_qsys|d_readdata_d1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~59_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_readdata_d1\(17));

-- Location: FF_X22_Y13_N9
\u_qsys|nios2_qsys|A_dc_st_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_dc_st_data[17]~28_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_st_data\(17));

-- Location: LCCOMB_X22_Y13_N20
\u_qsys|nios2_qsys|dc_data_wr_port_data[17]~61\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|dc_data_wr_port_data[17]~60_combout\,
	datab => \u_qsys|nios2_qsys|dc_data_wr_port_data[17]~3_combout\,
	datac => \u_qsys|nios2_qsys|d_readdata_d1\(17),
	datad => \u_qsys|nios2_qsys|A_dc_st_data\(17),
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[17]~61_combout\);

-- Location: LCCOMB_X23_Y13_N6
\u_qsys|nios2_qsys|A_dc_rd_data[16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(16),
	combout => \u_qsys|nios2_qsys|A_dc_rd_data[16]~feeder_combout\);

-- Location: FF_X23_Y13_N7
\u_qsys|nios2_qsys|A_dc_rd_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_rd_data[16]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_rd_data\(16));

-- Location: LCCOMB_X23_Y13_N12
\u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[16]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_rd_data\(16),
	datab => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_offset_match~q\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(16),
	combout => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[16]~31_combout\);

-- Location: FF_X23_Y13_N13
\u_qsys|nios2_qsys|A_dc_xfer_wr_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[16]~31_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(16));

-- Location: FF_X19_Y16_N7
\u_qsys|nios2_qsys|d_writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_writedata[13]~23_combout\,
	asdata => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(13),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_update_av_writedata~combout\,
	ena => \u_qsys|nios2_qsys|d_writedata[6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_writedata\(13));

-- Location: LCCOMB_X19_Y16_N26
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~16_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(13),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~16_combout\);

-- Location: LCCOMB_X23_Y14_N6
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2114w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2114w[0]~0_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a46\)) # 
-- (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a46\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a14\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2114w[0]~0_combout\);

-- Location: LCCOMB_X23_Y14_N0
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result14w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result14w~0_combout\ = ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a110\)) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a78\)))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a110\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a78\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result14w~0_combout\);

-- Location: LCCOMB_X23_Y14_N2
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result14w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result14w~1_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a142\)))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2114w[0]~0_combout\ & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result14w~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2114w[0]~0_combout\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a142\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result14w~0_combout\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result14w~1_combout\);

-- Location: LCCOMB_X30_Y16_N14
\u_qsys|jtag_uart|always2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|always2~0_combout\ = (\u_qsys|mm_interconnect_0|addr_router_001|Equal4~3_combout\ & (!\u_qsys|jtag_uart|av_waitrequest~q\ & 
-- (!\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \u_qsys|nios2_qsys|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|addr_router_001|Equal4~3_combout\,
	datab => \u_qsys|jtag_uart|av_waitrequest~q\,
	datac => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u_qsys|nios2_qsys|d_write~q\,
	combout => \u_qsys|jtag_uart|always2~0_combout\);

-- Location: LCCOMB_X24_Y16_N4
\u_qsys|jtag_uart|woverflow~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|woverflow~0_combout\ = (\u_qsys|jtag_uart|always2~0_combout\ & ((\u_qsys|nios2_qsys|d_address_offset_field\(0) & ((\u_qsys|jtag_uart|woverflow~q\))) # (!\u_qsys|nios2_qsys|d_address_offset_field\(0) & 
-- (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\)))) # (!\u_qsys|jtag_uart|always2~0_combout\ & (((\u_qsys|jtag_uart|woverflow~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datab => \u_qsys|jtag_uart|always2~0_combout\,
	datac => \u_qsys|jtag_uart|woverflow~q\,
	datad => \u_qsys|nios2_qsys|d_address_offset_field\(0),
	combout => \u_qsys|jtag_uart|woverflow~0_combout\);

-- Location: FF_X24_Y16_N5
\u_qsys|jtag_uart|woverflow\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|woverflow~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|woverflow~q\);

-- Location: FF_X24_Y16_N3
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|jtag_uart|woverflow~q\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X24_Y16_N2
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~18_combout\ = (\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14)) # 
-- ((\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0) & \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30))))) # 
-- (!\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0) & 
-- ((\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0),
	datac => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14),
	datad => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~18_combout\);

-- Location: LCCOMB_X21_Y18_N2
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable\(31),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(8),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~12_combout\);

-- Location: FF_X21_Y18_N3
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(14));

-- Location: FF_X24_Y16_N13
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(14),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X26_Y17_N20
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~24_combout\ = (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a46\)) # 
-- (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a14\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a46\,
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a14\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~24_combout\);

-- Location: LCCOMB_X26_Y17_N30
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~25_combout\ = (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~24_combout\) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a78\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a78\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~24_combout\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~25_combout\);

-- Location: LCCOMB_X24_Y16_N6
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~19_combout\ = (\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(14) & ((\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~25_combout\)))) # 
-- (!\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(14) & (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(14),
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~25_combout\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~19_combout\);

-- Location: LCCOMB_X24_Y16_N18
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~20_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~18_combout\) # ((\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~19_combout\) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result14w~1_combout\ & \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result14w~1_combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~18_combout\,
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~19_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~20_combout\);

-- Location: FF_X24_Y16_N19
\u_qsys|nios2_qsys|d_readdata_d1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~20_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_readdata_d1\(14));

-- Location: FF_X17_Y15_N17
\u_qsys|nios2_qsys|A_dc_st_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_dc_st_data[14]~11_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_st_data\(14));

-- Location: LCCOMB_X17_Y15_N12
\u_qsys|nios2_qsys|dc_data_wr_port_data[14]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|dc_data_wr_port_data[14]~26_combout\,
	datab => \u_qsys|nios2_qsys|d_readdata_d1\(14),
	datac => \u_qsys|nios2_qsys|A_dc_st_data\(14),
	datad => \u_qsys|nios2_qsys|dc_data_wr_port_data[8]~0_combout\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[14]~27_combout\);

-- Location: LCCOMB_X17_Y11_N14
\u_qsys|nios2_qsys|A_dc_rd_data[15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(15),
	combout => \u_qsys|nios2_qsys|A_dc_rd_data[15]~feeder_combout\);

-- Location: FF_X17_Y11_N15
\u_qsys|nios2_qsys|A_dc_rd_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_rd_data[15]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_rd_data\(15));

-- Location: LCCOMB_X17_Y11_N12
\u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[15]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(15),
	datac => \u_qsys|nios2_qsys|A_dc_rd_data\(15),
	datad => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_offset_match~q\,
	combout => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[15]~11_combout\);

-- Location: FF_X17_Y11_N13
\u_qsys|nios2_qsys|A_dc_xfer_wr_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[15]~11_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(15));

-- Location: FF_X18_Y14_N23
\u_qsys|nios2_qsys|d_writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_writedata[12]~19_combout\,
	asdata => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(12),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_update_av_writedata~combout\,
	ena => \u_qsys|nios2_qsys|d_writedata[6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_writedata\(12));

-- Location: LCCOMB_X18_Y14_N10
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~20_combout\ = (\u_qsys|nios2_qsys|d_writedata\(12) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_writedata\(12),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~20_combout\);

-- Location: LCCOMB_X23_Y15_N22
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result13w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result13w~0_combout\ = ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a109\))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a77\))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a77\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a109\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result13w~0_combout\);

-- Location: LCCOMB_X23_Y15_N12
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2066w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2066w[0]~0_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a45\)) # 
-- (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a45\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a13\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2066w[0]~0_combout\);

-- Location: LCCOMB_X23_Y15_N16
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result13w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result13w~1_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a141\)))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result13w~0_combout\ & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2066w[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result13w~0_combout\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a141\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2066w[0]~0_combout\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result13w~1_combout\);

-- Location: LCCOMB_X21_Y18_N0
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(8),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable\(31),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~16_combout\);

-- Location: FF_X21_Y18_N1
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(13));

-- Location: FF_X24_Y14_N3
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(13),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X24_Y14_N6
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~32_combout\ = (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a45\))) # 
-- (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a13\,
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a45\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~32_combout\);

-- Location: LCCOMB_X24_Y14_N0
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~33_combout\ = (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~32_combout\) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a77\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a77\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~32_combout\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~33_combout\);

-- Location: LCCOMB_X24_Y14_N12
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~30_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~33_combout\) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(13))))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & (\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(13),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~33_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~30_combout\);

-- Location: LCCOMB_X24_Y14_N24
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~31_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~29_combout\) # ((\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~30_combout\) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result13w~1_combout\ & \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~29_combout\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result13w~1_combout\,
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~30_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~31_combout\);

-- Location: FF_X24_Y14_N25
\u_qsys|nios2_qsys|d_readdata_d1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~31_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_readdata_d1\(13));

-- Location: FF_X19_Y15_N29
\u_qsys|nios2_qsys|A_dc_st_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_dc_st_data[13]~16_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_st_data\(13));

-- Location: LCCOMB_X19_Y15_N24
\u_qsys|nios2_qsys|dc_data_wr_port_data[13]~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|dc_data_wr_port_data[13]~36_combout\,
	datab => \u_qsys|nios2_qsys|dc_data_wr_port_data[8]~0_combout\,
	datac => \u_qsys|nios2_qsys|d_readdata_d1\(13),
	datad => \u_qsys|nios2_qsys|A_dc_st_data\(13),
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[13]~37_combout\);

-- Location: LCCOMB_X16_Y11_N24
\u_qsys|nios2_qsys|A_dc_rd_data[14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(14),
	combout => \u_qsys|nios2_qsys|A_dc_rd_data[14]~feeder_combout\);

-- Location: FF_X16_Y11_N25
\u_qsys|nios2_qsys|A_dc_rd_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_rd_data[14]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_rd_data\(14));

-- Location: LCCOMB_X16_Y11_N12
\u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[14]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(14),
	datab => \u_qsys|nios2_qsys|A_dc_rd_data\(14),
	datac => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_offset_match~q\,
	combout => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[14]~18_combout\);

-- Location: FF_X16_Y11_N13
\u_qsys|nios2_qsys|A_dc_xfer_wr_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[14]~18_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(14));

-- Location: FF_X16_Y14_N11
\u_qsys|nios2_qsys|d_writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_writedata[11]~17_combout\,
	asdata => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(11),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_update_av_writedata~combout\,
	ena => \u_qsys|nios2_qsys|d_writedata[6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_writedata\(11));

-- Location: LCCOMB_X16_Y14_N4
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(11),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\);

-- Location: LCCOMB_X26_Y17_N0
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~0_combout\ = (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a42\)) # 
-- (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a10\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a42\,
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a10\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~0_combout\);

-- Location: LCCOMB_X26_Y17_N18
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~1_combout\ = (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~0_combout\) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a74\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a74\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~0_combout\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~1_combout\);

-- Location: LCCOMB_X25_Y18_N26
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~1_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~1_combout\) # 
-- ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(10) & \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(10) & (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(10),
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~1_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~1_combout\);

-- Location: LCCOMB_X24_Y15_N8
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~2_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~0_combout\) # ((\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~1_combout\) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result10w~1_combout\ & \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~0_combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~1_combout\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result10w~1_combout\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~2_combout\);

-- Location: FF_X24_Y15_N9
\u_qsys|nios2_qsys|d_readdata_d1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_readdata_d1\(10));

-- Location: LCCOMB_X17_Y15_N14
\u_qsys|nios2_qsys|M_dc_st_data[10]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(10),
	datab => \u_qsys|nios2_qsys|M_st_data\(10),
	datac => \u_qsys|nios2_qsys|M_mem_byte_en\(1),
	combout => \u_qsys|nios2_qsys|M_dc_st_data[10]~5_combout\);

-- Location: FF_X17_Y15_N15
\u_qsys|nios2_qsys|A_dc_st_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_dc_st_data[10]~5_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_st_data\(10));

-- Location: LCCOMB_X17_Y15_N0
\u_qsys|nios2_qsys|dc_data_wr_port_data[10]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|dc_data_wr_port_data[8]~0_combout\,
	datab => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	datac => \u_qsys|nios2_qsys|A_st_data\(10),
	datad => \u_qsys|nios2_qsys|M_dc_st_data[10]~5_combout\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[10]~14_combout\);

-- Location: LCCOMB_X17_Y15_N2
\u_qsys|nios2_qsys|dc_data_wr_port_data[10]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_readdata_d1\(10),
	datab => \u_qsys|nios2_qsys|A_dc_st_data\(10),
	datac => \u_qsys|nios2_qsys|dc_data_wr_port_data[8]~0_combout\,
	datad => \u_qsys|nios2_qsys|dc_data_wr_port_data[10]~14_combout\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[10]~15_combout\);

-- Location: LCCOMB_X23_Y11_N8
\u_qsys|nios2_qsys|A_dc_rd_data[13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(13),
	combout => \u_qsys|nios2_qsys|A_dc_rd_data[13]~feeder_combout\);

-- Location: FF_X23_Y11_N9
\u_qsys|nios2_qsys|A_dc_rd_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_rd_data[13]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_rd_data\(13));

-- Location: LCCOMB_X23_Y11_N28
\u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[13]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_offset_match~q\,
	datac => \u_qsys|nios2_qsys|A_dc_rd_data\(13),
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(13),
	combout => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[13]~22_combout\);

-- Location: FF_X23_Y11_N29
\u_qsys|nios2_qsys|A_dc_xfer_wr_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[13]~22_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(13));

-- Location: FF_X22_Y17_N13
\u_qsys|nios2_qsys|d_writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_writedata[19]~16_combout\,
	asdata => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(19),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_update_av_writedata~combout\,
	ena => \u_qsys|nios2_qsys|d_writedata[6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_writedata\(19));

-- Location: LCCOMB_X22_Y17_N2
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(19),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\);

-- Location: LCCOMB_X24_Y14_N30
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~62_combout\ = (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48~portadataout\))) # 
-- (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16~portadataout\,
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48~portadataout\,
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~62_combout\);

-- Location: LCCOMB_X24_Y14_N16
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~63_combout\ = (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~62_combout\) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80\ & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~62_combout\,
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~63_combout\);

-- Location: LCCOMB_X24_Y14_N20
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~61_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~63_combout\) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(16))))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & (\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(16),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~63_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~61_combout\);

-- Location: FF_X13_Y16_N19
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	asdata => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X24_Y16_N14
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~60_combout\ = (\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16)) # 
-- ((\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0) & \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30))))) # 
-- (!\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0) & 
-- (\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0),
	datac => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30),
	datad => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~60_combout\);

-- Location: LCCOMB_X23_Y13_N8
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result16w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result16w~0_combout\ = ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112~portadataout\))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80~portadataout\))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80~portadataout\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a112~portadataout\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result16w~0_combout\);

-- Location: LCCOMB_X23_Y13_N22
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2210w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2210w[0]~0_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48~portadataout\)) # 
-- (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48~portadataout\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16~portadataout\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2210w[0]~0_combout\);

-- Location: LCCOMB_X23_Y13_N2
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result16w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result16w~1_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144~portadataout\)) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result16w~0_combout\ & \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2210w[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a144~portadataout\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result16w~0_combout\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2210w[0]~0_combout\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result16w~1_combout\);

-- Location: LCCOMB_X23_Y13_N4
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~62_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~61_combout\) # ((\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~60_combout\) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\ & \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result16w~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~61_combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~60_combout\,
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result16w~1_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~62_combout\);

-- Location: FF_X23_Y13_N5
\u_qsys|nios2_qsys|d_readdata_d1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~62_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_readdata_d1\(16));

-- Location: FF_X22_Y13_N23
\u_qsys|nios2_qsys|A_st_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_st_data\(16),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_st_data\(16));

-- Location: LCCOMB_X23_Y13_N24
\u_qsys|nios2_qsys|M_dc_st_data[16]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(16),
	datac => \u_qsys|nios2_qsys|M_mem_byte_en\(2),
	datad => \u_qsys|nios2_qsys|M_st_data\(16),
	combout => \u_qsys|nios2_qsys|M_dc_st_data[16]~30_combout\);

-- Location: LCCOMB_X22_Y13_N22
\u_qsys|nios2_qsys|dc_data_wr_port_data[16]~64\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	datab => \u_qsys|nios2_qsys|dc_data_wr_port_data[17]~3_combout\,
	datac => \u_qsys|nios2_qsys|A_st_data\(16),
	datad => \u_qsys|nios2_qsys|M_dc_st_data[16]~30_combout\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[16]~64_combout\);

-- Location: FF_X23_Y13_N25
\u_qsys|nios2_qsys|A_dc_st_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_dc_st_data[16]~30_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_st_data\(16));

-- Location: LCCOMB_X23_Y13_N28
\u_qsys|nios2_qsys|dc_data_wr_port_data[16]~65\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_readdata_d1\(16),
	datab => \u_qsys|nios2_qsys|dc_data_wr_port_data[16]~64_combout\,
	datac => \u_qsys|nios2_qsys|dc_data_wr_port_data[17]~3_combout\,
	datad => \u_qsys|nios2_qsys|A_dc_st_data\(16),
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[16]~65_combout\);

-- Location: LCCOMB_X16_Y13_N24
\u_qsys|nios2_qsys|A_dc_rd_data[12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(12),
	combout => \u_qsys|nios2_qsys|A_dc_rd_data[12]~feeder_combout\);

-- Location: FF_X16_Y13_N25
\u_qsys|nios2_qsys|A_dc_rd_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_rd_data[12]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_rd_data\(12));

-- Location: LCCOMB_X16_Y13_N0
\u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[12]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_offset_match~q\,
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(12),
	datad => \u_qsys|nios2_qsys|A_dc_rd_data\(12),
	combout => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[12]~25_combout\);

-- Location: FF_X16_Y13_N1
\u_qsys|nios2_qsys|A_dc_xfer_wr_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[12]~25_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(12));

-- Location: FF_X22_Y17_N19
\u_qsys|nios2_qsys|d_writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_writedata[28]~20_combout\,
	asdata => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(28),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_update_av_writedata~combout\,
	ena => \u_qsys|nios2_qsys|d_writedata[6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_writedata\(28));

-- Location: LCCOMB_X22_Y17_N8
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~21_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(28),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~21_combout\);

-- Location: LCCOMB_X23_Y18_N22
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2930w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2930w[0]~0_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a63\)) # 
-- (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a63\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a31\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2930w[0]~0_combout\);

-- Location: LCCOMB_X23_Y18_N8
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result31w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result31w~0_combout\ = ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a127\)) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a95\)))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a127\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a95\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result31w~0_combout\);

-- Location: LCCOMB_X23_Y18_N18
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result31w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result31w~1_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a159\)))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2930w[0]~0_combout\ & (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result31w~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2930w[0]~0_combout\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result31w~0_combout\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a159\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result31w~1_combout\);

-- Location: LCCOMB_X23_Y18_N4
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable\(31),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(8),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal1~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~5_combout\);

-- Location: FF_X23_Y18_N5
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(31));

-- Location: FF_X23_Y18_N27
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(31),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(31));

-- Location: LCCOMB_X23_Y18_N6
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~10_combout\ = (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a63\)) # 
-- (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a31\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a63\,
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a31\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~10_combout\);

-- Location: LCCOMB_X23_Y18_N0
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~11_combout\ = (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~10_combout\) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a95\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~10_combout\,
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a95\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~11_combout\);

-- Location: LCCOMB_X23_Y18_N12
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~13_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~11_combout\) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(31))))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & (\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(31),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~11_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~13_combout\);

-- Location: LCCOMB_X23_Y18_N10
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~29_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~13_combout\) # ((!\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result31w~1_combout\ & \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result31w~1_combout\,
	datac => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0),
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~13_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~29_combout\);

-- Location: FF_X23_Y18_N11
\u_qsys|nios2_qsys|d_readdata_d1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~29_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_readdata_d1\(31));

-- Location: FF_X19_Y12_N27
\u_qsys|nios2_qsys|A_mem_baddr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_alu_result\(0),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mem_baddr\(0));

-- Location: FF_X19_Y12_N23
\u_qsys|nios2_qsys|A_ctrl_ld16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_ctrl_ld16~q\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_ctrl_ld16~q\);

-- Location: LCCOMB_X19_Y12_N22
\u_qsys|nios2_qsys|A_slow_ld_data_sign_bit~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_baddr\(0),
	datac => \u_qsys|nios2_qsys|A_ctrl_ld16~q\,
	combout => \u_qsys|nios2_qsys|A_slow_ld_data_sign_bit~0_combout\);

-- Location: FF_X19_Y12_N13
\u_qsys|nios2_qsys|A_mem_baddr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_alu_result\(1),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mem_baddr\(1));

-- Location: LCCOMB_X19_Y12_N12
\u_qsys|nios2_qsys|A_slow_ld_data_sign_bit~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_slow_ld_data_sign_bit~0_combout\,
	datab => \u_qsys|nios2_qsys|d_readdata_d1\(23),
	datac => \u_qsys|nios2_qsys|A_mem_baddr\(1),
	datad => \u_qsys|nios2_qsys|d_readdata_d1\(7),
	combout => \u_qsys|nios2_qsys|A_slow_ld_data_sign_bit~1_combout\);

-- Location: LCCOMB_X19_Y12_N14
\u_qsys|nios2_qsys|A_slow_ld_data_sign_bit~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_slow_ld_data_sign_bit~1_combout\,
	datab => \u_qsys|nios2_qsys|d_readdata_d1\(31),
	datac => \u_qsys|nios2_qsys|A_slow_ld_data_sign_bit~0_combout\,
	datad => \u_qsys|nios2_qsys|d_readdata_d1\(15),
	combout => \u_qsys|nios2_qsys|A_slow_ld_data_sign_bit~2_combout\);

-- Location: LCCOMB_X10_Y11_N14
\u_qsys|nios2_qsys|E_ctrl_ld_signed~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_iw\(1),
	datac => \u_qsys|nios2_qsys|E_iw\(0),
	datad => \u_qsys|nios2_qsys|E_iw\(2),
	combout => \u_qsys|nios2_qsys|E_ctrl_ld_signed~0_combout\);

-- Location: FF_X10_Y11_N15
\u_qsys|nios2_qsys|M_ctrl_ld_signed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_ctrl_ld_signed~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_ctrl_ld_signed~q\);

-- Location: FF_X13_Y6_N11
\u_qsys|nios2_qsys|A_ctrl_ld_signed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_ctrl_ld_signed~q\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_ctrl_ld_signed~q\);

-- Location: LCCOMB_X25_Y12_N0
\u_qsys|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[7]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_readdata_d1\(31),
	datab => \u_qsys|nios2_qsys|A_slow_ld_data_sign_bit~2_combout\,
	datac => \u_qsys|nios2_qsys|A_ctrl_ld_signed~q\,
	datad => \u_qsys|nios2_qsys|A_ld_align_byte2_byte3_fill~q\,
	combout => \u_qsys|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[7]~6_combout\);

-- Location: LCCOMB_X12_Y11_N22
\u_qsys|nios2_qsys|A_slow_inst_result_en~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|d_readdatavalid_d1~q\,
	datac => \u_qsys|nios2_qsys|A_ctrl_ld_bypass~q\,
	datad => \u_qsys|nios2_qsys|A_dc_fill_wr_data~1_combout\,
	combout => \u_qsys|nios2_qsys|A_slow_inst_result_en~0_combout\);

-- Location: FF_X25_Y12_N1
\u_qsys|nios2_qsys|A_slow_inst_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[7]~6_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_slow_inst_result\(31));

-- Location: FF_X17_Y11_N9
\u_qsys|nios2_qsys|M_alu_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src1_reg[31]~72_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_alu_result\(31));

-- Location: LCCOMB_X17_Y11_N16
\u_qsys|nios2_qsys|M_inst_result[31]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_ctrl_mem~q\,
	datac => \u_qsys|nios2_qsys|M_alu_result\(31),
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(31),
	combout => \u_qsys|nios2_qsys|M_inst_result[31]~7_combout\);

-- Location: LCCOMB_X12_Y9_N28
\u_qsys|nios2_qsys|E_iw[16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|D_iw\(16),
	combout => \u_qsys|nios2_qsys|E_iw[16]~feeder_combout\);

-- Location: FF_X12_Y9_N29
\u_qsys|nios2_qsys|E_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_iw[16]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_iw\(16));

-- Location: FF_X12_Y9_N11
\u_qsys|nios2_qsys|E_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|D_iw\(11),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_iw\(11));

-- Location: FF_X12_Y9_N27
\u_qsys|nios2_qsys|E_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|D_iw\(13),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_iw\(13));

-- Location: LCCOMB_X12_Y9_N10
\u_qsys|nios2_qsys|E_op_rdctl~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_iw\(15),
	datab => \u_qsys|nios2_qsys|E_iw\(16),
	datac => \u_qsys|nios2_qsys|E_iw\(11),
	datad => \u_qsys|nios2_qsys|E_iw\(13),
	combout => \u_qsys|nios2_qsys|E_op_rdctl~0_combout\);

-- Location: LCCOMB_X18_Y6_N18
\u_qsys|nios2_qsys|E_iw[14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|D_iw\(14),
	combout => \u_qsys|nios2_qsys|E_iw[14]~feeder_combout\);

-- Location: FF_X18_Y6_N19
\u_qsys|nios2_qsys|E_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_iw[14]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_iw\(14));

-- Location: FF_X12_Y9_N31
\u_qsys|nios2_qsys|E_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|D_iw\(12),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_iw\(12));

-- Location: LCCOMB_X10_Y11_N28
\u_qsys|nios2_qsys|Equal209~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_iw\(1),
	datab => \u_qsys|nios2_qsys|E_iw\(4),
	datac => \u_qsys|nios2_qsys|E_iw\(2),
	datad => \u_qsys|nios2_qsys|E_iw\(0),
	combout => \u_qsys|nios2_qsys|Equal209~0_combout\);

-- Location: LCCOMB_X14_Y11_N26
\u_qsys|nios2_qsys|Equal209~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_iw\(3),
	datac => \u_qsys|nios2_qsys|E_iw\(5),
	datad => \u_qsys|nios2_qsys|Equal209~0_combout\,
	combout => \u_qsys|nios2_qsys|Equal209~1_combout\);

-- Location: LCCOMB_X12_Y9_N22
\u_qsys|nios2_qsys|E_op_rdctl\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_op_rdctl~0_combout\,
	datab => \u_qsys|nios2_qsys|E_iw\(14),
	datac => \u_qsys|nios2_qsys|E_iw\(12),
	datad => \u_qsys|nios2_qsys|Equal209~1_combout\,
	combout => \u_qsys|nios2_qsys|E_op_rdctl~combout\);

-- Location: FF_X12_Y9_N23
\u_qsys|nios2_qsys|M_ctrl_rdctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_op_rdctl~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_ctrl_rdctl_inst~q\);

-- Location: FF_X17_Y11_N17
\u_qsys|nios2_qsys|A_inst_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_inst_result[31]~7_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|M_ctrl_rdctl_inst~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_inst_result\(31));

-- Location: LCCOMB_X17_Y11_N10
\u_qsys|nios2_qsys|A_wr_data_unfiltered[31]~90\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~53_combout\,
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~17_combout\,
	datac => \u_qsys|nios2_qsys|A_slow_inst_result\(31),
	datad => \u_qsys|nios2_qsys|A_inst_result\(31),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[31]~90_combout\);

-- Location: LCCOMB_X24_Y6_N4
\u_qsys|nios2_qsys|E_rot_sel_fill3~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_ctrl_shift_rot_right~q\,
	datac => \u_qsys|nios2_qsys|E_src2\(3),
	datad => \u_qsys|nios2_qsys|E_src2\(4),
	combout => \u_qsys|nios2_qsys|E_rot_sel_fill3~0_combout\);

-- Location: FF_X24_Y6_N5
\u_qsys|nios2_qsys|M_rot_sel_fill3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_rot_sel_fill3~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_sel_fill3~q\);

-- Location: LCCOMB_X25_Y6_N2
\u_qsys|nios2_qsys|E_rot_mask[7]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src2\(2),
	datab => \u_qsys|nios2_qsys|E_ctrl_shift_rot_right~q\,
	datac => \u_qsys|nios2_qsys|E_src2\(1),
	datad => \u_qsys|nios2_qsys|E_src2\(0),
	combout => \u_qsys|nios2_qsys|E_rot_mask[7]~3_combout\);

-- Location: FF_X25_Y6_N3
\u_qsys|nios2_qsys|M_rot_mask[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_rot_mask[7]~3_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_mask\(7));

-- Location: LCCOMB_X25_Y8_N30
\u_qsys|nios2_qsys|M_rot_lut3[7]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_sel_fill3~q\,
	datad => \u_qsys|nios2_qsys|M_rot_mask\(7),
	combout => \u_qsys|nios2_qsys|M_rot_lut3[7]~6_combout\);

-- Location: LCCOMB_X21_Y8_N8
\u_qsys|nios2_qsys|E_rot_prestep1[7]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(6),
	datab => \u_qsys|nios2_qsys|E_src1\(7),
	datad => \u_qsys|nios2_qsys|Add7~1_combout\,
	combout => \u_qsys|nios2_qsys|E_rot_prestep1[7]~29_combout\);

-- Location: LCCOMB_X21_Y8_N10
\u_qsys|nios2_qsys|E_rot_prestep1[5]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(5),
	datac => \u_qsys|nios2_qsys|E_src1\(4),
	datad => \u_qsys|nios2_qsys|Add7~1_combout\,
	combout => \u_qsys|nios2_qsys|E_rot_prestep1[5]~30_combout\);

-- Location: LCCOMB_X22_Y5_N6
\u_qsys|nios2_qsys|M_rot_prestep2[7]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add7~3_combout\,
	datab => \u_qsys|nios2_qsys|E_rot_prestep1[7]~29_combout\,
	datad => \u_qsys|nios2_qsys|E_rot_prestep1[5]~30_combout\,
	combout => \u_qsys|nios2_qsys|M_rot_prestep2[7]~28_combout\);

-- Location: LCCOMB_X21_Y8_N6
\u_qsys|nios2_qsys|E_rot_prestep1[1]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|Add7~1_combout\,
	datac => \u_qsys|nios2_qsys|E_src1\(1),
	datad => \u_qsys|nios2_qsys|E_src1\(0),
	combout => \u_qsys|nios2_qsys|E_rot_prestep1[1]~24_combout\);

-- Location: LCCOMB_X21_Y8_N12
\u_qsys|nios2_qsys|E_rot_prestep1[3]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_src1\(2),
	datac => \u_qsys|nios2_qsys|E_src1\(3),
	datad => \u_qsys|nios2_qsys|Add7~1_combout\,
	combout => \u_qsys|nios2_qsys|E_rot_prestep1[3]~31_combout\);

-- Location: LCCOMB_X22_Y5_N22
\u_qsys|nios2_qsys|M_rot_prestep2[3]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add7~3_combout\,
	datab => \u_qsys|nios2_qsys|E_rot_prestep1[1]~24_combout\,
	datad => \u_qsys|nios2_qsys|E_rot_prestep1[3]~31_combout\,
	combout => \u_qsys|nios2_qsys|M_rot_prestep2[3]~12_combout\);

-- Location: FF_X22_Y5_N7
\u_qsys|nios2_qsys|M_rot_prestep2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_rot_prestep2[7]~28_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot_prestep2[3]~12_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|Add7~5_combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_prestep2\(7));

-- Location: LCCOMB_X13_Y9_N10
\u_qsys|nios2_qsys|E_rot_prestep1[13]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add7~1_combout\,
	datab => \u_qsys|nios2_qsys|E_src1\(12),
	datad => \u_qsys|nios2_qsys|E_src1\(13),
	combout => \u_qsys|nios2_qsys|E_rot_prestep1[13]~18_combout\);

-- Location: LCCOMB_X13_Y9_N8
\u_qsys|nios2_qsys|E_rot_prestep1[15]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_src1\(15),
	datac => \u_qsys|nios2_qsys|E_src1\(14),
	datad => \u_qsys|nios2_qsys|Add7~1_combout\,
	combout => \u_qsys|nios2_qsys|E_rot_prestep1[15]~17_combout\);

-- Location: LCCOMB_X22_Y5_N24
\u_qsys|nios2_qsys|M_rot_prestep2[15]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add7~3_combout\,
	datab => \u_qsys|nios2_qsys|E_rot_prestep1[13]~18_combout\,
	datad => \u_qsys|nios2_qsys|E_rot_prestep1[15]~17_combout\,
	combout => \u_qsys|nios2_qsys|M_rot_prestep2[15]~31_combout\);

-- Location: LCCOMB_X16_Y7_N16
\u_qsys|nios2_qsys|E_rot_prestep1[11]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_src1\(10),
	datac => \u_qsys|nios2_qsys|E_src1\(11),
	datad => \u_qsys|nios2_qsys|Add7~1_combout\,
	combout => \u_qsys|nios2_qsys|E_rot_prestep1[11]~19_combout\);

-- Location: LCCOMB_X21_Y5_N14
\u_qsys|nios2_qsys|E_rot_prestep1[9]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(8),
	datab => \u_qsys|nios2_qsys|E_src1\(9),
	datac => \u_qsys|nios2_qsys|Add7~1_combout\,
	combout => \u_qsys|nios2_qsys|E_rot_prestep1[9]~28_combout\);

-- Location: LCCOMB_X22_Y5_N16
\u_qsys|nios2_qsys|M_rot_prestep2[11]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add7~3_combout\,
	datab => \u_qsys|nios2_qsys|E_rot_prestep1[11]~19_combout\,
	datad => \u_qsys|nios2_qsys|E_rot_prestep1[9]~28_combout\,
	combout => \u_qsys|nios2_qsys|M_rot_prestep2[11]~15_combout\);

-- Location: FF_X22_Y5_N25
\u_qsys|nios2_qsys|M_rot_prestep2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_rot_prestep2[15]~31_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot_prestep2[11]~15_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|Add7~5_combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_prestep2\(15));

-- Location: LCCOMB_X25_Y5_N30
\u_qsys|nios2_qsys|M_rot[15]~53\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_prestep2\(7),
	datab => \u_qsys|nios2_qsys|M_rot_prestep2\(15),
	datad => \u_qsys|nios2_qsys|M_rot_rn\(3),
	combout => \u_qsys|nios2_qsys|M_rot[15]~53_combout\);

-- Location: LCCOMB_X21_Y5_N20
\u_qsys|nios2_qsys|E_rot_prestep1[31]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(31),
	datab => \u_qsys|nios2_qsys|Add7~1_combout\,
	datac => \u_qsys|nios2_qsys|E_src1\(30),
	combout => \u_qsys|nios2_qsys|E_rot_prestep1[31]~25_combout\);

-- Location: LCCOMB_X21_Y6_N28
\u_qsys|nios2_qsys|E_rot_prestep1[29]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(28),
	datac => \u_qsys|nios2_qsys|E_src1\(29),
	datad => \u_qsys|nios2_qsys|Add7~1_combout\,
	combout => \u_qsys|nios2_qsys|E_rot_prestep1[29]~26_combout\);

-- Location: LCCOMB_X22_Y5_N12
\u_qsys|nios2_qsys|M_rot_prestep2[31]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add7~3_combout\,
	datab => \u_qsys|nios2_qsys|E_rot_prestep1[31]~25_combout\,
	datad => \u_qsys|nios2_qsys|E_rot_prestep1[29]~26_combout\,
	combout => \u_qsys|nios2_qsys|M_rot_prestep2[31]~29_combout\);

-- Location: LCCOMB_X21_Y6_N18
\u_qsys|nios2_qsys|E_rot_prestep1[25]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_src1\(25),
	datac => \u_qsys|nios2_qsys|E_src1\(24),
	datad => \u_qsys|nios2_qsys|Add7~1_combout\,
	combout => \u_qsys|nios2_qsys|E_rot_prestep1[25]~20_combout\);

-- Location: LCCOMB_X22_Y5_N28
\u_qsys|nios2_qsys|M_rot_prestep2[27]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add7~3_combout\,
	datab => \u_qsys|nios2_qsys|E_rot_prestep1[27]~27_combout\,
	datad => \u_qsys|nios2_qsys|E_rot_prestep1[25]~20_combout\,
	combout => \u_qsys|nios2_qsys|M_rot_prestep2[27]~13_combout\);

-- Location: FF_X22_Y5_N13
\u_qsys|nios2_qsys|M_rot_prestep2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_rot_prestep2[31]~29_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot_prestep2[27]~13_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|Add7~5_combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_prestep2\(31));

-- Location: LCCOMB_X21_Y5_N22
\u_qsys|nios2_qsys|E_rot_prestep1[23]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(22),
	datab => \u_qsys|nios2_qsys|E_src1\(23),
	datac => \u_qsys|nios2_qsys|Add7~1_combout\,
	combout => \u_qsys|nios2_qsys|E_rot_prestep1[23]~21_combout\);

-- Location: LCCOMB_X21_Y5_N8
\u_qsys|nios2_qsys|E_rot_prestep1[21]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add7~1_combout\,
	datab => \u_qsys|nios2_qsys|E_src1\(20),
	datac => \u_qsys|nios2_qsys|E_src1\(21),
	combout => \u_qsys|nios2_qsys|E_rot_prestep1[21]~22_combout\);

-- Location: LCCOMB_X22_Y5_N18
\u_qsys|nios2_qsys|M_rot_prestep2[23]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add7~3_combout\,
	datab => \u_qsys|nios2_qsys|E_rot_prestep1[23]~21_combout\,
	datad => \u_qsys|nios2_qsys|E_rot_prestep1[21]~22_combout\,
	combout => \u_qsys|nios2_qsys|M_rot_prestep2[23]~30_combout\);

-- Location: LCCOMB_X18_Y7_N26
\u_qsys|nios2_qsys|E_rot_prestep1[17]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_src1\(16),
	datac => \u_qsys|nios2_qsys|Add7~1_combout\,
	datad => \u_qsys|nios2_qsys|E_src1\(17),
	combout => \u_qsys|nios2_qsys|E_rot_prestep1[17]~16_combout\);

-- Location: LCCOMB_X21_Y5_N10
\u_qsys|nios2_qsys|E_rot_prestep1[19]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_src1\(19),
	datac => \u_qsys|nios2_qsys|Add7~1_combout\,
	datad => \u_qsys|nios2_qsys|E_src1\(18),
	combout => \u_qsys|nios2_qsys|E_rot_prestep1[19]~23_combout\);

-- Location: LCCOMB_X22_Y5_N10
\u_qsys|nios2_qsys|M_rot_prestep2[19]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add7~3_combout\,
	datab => \u_qsys|nios2_qsys|E_rot_prestep1[17]~16_combout\,
	datad => \u_qsys|nios2_qsys|E_rot_prestep1[19]~23_combout\,
	combout => \u_qsys|nios2_qsys|M_rot_prestep2[19]~14_combout\);

-- Location: FF_X22_Y5_N19
\u_qsys|nios2_qsys|M_rot_prestep2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_rot_prestep2[23]~30_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot_prestep2[19]~14_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|Add7~5_combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_prestep2\(23));

-- Location: LCCOMB_X25_Y5_N8
\u_qsys|nios2_qsys|M_rot[15]~54\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_prestep2\(31),
	datac => \u_qsys|nios2_qsys|M_rot_prestep2\(23),
	datad => \u_qsys|nios2_qsys|M_rot_rn\(3),
	combout => \u_qsys|nios2_qsys|M_rot[15]~54_combout\);

-- Location: LCCOMB_X25_Y5_N2
\u_qsys|nios2_qsys|M_rot[31]~55\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot[15]~53_combout\,
	datab => \u_qsys|nios2_qsys|M_rot[15]~54_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_rn\(4),
	combout => \u_qsys|nios2_qsys|M_rot[31]~55_combout\);

-- Location: LCCOMB_X25_Y8_N18
\u_qsys|nios2_qsys|A_shift_rot_result[31]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_lut3[7]~6_combout\,
	datab => \u_qsys|nios2_qsys|M_rot_fill_bit~q\,
	datac => \u_qsys|nios2_qsys|M_rot[31]~55_combout\,
	combout => \u_qsys|nios2_qsys|A_shift_rot_result[31]~31_combout\);

-- Location: LCCOMB_X17_Y5_N30
\u_qsys|nios2_qsys|D_ctrl_rot~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Equal171~2_combout\,
	datab => \u_qsys|nios2_qsys|Equal171~0_combout\,
	datac => \u_qsys|nios2_qsys|D_iw\(15),
	datad => \u_qsys|nios2_qsys|Equal154~6_combout\,
	combout => \u_qsys|nios2_qsys|D_ctrl_rot~0_combout\);

-- Location: FF_X17_Y5_N31
\u_qsys|nios2_qsys|E_ctrl_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_ctrl_rot~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_ctrl_rot~q\);

-- Location: LCCOMB_X17_Y5_N20
\u_qsys|nios2_qsys|D_ctrl_shift_rot_left~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Equal171~2_combout\,
	datab => \u_qsys|nios2_qsys|Equal171~0_combout\,
	datac => \u_qsys|nios2_qsys|D_iw\(14),
	datad => \u_qsys|nios2_qsys|Equal154~6_combout\,
	combout => \u_qsys|nios2_qsys|D_ctrl_shift_rot_left~0_combout\);

-- Location: FF_X17_Y5_N21
\u_qsys|nios2_qsys|E_ctrl_shift_rot_left\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_ctrl_shift_rot_left~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_ctrl_shift_rot_left~q\);

-- Location: LCCOMB_X24_Y6_N14
\u_qsys|nios2_qsys|E_rot_pass3~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_ctrl_rot~q\,
	datab => \u_qsys|nios2_qsys|E_src2\(4),
	datac => \u_qsys|nios2_qsys|E_src2\(3),
	datad => \u_qsys|nios2_qsys|E_ctrl_shift_rot_left~q\,
	combout => \u_qsys|nios2_qsys|E_rot_pass3~0_combout\);

-- Location: FF_X24_Y6_N15
\u_qsys|nios2_qsys|M_rot_pass3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_rot_pass3~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_pass3~q\);

-- Location: FF_X25_Y8_N19
\u_qsys|nios2_qsys|A_shift_rot_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_shift_rot_result[31]~31_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot[31]~55_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|M_rot_pass3~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_shift_rot_result\(31));

-- Location: LCCOMB_X17_Y11_N20
\u_qsys|nios2_qsys|A_wr_data_unfiltered[31]~91\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[31]~90_combout\,
	datab => \u_qsys|nios2_qsys|A_shift_rot_result\(31),
	datac => \u_qsys|nios2_qsys|A_data_ram_ld_align_fill_bit~combout\,
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~53_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[31]~91_combout\);

-- Location: FF_X11_Y9_N9
\u_qsys|nios2_qsys|M_src1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_src1\(30),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src1\(30));

-- Location: FF_X13_Y9_N27
\u_qsys|nios2_qsys|A_mul_src1[14]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_src1_nxt[14]~14_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_src1[14]~_Duplicate_1_q\);

-- Location: LCCOMB_X11_Y9_N8
\u_qsys|nios2_qsys|A_mul_src1_nxt[30]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datac => \u_qsys|nios2_qsys|M_src1\(30),
	datad => \u_qsys|nios2_qsys|A_mul_src1[14]~_Duplicate_1_q\,
	combout => \u_qsys|nios2_qsys|A_mul_src1_nxt[30]~30_combout\);

-- Location: FF_X22_Y12_N27
\u_qsys|nios2_qsys|M_src1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_src1\(31),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src1\(31));

-- Location: FF_X13_Y9_N21
\u_qsys|nios2_qsys|A_mul_src1[15]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_src1_nxt[15]~15_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_src1[15]~_Duplicate_1_q\);

-- Location: LCCOMB_X22_Y12_N26
\u_qsys|nios2_qsys|A_mul_src1_nxt[31]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datac => \u_qsys|nios2_qsys|M_src1\(31),
	datad => \u_qsys|nios2_qsys|A_mul_src1[15]~_Duplicate_1_q\,
	combout => \u_qsys|nios2_qsys|A_mul_src1_nxt[31]~31_combout\);

-- Location: LCCOMB_X17_Y9_N10
\u_qsys|nios2_qsys|M_src2[27]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|E_src2\(27),
	combout => \u_qsys|nios2_qsys|M_src2[27]~feeder_combout\);

-- Location: FF_X17_Y9_N11
\u_qsys|nios2_qsys|M_src2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_src2[27]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src2\(27));

-- Location: LCCOMB_X17_Y9_N0
\u_qsys|nios2_qsys|A_mul_src2_nxt[27]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datad => \u_qsys|nios2_qsys|M_src2\(27),
	combout => \u_qsys|nios2_qsys|A_mul_src2_nxt[27]~27_combout\);

-- Location: FF_X17_Y9_N1
\u_qsys|nios2_qsys|A_mul_src2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_src2_nxt[27]~27_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_src2\(27));

-- Location: LCCOMB_X14_Y9_N30
\u_qsys|nios2_qsys|D_src2_reg[11]~93\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[11]~98_combout\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	combout => \u_qsys|nios2_qsys|D_src2_reg[11]~93_combout\);

-- Location: LCCOMB_X14_Y9_N8
\u_qsys|nios2_qsys|D_src2_reg[11]~94\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_alu_result\(11),
	datab => \u_qsys|nios2_qsys|W_wr_data\(11),
	datac => \u_qsys|nios2_qsys|D_src2_reg[11]~93_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[11]~94_combout\);

-- Location: LCCOMB_X17_Y9_N18
\u_qsys|nios2_qsys|D_src2[11]~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[2]~118_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[11]~94_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[2]~119_combout\,
	datad => \u_qsys|nios2_qsys|E_alu_result\(11),
	combout => \u_qsys|nios2_qsys|D_src2[11]~45_combout\);

-- Location: LCCOMB_X17_Y9_N16
\u_qsys|nios2_qsys|D_src2[11]~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(17),
	datab => \u_qsys|nios2_qsys|D_ctrl_src2_choose_imm~q\,
	datac => \u_qsys|nios2_qsys|D_ctrl_hi_imm16~q\,
	datad => \u_qsys|nios2_qsys|D_src2[11]~45_combout\,
	combout => \u_qsys|nios2_qsys|D_src2[11]~46_combout\);

-- Location: FF_X17_Y9_N17
\u_qsys|nios2_qsys|E_src2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2[11]~46_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2\(11));

-- Location: FF_X17_Y12_N27
\u_qsys|nios2_qsys|M_src2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_src2\(11),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src2\(11));

-- Location: LCCOMB_X17_Y12_N26
\u_qsys|nios2_qsys|A_mul_src2_nxt[11]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_src2\(27),
	datac => \u_qsys|nios2_qsys|M_src2\(11),
	datad => \u_qsys|nios2_qsys|A_mul_stall~q\,
	combout => \u_qsys|nios2_qsys|A_mul_src2_nxt[11]~11_combout\);

-- Location: LCCOMB_X16_Y10_N4
\u_qsys|nios2_qsys|D_src2[12]~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_alu_result\(12),
	datab => \u_qsys|nios2_qsys|D_src2_reg[2]~119_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[2]~118_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[12]~96_combout\,
	combout => \u_qsys|nios2_qsys|D_src2[12]~47_combout\);

-- Location: LCCOMB_X19_Y6_N2
\u_qsys|nios2_qsys|D_src2[12]~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ctrl_hi_imm16~q\,
	datab => \u_qsys|nios2_qsys|D_ctrl_src2_choose_imm~q\,
	datac => \u_qsys|nios2_qsys|D_iw\(18),
	datad => \u_qsys|nios2_qsys|D_src2[12]~47_combout\,
	combout => \u_qsys|nios2_qsys|D_src2[12]~48_combout\);

-- Location: FF_X19_Y6_N3
\u_qsys|nios2_qsys|E_src2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2[12]~48_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2\(12));

-- Location: FF_X22_Y12_N15
\u_qsys|nios2_qsys|M_src2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_src2\(12),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src2\(12));

-- Location: FF_X22_Y12_N21
\u_qsys|nios2_qsys|M_src2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_src2\(28),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src2\(28));

-- Location: LCCOMB_X22_Y12_N28
\u_qsys|nios2_qsys|A_mul_src2_nxt[28]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datad => \u_qsys|nios2_qsys|M_src2\(28),
	combout => \u_qsys|nios2_qsys|A_mul_src2_nxt[28]~28_combout\);

-- Location: FF_X22_Y12_N29
\u_qsys|nios2_qsys|A_mul_src2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_src2_nxt[28]~28_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_src2\(28));

-- Location: LCCOMB_X22_Y12_N14
\u_qsys|nios2_qsys|A_mul_src2_nxt[12]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datac => \u_qsys|nios2_qsys|M_src2\(12),
	datad => \u_qsys|nios2_qsys|A_mul_src2\(28),
	combout => \u_qsys|nios2_qsys|A_mul_src2_nxt[12]~12_combout\);

-- Location: LCCOMB_X18_Y11_N28
\u_qsys|nios2_qsys|D_src2[13]~49\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_alu_result\(13),
	datab => \u_qsys|nios2_qsys|D_src2_reg[2]~119_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[2]~118_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[13]~98_combout\,
	combout => \u_qsys|nios2_qsys|D_src2[13]~49_combout\);

-- Location: LCCOMB_X18_Y11_N22
\u_qsys|nios2_qsys|D_src2[13]~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ctrl_hi_imm16~q\,
	datab => \u_qsys|nios2_qsys|D_src2[13]~49_combout\,
	datac => \u_qsys|nios2_qsys|D_iw\(19),
	datad => \u_qsys|nios2_qsys|D_ctrl_src2_choose_imm~q\,
	combout => \u_qsys|nios2_qsys|D_src2[13]~50_combout\);

-- Location: FF_X18_Y11_N23
\u_qsys|nios2_qsys|E_src2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2[13]~50_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2\(13));

-- Location: FF_X24_Y7_N13
\u_qsys|nios2_qsys|M_src2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_src2\(13),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src2\(13));

-- Location: FF_X24_Y7_N25
\u_qsys|nios2_qsys|M_src2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_src2\(29),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src2\(29));

-- Location: LCCOMB_X24_Y7_N18
\u_qsys|nios2_qsys|A_mul_src2_nxt[29]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datad => \u_qsys|nios2_qsys|M_src2\(29),
	combout => \u_qsys|nios2_qsys|A_mul_src2_nxt[29]~29_combout\);

-- Location: FF_X24_Y7_N19
\u_qsys|nios2_qsys|A_mul_src2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_src2_nxt[29]~29_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_src2\(29));

-- Location: LCCOMB_X24_Y7_N12
\u_qsys|nios2_qsys|A_mul_src2_nxt[13]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datac => \u_qsys|nios2_qsys|M_src2\(13),
	datad => \u_qsys|nios2_qsys|A_mul_src2\(29),
	combout => \u_qsys|nios2_qsys|A_mul_src2_nxt[13]~13_combout\);

-- Location: LCCOMB_X19_Y10_N20
\u_qsys|nios2_qsys|D_src2[14]~51\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[14]~100_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[2]~119_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[2]~118_combout\,
	datad => \u_qsys|nios2_qsys|E_alu_result\(14),
	combout => \u_qsys|nios2_qsys|D_src2[14]~51_combout\);

-- Location: LCCOMB_X19_Y6_N6
\u_qsys|nios2_qsys|D_src2[14]~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(20),
	datab => \u_qsys|nios2_qsys|D_ctrl_src2_choose_imm~q\,
	datac => \u_qsys|nios2_qsys|D_src2[14]~51_combout\,
	datad => \u_qsys|nios2_qsys|D_ctrl_hi_imm16~q\,
	combout => \u_qsys|nios2_qsys|D_src2[14]~52_combout\);

-- Location: FF_X19_Y6_N7
\u_qsys|nios2_qsys|E_src2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2[14]~52_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2\(14));

-- Location: FF_X19_Y6_N17
\u_qsys|nios2_qsys|M_src2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_src2\(14),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src2\(14));

-- Location: LCCOMB_X23_Y7_N10
\u_qsys|nios2_qsys|M_src2[30]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_src2\(30),
	combout => \u_qsys|nios2_qsys|M_src2[30]~feeder_combout\);

-- Location: FF_X23_Y7_N11
\u_qsys|nios2_qsys|M_src2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_src2[30]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src2\(30));

-- Location: LCCOMB_X19_Y6_N10
\u_qsys|nios2_qsys|A_mul_src2_nxt[30]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datad => \u_qsys|nios2_qsys|M_src2\(30),
	combout => \u_qsys|nios2_qsys|A_mul_src2_nxt[30]~30_combout\);

-- Location: FF_X19_Y6_N11
\u_qsys|nios2_qsys|A_mul_src2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_src2_nxt[30]~30_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_src2\(30));

-- Location: LCCOMB_X19_Y6_N16
\u_qsys|nios2_qsys|A_mul_src2_nxt[14]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datac => \u_qsys|nios2_qsys|M_src2\(14),
	datad => \u_qsys|nios2_qsys|A_mul_src2\(30),
	combout => \u_qsys|nios2_qsys|A_mul_src2_nxt[14]~14_combout\);

-- Location: FF_X22_Y12_N31
\u_qsys|nios2_qsys|M_src2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_src2\(31),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src2\(31));

-- Location: LCCOMB_X22_Y12_N8
\u_qsys|nios2_qsys|A_mul_src2_nxt[31]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datac => \u_qsys|nios2_qsys|M_src2\(31),
	combout => \u_qsys|nios2_qsys|A_mul_src2_nxt[31]~31_combout\);

-- Location: FF_X22_Y12_N9
\u_qsys|nios2_qsys|A_mul_src2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_src2_nxt[31]~31_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_src2\(31));

-- Location: FF_X22_Y12_N11
\u_qsys|nios2_qsys|M_src2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_src2\(15),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src2\(15));

-- Location: LCCOMB_X22_Y12_N10
\u_qsys|nios2_qsys|A_mul_src2_nxt[15]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_mul_src2\(31),
	datac => \u_qsys|nios2_qsys|M_src2\(15),
	datad => \u_qsys|nios2_qsys|A_mul_stall~q\,
	combout => \u_qsys|nios2_qsys|A_mul_src2_nxt[15]~15_combout\);

-- Location: DSPMULT_X20_Y12_N0
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	aclr => \u_qsys|rst_controller|r_sync_rst~clkctrl_outclk\,
	ena => VCC,
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y12_N2
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	aclr => \u_qsys|rst_controller|r_sync_rst~clkctrl_outclk\,
	ena => VCC,
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPMULT_X20_Y13_N0
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	aclr => \u_qsys|rst_controller|r_sync_rst~clkctrl_outclk\,
	ena => VCC,
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y13_N2
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	aclr => \u_qsys|rst_controller|r_sync_rst~clkctrl_outclk\,
	ena => VCC,
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X21_Y13_N0
\u_qsys|nios2_qsys|A_mul_partial_prod[16]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(0),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(16),
	datad => VCC,
	combout => \u_qsys|nios2_qsys|A_mul_partial_prod[16]~16_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_partial_prod[16]~17\);

-- Location: LCCOMB_X21_Y13_N2
\u_qsys|nios2_qsys|A_mul_partial_prod[17]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(1),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(17),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_partial_prod[16]~17\,
	combout => \u_qsys|nios2_qsys|A_mul_partial_prod[17]~18_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_partial_prod[17]~19\);

-- Location: LCCOMB_X21_Y13_N4
\u_qsys|nios2_qsys|A_mul_partial_prod[18]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(2),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(18),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_partial_prod[17]~19\,
	combout => \u_qsys|nios2_qsys|A_mul_partial_prod[18]~20_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_partial_prod[18]~21\);

-- Location: LCCOMB_X21_Y13_N6
\u_qsys|nios2_qsys|A_mul_partial_prod[19]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(19),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(3),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_partial_prod[18]~21\,
	combout => \u_qsys|nios2_qsys|A_mul_partial_prod[19]~22_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_partial_prod[19]~23\);

-- Location: LCCOMB_X21_Y13_N8
\u_qsys|nios2_qsys|A_mul_partial_prod[20]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(4),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(20),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_partial_prod[19]~23\,
	combout => \u_qsys|nios2_qsys|A_mul_partial_prod[20]~24_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_partial_prod[20]~25\);

-- Location: LCCOMB_X21_Y13_N10
\u_qsys|nios2_qsys|A_mul_partial_prod[21]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(5),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(21),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_partial_prod[20]~25\,
	combout => \u_qsys|nios2_qsys|A_mul_partial_prod[21]~26_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_partial_prod[21]~27\);

-- Location: LCCOMB_X21_Y13_N12
\u_qsys|nios2_qsys|A_mul_partial_prod[22]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(6),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(22),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_partial_prod[21]~27\,
	combout => \u_qsys|nios2_qsys|A_mul_partial_prod[22]~28_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_partial_prod[22]~29\);

-- Location: LCCOMB_X21_Y13_N14
\u_qsys|nios2_qsys|A_mul_partial_prod[23]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(23),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(7),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_partial_prod[22]~29\,
	combout => \u_qsys|nios2_qsys|A_mul_partial_prod[23]~30_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_partial_prod[23]~31\);

-- Location: LCCOMB_X21_Y13_N16
\u_qsys|nios2_qsys|A_mul_partial_prod[24]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(24),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(8),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_partial_prod[23]~31\,
	combout => \u_qsys|nios2_qsys|A_mul_partial_prod[24]~32_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_partial_prod[24]~33\);

-- Location: LCCOMB_X21_Y13_N18
\u_qsys|nios2_qsys|A_mul_partial_prod[25]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(25),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(9),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_partial_prod[24]~33\,
	combout => \u_qsys|nios2_qsys|A_mul_partial_prod[25]~34_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_partial_prod[25]~35\);

-- Location: LCCOMB_X21_Y13_N20
\u_qsys|nios2_qsys|A_mul_partial_prod[26]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(26),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(10),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_partial_prod[25]~35\,
	combout => \u_qsys|nios2_qsys|A_mul_partial_prod[26]~36_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_partial_prod[26]~37\);

-- Location: LCCOMB_X21_Y13_N22
\u_qsys|nios2_qsys|A_mul_partial_prod[27]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(11),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(27),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_partial_prod[26]~37\,
	combout => \u_qsys|nios2_qsys|A_mul_partial_prod[27]~38_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_partial_prod[27]~39\);

-- Location: LCCOMB_X21_Y13_N24
\u_qsys|nios2_qsys|A_mul_partial_prod[28]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(12),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(28),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_partial_prod[27]~39\,
	combout => \u_qsys|nios2_qsys|A_mul_partial_prod[28]~40_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_partial_prod[28]~41\);

-- Location: LCCOMB_X21_Y13_N26
\u_qsys|nios2_qsys|A_mul_partial_prod[29]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(13),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(29),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_partial_prod[28]~41\,
	combout => \u_qsys|nios2_qsys|A_mul_partial_prod[29]~42_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_partial_prod[29]~43\);

-- Location: LCCOMB_X21_Y13_N28
\u_qsys|nios2_qsys|A_mul_partial_prod[30]~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(14),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(30),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_partial_prod[29]~43\,
	combout => \u_qsys|nios2_qsys|A_mul_partial_prod[30]~44_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_partial_prod[30]~45\);

-- Location: LCCOMB_X21_Y13_N30
\u_qsys|nios2_qsys|A_mul_partial_prod[31]~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(15),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(31),
	cin => \u_qsys|nios2_qsys|A_mul_partial_prod[30]~45\,
	combout => \u_qsys|nios2_qsys|A_mul_partial_prod[31]~46_combout\);

-- Location: FF_X21_Y13_N31
\u_qsys|nios2_qsys|A_mul_partial_prod[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_partial_prod[31]~46_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_partial_prod\(31));

-- Location: FF_X21_Y13_N23
\u_qsys|nios2_qsys|A_mul_partial_prod[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_partial_prod[27]~38_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_partial_prod\(27));

-- Location: FF_X21_Y13_N17
\u_qsys|nios2_qsys|A_mul_partial_prod[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_partial_prod[24]~32_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_partial_prod\(24));

-- Location: FF_X21_Y13_N13
\u_qsys|nios2_qsys|A_mul_partial_prod[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_partial_prod[22]~28_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_partial_prod\(22));

-- Location: FF_X21_Y13_N11
\u_qsys|nios2_qsys|A_mul_partial_prod[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_partial_prod[21]~26_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_partial_prod\(21));

-- Location: FF_X21_Y13_N5
\u_qsys|nios2_qsys|A_mul_partial_prod[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_partial_prod[18]~20_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_partial_prod\(18));

-- Location: LCCOMB_X21_Y16_N18
\u_qsys|nios2_qsys|A_mul_partial_prod[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(8),
	combout => \u_qsys|nios2_qsys|A_mul_partial_prod[8]~feeder_combout\);

-- Location: FF_X21_Y16_N19
\u_qsys|nios2_qsys|A_mul_partial_prod[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_partial_prod[8]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_partial_prod\(8));

-- Location: FF_X21_Y15_N11
\u_qsys|nios2_qsys|A_mul_partial_prod[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(7),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_partial_prod\(7));

-- Location: LCCOMB_X21_Y16_N20
\u_qsys|nios2_qsys|A_mul_partial_prod[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(5),
	combout => \u_qsys|nios2_qsys|A_mul_partial_prod[5]~feeder_combout\);

-- Location: FF_X21_Y16_N21
\u_qsys|nios2_qsys|A_mul_partial_prod[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_partial_prod[5]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_partial_prod\(5));

-- Location: FF_X21_Y16_N15
\u_qsys|nios2_qsys|A_mul_partial_prod[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(4),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_partial_prod\(4));

-- Location: FF_X21_Y15_N15
\u_qsys|nios2_qsys|A_mul_partial_prod[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(3),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_partial_prod\(3));

-- Location: LCCOMB_X21_Y16_N0
\u_qsys|nios2_qsys|A_mul_partial_prod[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(2),
	combout => \u_qsys|nios2_qsys|A_mul_partial_prod[2]~feeder_combout\);

-- Location: FF_X21_Y16_N1
\u_qsys|nios2_qsys|A_mul_partial_prod[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_partial_prod[2]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_partial_prod\(2));

-- Location: FF_X21_Y15_N9
\u_qsys|nios2_qsys|A_mul_partial_prod[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(1),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_partial_prod\(1));

-- Location: LCCOMB_X21_Y12_N0
\u_qsys|nios2_qsys|A_mul_result[0]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_result\(0),
	datab => \u_qsys|nios2_qsys|A_mul_partial_prod\(0),
	datad => VCC,
	combout => \u_qsys|nios2_qsys|A_mul_result[0]~32_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_result[0]~33\);

-- Location: LCCOMB_X21_Y12_N2
\u_qsys|nios2_qsys|A_mul_result[1]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_result\(1),
	datab => \u_qsys|nios2_qsys|A_mul_partial_prod\(1),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_result[0]~33\,
	combout => \u_qsys|nios2_qsys|A_mul_result[1]~34_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_result[1]~35\);

-- Location: LCCOMB_X21_Y14_N28
\u_qsys|nios2_qsys|A_mul_stall_d1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|A_mul_stall~q\,
	combout => \u_qsys|nios2_qsys|A_mul_stall_d1~feeder_combout\);

-- Location: FF_X21_Y14_N29
\u_qsys|nios2_qsys|A_mul_stall_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_stall_d1~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_stall_d1~q\);

-- Location: LCCOMB_X21_Y14_N2
\u_qsys|nios2_qsys|A_mul_stall_d2~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|A_mul_stall_d1~q\,
	combout => \u_qsys|nios2_qsys|A_mul_stall_d2~feeder_combout\);

-- Location: FF_X21_Y14_N3
\u_qsys|nios2_qsys|A_mul_stall_d2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_stall_d2~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_stall_d2~q\);

-- Location: LCCOMB_X21_Y14_N16
\u_qsys|nios2_qsys|A_mul_stall_d3~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|A_mul_stall_d2~q\,
	combout => \u_qsys|nios2_qsys|A_mul_stall_d3~feeder_combout\);

-- Location: FF_X21_Y14_N17
\u_qsys|nios2_qsys|A_mul_stall_d3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_stall_d3~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_stall_d3~q\);

-- Location: FF_X21_Y12_N3
\u_qsys|nios2_qsys|A_mul_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_result[1]~34_combout\,
	asdata => \u_qsys|nios2_qsys|A_mul_partial_prod\(1),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_result\(1));

-- Location: LCCOMB_X21_Y12_N4
\u_qsys|nios2_qsys|A_mul_result[2]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_result\(2),
	datab => \u_qsys|nios2_qsys|A_mul_partial_prod\(2),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_result[1]~35\,
	combout => \u_qsys|nios2_qsys|A_mul_result[2]~36_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_result[2]~37\);

-- Location: FF_X21_Y12_N5
\u_qsys|nios2_qsys|A_mul_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_result[2]~36_combout\,
	asdata => \u_qsys|nios2_qsys|A_mul_partial_prod\(2),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_result\(2));

-- Location: LCCOMB_X21_Y12_N6
\u_qsys|nios2_qsys|A_mul_result[3]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_result\(3),
	datab => \u_qsys|nios2_qsys|A_mul_partial_prod\(3),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_result[2]~37\,
	combout => \u_qsys|nios2_qsys|A_mul_result[3]~38_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_result[3]~39\);

-- Location: FF_X21_Y12_N7
\u_qsys|nios2_qsys|A_mul_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_result[3]~38_combout\,
	asdata => \u_qsys|nios2_qsys|A_mul_partial_prod\(3),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_result\(3));

-- Location: LCCOMB_X21_Y12_N8
\u_qsys|nios2_qsys|A_mul_result[4]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_result\(4),
	datab => \u_qsys|nios2_qsys|A_mul_partial_prod\(4),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_result[3]~39\,
	combout => \u_qsys|nios2_qsys|A_mul_result[4]~40_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_result[4]~41\);

-- Location: FF_X21_Y12_N9
\u_qsys|nios2_qsys|A_mul_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_result[4]~40_combout\,
	asdata => \u_qsys|nios2_qsys|A_mul_partial_prod\(4),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_result\(4));

-- Location: LCCOMB_X21_Y12_N10
\u_qsys|nios2_qsys|A_mul_result[5]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_partial_prod\(5),
	datab => \u_qsys|nios2_qsys|A_mul_result\(5),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_result[4]~41\,
	combout => \u_qsys|nios2_qsys|A_mul_result[5]~42_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_result[5]~43\);

-- Location: FF_X21_Y12_N11
\u_qsys|nios2_qsys|A_mul_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_result[5]~42_combout\,
	asdata => \u_qsys|nios2_qsys|A_mul_partial_prod\(5),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_result\(5));

-- Location: LCCOMB_X21_Y12_N12
\u_qsys|nios2_qsys|A_mul_result[6]~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_partial_prod\(6),
	datab => \u_qsys|nios2_qsys|A_mul_result\(6),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_result[5]~43\,
	combout => \u_qsys|nios2_qsys|A_mul_result[6]~44_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_result[6]~45\);

-- Location: LCCOMB_X21_Y12_N14
\u_qsys|nios2_qsys|A_mul_result[7]~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_partial_prod\(7),
	datab => \u_qsys|nios2_qsys|A_mul_result\(7),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_result[6]~45\,
	combout => \u_qsys|nios2_qsys|A_mul_result[7]~46_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_result[7]~47\);

-- Location: FF_X21_Y12_N15
\u_qsys|nios2_qsys|A_mul_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_result[7]~46_combout\,
	asdata => \u_qsys|nios2_qsys|A_mul_partial_prod\(7),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_result\(7));

-- Location: LCCOMB_X21_Y12_N16
\u_qsys|nios2_qsys|A_mul_result[8]~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_partial_prod\(8),
	datab => \u_qsys|nios2_qsys|A_mul_result\(8),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_result[7]~47\,
	combout => \u_qsys|nios2_qsys|A_mul_result[8]~48_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_result[8]~49\);

-- Location: FF_X21_Y12_N17
\u_qsys|nios2_qsys|A_mul_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_result[8]~48_combout\,
	asdata => \u_qsys|nios2_qsys|A_mul_partial_prod\(8),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_result\(8));

-- Location: LCCOMB_X21_Y12_N18
\u_qsys|nios2_qsys|A_mul_result[9]~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_result\(9),
	datab => \u_qsys|nios2_qsys|A_mul_partial_prod\(9),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_result[8]~49\,
	combout => \u_qsys|nios2_qsys|A_mul_result[9]~50_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_result[9]~51\);

-- Location: LCCOMB_X21_Y12_N20
\u_qsys|nios2_qsys|A_mul_result[10]~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_partial_prod\(10),
	datab => \u_qsys|nios2_qsys|A_mul_result\(10),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_result[9]~51\,
	combout => \u_qsys|nios2_qsys|A_mul_result[10]~52_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_result[10]~53\);

-- Location: LCCOMB_X21_Y12_N22
\u_qsys|nios2_qsys|A_mul_result[11]~54\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_partial_prod\(11),
	datab => \u_qsys|nios2_qsys|A_mul_result\(11),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_result[10]~53\,
	combout => \u_qsys|nios2_qsys|A_mul_result[11]~54_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_result[11]~55\);

-- Location: LCCOMB_X21_Y12_N24
\u_qsys|nios2_qsys|A_mul_result[12]~56\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_partial_prod\(12),
	datab => \u_qsys|nios2_qsys|A_mul_result\(12),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_result[11]~55\,
	combout => \u_qsys|nios2_qsys|A_mul_result[12]~56_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_result[12]~57\);

-- Location: LCCOMB_X21_Y12_N26
\u_qsys|nios2_qsys|A_mul_result[13]~58\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_partial_prod\(13),
	datab => \u_qsys|nios2_qsys|A_mul_result\(13),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_result[12]~57\,
	combout => \u_qsys|nios2_qsys|A_mul_result[13]~58_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_result[13]~59\);

-- Location: LCCOMB_X21_Y12_N28
\u_qsys|nios2_qsys|A_mul_result[14]~60\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_result\(14),
	datab => \u_qsys|nios2_qsys|A_mul_partial_prod\(14),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_result[13]~59\,
	combout => \u_qsys|nios2_qsys|A_mul_result[14]~60_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_result[14]~61\);

-- Location: LCCOMB_X21_Y12_N30
\u_qsys|nios2_qsys|A_mul_result[15]~62\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_result\(15),
	datab => \u_qsys|nios2_qsys|A_mul_partial_prod\(15),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_result[14]~61\,
	combout => \u_qsys|nios2_qsys|A_mul_result[15]~62_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_result[15]~63\);

-- Location: LCCOMB_X21_Y11_N0
\u_qsys|nios2_qsys|A_mul_result[16]~64\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_result\(16),
	datab => \u_qsys|nios2_qsys|A_mul_partial_prod\(16),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_result[15]~63\,
	combout => \u_qsys|nios2_qsys|A_mul_result[16]~64_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_result[16]~65\);

-- Location: LCCOMB_X21_Y11_N2
\u_qsys|nios2_qsys|A_mul_result[17]~66\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_partial_prod\(17),
	datab => \u_qsys|nios2_qsys|A_mul_result\(17),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_result[16]~65\,
	combout => \u_qsys|nios2_qsys|A_mul_result[17]~66_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_result[17]~67\);

-- Location: LCCOMB_X21_Y11_N4
\u_qsys|nios2_qsys|A_mul_result[18]~68\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_partial_prod\(18),
	datab => \u_qsys|nios2_qsys|A_mul_result\(18),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_result[17]~67\,
	combout => \u_qsys|nios2_qsys|A_mul_result[18]~68_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_result[18]~69\);

-- Location: FF_X21_Y11_N5
\u_qsys|nios2_qsys|A_mul_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_result[18]~68_combout\,
	asdata => \u_qsys|nios2_qsys|A_mul_partial_prod\(18),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_result\(18));

-- Location: LCCOMB_X21_Y11_N6
\u_qsys|nios2_qsys|A_mul_result[19]~70\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_partial_prod\(19),
	datab => \u_qsys|nios2_qsys|A_mul_result\(19),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_result[18]~69\,
	combout => \u_qsys|nios2_qsys|A_mul_result[19]~70_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_result[19]~71\);

-- Location: LCCOMB_X21_Y11_N8
\u_qsys|nios2_qsys|A_mul_result[20]~72\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_result\(20),
	datab => \u_qsys|nios2_qsys|A_mul_partial_prod\(20),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_result[19]~71\,
	combout => \u_qsys|nios2_qsys|A_mul_result[20]~72_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_result[20]~73\);

-- Location: LCCOMB_X21_Y11_N10
\u_qsys|nios2_qsys|A_mul_result[21]~74\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_partial_prod\(21),
	datab => \u_qsys|nios2_qsys|A_mul_result\(21),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_result[20]~73\,
	combout => \u_qsys|nios2_qsys|A_mul_result[21]~74_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_result[21]~75\);

-- Location: FF_X21_Y11_N11
\u_qsys|nios2_qsys|A_mul_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_result[21]~74_combout\,
	asdata => \u_qsys|nios2_qsys|A_mul_partial_prod\(21),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_result\(21));

-- Location: LCCOMB_X21_Y11_N12
\u_qsys|nios2_qsys|A_mul_result[22]~76\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_result\(22),
	datab => \u_qsys|nios2_qsys|A_mul_partial_prod\(22),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_result[21]~75\,
	combout => \u_qsys|nios2_qsys|A_mul_result[22]~76_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_result[22]~77\);

-- Location: FF_X21_Y11_N13
\u_qsys|nios2_qsys|A_mul_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_result[22]~76_combout\,
	asdata => \u_qsys|nios2_qsys|A_mul_partial_prod\(22),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_result\(22));

-- Location: LCCOMB_X21_Y11_N14
\u_qsys|nios2_qsys|A_mul_result[23]~78\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_result\(23),
	datab => \u_qsys|nios2_qsys|A_mul_partial_prod\(23),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_result[22]~77\,
	combout => \u_qsys|nios2_qsys|A_mul_result[23]~78_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_result[23]~79\);

-- Location: LCCOMB_X21_Y11_N16
\u_qsys|nios2_qsys|A_mul_result[24]~80\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_result\(24),
	datab => \u_qsys|nios2_qsys|A_mul_partial_prod\(24),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_result[23]~79\,
	combout => \u_qsys|nios2_qsys|A_mul_result[24]~80_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_result[24]~81\);

-- Location: FF_X21_Y11_N17
\u_qsys|nios2_qsys|A_mul_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_result[24]~80_combout\,
	asdata => \u_qsys|nios2_qsys|A_mul_partial_prod\(24),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_result\(24));

-- Location: LCCOMB_X21_Y11_N18
\u_qsys|nios2_qsys|A_mul_result[25]~82\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_result\(25),
	datab => \u_qsys|nios2_qsys|A_mul_partial_prod\(25),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_result[24]~81\,
	combout => \u_qsys|nios2_qsys|A_mul_result[25]~82_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_result[25]~83\);

-- Location: LCCOMB_X21_Y11_N20
\u_qsys|nios2_qsys|A_mul_result[26]~84\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_partial_prod\(26),
	datab => \u_qsys|nios2_qsys|A_mul_result\(26),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_result[25]~83\,
	combout => \u_qsys|nios2_qsys|A_mul_result[26]~84_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_result[26]~85\);

-- Location: LCCOMB_X21_Y11_N22
\u_qsys|nios2_qsys|A_mul_result[27]~86\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_result\(27),
	datab => \u_qsys|nios2_qsys|A_mul_partial_prod\(27),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_result[26]~85\,
	combout => \u_qsys|nios2_qsys|A_mul_result[27]~86_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_result[27]~87\);

-- Location: FF_X21_Y11_N23
\u_qsys|nios2_qsys|A_mul_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_result[27]~86_combout\,
	asdata => \u_qsys|nios2_qsys|A_mul_partial_prod\(27),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_result\(27));

-- Location: LCCOMB_X21_Y11_N24
\u_qsys|nios2_qsys|A_mul_result[28]~88\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_result\(28),
	datab => \u_qsys|nios2_qsys|A_mul_partial_prod\(28),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_result[27]~87\,
	combout => \u_qsys|nios2_qsys|A_mul_result[28]~88_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_result[28]~89\);

-- Location: LCCOMB_X21_Y11_N26
\u_qsys|nios2_qsys|A_mul_result[29]~90\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_partial_prod\(29),
	datab => \u_qsys|nios2_qsys|A_mul_result\(29),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_result[28]~89\,
	combout => \u_qsys|nios2_qsys|A_mul_result[29]~90_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_result[29]~91\);

-- Location: LCCOMB_X21_Y11_N28
\u_qsys|nios2_qsys|A_mul_result[30]~92\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_partial_prod\(30),
	datab => \u_qsys|nios2_qsys|A_mul_result\(30),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|A_mul_result[29]~91\,
	combout => \u_qsys|nios2_qsys|A_mul_result[30]~92_combout\,
	cout => \u_qsys|nios2_qsys|A_mul_result[30]~93\);

-- Location: LCCOMB_X21_Y11_N30
\u_qsys|nios2_qsys|A_mul_result[31]~94\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_partial_prod\(31),
	datad => \u_qsys|nios2_qsys|A_mul_result\(31),
	cin => \u_qsys|nios2_qsys|A_mul_result[30]~93\,
	combout => \u_qsys|nios2_qsys|A_mul_result[31]~94_combout\);

-- Location: FF_X21_Y11_N31
\u_qsys|nios2_qsys|A_mul_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_result[31]~94_combout\,
	asdata => \u_qsys|nios2_qsys|A_mul_partial_prod\(31),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_result\(31));

-- Location: LCCOMB_X17_Y11_N6
\u_qsys|nios2_qsys|A_wr_data_unfiltered[31]~92\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_ctrl_mul_lsw~q\,
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[31]~91_combout\,
	datad => \u_qsys|nios2_qsys|A_mul_result\(31),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[31]~92_combout\);

-- Location: LCCOMB_X16_Y10_N24
\u_qsys|nios2_qsys|D_src2_reg[29]~80\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	datab => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[29]~86_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[29]~80_combout\);

-- Location: LCCOMB_X16_Y10_N18
\u_qsys|nios2_qsys|D_src2_reg[29]~81\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_alu_result\(29),
	datab => \u_qsys|nios2_qsys|W_wr_data\(29),
	datac => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[29]~80_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[29]~81_combout\);

-- Location: LCCOMB_X18_Y9_N20
\u_qsys|nios2_qsys|D_src2_reg[29]~82\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[29]~79_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[2]~119_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[2]~118_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[29]~81_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[29]~82_combout\);

-- Location: LCCOMB_X19_Y6_N18
\u_qsys|nios2_qsys|D_src2[29]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ctrl_hi_imm16~q\,
	datab => \u_qsys|nios2_qsys|D_iw\(21),
	datac => \u_qsys|nios2_qsys|D_iw\(19),
	datad => \u_qsys|nios2_qsys|D_ctrl_unsigned_lo_imm16~q\,
	combout => \u_qsys|nios2_qsys|D_src2[29]~35_combout\);

-- Location: LCCOMB_X18_Y9_N4
\u_qsys|nios2_qsys|D_src2[29]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2[30]~14_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[29]~82_combout\,
	datac => \u_qsys|nios2_qsys|D_src2[29]~35_combout\,
	datad => \u_qsys|nios2_qsys|D_ctrl_src2_choose_imm~q\,
	combout => \u_qsys|nios2_qsys|D_src2[29]~36_combout\);

-- Location: FF_X18_Y9_N5
\u_qsys|nios2_qsys|E_src2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2[29]~36_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2\(29));

-- Location: LCCOMB_X18_Y9_N22
\u_qsys|nios2_qsys|E_logic_result[29]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_logic_op\(0),
	datab => \u_qsys|nios2_qsys|E_src2\(29),
	datac => \u_qsys|nios2_qsys|E_logic_op\(1),
	datad => \u_qsys|nios2_qsys|E_src1\(29),
	combout => \u_qsys|nios2_qsys|E_logic_result[29]~11_combout\);

-- Location: LCCOMB_X18_Y9_N26
\u_qsys|nios2_qsys|D_src2_reg[29]~79\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_logic_result[29]~11_combout\,
	datab => \u_qsys|nios2_qsys|E_alu_result~0_combout\,
	datac => \u_qsys|nios2_qsys|E_ctrl_logic~q\,
	datad => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[30]~60_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[29]~79_combout\);

-- Location: M9K_X15_Y7_N0
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "system_qsys_nios2_qsys_rf_ram_a.mif",
	init_file_layout => "port_a",
	logical_ram_name => "system_qsys:u_qsys|system_qsys_nios2_qsys:nios2_qsys|system_qsys_nios2_qsys_register_bank_a_module:system_qsys_nios2_qsys_register_bank_a|altsyncram:the_altsyncram|altsyncram_g7h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|nios2_qsys|A_wr_dst_reg_from_M~q\,
	portbre => VCC,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y10_N20
\u_qsys|nios2_qsys|D_src1_reg[29]~66\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(29),
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[29]~86_combout\,
	datac => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	datad => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[29]~66_combout\);

-- Location: LCCOMB_X16_Y10_N6
\u_qsys|nios2_qsys|D_src1_reg[29]~67\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_alu_result\(29),
	datab => \u_qsys|nios2_qsys|W_wr_data\(29),
	datac => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	datad => \u_qsys|nios2_qsys|D_src1_reg[29]~66_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[29]~67_combout\);

-- Location: LCCOMB_X16_Y10_N28
\u_qsys|nios2_qsys|D_src1_reg[29]~68\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[29]~79_combout\,
	datab => \u_qsys|nios2_qsys|D_src1_reg[2]~2_combout\,
	datac => \u_qsys|nios2_qsys|D_src1_reg[2]~3_combout\,
	datad => \u_qsys|nios2_qsys|D_src1_reg[29]~67_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[29]~68_combout\);

-- Location: FF_X16_Y10_N29
\u_qsys|nios2_qsys|E_src1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src1_reg[29]~68_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src1\(29));

-- Location: FF_X10_Y9_N1
\u_qsys|nios2_qsys|M_src1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_src1\(29),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src1\(29));

-- Location: FF_X13_Y9_N17
\u_qsys|nios2_qsys|A_mul_src1[13]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_src1_nxt[13]~13_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_src1[13]~_Duplicate_1_q\);

-- Location: LCCOMB_X10_Y9_N0
\u_qsys|nios2_qsys|A_mul_src1_nxt[29]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datac => \u_qsys|nios2_qsys|M_src1\(29),
	datad => \u_qsys|nios2_qsys|A_mul_src1[13]~_Duplicate_1_q\,
	combout => \u_qsys|nios2_qsys|A_mul_src1_nxt[29]~29_combout\);

-- Location: FF_X21_Y13_N27
\u_qsys|nios2_qsys|A_mul_partial_prod[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_partial_prod[29]~42_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_partial_prod\(29));

-- Location: FF_X21_Y11_N27
\u_qsys|nios2_qsys|A_mul_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_result[29]~90_combout\,
	asdata => \u_qsys|nios2_qsys|A_mul_partial_prod\(29),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_result\(29));

-- Location: LCCOMB_X25_Y12_N12
\u_qsys|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[5]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_readdata_d1\(29),
	datab => \u_qsys|nios2_qsys|A_ld_align_byte2_byte3_fill~q\,
	datac => \u_qsys|nios2_qsys|A_ctrl_ld_signed~q\,
	datad => \u_qsys|nios2_qsys|A_slow_ld_data_sign_bit~2_combout\,
	combout => \u_qsys|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[5]~4_combout\);

-- Location: FF_X25_Y12_N13
\u_qsys|nios2_qsys|A_slow_inst_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[5]~4_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_slow_inst_result\(29));

-- Location: LCCOMB_X23_Y11_N2
\u_qsys|nios2_qsys|M_inst_result[29]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(29),
	datac => \u_qsys|nios2_qsys|M_ctrl_mem~q\,
	datad => \u_qsys|nios2_qsys|M_alu_result\(29),
	combout => \u_qsys|nios2_qsys|M_inst_result[29]~15_combout\);

-- Location: FF_X23_Y11_N3
\u_qsys|nios2_qsys|A_inst_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_inst_result[29]~15_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|M_ctrl_rdctl_inst~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_inst_result\(29));

-- Location: LCCOMB_X23_Y11_N0
\u_qsys|nios2_qsys|A_wr_data_unfiltered[29]~84\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~17_combout\,
	datab => \u_qsys|nios2_qsys|A_slow_inst_result\(29),
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~53_combout\,
	datad => \u_qsys|nios2_qsys|A_inst_result\(29),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[29]~84_combout\);

-- Location: LCCOMB_X22_Y5_N30
\u_qsys|nios2_qsys|M_rot_prestep2[5]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add7~3_combout\,
	datab => \u_qsys|nios2_qsys|E_rot_prestep1[5]~30_combout\,
	datad => \u_qsys|nios2_qsys|E_rot_prestep1[3]~31_combout\,
	combout => \u_qsys|nios2_qsys|M_rot_prestep2[5]~20_combout\);

-- Location: LCCOMB_X22_Y5_N20
\u_qsys|nios2_qsys|M_rot_prestep2[1]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add7~3_combout\,
	datab => \u_qsys|nios2_qsys|E_rot_prestep1[31]~25_combout\,
	datad => \u_qsys|nios2_qsys|E_rot_prestep1[1]~24_combout\,
	combout => \u_qsys|nios2_qsys|M_rot_prestep2[1]~4_combout\);

-- Location: FF_X22_Y5_N31
\u_qsys|nios2_qsys|M_rot_prestep2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_rot_prestep2[5]~20_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot_prestep2[1]~4_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|Add7~5_combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_prestep2\(5));

-- Location: LCCOMB_X22_Y5_N8
\u_qsys|nios2_qsys|M_rot_prestep2[13]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add7~3_combout\,
	datab => \u_qsys|nios2_qsys|E_rot_prestep1[13]~18_combout\,
	datad => \u_qsys|nios2_qsys|E_rot_prestep1[11]~19_combout\,
	combout => \u_qsys|nios2_qsys|M_rot_prestep2[13]~23_combout\);

-- Location: LCCOMB_X22_Y5_N14
\u_qsys|nios2_qsys|M_rot_prestep2[9]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add7~3_combout\,
	datab => \u_qsys|nios2_qsys|E_rot_prestep1[7]~29_combout\,
	datad => \u_qsys|nios2_qsys|E_rot_prestep1[9]~28_combout\,
	combout => \u_qsys|nios2_qsys|M_rot_prestep2[9]~7_combout\);

-- Location: FF_X22_Y5_N9
\u_qsys|nios2_qsys|M_rot_prestep2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_rot_prestep2[13]~23_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot_prestep2[9]~7_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|Add7~5_combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_prestep2\(13));

-- Location: LCCOMB_X23_Y5_N14
\u_qsys|nios2_qsys|M_rot[13]~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot_prestep2\(5),
	datac => \u_qsys|nios2_qsys|M_rot_rn\(3),
	datad => \u_qsys|nios2_qsys|M_rot_prestep2\(13),
	combout => \u_qsys|nios2_qsys|M_rot[13]~47_combout\);

-- Location: LCCOMB_X22_Y5_N2
\u_qsys|nios2_qsys|M_rot_prestep2[21]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add7~3_combout\,
	datab => \u_qsys|nios2_qsys|E_rot_prestep1[19]~23_combout\,
	datad => \u_qsys|nios2_qsys|E_rot_prestep1[21]~22_combout\,
	combout => \u_qsys|nios2_qsys|M_rot_prestep2[21]~22_combout\);

-- Location: LCCOMB_X22_Y5_N0
\u_qsys|nios2_qsys|M_rot_prestep2[17]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add7~3_combout\,
	datab => \u_qsys|nios2_qsys|E_rot_prestep1[17]~16_combout\,
	datad => \u_qsys|nios2_qsys|E_rot_prestep1[15]~17_combout\,
	combout => \u_qsys|nios2_qsys|M_rot_prestep2[17]~6_combout\);

-- Location: FF_X22_Y5_N3
\u_qsys|nios2_qsys|M_rot_prestep2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_rot_prestep2[21]~22_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot_prestep2[17]~6_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|Add7~5_combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_prestep2\(21));

-- Location: LCCOMB_X23_Y5_N0
\u_qsys|nios2_qsys|M_rot[13]~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot_prestep2\(29),
	datac => \u_qsys|nios2_qsys|M_rot_rn\(3),
	datad => \u_qsys|nios2_qsys|M_rot_prestep2\(21),
	combout => \u_qsys|nios2_qsys|M_rot[13]~48_combout\);

-- Location: LCCOMB_X23_Y5_N2
\u_qsys|nios2_qsys|M_rot[29]~49\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_rn\(4),
	datab => \u_qsys|nios2_qsys|M_rot[13]~47_combout\,
	datad => \u_qsys|nios2_qsys|M_rot[13]~48_combout\,
	combout => \u_qsys|nios2_qsys|M_rot[29]~49_combout\);

-- Location: LCCOMB_X25_Y6_N30
\u_qsys|nios2_qsys|E_rot_mask[5]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src2\(2),
	datab => \u_qsys|nios2_qsys|E_ctrl_shift_rot_right~q\,
	datac => \u_qsys|nios2_qsys|E_src2\(1),
	datad => \u_qsys|nios2_qsys|E_src2\(0),
	combout => \u_qsys|nios2_qsys|E_rot_mask[5]~5_combout\);

-- Location: FF_X25_Y6_N31
\u_qsys|nios2_qsys|M_rot_mask[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_rot_mask[5]~5_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_mask\(5));

-- Location: LCCOMB_X25_Y8_N12
\u_qsys|nios2_qsys|M_rot_lut3[5]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_sel_fill3~q\,
	datad => \u_qsys|nios2_qsys|M_rot_mask\(5),
	combout => \u_qsys|nios2_qsys|M_rot_lut3[5]~4_combout\);

-- Location: LCCOMB_X25_Y8_N14
\u_qsys|nios2_qsys|A_shift_rot_result[29]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_fill_bit~q\,
	datac => \u_qsys|nios2_qsys|M_rot[29]~49_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_lut3[5]~4_combout\,
	combout => \u_qsys|nios2_qsys|A_shift_rot_result[29]~29_combout\);

-- Location: FF_X25_Y8_N15
\u_qsys|nios2_qsys|A_shift_rot_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_shift_rot_result[29]~29_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot[29]~49_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|M_rot_pass3~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_shift_rot_result\(29));

-- Location: LCCOMB_X25_Y8_N28
\u_qsys|nios2_qsys|A_wr_data_unfiltered[29]~85\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~53_combout\,
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[29]~84_combout\,
	datac => \u_qsys|nios2_qsys|A_shift_rot_result\(29),
	datad => \u_qsys|nios2_qsys|A_data_ram_ld_align_fill_bit~combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[29]~85_combout\);

-- Location: LCCOMB_X24_Y10_N10
\u_qsys|nios2_qsys|A_wr_data_unfiltered[29]~86\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_ctrl_mul_lsw~q\,
	datac => \u_qsys|nios2_qsys|A_mul_result\(29),
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[29]~85_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[29]~86_combout\);

-- Location: LCCOMB_X19_Y8_N28
\u_qsys|nios2_qsys|D_src1_reg[26]~57\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	datab => \u_qsys|nios2_qsys|M_alu_result\(26),
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[26]~77_combout\,
	datad => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[26]~57_combout\);

-- Location: LCCOMB_X19_Y8_N14
\u_qsys|nios2_qsys|D_src1_reg[26]~58\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(26),
	datab => \u_qsys|nios2_qsys|D_src1_reg[26]~57_combout\,
	datac => \u_qsys|nios2_qsys|W_wr_data\(26),
	datad => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[26]~58_combout\);

-- Location: LCCOMB_X19_Y8_N12
\u_qsys|nios2_qsys|D_src1_reg[26]~59\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src1_reg[2]~2_combout\,
	datab => \u_qsys|nios2_qsys|D_src1_reg[26]~58_combout\,
	datac => \u_qsys|nios2_qsys|D_src1_reg[2]~3_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[26]~67_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[26]~59_combout\);

-- Location: FF_X19_Y8_N13
\u_qsys|nios2_qsys|E_src1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src1_reg[26]~59_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src1\(26));

-- Location: FF_X19_Y9_N15
\u_qsys|nios2_qsys|M_src1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_src1\(26),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src1\(26));

-- Location: LCCOMB_X19_Y9_N14
\u_qsys|nios2_qsys|A_mul_src1_nxt[26]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_src1[10]~_Duplicate_1_q\,
	datab => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datac => \u_qsys|nios2_qsys|M_src1\(26),
	combout => \u_qsys|nios2_qsys|A_mul_src1_nxt[26]~26_combout\);

-- Location: FF_X21_Y13_N25
\u_qsys|nios2_qsys|A_mul_partial_prod[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_partial_prod[28]~40_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_partial_prod\(28));

-- Location: FF_X21_Y11_N25
\u_qsys|nios2_qsys|A_mul_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_result[28]~88_combout\,
	asdata => \u_qsys|nios2_qsys|A_mul_partial_prod\(28),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_result\(28));

-- Location: LCCOMB_X21_Y5_N4
\u_qsys|nios2_qsys|E_rot_prestep1[22]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(22),
	datab => \u_qsys|nios2_qsys|E_src1\(21),
	datac => \u_qsys|nios2_qsys|Add7~1_combout\,
	combout => \u_qsys|nios2_qsys|E_rot_prestep1[22]~6_combout\);

-- Location: LCCOMB_X24_Y5_N18
\u_qsys|nios2_qsys|M_rot_prestep2[24]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add7~3_combout\,
	datab => \u_qsys|nios2_qsys|E_rot_prestep1[22]~6_combout\,
	datad => \u_qsys|nios2_qsys|E_rot_prestep1[24]~5_combout\,
	combout => \u_qsys|nios2_qsys|M_rot_prestep2[24]~1_combout\);

-- Location: FF_X24_Y5_N21
\u_qsys|nios2_qsys|M_rot_prestep2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_rot_prestep2[28]~17_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot_prestep2[24]~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|Add7~5_combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_prestep2\(28));

-- Location: LCCOMB_X21_Y5_N6
\u_qsys|nios2_qsys|E_rot_prestep1[20]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|Add7~1_combout\,
	datac => \u_qsys|nios2_qsys|E_src1\(20),
	datad => \u_qsys|nios2_qsys|E_src1\(19),
	combout => \u_qsys|nios2_qsys|E_rot_prestep1[20]~7_combout\);

-- Location: LCCOMB_X24_Y5_N2
\u_qsys|nios2_qsys|M_rot_prestep2[20]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add7~3_combout\,
	datab => \u_qsys|nios2_qsys|E_rot_prestep1[18]~0_combout\,
	datad => \u_qsys|nios2_qsys|E_rot_prestep1[20]~7_combout\,
	combout => \u_qsys|nios2_qsys|M_rot_prestep2[20]~18_combout\);

-- Location: LCCOMB_X24_Y5_N0
\u_qsys|nios2_qsys|M_rot_prestep2[16]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add7~3_combout\,
	datab => \u_qsys|nios2_qsys|E_rot_prestep1[14]~2_combout\,
	datad => \u_qsys|nios2_qsys|E_rot_prestep1[16]~1_combout\,
	combout => \u_qsys|nios2_qsys|M_rot_prestep2[16]~2_combout\);

-- Location: FF_X24_Y5_N3
\u_qsys|nios2_qsys|M_rot_prestep2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_rot_prestep2[20]~18_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot_prestep2[16]~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|Add7~5_combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_prestep2\(20));

-- Location: LCCOMB_X23_Y5_N18
\u_qsys|nios2_qsys|M_rot[12]~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_prestep2\(28),
	datac => \u_qsys|nios2_qsys|M_rot_rn\(3),
	datad => \u_qsys|nios2_qsys|M_rot_prestep2\(20),
	combout => \u_qsys|nios2_qsys|M_rot[12]~45_combout\);

-- Location: LCCOMB_X24_Y5_N30
\u_qsys|nios2_qsys|M_rot_prestep2[4]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add7~3_combout\,
	datab => \u_qsys|nios2_qsys|E_rot_prestep1[2]~8_combout\,
	datad => \u_qsys|nios2_qsys|E_rot_prestep1[4]~15_combout\,
	combout => \u_qsys|nios2_qsys|M_rot_prestep2[4]~16_combout\);

-- Location: FF_X24_Y5_N31
\u_qsys|nios2_qsys|M_rot_prestep2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_rot_prestep2[4]~16_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot_prestep2[0]~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|Add7~5_combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_prestep2\(4));

-- Location: LCCOMB_X24_Y5_N16
\u_qsys|nios2_qsys|M_rot_prestep2[12]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add7~3_combout\,
	datab => \u_qsys|nios2_qsys|E_rot_prestep1[12]~3_combout\,
	datad => \u_qsys|nios2_qsys|E_rot_prestep1[10]~12_combout\,
	combout => \u_qsys|nios2_qsys|M_rot_prestep2[12]~19_combout\);

-- Location: LCCOMB_X24_Y5_N22
\u_qsys|nios2_qsys|M_rot_prestep2[8]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add7~3_combout\,
	datab => \u_qsys|nios2_qsys|E_rot_prestep1[6]~14_combout\,
	datad => \u_qsys|nios2_qsys|E_rot_prestep1[8]~13_combout\,
	combout => \u_qsys|nios2_qsys|M_rot_prestep2[8]~3_combout\);

-- Location: FF_X24_Y5_N17
\u_qsys|nios2_qsys|M_rot_prestep2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_rot_prestep2[12]~19_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot_prestep2[8]~3_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|Add7~5_combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_prestep2\(12));

-- Location: LCCOMB_X23_Y5_N8
\u_qsys|nios2_qsys|M_rot[12]~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_prestep2\(4),
	datac => \u_qsys|nios2_qsys|M_rot_rn\(3),
	datad => \u_qsys|nios2_qsys|M_rot_prestep2\(12),
	combout => \u_qsys|nios2_qsys|M_rot[12]~44_combout\);

-- Location: LCCOMB_X23_Y5_N28
\u_qsys|nios2_qsys|M_rot[28]~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot[12]~45_combout\,
	datac => \u_qsys|nios2_qsys|M_rot[12]~44_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_rn\(4),
	combout => \u_qsys|nios2_qsys|M_rot[28]~46_combout\);

-- Location: LCCOMB_X25_Y6_N16
\u_qsys|nios2_qsys|E_rot_mask[4]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src2\(2),
	datab => \u_qsys|nios2_qsys|E_ctrl_shift_rot_right~q\,
	datac => \u_qsys|nios2_qsys|E_src2\(1),
	datad => \u_qsys|nios2_qsys|E_src2\(0),
	combout => \u_qsys|nios2_qsys|E_rot_mask[4]~6_combout\);

-- Location: FF_X25_Y6_N17
\u_qsys|nios2_qsys|M_rot_mask[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_rot_mask[4]~6_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_mask\(4));

-- Location: LCCOMB_X26_Y8_N6
\u_qsys|nios2_qsys|M_rot_lut3[4]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_sel_fill3~q\,
	datad => \u_qsys|nios2_qsys|M_rot_mask\(4),
	combout => \u_qsys|nios2_qsys|M_rot_lut3[4]~3_combout\);

-- Location: LCCOMB_X25_Y8_N4
\u_qsys|nios2_qsys|A_shift_rot_result[28]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_fill_bit~q\,
	datac => \u_qsys|nios2_qsys|M_rot[28]~46_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_lut3[4]~3_combout\,
	combout => \u_qsys|nios2_qsys|A_shift_rot_result[28]~28_combout\);

-- Location: FF_X25_Y8_N5
\u_qsys|nios2_qsys|A_shift_rot_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_shift_rot_result[28]~28_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot[28]~46_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|M_rot_pass3~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_shift_rot_result\(28));

-- Location: LCCOMB_X16_Y13_N8
\u_qsys|nios2_qsys|M_inst_result[28]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_alu_result\(28),
	datac => \u_qsys|nios2_qsys|M_ctrl_mem~q\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(28),
	combout => \u_qsys|nios2_qsys|M_inst_result[28]~18_combout\);

-- Location: FF_X16_Y13_N9
\u_qsys|nios2_qsys|A_inst_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_inst_result[28]~18_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|M_ctrl_rdctl_inst~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_inst_result\(28));

-- Location: LCCOMB_X25_Y12_N10
\u_qsys|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[4]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_ctrl_ld_signed~q\,
	datab => \u_qsys|nios2_qsys|A_ld_align_byte2_byte3_fill~q\,
	datac => \u_qsys|nios2_qsys|d_readdata_d1\(28),
	datad => \u_qsys|nios2_qsys|A_slow_ld_data_sign_bit~2_combout\,
	combout => \u_qsys|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[4]~3_combout\);

-- Location: FF_X25_Y12_N11
\u_qsys|nios2_qsys|A_slow_inst_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[4]~3_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_slow_inst_result\(28));

-- Location: LCCOMB_X24_Y10_N6
\u_qsys|nios2_qsys|A_wr_data_unfiltered[28]~81\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~53_combout\,
	datab => \u_qsys|nios2_qsys|A_inst_result\(28),
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~17_combout\,
	datad => \u_qsys|nios2_qsys|A_slow_inst_result\(28),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[28]~81_combout\);

-- Location: LCCOMB_X24_Y10_N16
\u_qsys|nios2_qsys|A_wr_data_unfiltered[28]~82\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_data_ram_ld_align_fill_bit~combout\,
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~53_combout\,
	datac => \u_qsys|nios2_qsys|A_shift_rot_result\(28),
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[28]~81_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[28]~82_combout\);

-- Location: LCCOMB_X14_Y9_N2
\u_qsys|nios2_qsys|A_wr_data_unfiltered[28]~83\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_ctrl_mul_lsw~q\,
	datac => \u_qsys|nios2_qsys|A_mul_result\(28),
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[28]~82_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[28]~83_combout\);

-- Location: LCCOMB_X17_Y7_N6
\u_qsys|nios2_qsys|D_src2_reg[27]~72\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[27]~80_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[27]~72_combout\);

-- Location: FF_X17_Y7_N29
\u_qsys|nios2_qsys|W_wr_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_wr_data_unfiltered[27]~80_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|W_wr_data\(27));

-- Location: LCCOMB_X17_Y7_N16
\u_qsys|nios2_qsys|D_src2_reg[27]~73\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[27]~72_combout\,
	datab => \u_qsys|nios2_qsys|M_alu_result\(27),
	datac => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	datad => \u_qsys|nios2_qsys|W_wr_data\(27),
	combout => \u_qsys|nios2_qsys|D_src2_reg[27]~73_combout\);

-- Location: LCCOMB_X17_Y9_N8
\u_qsys|nios2_qsys|D_src2_reg[27]~74\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[2]~118_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[2]~119_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[27]~71_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[27]~73_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[27]~74_combout\);

-- Location: LCCOMB_X17_Y9_N30
\u_qsys|nios2_qsys|D_src2[27]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2[27]~31_combout\,
	datab => \u_qsys|nios2_qsys|D_src2[30]~14_combout\,
	datac => \u_qsys|nios2_qsys|D_ctrl_src2_choose_imm~q\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[27]~74_combout\,
	combout => \u_qsys|nios2_qsys|D_src2[27]~32_combout\);

-- Location: FF_X17_Y9_N31
\u_qsys|nios2_qsys|E_src2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2[27]~32_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2\(27));

-- Location: LCCOMB_X18_Y9_N28
\u_qsys|nios2_qsys|E_logic_result[27]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_logic_op\(0),
	datab => \u_qsys|nios2_qsys|E_logic_op\(1),
	datac => \u_qsys|nios2_qsys|E_src1\(27),
	datad => \u_qsys|nios2_qsys|E_src2\(27),
	combout => \u_qsys|nios2_qsys|E_logic_result[27]~9_combout\);

-- Location: LCCOMB_X18_Y5_N18
\u_qsys|nios2_qsys|D_src2_reg[27]~71\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_logic_result[27]~9_combout\,
	datab => \u_qsys|nios2_qsys|E_ctrl_logic~q\,
	datac => \u_qsys|nios2_qsys|E_alu_result~0_combout\,
	datad => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[28]~56_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[27]~71_combout\);

-- Location: FF_X18_Y5_N19
\u_qsys|nios2_qsys|M_alu_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[27]~71_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_alu_result\(27));

-- Location: LCCOMB_X16_Y13_N20
\u_qsys|nios2_qsys|M_inst_result[27]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_alu_result\(27),
	datac => \u_qsys|nios2_qsys|M_ctrl_mem~q\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(27),
	combout => \u_qsys|nios2_qsys|M_inst_result[27]~23_combout\);

-- Location: FF_X16_Y13_N21
\u_qsys|nios2_qsys|A_inst_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_inst_result[27]~23_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|M_ctrl_rdctl_inst~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_inst_result\(27));

-- Location: LCCOMB_X25_Y12_N16
\u_qsys|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[3]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_ctrl_ld_signed~q\,
	datab => \u_qsys|nios2_qsys|A_slow_ld_data_sign_bit~2_combout\,
	datac => \u_qsys|nios2_qsys|d_readdata_d1\(27),
	datad => \u_qsys|nios2_qsys|A_ld_align_byte2_byte3_fill~q\,
	combout => \u_qsys|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[3]~2_combout\);

-- Location: FF_X25_Y12_N17
\u_qsys|nios2_qsys|A_slow_inst_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[3]~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_slow_inst_result\(27));

-- Location: LCCOMB_X24_Y8_N22
\u_qsys|nios2_qsys|A_wr_data_unfiltered[27]~78\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~53_combout\,
	datab => \u_qsys|nios2_qsys|A_inst_result\(27),
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~17_combout\,
	datad => \u_qsys|nios2_qsys|A_slow_inst_result\(27),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[27]~78_combout\);

-- Location: FF_X22_Y5_N29
\u_qsys|nios2_qsys|M_rot_prestep2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_rot_prestep2[27]~13_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot_prestep2[23]~30_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|Add7~5_combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_prestep2\(27));

-- Location: FF_X22_Y5_N11
\u_qsys|nios2_qsys|M_rot_prestep2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_rot_prestep2[19]~14_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot_prestep2[15]~31_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|Add7~5_combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_prestep2\(19));

-- Location: LCCOMB_X26_Y5_N22
\u_qsys|nios2_qsys|M_rot[11]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot_prestep2\(27),
	datac => \u_qsys|nios2_qsys|M_rot_rn\(3),
	datad => \u_qsys|nios2_qsys|M_rot_prestep2\(19),
	combout => \u_qsys|nios2_qsys|M_rot[11]~42_combout\);

-- Location: FF_X22_Y5_N17
\u_qsys|nios2_qsys|M_rot_prestep2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_rot_prestep2[11]~15_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot_prestep2[7]~28_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|Add7~5_combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_prestep2\(11));

-- Location: FF_X22_Y5_N23
\u_qsys|nios2_qsys|M_rot_prestep2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_rot_prestep2[3]~12_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot_prestep2[31]~29_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|Add7~5_combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_prestep2\(3));

-- Location: LCCOMB_X26_Y5_N28
\u_qsys|nios2_qsys|M_rot[11]~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_prestep2\(11),
	datac => \u_qsys|nios2_qsys|M_rot_rn\(3),
	datad => \u_qsys|nios2_qsys|M_rot_prestep2\(3),
	combout => \u_qsys|nios2_qsys|M_rot[11]~41_combout\);

-- Location: LCCOMB_X26_Y5_N8
\u_qsys|nios2_qsys|M_rot[27]~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_rn\(4),
	datac => \u_qsys|nios2_qsys|M_rot[11]~42_combout\,
	datad => \u_qsys|nios2_qsys|M_rot[11]~41_combout\,
	combout => \u_qsys|nios2_qsys|M_rot[27]~43_combout\);

-- Location: LCCOMB_X25_Y6_N10
\u_qsys|nios2_qsys|E_rot_mask[3]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src2\(2),
	datab => \u_qsys|nios2_qsys|E_ctrl_shift_rot_right~q\,
	datac => \u_qsys|nios2_qsys|E_src2\(1),
	datad => \u_qsys|nios2_qsys|E_src2\(0),
	combout => \u_qsys|nios2_qsys|E_rot_mask[3]~7_combout\);

-- Location: FF_X25_Y6_N11
\u_qsys|nios2_qsys|M_rot_mask[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_rot_mask[3]~7_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_mask\(3));

-- Location: LCCOMB_X24_Y6_N16
\u_qsys|nios2_qsys|M_rot_lut3[3]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot_mask\(3),
	datac => \u_qsys|nios2_qsys|M_rot_sel_fill3~q\,
	combout => \u_qsys|nios2_qsys|M_rot_lut3[3]~2_combout\);

-- Location: LCCOMB_X24_Y6_N24
\u_qsys|nios2_qsys|A_shift_rot_result[27]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_fill_bit~q\,
	datac => \u_qsys|nios2_qsys|M_rot[27]~43_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_lut3[3]~2_combout\,
	combout => \u_qsys|nios2_qsys|A_shift_rot_result[27]~27_combout\);

-- Location: FF_X24_Y6_N25
\u_qsys|nios2_qsys|A_shift_rot_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_shift_rot_result[27]~27_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot[27]~43_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|M_rot_pass3~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_shift_rot_result\(27));

-- Location: LCCOMB_X24_Y8_N8
\u_qsys|nios2_qsys|A_wr_data_unfiltered[27]~79\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~53_combout\,
	datab => \u_qsys|nios2_qsys|A_data_ram_ld_align_fill_bit~combout\,
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[27]~78_combout\,
	datad => \u_qsys|nios2_qsys|A_shift_rot_result\(27),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[27]~79_combout\);

-- Location: LCCOMB_X17_Y7_N28
\u_qsys|nios2_qsys|A_wr_data_unfiltered[27]~80\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_ctrl_mul_lsw~q\,
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[27]~79_combout\,
	datad => \u_qsys|nios2_qsys|A_mul_result\(27),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[27]~80_combout\);

-- Location: FF_X14_Y9_N17
\u_qsys|nios2_qsys|W_wr_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_wr_data_unfiltered[10]~20_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|W_wr_data\(10));

-- Location: LCCOMB_X14_Y9_N28
\u_qsys|nios2_qsys|D_src2_reg[10]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[10]~6_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datad => \u_qsys|nios2_qsys|W_wr_data\(10),
	combout => \u_qsys|nios2_qsys|D_src2_reg[10]~7_combout\);

-- Location: LCCOMB_X18_Y10_N20
\u_qsys|nios2_qsys|D_src2_reg[10]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[10]~7_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[2]~119_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[2]~118_combout\,
	datad => \u_qsys|nios2_qsys|E_alu_result\(10),
	combout => \u_qsys|nios2_qsys|D_src2_reg[10]~8_combout\);

-- Location: LCCOMB_X18_Y10_N22
\u_qsys|nios2_qsys|D_src2[10]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ctrl_src2_choose_imm~q\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[10]~8_combout\,
	datac => \u_qsys|nios2_qsys|D_iw\(16),
	datad => \u_qsys|nios2_qsys|D_ctrl_hi_imm16~q\,
	combout => \u_qsys|nios2_qsys|D_src2[10]~2_combout\);

-- Location: FF_X18_Y10_N23
\u_qsys|nios2_qsys|E_src2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2[10]~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2\(10));

-- Location: FF_X21_Y14_N7
\u_qsys|nios2_qsys|M_src2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_src2\(10),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src2\(10));

-- Location: LCCOMB_X18_Y10_N14
\u_qsys|nios2_qsys|M_src2[26]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_src2\(26),
	combout => \u_qsys|nios2_qsys|M_src2[26]~feeder_combout\);

-- Location: FF_X18_Y10_N15
\u_qsys|nios2_qsys|M_src2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_src2[26]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src2\(26));

-- Location: LCCOMB_X21_Y14_N12
\u_qsys|nios2_qsys|A_mul_src2_nxt[26]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datad => \u_qsys|nios2_qsys|M_src2\(26),
	combout => \u_qsys|nios2_qsys|A_mul_src2_nxt[26]~26_combout\);

-- Location: FF_X21_Y14_N13
\u_qsys|nios2_qsys|A_mul_src2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_src2_nxt[26]~26_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_src2\(26));

-- Location: LCCOMB_X21_Y14_N6
\u_qsys|nios2_qsys|A_mul_src2_nxt[10]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datac => \u_qsys|nios2_qsys|M_src2\(10),
	datad => \u_qsys|nios2_qsys|A_mul_src2\(26),
	combout => \u_qsys|nios2_qsys|A_mul_src2_nxt[10]~10_combout\);

-- Location: FF_X21_Y13_N21
\u_qsys|nios2_qsys|A_mul_partial_prod[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_partial_prod[26]~36_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_partial_prod\(26));

-- Location: FF_X21_Y11_N21
\u_qsys|nios2_qsys|A_mul_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_result[26]~84_combout\,
	asdata => \u_qsys|nios2_qsys|A_mul_partial_prod\(26),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_result\(26));

-- Location: LCCOMB_X25_Y12_N22
\u_qsys|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_ctrl_ld_signed~q\,
	datab => \u_qsys|nios2_qsys|A_slow_ld_data_sign_bit~2_combout\,
	datac => \u_qsys|nios2_qsys|d_readdata_d1\(26),
	datad => \u_qsys|nios2_qsys|A_ld_align_byte2_byte3_fill~q\,
	combout => \u_qsys|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[2]~1_combout\);

-- Location: FF_X25_Y12_N23
\u_qsys|nios2_qsys|A_slow_inst_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[2]~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_slow_inst_result\(26));

-- Location: LCCOMB_X23_Y12_N0
\u_qsys|nios2_qsys|M_inst_result[26]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_ctrl_mem~q\,
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(26),
	datad => \u_qsys|nios2_qsys|M_alu_result\(26),
	combout => \u_qsys|nios2_qsys|M_inst_result[26]~0_combout\);

-- Location: FF_X23_Y12_N1
\u_qsys|nios2_qsys|A_inst_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_inst_result[26]~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|M_ctrl_rdctl_inst~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_inst_result\(26));

-- Location: LCCOMB_X23_Y12_N4
\u_qsys|nios2_qsys|A_wr_data_unfiltered[26]~75\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_slow_inst_result\(26),
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~17_combout\,
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~53_combout\,
	datad => \u_qsys|nios2_qsys|A_inst_result\(26),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[26]~75_combout\);

-- Location: FF_X24_Y5_N13
\u_qsys|nios2_qsys|M_rot_prestep2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_rot_prestep2[2]~8_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot_prestep2[30]~25_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|Add7~5_combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_prestep2\(2));

-- Location: LCCOMB_X25_Y4_N18
\u_qsys|nios2_qsys|M_rot[26]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot_prestep2\(2),
	datac => \u_qsys|nios2_qsys|M_rot_rn\(3),
	datad => \u_qsys|nios2_qsys|M_rot_prestep2\(10),
	combout => \u_qsys|nios2_qsys|M_rot[26]~1_combout\);

-- Location: LCCOMB_X25_Y4_N8
\u_qsys|nios2_qsys|M_rot[26]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_prestep2\(18),
	datac => \u_qsys|nios2_qsys|M_rot_rn\(3),
	datad => \u_qsys|nios2_qsys|M_rot_prestep2\(26),
	combout => \u_qsys|nios2_qsys|M_rot[26]~0_combout\);

-- Location: LCCOMB_X25_Y4_N12
\u_qsys|nios2_qsys|M_rot[26]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot[26]~1_combout\,
	datac => \u_qsys|nios2_qsys|M_rot[26]~0_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_rn\(4),
	combout => \u_qsys|nios2_qsys|M_rot[26]~40_combout\);

-- Location: LCCOMB_X25_Y6_N12
\u_qsys|nios2_qsys|E_rot_mask[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src2\(2),
	datab => \u_qsys|nios2_qsys|E_ctrl_shift_rot_right~q\,
	datac => \u_qsys|nios2_qsys|E_src2\(1),
	datad => \u_qsys|nios2_qsys|E_src2\(0),
	combout => \u_qsys|nios2_qsys|E_rot_mask[2]~0_combout\);

-- Location: FF_X25_Y6_N13
\u_qsys|nios2_qsys|M_rot_mask[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_rot_mask[2]~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_mask\(2));

-- Location: LCCOMB_X25_Y8_N2
\u_qsys|nios2_qsys|M_rot_lut3[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_sel_fill3~q\,
	datac => \u_qsys|nios2_qsys|M_rot_mask\(2),
	combout => \u_qsys|nios2_qsys|M_rot_lut3[2]~1_combout\);

-- Location: LCCOMB_X25_Y8_N26
\u_qsys|nios2_qsys|A_shift_rot_result[26]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_fill_bit~q\,
	datac => \u_qsys|nios2_qsys|M_rot[26]~40_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_lut3[2]~1_combout\,
	combout => \u_qsys|nios2_qsys|A_shift_rot_result[26]~26_combout\);

-- Location: FF_X25_Y8_N27
\u_qsys|nios2_qsys|A_shift_rot_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_shift_rot_result[26]~26_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot[26]~40_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|M_rot_pass3~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_shift_rot_result\(26));

-- Location: LCCOMB_X25_Y8_N10
\u_qsys|nios2_qsys|A_wr_data_unfiltered[26]~76\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~53_combout\,
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[26]~75_combout\,
	datac => \u_qsys|nios2_qsys|A_shift_rot_result\(26),
	datad => \u_qsys|nios2_qsys|A_data_ram_ld_align_fill_bit~combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[26]~76_combout\);

-- Location: LCCOMB_X19_Y8_N22
\u_qsys|nios2_qsys|A_wr_data_unfiltered[26]~77\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_ctrl_mul_lsw~q\,
	datab => \u_qsys|nios2_qsys|A_mul_result\(26),
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[26]~76_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[26]~77_combout\);

-- Location: LCCOMB_X14_Y9_N24
\u_qsys|nios2_qsys|D_src1_reg[28]~63\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[28]~83_combout\,
	datac => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	datad => \u_qsys|nios2_qsys|M_alu_result\(28),
	combout => \u_qsys|nios2_qsys|D_src1_reg[28]~63_combout\);

-- Location: LCCOMB_X14_Y9_N10
\u_qsys|nios2_qsys|D_src1_reg[28]~64\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(28),
	datac => \u_qsys|nios2_qsys|W_wr_data\(28),
	datad => \u_qsys|nios2_qsys|D_src1_reg[28]~63_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[28]~64_combout\);

-- Location: LCCOMB_X18_Y9_N8
\u_qsys|nios2_qsys|D_src1_reg[28]~65\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src1_reg[2]~3_combout\,
	datab => \u_qsys|nios2_qsys|D_src1_reg[28]~64_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[28]~75_combout\,
	datad => \u_qsys|nios2_qsys|D_src1_reg[2]~2_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[28]~65_combout\);

-- Location: FF_X18_Y9_N9
\u_qsys|nios2_qsys|E_src1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src1_reg[28]~65_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src1\(28));

-- Location: LCCOMB_X21_Y6_N24
\u_qsys|nios2_qsys|E_rot_prestep1[28]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(27),
	datab => \u_qsys|nios2_qsys|Add7~1_combout\,
	datad => \u_qsys|nios2_qsys|E_src1\(28),
	combout => \u_qsys|nios2_qsys|E_rot_prestep1[28]~11_combout\);

-- Location: LCCOMB_X21_Y6_N20
\u_qsys|nios2_qsys|E_rot_prestep1[26]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_src1\(25),
	datac => \u_qsys|nios2_qsys|E_src1\(26),
	datad => \u_qsys|nios2_qsys|Add7~1_combout\,
	combout => \u_qsys|nios2_qsys|E_rot_prestep1[26]~4_combout\);

-- Location: LCCOMB_X24_Y5_N20
\u_qsys|nios2_qsys|M_rot_prestep2[28]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add7~3_combout\,
	datab => \u_qsys|nios2_qsys|E_rot_prestep1[28]~11_combout\,
	datad => \u_qsys|nios2_qsys|E_rot_prestep1[26]~4_combout\,
	combout => \u_qsys|nios2_qsys|M_rot_prestep2[28]~17_combout\);

-- Location: FF_X24_Y5_N29
\u_qsys|nios2_qsys|M_rot_prestep2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_rot_prestep2[0]~0_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot_prestep2[28]~17_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|Add7~5_combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_prestep2\(0));

-- Location: FF_X24_Y5_N23
\u_qsys|nios2_qsys|M_rot_prestep2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_rot_prestep2[8]~3_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot_prestep2[4]~16_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|Add7~5_combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_prestep2\(8));

-- Location: LCCOMB_X25_Y4_N24
\u_qsys|nios2_qsys|M_rot[24]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_prestep2\(0),
	datab => \u_qsys|nios2_qsys|M_rot_prestep2\(8),
	datac => \u_qsys|nios2_qsys|M_rot_rn\(3),
	combout => \u_qsys|nios2_qsys|M_rot[24]~7_combout\);

-- Location: FF_X24_Y5_N19
\u_qsys|nios2_qsys|M_rot_prestep2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_rot_prestep2[24]~1_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot_prestep2[20]~18_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|Add7~5_combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_prestep2\(24));

-- Location: FF_X24_Y5_N1
\u_qsys|nios2_qsys|M_rot_prestep2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_rot_prestep2[16]~2_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot_prestep2[12]~19_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|Add7~5_combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_prestep2\(16));

-- Location: LCCOMB_X25_Y4_N14
\u_qsys|nios2_qsys|M_rot[24]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot_prestep2\(24),
	datac => \u_qsys|nios2_qsys|M_rot_rn\(3),
	datad => \u_qsys|nios2_qsys|M_rot_prestep2\(16),
	combout => \u_qsys|nios2_qsys|M_rot[24]~6_combout\);

-- Location: LCCOMB_X25_Y4_N10
\u_qsys|nios2_qsys|M_rot[24]~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot[24]~7_combout\,
	datac => \u_qsys|nios2_qsys|M_rot[24]~6_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_rn\(4),
	combout => \u_qsys|nios2_qsys|M_rot[24]~39_combout\);

-- Location: LCCOMB_X25_Y6_N8
\u_qsys|nios2_qsys|E_rot_mask[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src2\(2),
	datab => \u_qsys|nios2_qsys|E_ctrl_shift_rot_right~q\,
	datac => \u_qsys|nios2_qsys|E_src2\(1),
	datad => \u_qsys|nios2_qsys|E_src2\(0),
	combout => \u_qsys|nios2_qsys|E_rot_mask[0]~2_combout\);

-- Location: FF_X25_Y6_N9
\u_qsys|nios2_qsys|M_rot_mask[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_rot_mask[0]~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_mask\(0));

-- Location: LCCOMB_X26_Y8_N4
\u_qsys|nios2_qsys|M_rot_lut3[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_sel_fill3~q\,
	datad => \u_qsys|nios2_qsys|M_rot_mask\(0),
	combout => \u_qsys|nios2_qsys|M_rot_lut3[0]~0_combout\);

-- Location: LCCOMB_X25_Y8_N24
\u_qsys|nios2_qsys|A_shift_rot_result[24]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_fill_bit~q\,
	datac => \u_qsys|nios2_qsys|M_rot[24]~39_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_lut3[0]~0_combout\,
	combout => \u_qsys|nios2_qsys|A_shift_rot_result[24]~24_combout\);

-- Location: FF_X25_Y8_N25
\u_qsys|nios2_qsys|A_shift_rot_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_shift_rot_result[24]~24_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot[24]~39_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|M_rot_pass3~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_shift_rot_result\(24));

-- Location: FF_X18_Y6_N31
\u_qsys|nios2_qsys|M_alu_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[24]~63_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_alu_result\(24));

-- Location: LCCOMB_X18_Y6_N16
\u_qsys|nios2_qsys|M_inst_result[24]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(24),
	datab => \u_qsys|nios2_qsys|M_ctrl_mem~q\,
	datad => \u_qsys|nios2_qsys|M_alu_result\(24),
	combout => \u_qsys|nios2_qsys|M_inst_result[24]~4_combout\);

-- Location: FF_X18_Y6_N17
\u_qsys|nios2_qsys|A_inst_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_inst_result[24]~4_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|M_ctrl_rdctl_inst~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_inst_result\(24));

-- Location: LCCOMB_X25_Y12_N28
\u_qsys|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_ctrl_ld_signed~q\,
	datab => \u_qsys|nios2_qsys|A_slow_ld_data_sign_bit~2_combout\,
	datac => \u_qsys|nios2_qsys|d_readdata_d1\(24),
	datad => \u_qsys|nios2_qsys|A_ld_align_byte2_byte3_fill~q\,
	combout => \u_qsys|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[0]~0_combout\);

-- Location: FF_X25_Y12_N29
\u_qsys|nios2_qsys|A_slow_inst_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[0]~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_slow_inst_result\(24));

-- Location: LCCOMB_X25_Y8_N6
\u_qsys|nios2_qsys|A_wr_data_unfiltered[24]~72\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~53_combout\,
	datab => \u_qsys|nios2_qsys|A_inst_result\(24),
	datac => \u_qsys|nios2_qsys|A_slow_inst_result\(24),
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~17_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[24]~72_combout\);

-- Location: LCCOMB_X25_Y8_N0
\u_qsys|nios2_qsys|A_wr_data_unfiltered[24]~73\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_data_ram_ld_align_fill_bit~combout\,
	datab => \u_qsys|nios2_qsys|A_shift_rot_result\(24),
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~53_combout\,
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[24]~72_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[24]~73_combout\);

-- Location: LCCOMB_X18_Y6_N24
\u_qsys|nios2_qsys|A_wr_data_unfiltered[24]~74\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[24]~73_combout\,
	datac => \u_qsys|nios2_qsys|A_ctrl_mul_lsw~q\,
	datad => \u_qsys|nios2_qsys|A_mul_result\(24),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[24]~74_combout\);

-- Location: LCCOMB_X22_Y8_N24
\u_qsys|nios2_qsys|D_src2_reg[25]~90\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[25]~95_combout\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	combout => \u_qsys|nios2_qsys|D_src2_reg[25]~90_combout\);

-- Location: LCCOMB_X22_Y8_N30
\u_qsys|nios2_qsys|E_logic_result[25]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_logic_op\(0),
	datab => \u_qsys|nios2_qsys|E_src1\(25),
	datac => \u_qsys|nios2_qsys|E_logic_op\(1),
	datad => \u_qsys|nios2_qsys|E_src2\(25),
	combout => \u_qsys|nios2_qsys|E_logic_result[25]~14_combout\);

-- Location: LCCOMB_X22_Y8_N12
\u_qsys|nios2_qsys|D_src2_reg[25]~89\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_alu_result~0_combout\,
	datab => \u_qsys|nios2_qsys|E_ctrl_logic~q\,
	datac => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[26]~52_combout\,
	datad => \u_qsys|nios2_qsys|E_logic_result[25]~14_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[25]~89_combout\);

-- Location: FF_X22_Y8_N13
\u_qsys|nios2_qsys|M_alu_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[25]~89_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_alu_result\(25));

-- Location: LCCOMB_X22_Y8_N18
\u_qsys|nios2_qsys|D_src2_reg[25]~91\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[25]~90_combout\,
	datac => \u_qsys|nios2_qsys|W_wr_data\(25),
	datad => \u_qsys|nios2_qsys|M_alu_result\(25),
	combout => \u_qsys|nios2_qsys|D_src2_reg[25]~91_combout\);

-- Location: LCCOMB_X22_Y8_N4
\u_qsys|nios2_qsys|D_src2_reg[25]~92\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[2]~118_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[25]~91_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[2]~119_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[25]~89_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[25]~92_combout\);

-- Location: LCCOMB_X22_Y8_N26
\u_qsys|nios2_qsys|D_src2[25]~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ctrl_hi_imm16~q\,
	datab => \u_qsys|nios2_qsys|D_iw\(15),
	datac => \u_qsys|nios2_qsys|D_ctrl_unsigned_lo_imm16~q\,
	datad => \u_qsys|nios2_qsys|D_iw\(21),
	combout => \u_qsys|nios2_qsys|D_src2[25]~43_combout\);

-- Location: LCCOMB_X22_Y8_N2
\u_qsys|nios2_qsys|D_src2[25]~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2[30]~14_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[25]~92_combout\,
	datac => \u_qsys|nios2_qsys|D_ctrl_src2_choose_imm~q\,
	datad => \u_qsys|nios2_qsys|D_src2[25]~43_combout\,
	combout => \u_qsys|nios2_qsys|D_src2[25]~44_combout\);

-- Location: FF_X22_Y8_N3
\u_qsys|nios2_qsys|E_src2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2[25]~44_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2\(25));

-- Location: LCCOMB_X22_Y8_N20
\u_qsys|nios2_qsys|M_src2[25]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_src2\(25),
	combout => \u_qsys|nios2_qsys|M_src2[25]~feeder_combout\);

-- Location: FF_X22_Y8_N21
\u_qsys|nios2_qsys|M_src2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_src2[25]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src2\(25));

-- Location: LCCOMB_X22_Y8_N10
\u_qsys|nios2_qsys|A_mul_src2_nxt[25]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datad => \u_qsys|nios2_qsys|M_src2\(25),
	combout => \u_qsys|nios2_qsys|A_mul_src2_nxt[25]~25_combout\);

-- Location: FF_X22_Y8_N11
\u_qsys|nios2_qsys|A_mul_src2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_src2_nxt[25]~25_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_src2\(25));

-- Location: LCCOMB_X22_Y12_N18
\u_qsys|nios2_qsys|A_mul_src2_nxt[9]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datac => \u_qsys|nios2_qsys|M_src2\(9),
	datad => \u_qsys|nios2_qsys|A_mul_src2\(25),
	combout => \u_qsys|nios2_qsys|A_mul_src2_nxt[9]~9_combout\);

-- Location: FF_X21_Y13_N19
\u_qsys|nios2_qsys|A_mul_partial_prod[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_partial_prod[25]~34_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_partial_prod\(25));

-- Location: FF_X21_Y11_N19
\u_qsys|nios2_qsys|A_mul_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_result[25]~82_combout\,
	asdata => \u_qsys|nios2_qsys|A_mul_partial_prod\(25),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_result\(25));

-- Location: FF_X22_Y5_N21
\u_qsys|nios2_qsys|M_rot_prestep2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_rot_prestep2[1]~4_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot_prestep2[29]~21_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|Add7~5_combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_prestep2\(1));

-- Location: FF_X22_Y5_N15
\u_qsys|nios2_qsys|M_rot_prestep2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_rot_prestep2[9]~7_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot_prestep2[5]~20_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|Add7~5_combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_prestep2\(9));

-- Location: LCCOMB_X26_Y5_N2
\u_qsys|nios2_qsys|M_rot[25]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot_prestep2\(1),
	datac => \u_qsys|nios2_qsys|M_rot_rn\(3),
	datad => \u_qsys|nios2_qsys|M_rot_prestep2\(9),
	combout => \u_qsys|nios2_qsys|M_rot[25]~4_combout\);

-- Location: FF_X22_Y5_N1
\u_qsys|nios2_qsys|M_rot_prestep2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_rot_prestep2[17]~6_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot_prestep2[13]~23_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|Add7~5_combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_prestep2\(17));

-- Location: LCCOMB_X22_Y5_N26
\u_qsys|nios2_qsys|M_rot_prestep2[25]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add7~3_combout\,
	datab => \u_qsys|nios2_qsys|E_rot_prestep1[23]~21_combout\,
	datad => \u_qsys|nios2_qsys|E_rot_prestep1[25]~20_combout\,
	combout => \u_qsys|nios2_qsys|M_rot_prestep2[25]~5_combout\);

-- Location: FF_X22_Y5_N27
\u_qsys|nios2_qsys|M_rot_prestep2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_rot_prestep2[25]~5_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot_prestep2[21]~22_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|Add7~5_combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_prestep2\(25));

-- Location: LCCOMB_X26_Y5_N16
\u_qsys|nios2_qsys|M_rot[25]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot_prestep2\(17),
	datac => \u_qsys|nios2_qsys|M_rot_rn\(3),
	datad => \u_qsys|nios2_qsys|M_rot_prestep2\(25),
	combout => \u_qsys|nios2_qsys|M_rot[25]~3_combout\);

-- Location: LCCOMB_X26_Y5_N10
\u_qsys|nios2_qsys|M_rot[25]~56\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_rn\(4),
	datab => \u_qsys|nios2_qsys|M_rot[25]~4_combout\,
	datad => \u_qsys|nios2_qsys|M_rot[25]~3_combout\,
	combout => \u_qsys|nios2_qsys|M_rot[25]~56_combout\);

-- Location: LCCOMB_X25_Y6_N14
\u_qsys|nios2_qsys|E_rot_mask[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src2\(2),
	datab => \u_qsys|nios2_qsys|E_ctrl_shift_rot_right~q\,
	datac => \u_qsys|nios2_qsys|E_src2\(1),
	datad => \u_qsys|nios2_qsys|E_src2\(0),
	combout => \u_qsys|nios2_qsys|E_rot_mask[1]~1_combout\);

-- Location: FF_X25_Y6_N15
\u_qsys|nios2_qsys|M_rot_mask[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_rot_mask[1]~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_mask\(1));

-- Location: LCCOMB_X26_Y8_N18
\u_qsys|nios2_qsys|M_rot_lut3[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_sel_fill3~q\,
	datad => \u_qsys|nios2_qsys|M_rot_mask\(1),
	combout => \u_qsys|nios2_qsys|M_rot_lut3[1]~7_combout\);

-- Location: LCCOMB_X25_Y8_N20
\u_qsys|nios2_qsys|A_shift_rot_result[25]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_fill_bit~q\,
	datac => \u_qsys|nios2_qsys|M_rot[25]~56_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_lut3[1]~7_combout\,
	combout => \u_qsys|nios2_qsys|A_shift_rot_result[25]~25_combout\);

-- Location: FF_X25_Y8_N21
\u_qsys|nios2_qsys|A_shift_rot_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_shift_rot_result[25]~25_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot[25]~56_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|M_rot_pass3~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_shift_rot_result\(25));

-- Location: LCCOMB_X25_Y12_N18
\u_qsys|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_readdata_d1\(25),
	datab => \u_qsys|nios2_qsys|A_slow_ld_data_sign_bit~2_combout\,
	datac => \u_qsys|nios2_qsys|A_ctrl_ld_signed~q\,
	datad => \u_qsys|nios2_qsys|A_ld_align_byte2_byte3_fill~q\,
	combout => \u_qsys|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[1]~7_combout\);

-- Location: FF_X25_Y12_N19
\u_qsys|nios2_qsys|A_slow_inst_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[1]~7_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_slow_inst_result\(25));

-- Location: LCCOMB_X25_Y8_N22
\u_qsys|nios2_qsys|A_wr_data_unfiltered[25]~93\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_inst_result\(25),
	datab => \u_qsys|nios2_qsys|A_slow_inst_result\(25),
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~53_combout\,
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~17_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[25]~93_combout\);

-- Location: LCCOMB_X25_Y8_N16
\u_qsys|nios2_qsys|A_wr_data_unfiltered[25]~94\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~53_combout\,
	datab => \u_qsys|nios2_qsys|A_shift_rot_result\(25),
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[25]~93_combout\,
	datad => \u_qsys|nios2_qsys|A_data_ram_ld_align_fill_bit~combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[25]~94_combout\);

-- Location: LCCOMB_X22_Y8_N14
\u_qsys|nios2_qsys|A_wr_data_unfiltered[25]~95\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_ctrl_mul_lsw~q\,
	datac => \u_qsys|nios2_qsys|A_mul_result\(25),
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[25]~94_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[25]~95_combout\);

-- Location: FF_X22_Y8_N15
\u_qsys|nios2_qsys|W_wr_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_wr_data_unfiltered[25]~95_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|W_wr_data\(25));

-- Location: LCCOMB_X22_Y8_N22
\u_qsys|nios2_qsys|D_src1_reg[25]~76\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(25),
	datab => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[25]~95_combout\,
	datad => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[25]~76_combout\);

-- Location: LCCOMB_X22_Y8_N8
\u_qsys|nios2_qsys|D_src1_reg[25]~77\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|W_wr_data\(25),
	datab => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	datac => \u_qsys|nios2_qsys|D_src1_reg[25]~76_combout\,
	datad => \u_qsys|nios2_qsys|M_alu_result\(25),
	combout => \u_qsys|nios2_qsys|D_src1_reg[25]~77_combout\);

-- Location: LCCOMB_X22_Y8_N28
\u_qsys|nios2_qsys|D_src1_reg[25]~78\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src1_reg[2]~3_combout\,
	datab => \u_qsys|nios2_qsys|D_src1_reg[2]~2_combout\,
	datac => \u_qsys|nios2_qsys|D_src1_reg[25]~77_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[25]~89_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[25]~78_combout\);

-- Location: FF_X22_Y8_N29
\u_qsys|nios2_qsys|E_src1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src1_reg[25]~78_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src1\(25));

-- Location: FF_X22_Y12_N25
\u_qsys|nios2_qsys|M_src1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_src1\(25),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src1\(25));

-- Location: LCCOMB_X22_Y12_N24
\u_qsys|nios2_qsys|A_mul_src1_nxt[25]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_mul_src1[9]~_Duplicate_1_q\,
	datac => \u_qsys|nios2_qsys|M_src1\(25),
	datad => \u_qsys|nios2_qsys|A_mul_stall~q\,
	combout => \u_qsys|nios2_qsys|A_mul_src1_nxt[25]~25_combout\);

-- Location: FF_X21_Y13_N29
\u_qsys|nios2_qsys|A_mul_partial_prod[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_partial_prod[30]~44_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_partial_prod\(30));

-- Location: FF_X21_Y11_N29
\u_qsys|nios2_qsys|A_mul_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_result[30]~92_combout\,
	asdata => \u_qsys|nios2_qsys|A_mul_partial_prod\(30),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_result\(30));

-- Location: LCCOMB_X25_Y12_N30
\u_qsys|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[6]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_readdata_d1\(30),
	datab => \u_qsys|nios2_qsys|A_ld_align_byte2_byte3_fill~q\,
	datac => \u_qsys|nios2_qsys|A_ctrl_ld_signed~q\,
	datad => \u_qsys|nios2_qsys|A_slow_ld_data_sign_bit~2_combout\,
	combout => \u_qsys|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[6]~5_combout\);

-- Location: FF_X25_Y12_N31
\u_qsys|nios2_qsys|A_slow_inst_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[6]~5_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_slow_inst_result\(30));

-- Location: LCCOMB_X16_Y11_N0
\u_qsys|nios2_qsys|M_inst_result[30]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_ctrl_mem~q\,
	datac => \u_qsys|nios2_qsys|M_alu_result\(30),
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(30),
	combout => \u_qsys|nios2_qsys|M_inst_result[30]~10_combout\);

-- Location: FF_X16_Y11_N1
\u_qsys|nios2_qsys|A_inst_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_inst_result[30]~10_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|M_ctrl_rdctl_inst~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_inst_result\(30));

-- Location: LCCOMB_X16_Y11_N8
\u_qsys|nios2_qsys|A_wr_data_unfiltered[30]~87\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_slow_inst_result\(30),
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~17_combout\,
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~53_combout\,
	datad => \u_qsys|nios2_qsys|A_inst_result\(30),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[30]~87_combout\);

-- Location: LCCOMB_X24_Y5_N26
\u_qsys|nios2_qsys|M_rot_prestep2[22]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add7~3_combout\,
	datab => \u_qsys|nios2_qsys|E_rot_prestep1[22]~6_combout\,
	datad => \u_qsys|nios2_qsys|E_rot_prestep1[20]~7_combout\,
	combout => \u_qsys|nios2_qsys|M_rot_prestep2[22]~26_combout\);

-- Location: FF_X24_Y5_N27
\u_qsys|nios2_qsys|M_rot_prestep2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_rot_prestep2[22]~26_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot_prestep2[18]~10_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|Add7~5_combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_prestep2\(22));

-- Location: LCCOMB_X25_Y5_N18
\u_qsys|nios2_qsys|M_rot[14]~51\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_prestep2\(22),
	datac => \u_qsys|nios2_qsys|M_rot_prestep2\(30),
	datad => \u_qsys|nios2_qsys|M_rot_rn\(3),
	combout => \u_qsys|nios2_qsys|M_rot[14]~51_combout\);

-- Location: FF_X24_Y5_N9
\u_qsys|nios2_qsys|M_rot_prestep2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_rot_prestep2[14]~27_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot_prestep2[10]~11_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|Add7~5_combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_prestep2\(14));

-- Location: LCCOMB_X25_Y5_N0
\u_qsys|nios2_qsys|M_rot[14]~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_prestep2\(6),
	datac => \u_qsys|nios2_qsys|M_rot_prestep2\(14),
	datad => \u_qsys|nios2_qsys|M_rot_rn\(3),
	combout => \u_qsys|nios2_qsys|M_rot[14]~50_combout\);

-- Location: LCCOMB_X25_Y5_N4
\u_qsys|nios2_qsys|M_rot[30]~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_rn\(4),
	datab => \u_qsys|nios2_qsys|M_rot[14]~51_combout\,
	datad => \u_qsys|nios2_qsys|M_rot[14]~50_combout\,
	combout => \u_qsys|nios2_qsys|M_rot[30]~52_combout\);

-- Location: LCCOMB_X25_Y6_N4
\u_qsys|nios2_qsys|E_rot_mask[6]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src2\(2),
	datab => \u_qsys|nios2_qsys|E_ctrl_shift_rot_right~q\,
	datac => \u_qsys|nios2_qsys|E_src2\(1),
	datad => \u_qsys|nios2_qsys|E_src2\(0),
	combout => \u_qsys|nios2_qsys|E_rot_mask[6]~4_combout\);

-- Location: FF_X25_Y6_N5
\u_qsys|nios2_qsys|M_rot_mask[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_rot_mask[6]~4_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_mask\(6));

-- Location: LCCOMB_X26_Y8_N24
\u_qsys|nios2_qsys|M_rot_lut3[6]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_sel_fill3~q\,
	datad => \u_qsys|nios2_qsys|M_rot_mask\(6),
	combout => \u_qsys|nios2_qsys|M_rot_lut3[6]~5_combout\);

-- Location: LCCOMB_X25_Y8_N8
\u_qsys|nios2_qsys|A_shift_rot_result[30]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_fill_bit~q\,
	datac => \u_qsys|nios2_qsys|M_rot[30]~52_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_lut3[6]~5_combout\,
	combout => \u_qsys|nios2_qsys|A_shift_rot_result[30]~30_combout\);

-- Location: FF_X25_Y8_N9
\u_qsys|nios2_qsys|A_shift_rot_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_shift_rot_result[30]~30_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot[30]~52_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|M_rot_pass3~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_shift_rot_result\(30));

-- Location: LCCOMB_X16_Y11_N2
\u_qsys|nios2_qsys|A_wr_data_unfiltered[30]~88\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_data_ram_ld_align_fill_bit~combout\,
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~53_combout\,
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[30]~87_combout\,
	datad => \u_qsys|nios2_qsys|A_shift_rot_result\(30),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[30]~88_combout\);

-- Location: LCCOMB_X16_Y11_N30
\u_qsys|nios2_qsys|A_wr_data_unfiltered[30]~89\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_ctrl_mul_lsw~q\,
	datab => \u_qsys|nios2_qsys|A_mul_result\(30),
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[30]~88_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[30]~89_combout\);

-- Location: FF_X16_Y11_N31
\u_qsys|nios2_qsys|W_wr_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_wr_data_unfiltered[30]~89_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|W_wr_data\(30));

-- Location: LCCOMB_X16_Y11_N16
\u_qsys|nios2_qsys|D_src1_reg[30]~69\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[30]~89_combout\,
	datab => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	datac => \u_qsys|nios2_qsys|M_alu_result\(30),
	datad => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[30]~69_combout\);

-- Location: LCCOMB_X16_Y11_N18
\u_qsys|nios2_qsys|D_src1_reg[30]~70\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	datab => \u_qsys|nios2_qsys|W_wr_data\(30),
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(30),
	datad => \u_qsys|nios2_qsys|D_src1_reg[30]~69_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[30]~70_combout\);

-- Location: LCCOMB_X19_Y5_N18
\u_qsys|nios2_qsys|D_src1_reg[30]~71\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src1_reg[30]~70_combout\,
	datab => \u_qsys|nios2_qsys|D_src1_reg[2]~3_combout\,
	datac => \u_qsys|nios2_qsys|D_src1_reg[2]~2_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[30]~83_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[30]~71_combout\);

-- Location: FF_X19_Y5_N19
\u_qsys|nios2_qsys|E_src1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src1_reg[30]~71_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src1\(30));

-- Location: LCCOMB_X21_Y6_N30
\u_qsys|nios2_qsys|E_rot_prestep1[30]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_src1\(30),
	datac => \u_qsys|nios2_qsys|E_src1\(29),
	datad => \u_qsys|nios2_qsys|Add7~1_combout\,
	combout => \u_qsys|nios2_qsys|E_rot_prestep1[30]~10_combout\);

-- Location: LCCOMB_X24_Y5_N4
\u_qsys|nios2_qsys|M_rot_prestep2[30]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add7~3_combout\,
	datab => \u_qsys|nios2_qsys|E_rot_prestep1[30]~10_combout\,
	datad => \u_qsys|nios2_qsys|E_rot_prestep1[28]~11_combout\,
	combout => \u_qsys|nios2_qsys|M_rot_prestep2[30]~25_combout\);

-- Location: FF_X24_Y5_N5
\u_qsys|nios2_qsys|M_rot_prestep2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_rot_prestep2[30]~25_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot_prestep2[26]~9_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|Add7~5_combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_prestep2\(30));

-- Location: LCCOMB_X25_Y5_N16
\u_qsys|nios2_qsys|M_rot[22]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_prestep2\(6),
	datac => \u_qsys|nios2_qsys|M_rot_prestep2\(30),
	datad => \u_qsys|nios2_qsys|M_rot_rn\(3),
	combout => \u_qsys|nios2_qsys|M_rot[22]~13_combout\);

-- Location: LCCOMB_X25_Y5_N6
\u_qsys|nios2_qsys|M_rot[22]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_prestep2\(14),
	datac => \u_qsys|nios2_qsys|M_rot_prestep2\(22),
	datad => \u_qsys|nios2_qsys|M_rot_rn\(3),
	combout => \u_qsys|nios2_qsys|M_rot[22]~12_combout\);

-- Location: LCCOMB_X25_Y5_N28
\u_qsys|nios2_qsys|M_rot[22]~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_rn\(4),
	datab => \u_qsys|nios2_qsys|M_rot[22]~13_combout\,
	datad => \u_qsys|nios2_qsys|M_rot[22]~12_combout\,
	combout => \u_qsys|nios2_qsys|M_rot[22]~37_combout\);

-- Location: LCCOMB_X24_Y6_N8
\u_qsys|nios2_qsys|E_rot_sel_fill2~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src2\(4),
	datab => \u_qsys|nios2_qsys|E_ctrl_shift_rot_right~q\,
	datac => \u_qsys|nios2_qsys|E_src2\(3),
	datad => \u_qsys|nios2_qsys|E_ctrl_shift_rot_left~q\,
	combout => \u_qsys|nios2_qsys|E_rot_sel_fill2~0_combout\);

-- Location: FF_X24_Y6_N9
\u_qsys|nios2_qsys|M_rot_sel_fill2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_rot_sel_fill2~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_sel_fill2~q\);

-- Location: LCCOMB_X26_Y8_N10
\u_qsys|nios2_qsys|M_rot_lut2[6]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|M_rot_sel_fill2~q\,
	datad => \u_qsys|nios2_qsys|M_rot_mask\(6),
	combout => \u_qsys|nios2_qsys|M_rot_lut2[6]~4_combout\);

-- Location: LCCOMB_X26_Y8_N20
\u_qsys|nios2_qsys|A_shift_rot_result[22]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot_fill_bit~q\,
	datac => \u_qsys|nios2_qsys|M_rot[22]~37_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_lut2[6]~4_combout\,
	combout => \u_qsys|nios2_qsys|A_shift_rot_result[22]~22_combout\);

-- Location: LCCOMB_X24_Y6_N6
\u_qsys|nios2_qsys|E_rot_pass2~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src2\(4),
	datab => \u_qsys|nios2_qsys|E_ctrl_shift_rot_right~q\,
	datac => \u_qsys|nios2_qsys|E_src2\(3),
	datad => \u_qsys|nios2_qsys|E_ctrl_shift_rot_left~q\,
	combout => \u_qsys|nios2_qsys|E_rot_pass2~0_combout\);

-- Location: LCCOMB_X24_Y6_N10
\u_qsys|nios2_qsys|E_rot_pass2~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|E_ctrl_rot~q\,
	datad => \u_qsys|nios2_qsys|E_rot_pass2~0_combout\,
	combout => \u_qsys|nios2_qsys|E_rot_pass2~1_combout\);

-- Location: FF_X24_Y6_N11
\u_qsys|nios2_qsys|M_rot_pass2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_rot_pass2~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_pass2~q\);

-- Location: FF_X26_Y8_N21
\u_qsys|nios2_qsys|A_shift_rot_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_shift_rot_result[22]~22_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot[22]~37_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|M_rot_pass2~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_shift_rot_result\(22));

-- Location: LCCOMB_X25_Y12_N8
\u_qsys|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[6]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_ctrl_ld_signed~q\,
	datab => \u_qsys|nios2_qsys|A_slow_ld_data_sign_bit~2_combout\,
	datac => \u_qsys|nios2_qsys|d_readdata_d1\(22),
	datad => \u_qsys|nios2_qsys|A_ld_align_byte2_byte3_fill~q\,
	combout => \u_qsys|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[6]~4_combout\);

-- Location: FF_X25_Y12_N9
\u_qsys|nios2_qsys|A_slow_inst_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[6]~4_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_slow_inst_result\(22));

-- Location: LCCOMB_X22_Y11_N24
\u_qsys|nios2_qsys|M_inst_result[22]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_ctrl_mem~q\,
	datac => \u_qsys|nios2_qsys|M_alu_result\(22),
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(22),
	combout => \u_qsys|nios2_qsys|M_inst_result[22]~12_combout\);

-- Location: FF_X22_Y11_N25
\u_qsys|nios2_qsys|A_inst_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_inst_result[22]~12_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|M_ctrl_rdctl_inst~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_inst_result\(22));

-- Location: LCCOMB_X22_Y11_N26
\u_qsys|nios2_qsys|A_wr_data_unfiltered[22]~66\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_slow_inst_result\(22),
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~53_combout\,
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~17_combout\,
	datad => \u_qsys|nios2_qsys|A_inst_result\(22),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[22]~66_combout\);

-- Location: LCCOMB_X22_Y11_N4
\u_qsys|nios2_qsys|A_wr_data_unfiltered[22]~67\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_data_ram_ld_align_fill_bit~combout\,
	datab => \u_qsys|nios2_qsys|A_shift_rot_result\(22),
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[22]~66_combout\,
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~53_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[22]~67_combout\);

-- Location: LCCOMB_X22_Y11_N16
\u_qsys|nios2_qsys|A_wr_data_unfiltered[22]~68\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_ctrl_mul_lsw~q\,
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[22]~67_combout\,
	datad => \u_qsys|nios2_qsys|A_mul_result\(22),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[22]~68_combout\);

-- Location: LCCOMB_X19_Y8_N20
\u_qsys|nios2_qsys|D_src1_reg[22]~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	datab => \u_qsys|nios2_qsys|M_alu_result\(22),
	datac => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[22]~68_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[22]~48_combout\);

-- Location: FF_X22_Y11_N17
\u_qsys|nios2_qsys|W_wr_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_wr_data_unfiltered[22]~68_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|W_wr_data\(22));

-- Location: LCCOMB_X19_Y7_N6
\u_qsys|nios2_qsys|D_src1_reg[22]~49\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src1_reg[22]~48_combout\,
	datab => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(22),
	datad => \u_qsys|nios2_qsys|W_wr_data\(22),
	combout => \u_qsys|nios2_qsys|D_src1_reg[22]~49_combout\);

-- Location: LCCOMB_X19_Y7_N0
\u_qsys|nios2_qsys|D_src1_reg[22]~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src1_reg[2]~2_combout\,
	datab => \u_qsys|nios2_qsys|D_src1_reg[2]~3_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[22]~55_combout\,
	datad => \u_qsys|nios2_qsys|D_src1_reg[22]~49_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[22]~50_combout\);

-- Location: FF_X19_Y7_N1
\u_qsys|nios2_qsys|E_src1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src1_reg[22]~50_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src1\(22));

-- Location: LCCOMB_X19_Y7_N18
\u_qsys|nios2_qsys|E_logic_result[22]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_logic_op\(1),
	datab => \u_qsys|nios2_qsys|E_logic_op\(0),
	datac => \u_qsys|nios2_qsys|E_src2\(22),
	datad => \u_qsys|nios2_qsys|E_src1\(22),
	combout => \u_qsys|nios2_qsys|E_logic_result[22]~4_combout\);

-- Location: LCCOMB_X19_Y7_N8
\u_qsys|nios2_qsys|D_src2_reg[22]~55\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_ctrl_logic~q\,
	datab => \u_qsys|nios2_qsys|E_logic_result[22]~4_combout\,
	datac => \u_qsys|nios2_qsys|E_alu_result~0_combout\,
	datad => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[23]~46_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[22]~55_combout\);

-- Location: LCCOMB_X19_Y8_N26
\u_qsys|nios2_qsys|D_src2_reg[22]~56\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[22]~68_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datad => \u_qsys|nios2_qsys|M_alu_result\(22),
	combout => \u_qsys|nios2_qsys|D_src2_reg[22]~56_combout\);

-- Location: LCCOMB_X19_Y7_N2
\u_qsys|nios2_qsys|D_src2_reg[22]~57\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[22]~56_combout\,
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	datac => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datad => \u_qsys|nios2_qsys|W_wr_data\(22),
	combout => \u_qsys|nios2_qsys|D_src2_reg[22]~57_combout\);

-- Location: LCCOMB_X19_Y7_N28
\u_qsys|nios2_qsys|D_src2_reg[22]~58\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[2]~119_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[2]~118_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[22]~55_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[22]~57_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[22]~58_combout\);

-- Location: LCCOMB_X19_Y6_N8
\u_qsys|nios2_qsys|D_src2[22]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2[22]~23_combout\,
	datab => \u_qsys|nios2_qsys|D_ctrl_src2_choose_imm~q\,
	datac => \u_qsys|nios2_qsys|D_src2[30]~14_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[22]~58_combout\,
	combout => \u_qsys|nios2_qsys|D_src2[22]~24_combout\);

-- Location: FF_X19_Y6_N9
\u_qsys|nios2_qsys|E_src2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2[22]~24_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2\(22));

-- Location: LCCOMB_X24_Y7_N22
\u_qsys|nios2_qsys|M_src2[22]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_src2\(22),
	combout => \u_qsys|nios2_qsys|M_src2[22]~feeder_combout\);

-- Location: FF_X24_Y7_N23
\u_qsys|nios2_qsys|M_src2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_src2[22]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src2\(22));

-- Location: LCCOMB_X24_Y7_N30
\u_qsys|nios2_qsys|A_mul_src2_nxt[22]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_src2\(22),
	datad => \u_qsys|nios2_qsys|A_mul_stall~q\,
	combout => \u_qsys|nios2_qsys|A_mul_src2_nxt[22]~22_combout\);

-- Location: FF_X24_Y7_N31
\u_qsys|nios2_qsys|A_mul_src2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_src2_nxt[22]~22_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_src2\(22));

-- Location: FF_X24_Y7_N1
\u_qsys|nios2_qsys|M_src2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_src2\(6),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src2\(6));

-- Location: LCCOMB_X24_Y7_N0
\u_qsys|nios2_qsys|A_mul_src2_nxt[6]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_src2\(22),
	datac => \u_qsys|nios2_qsys|M_src2\(6),
	datad => \u_qsys|nios2_qsys|A_mul_stall~q\,
	combout => \u_qsys|nios2_qsys|A_mul_src2_nxt[6]~6_combout\);

-- Location: FF_X21_Y13_N15
\u_qsys|nios2_qsys|A_mul_partial_prod[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_partial_prod[23]~30_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_partial_prod\(23));

-- Location: FF_X21_Y11_N15
\u_qsys|nios2_qsys|A_mul_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_result[23]~78_combout\,
	asdata => \u_qsys|nios2_qsys|A_mul_partial_prod\(23),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_result\(23));

-- Location: LCCOMB_X25_Y5_N24
\u_qsys|nios2_qsys|M_rot[23]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot_prestep2\(15),
	datac => \u_qsys|nios2_qsys|M_rot_prestep2\(23),
	datad => \u_qsys|nios2_qsys|M_rot_rn\(3),
	combout => \u_qsys|nios2_qsys|M_rot[23]~9_combout\);

-- Location: LCCOMB_X25_Y5_N10
\u_qsys|nios2_qsys|M_rot[23]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_prestep2\(7),
	datac => \u_qsys|nios2_qsys|M_rot_prestep2\(31),
	datad => \u_qsys|nios2_qsys|M_rot_rn\(3),
	combout => \u_qsys|nios2_qsys|M_rot[23]~10_combout\);

-- Location: LCCOMB_X25_Y5_N14
\u_qsys|nios2_qsys|M_rot[23]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_rn\(4),
	datab => \u_qsys|nios2_qsys|M_rot[23]~9_combout\,
	datad => \u_qsys|nios2_qsys|M_rot[23]~10_combout\,
	combout => \u_qsys|nios2_qsys|M_rot[23]~38_combout\);

-- Location: LCCOMB_X26_Y6_N6
\u_qsys|nios2_qsys|M_rot_lut2[7]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot_sel_fill2~q\,
	datad => \u_qsys|nios2_qsys|M_rot_mask\(7),
	combout => \u_qsys|nios2_qsys|M_rot_lut2[7]~5_combout\);

-- Location: LCCOMB_X24_Y8_N26
\u_qsys|nios2_qsys|A_shift_rot_result[23]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot_fill_bit~q\,
	datac => \u_qsys|nios2_qsys|M_rot[23]~38_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_lut2[7]~5_combout\,
	combout => \u_qsys|nios2_qsys|A_shift_rot_result[23]~23_combout\);

-- Location: FF_X24_Y8_N27
\u_qsys|nios2_qsys|A_shift_rot_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_shift_rot_result[23]~23_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot[23]~38_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|M_rot_pass2~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_shift_rot_result\(23));

-- Location: LCCOMB_X25_Y12_N26
\u_qsys|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[7]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_readdata_d1\(23),
	datab => \u_qsys|nios2_qsys|A_ld_align_byte2_byte3_fill~q\,
	datac => \u_qsys|nios2_qsys|A_ctrl_ld_signed~q\,
	datad => \u_qsys|nios2_qsys|A_slow_ld_data_sign_bit~2_combout\,
	combout => \u_qsys|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[7]~5_combout\);

-- Location: FF_X25_Y12_N27
\u_qsys|nios2_qsys|A_slow_inst_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[7]~5_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_slow_inst_result\(23));

-- Location: FF_X23_Y6_N5
\u_qsys|nios2_qsys|M_alu_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[23]~59_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_alu_result\(23));

-- Location: LCCOMB_X23_Y6_N8
\u_qsys|nios2_qsys|M_inst_result[23]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(23),
	datab => \u_qsys|nios2_qsys|M_alu_result\(23),
	datac => \u_qsys|nios2_qsys|M_ctrl_mem~q\,
	combout => \u_qsys|nios2_qsys|M_inst_result[23]~6_combout\);

-- Location: FF_X23_Y6_N9
\u_qsys|nios2_qsys|A_inst_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_inst_result[23]~6_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|M_ctrl_rdctl_inst~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_inst_result\(23));

-- Location: LCCOMB_X24_Y8_N2
\u_qsys|nios2_qsys|A_wr_data_unfiltered[23]~69\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_slow_inst_result\(23),
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~17_combout\,
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~53_combout\,
	datad => \u_qsys|nios2_qsys|A_inst_result\(23),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[23]~69_combout\);

-- Location: LCCOMB_X24_Y8_N20
\u_qsys|nios2_qsys|A_wr_data_unfiltered[23]~70\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~53_combout\,
	datab => \u_qsys|nios2_qsys|A_data_ram_ld_align_fill_bit~combout\,
	datac => \u_qsys|nios2_qsys|A_shift_rot_result\(23),
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[23]~69_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[23]~70_combout\);

-- Location: LCCOMB_X23_Y6_N22
\u_qsys|nios2_qsys|A_wr_data_unfiltered[23]~71\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_ctrl_mul_lsw~q\,
	datac => \u_qsys|nios2_qsys|A_mul_result\(23),
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[23]~70_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[23]~71_combout\);

-- Location: FF_X23_Y6_N23
\u_qsys|nios2_qsys|W_wr_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_wr_data_unfiltered[23]~71_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|W_wr_data\(23));

-- Location: LCCOMB_X23_Y6_N16
\u_qsys|nios2_qsys|D_src2_reg[23]~60\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[23]~71_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[23]~60_combout\);

-- Location: LCCOMB_X23_Y6_N2
\u_qsys|nios2_qsys|D_src2_reg[23]~61\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|W_wr_data\(23),
	datab => \u_qsys|nios2_qsys|D_src2_reg[23]~60_combout\,
	datac => \u_qsys|nios2_qsys|M_alu_result\(23),
	datad => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[23]~61_combout\);

-- Location: LCCOMB_X23_Y6_N20
\u_qsys|nios2_qsys|D_src2_reg[23]~62\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[2]~118_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[2]~119_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[23]~59_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[23]~61_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[23]~62_combout\);

-- Location: LCCOMB_X23_Y6_N18
\u_qsys|nios2_qsys|D_src2[23]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2[23]~25_combout\,
	datab => \u_qsys|nios2_qsys|D_src2[30]~14_combout\,
	datac => \u_qsys|nios2_qsys|D_ctrl_src2_choose_imm~q\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[23]~62_combout\,
	combout => \u_qsys|nios2_qsys|D_src2[23]~26_combout\);

-- Location: FF_X23_Y6_N19
\u_qsys|nios2_qsys|E_src2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2[23]~26_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2\(23));

-- Location: LCCOMB_X23_Y6_N0
\u_qsys|nios2_qsys|Add17|auto_generated|_~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_ctrl_alu_subtract~q\,
	datad => \u_qsys|nios2_qsys|E_src2\(23),
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|_~19_combout\);

-- Location: LCCOMB_X23_Y6_N6
\u_qsys|nios2_qsys|E_logic_result[23]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_logic_op\(0),
	datab => \u_qsys|nios2_qsys|E_src1\(23),
	datac => \u_qsys|nios2_qsys|E_logic_op\(1),
	datad => \u_qsys|nios2_qsys|E_src2\(23),
	combout => \u_qsys|nios2_qsys|E_logic_result[23]~5_combout\);

-- Location: LCCOMB_X23_Y6_N4
\u_qsys|nios2_qsys|D_src2_reg[23]~59\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[24]~48_combout\,
	datab => \u_qsys|nios2_qsys|E_ctrl_logic~q\,
	datac => \u_qsys|nios2_qsys|E_alu_result~0_combout\,
	datad => \u_qsys|nios2_qsys|E_logic_result[23]~5_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[23]~59_combout\);

-- Location: LCCOMB_X23_Y6_N14
\u_qsys|nios2_qsys|D_src1_reg[23]~51\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	datab => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[23]~71_combout\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(23),
	combout => \u_qsys|nios2_qsys|D_src1_reg[23]~51_combout\);

-- Location: LCCOMB_X23_Y6_N24
\u_qsys|nios2_qsys|D_src1_reg[23]~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|W_wr_data\(23),
	datab => \u_qsys|nios2_qsys|M_alu_result\(23),
	datac => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	datad => \u_qsys|nios2_qsys|D_src1_reg[23]~51_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[23]~52_combout\);

-- Location: LCCOMB_X23_Y6_N28
\u_qsys|nios2_qsys|D_src1_reg[23]~53\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src1_reg[2]~3_combout\,
	datab => \u_qsys|nios2_qsys|D_src1_reg[2]~2_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[23]~59_combout\,
	datad => \u_qsys|nios2_qsys|D_src1_reg[23]~52_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[23]~53_combout\);

-- Location: FF_X23_Y6_N29
\u_qsys|nios2_qsys|E_src1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src1_reg[23]~53_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src1\(23));

-- Location: LCCOMB_X21_Y5_N26
\u_qsys|nios2_qsys|E_rot_prestep1[24]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_src1\(23),
	datac => \u_qsys|nios2_qsys|Add7~1_combout\,
	datad => \u_qsys|nios2_qsys|E_src1\(24),
	combout => \u_qsys|nios2_qsys|E_rot_prestep1[24]~5_combout\);

-- Location: LCCOMB_X24_Y5_N10
\u_qsys|nios2_qsys|M_rot_prestep2[26]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add7~3_combout\,
	datab => \u_qsys|nios2_qsys|E_rot_prestep1[24]~5_combout\,
	datad => \u_qsys|nios2_qsys|E_rot_prestep1[26]~4_combout\,
	combout => \u_qsys|nios2_qsys|M_rot_prestep2[26]~9_combout\);

-- Location: FF_X24_Y5_N11
\u_qsys|nios2_qsys|M_rot_prestep2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_rot_prestep2[26]~9_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot_prestep2[22]~26_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|Add7~5_combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_prestep2\(26));

-- Location: LCCOMB_X25_Y4_N30
\u_qsys|nios2_qsys|M_rot[18]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot_prestep2\(26),
	datac => \u_qsys|nios2_qsys|M_rot_rn\(3),
	datad => \u_qsys|nios2_qsys|M_rot_prestep2\(2),
	combout => \u_qsys|nios2_qsys|M_rot[18]~25_combout\);

-- Location: LCCOMB_X25_Y4_N0
\u_qsys|nios2_qsys|M_rot[18]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot[18]~24_combout\,
	datac => \u_qsys|nios2_qsys|M_rot[18]~25_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_rn\(4),
	combout => \u_qsys|nios2_qsys|M_rot[18]~33_combout\);

-- Location: LCCOMB_X24_Y8_N10
\u_qsys|nios2_qsys|M_rot_lut2[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_sel_fill2~q\,
	datad => \u_qsys|nios2_qsys|M_rot_mask\(2),
	combout => \u_qsys|nios2_qsys|M_rot_lut2[2]~0_combout\);

-- Location: LCCOMB_X24_Y8_N24
\u_qsys|nios2_qsys|A_shift_rot_result[18]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot_fill_bit~q\,
	datac => \u_qsys|nios2_qsys|M_rot[18]~33_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_lut2[2]~0_combout\,
	combout => \u_qsys|nios2_qsys|A_shift_rot_result[18]~18_combout\);

-- Location: FF_X24_Y8_N25
\u_qsys|nios2_qsys|A_shift_rot_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_shift_rot_result[18]~18_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot[18]~33_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|M_rot_pass2~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_shift_rot_result\(18));

-- Location: LCCOMB_X25_Y12_N24
\u_qsys|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_readdata_d1\(18),
	datab => \u_qsys|nios2_qsys|A_ld_align_byte2_byte3_fill~q\,
	datac => \u_qsys|nios2_qsys|A_ctrl_ld_signed~q\,
	datad => \u_qsys|nios2_qsys|A_slow_ld_data_sign_bit~2_combout\,
	combout => \u_qsys|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[2]~0_combout\);

-- Location: FF_X25_Y12_N25
\u_qsys|nios2_qsys|A_slow_inst_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[2]~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_slow_inst_result\(18));

-- Location: FF_X23_Y10_N5
\u_qsys|nios2_qsys|M_alu_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[18]~39_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_alu_result\(18));

-- Location: LCCOMB_X23_Y12_N28
\u_qsys|nios2_qsys|M_inst_result[18]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_ctrl_mem~q\,
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(18),
	datad => \u_qsys|nios2_qsys|M_alu_result\(18),
	combout => \u_qsys|nios2_qsys|M_inst_result[18]~26_combout\);

-- Location: FF_X23_Y12_N29
\u_qsys|nios2_qsys|A_inst_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_inst_result[18]~26_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|M_ctrl_rdctl_inst~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_inst_result\(18));

-- Location: LCCOMB_X24_Y8_N6
\u_qsys|nios2_qsys|A_wr_data_unfiltered[18]~54\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_slow_inst_result\(18),
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~17_combout\,
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~53_combout\,
	datad => \u_qsys|nios2_qsys|A_inst_result\(18),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[18]~54_combout\);

-- Location: LCCOMB_X24_Y8_N0
\u_qsys|nios2_qsys|A_wr_data_unfiltered[18]~55\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_data_ram_ld_align_fill_bit~combout\,
	datab => \u_qsys|nios2_qsys|A_shift_rot_result\(18),
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~53_combout\,
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[18]~54_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[18]~55_combout\);

-- Location: LCCOMB_X23_Y10_N14
\u_qsys|nios2_qsys|A_wr_data_unfiltered[18]~56\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[18]~55_combout\,
	datab => \u_qsys|nios2_qsys|A_ctrl_mul_lsw~q\,
	datad => \u_qsys|nios2_qsys|A_mul_result\(18),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[18]~56_combout\);

-- Location: LCCOMB_X17_Y7_N10
\u_qsys|nios2_qsys|D_src1_reg[27]~60\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(27),
	datac => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[27]~80_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[27]~60_combout\);

-- Location: LCCOMB_X17_Y7_N12
\u_qsys|nios2_qsys|D_src1_reg[27]~61\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src1_reg[27]~60_combout\,
	datab => \u_qsys|nios2_qsys|M_alu_result\(27),
	datac => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	datad => \u_qsys|nios2_qsys|W_wr_data\(27),
	combout => \u_qsys|nios2_qsys|D_src1_reg[27]~61_combout\);

-- Location: LCCOMB_X18_Y5_N22
\u_qsys|nios2_qsys|D_src1_reg[27]~62\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src1_reg[2]~2_combout\,
	datab => \u_qsys|nios2_qsys|D_src1_reg[27]~61_combout\,
	datac => \u_qsys|nios2_qsys|D_src1_reg[2]~3_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[27]~71_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[27]~62_combout\);

-- Location: FF_X18_Y5_N23
\u_qsys|nios2_qsys|E_src1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src1_reg[27]~62_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src1\(27));

-- Location: LCCOMB_X21_Y6_N22
\u_qsys|nios2_qsys|E_rot_prestep1[27]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(27),
	datab => \u_qsys|nios2_qsys|E_src1\(26),
	datad => \u_qsys|nios2_qsys|Add7~1_combout\,
	combout => \u_qsys|nios2_qsys|E_rot_prestep1[27]~27_combout\);

-- Location: LCCOMB_X22_Y5_N4
\u_qsys|nios2_qsys|M_rot_prestep2[29]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add7~3_combout\,
	datab => \u_qsys|nios2_qsys|E_rot_prestep1[27]~27_combout\,
	datad => \u_qsys|nios2_qsys|E_rot_prestep1[29]~26_combout\,
	combout => \u_qsys|nios2_qsys|M_rot_prestep2[29]~21_combout\);

-- Location: FF_X22_Y5_N5
\u_qsys|nios2_qsys|M_rot_prestep2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_rot_prestep2[29]~21_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot_prestep2[25]~5_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|Add7~5_combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_prestep2\(29));

-- Location: LCCOMB_X23_Y5_N26
\u_qsys|nios2_qsys|M_rot[21]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot_prestep2\(29),
	datac => \u_qsys|nios2_qsys|M_rot_rn\(3),
	datad => \u_qsys|nios2_qsys|M_rot_prestep2\(5),
	combout => \u_qsys|nios2_qsys|M_rot[21]~16_combout\);

-- Location: LCCOMB_X23_Y5_N16
\u_qsys|nios2_qsys|M_rot[21]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_prestep2\(21),
	datac => \u_qsys|nios2_qsys|M_rot_rn\(3),
	datad => \u_qsys|nios2_qsys|M_rot_prestep2\(13),
	combout => \u_qsys|nios2_qsys|M_rot[21]~15_combout\);

-- Location: LCCOMB_X23_Y5_N30
\u_qsys|nios2_qsys|M_rot[21]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot[21]~16_combout\,
	datab => \u_qsys|nios2_qsys|M_rot[21]~15_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_rn\(4),
	combout => \u_qsys|nios2_qsys|M_rot[21]~36_combout\);

-- Location: LCCOMB_X23_Y8_N6
\u_qsys|nios2_qsys|M_rot_lut2[5]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot_mask\(5),
	datac => \u_qsys|nios2_qsys|M_rot_sel_fill2~q\,
	combout => \u_qsys|nios2_qsys|M_rot_lut2[5]~3_combout\);

-- Location: LCCOMB_X23_Y8_N0
\u_qsys|nios2_qsys|A_shift_rot_result[21]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_fill_bit~q\,
	datac => \u_qsys|nios2_qsys|M_rot[21]~36_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_lut2[5]~3_combout\,
	combout => \u_qsys|nios2_qsys|A_shift_rot_result[21]~21_combout\);

-- Location: FF_X23_Y8_N1
\u_qsys|nios2_qsys|A_shift_rot_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_shift_rot_result[21]~21_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot[21]~36_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|M_rot_pass2~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_shift_rot_result\(21));

-- Location: LCCOMB_X25_Y12_N6
\u_qsys|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[5]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_readdata_d1\(21),
	datab => \u_qsys|nios2_qsys|A_ld_align_byte2_byte3_fill~q\,
	datac => \u_qsys|nios2_qsys|A_ctrl_ld_signed~q\,
	datad => \u_qsys|nios2_qsys|A_slow_ld_data_sign_bit~2_combout\,
	combout => \u_qsys|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[5]~3_combout\);

-- Location: FF_X25_Y12_N7
\u_qsys|nios2_qsys|A_slow_inst_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[5]~3_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_slow_inst_result\(21));

-- Location: LCCOMB_X23_Y11_N16
\u_qsys|nios2_qsys|M_inst_result[21]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_alu_result\(21),
	datac => \u_qsys|nios2_qsys|M_ctrl_mem~q\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(21),
	combout => \u_qsys|nios2_qsys|M_inst_result[21]~14_combout\);

-- Location: FF_X23_Y11_N17
\u_qsys|nios2_qsys|A_inst_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_inst_result[21]~14_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|M_ctrl_rdctl_inst~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_inst_result\(21));

-- Location: LCCOMB_X23_Y11_N22
\u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~63\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~17_combout\,
	datab => \u_qsys|nios2_qsys|A_slow_inst_result\(21),
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~53_combout\,
	datad => \u_qsys|nios2_qsys|A_inst_result\(21),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~63_combout\);

-- Location: LCCOMB_X23_Y8_N26
\u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~64\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_data_ram_ld_align_fill_bit~combout\,
	datab => \u_qsys|nios2_qsys|A_shift_rot_result\(21),
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~53_combout\,
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~63_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~64_combout\);

-- Location: LCCOMB_X23_Y8_N8
\u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~65\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_ctrl_mul_lsw~q\,
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~64_combout\,
	datad => \u_qsys|nios2_qsys|A_mul_result\(21),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~65_combout\);

-- Location: LCCOMB_X23_Y8_N4
\u_qsys|nios2_qsys|D_src2_reg[21]~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~65_combout\,
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	datad => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[21]~52_combout\);

-- Location: FF_X23_Y8_N9
\u_qsys|nios2_qsys|W_wr_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~65_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|W_wr_data\(21));

-- Location: LCCOMB_X23_Y8_N14
\u_qsys|nios2_qsys|D_src2_reg[21]~53\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_alu_result\(21),
	datab => \u_qsys|nios2_qsys|D_src2_reg[21]~52_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	datad => \u_qsys|nios2_qsys|W_wr_data\(21),
	combout => \u_qsys|nios2_qsys|D_src2_reg[21]~53_combout\);

-- Location: LCCOMB_X19_Y11_N16
\u_qsys|nios2_qsys|D_src2_reg[21]~54\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[21]~53_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[2]~119_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[2]~118_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[21]~51_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[21]~54_combout\);

-- Location: LCCOMB_X19_Y11_N6
\u_qsys|nios2_qsys|D_src2[21]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ctrl_unsigned_lo_imm16~q\,
	datab => \u_qsys|nios2_qsys|D_iw\(11),
	datac => \u_qsys|nios2_qsys|D_ctrl_hi_imm16~q\,
	datad => \u_qsys|nios2_qsys|D_iw\(21),
	combout => \u_qsys|nios2_qsys|D_src2[21]~21_combout\);

-- Location: LCCOMB_X19_Y11_N18
\u_qsys|nios2_qsys|D_src2[21]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2[30]~14_combout\,
	datab => \u_qsys|nios2_qsys|D_ctrl_src2_choose_imm~q\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[21]~54_combout\,
	datad => \u_qsys|nios2_qsys|D_src2[21]~21_combout\,
	combout => \u_qsys|nios2_qsys|D_src2[21]~22_combout\);

-- Location: FF_X19_Y11_N19
\u_qsys|nios2_qsys|E_src2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2[21]~22_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2\(21));

-- Location: LCCOMB_X24_Y9_N26
\u_qsys|nios2_qsys|Add17|auto_generated|_~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_ctrl_alu_subtract~q\,
	datad => \u_qsys|nios2_qsys|E_src2\(21),
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|_~21_combout\);

-- Location: LCCOMB_X23_Y8_N12
\u_qsys|nios2_qsys|E_logic_result[21]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(21),
	datab => \u_qsys|nios2_qsys|E_logic_op\(0),
	datac => \u_qsys|nios2_qsys|E_logic_op\(1),
	datad => \u_qsys|nios2_qsys|E_src2\(21),
	combout => \u_qsys|nios2_qsys|E_logic_result[21]~3_combout\);

-- Location: LCCOMB_X23_Y8_N30
\u_qsys|nios2_qsys|D_src2_reg[21]~51\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_alu_result~0_combout\,
	datab => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[22]~44_combout\,
	datac => \u_qsys|nios2_qsys|E_ctrl_logic~q\,
	datad => \u_qsys|nios2_qsys|E_logic_result[21]~3_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[21]~51_combout\);

-- Location: LCCOMB_X23_Y8_N16
\u_qsys|nios2_qsys|D_src1_reg[21]~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(21),
	datab => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	datac => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~65_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[21]~45_combout\);

-- Location: LCCOMB_X23_Y8_N2
\u_qsys|nios2_qsys|D_src1_reg[21]~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|W_wr_data\(21),
	datab => \u_qsys|nios2_qsys|D_src1_reg[21]~45_combout\,
	datac => \u_qsys|nios2_qsys|M_alu_result\(21),
	datad => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[21]~46_combout\);

-- Location: LCCOMB_X23_Y8_N18
\u_qsys|nios2_qsys|D_src1_reg[21]~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src1_reg[2]~2_combout\,
	datab => \u_qsys|nios2_qsys|D_src1_reg[2]~3_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[21]~51_combout\,
	datad => \u_qsys|nios2_qsys|D_src1_reg[21]~46_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[21]~47_combout\);

-- Location: FF_X23_Y8_N19
\u_qsys|nios2_qsys|E_src1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src1_reg[21]~47_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src1\(21));

-- Location: FF_X22_Y12_N5
\u_qsys|nios2_qsys|M_src1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_src1\(21),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src1\(21));

-- Location: FF_X22_Y12_N1
\u_qsys|nios2_qsys|A_mul_src1[5]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_src1_nxt[5]~5_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_src1[5]~_Duplicate_1_q\);

-- Location: LCCOMB_X22_Y12_N4
\u_qsys|nios2_qsys|A_mul_src1_nxt[21]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datac => \u_qsys|nios2_qsys|M_src1\(21),
	datad => \u_qsys|nios2_qsys|A_mul_src1[5]~_Duplicate_1_q\,
	combout => \u_qsys|nios2_qsys|A_mul_src1_nxt[21]~21_combout\);

-- Location: FF_X21_Y13_N3
\u_qsys|nios2_qsys|A_mul_partial_prod[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_partial_prod[17]~18_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_partial_prod\(17));

-- Location: FF_X21_Y11_N3
\u_qsys|nios2_qsys|A_mul_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_result[17]~66_combout\,
	asdata => \u_qsys|nios2_qsys|A_mul_partial_prod\(17),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_result\(17));

-- Location: FF_X21_Y10_N31
\u_qsys|nios2_qsys|M_alu_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[17]~105_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_alu_result\(17));

-- Location: LCCOMB_X24_Y12_N12
\u_qsys|nios2_qsys|M_inst_result[17]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(17),
	datac => \u_qsys|nios2_qsys|M_alu_result\(17),
	datad => \u_qsys|nios2_qsys|M_ctrl_mem~q\,
	combout => \u_qsys|nios2_qsys|M_inst_result[17]~28_combout\);

-- Location: FF_X24_Y12_N13
\u_qsys|nios2_qsys|A_inst_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_inst_result[17]~28_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|M_ctrl_rdctl_inst~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_inst_result\(17));

-- Location: LCCOMB_X25_Y12_N14
\u_qsys|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_ctrl_ld_signed~q\,
	datab => \u_qsys|nios2_qsys|A_slow_ld_data_sign_bit~2_combout\,
	datac => \u_qsys|nios2_qsys|d_readdata_d1\(17),
	datad => \u_qsys|nios2_qsys|A_ld_align_byte2_byte3_fill~q\,
	combout => \u_qsys|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[1]~7_combout\);

-- Location: FF_X25_Y12_N15
\u_qsys|nios2_qsys|A_slow_inst_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[1]~7_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_slow_inst_result\(17));

-- Location: LCCOMB_X24_Y12_N26
\u_qsys|nios2_qsys|A_wr_data_unfiltered[17]~114\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_inst_result\(17),
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~53_combout\,
	datac => \u_qsys|nios2_qsys|A_slow_inst_result\(17),
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~17_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[17]~114_combout\);

-- Location: LCCOMB_X26_Y8_N14
\u_qsys|nios2_qsys|M_rot_lut2[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|M_rot_sel_fill2~q\,
	datad => \u_qsys|nios2_qsys|M_rot_mask\(1),
	combout => \u_qsys|nios2_qsys|M_rot_lut2[1]~7_combout\);

-- Location: LCCOMB_X26_Y5_N14
\u_qsys|nios2_qsys|M_rot[17]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot_prestep2\(1),
	datac => \u_qsys|nios2_qsys|M_rot_rn\(3),
	datad => \u_qsys|nios2_qsys|M_rot_prestep2\(25),
	combout => \u_qsys|nios2_qsys|M_rot[17]~28_combout\);

-- Location: LCCOMB_X26_Y5_N20
\u_qsys|nios2_qsys|M_rot[17]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot_rn\(3),
	datac => \u_qsys|nios2_qsys|M_rot_prestep2\(17),
	datad => \u_qsys|nios2_qsys|M_rot_prestep2\(9),
	combout => \u_qsys|nios2_qsys|M_rot[17]~27_combout\);

-- Location: LCCOMB_X26_Y5_N30
\u_qsys|nios2_qsys|M_rot[17]~63\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_rn\(4),
	datac => \u_qsys|nios2_qsys|M_rot[17]~28_combout\,
	datad => \u_qsys|nios2_qsys|M_rot[17]~27_combout\,
	combout => \u_qsys|nios2_qsys|M_rot[17]~63_combout\);

-- Location: LCCOMB_X26_Y8_N16
\u_qsys|nios2_qsys|A_shift_rot_result[17]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot_lut2[1]~7_combout\,
	datac => \u_qsys|nios2_qsys|M_rot[17]~63_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_fill_bit~q\,
	combout => \u_qsys|nios2_qsys|A_shift_rot_result[17]~17_combout\);

-- Location: FF_X26_Y8_N17
\u_qsys|nios2_qsys|A_shift_rot_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_shift_rot_result[17]~17_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot[17]~63_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|M_rot_pass2~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_shift_rot_result\(17));

-- Location: LCCOMB_X24_Y12_N4
\u_qsys|nios2_qsys|A_wr_data_unfiltered[17]~115\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[17]~114_combout\,
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~53_combout\,
	datac => \u_qsys|nios2_qsys|A_data_ram_ld_align_fill_bit~combout\,
	datad => \u_qsys|nios2_qsys|A_shift_rot_result\(17),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[17]~115_combout\);

-- Location: LCCOMB_X21_Y10_N0
\u_qsys|nios2_qsys|A_wr_data_unfiltered[17]~116\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_result\(17),
	datab => \u_qsys|nios2_qsys|A_ctrl_mul_lsw~q\,
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[17]~115_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[17]~116_combout\);

-- Location: LCCOMB_X16_Y9_N2
\u_qsys|nios2_qsys|D_src2_reg[3]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datab => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[3]~121_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[3]~27_combout\);

-- Location: FF_X16_Y9_N13
\u_qsys|nios2_qsys|W_wr_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_wr_data_unfiltered[3]~121_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|W_wr_data\(3));

-- Location: LCCOMB_X16_Y9_N30
\u_qsys|nios2_qsys|D_src2_reg[3]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[3]~27_combout\,
	datab => \u_qsys|nios2_qsys|M_alu_result\(3),
	datac => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	datad => \u_qsys|nios2_qsys|W_wr_data\(3),
	combout => \u_qsys|nios2_qsys|D_src2_reg[3]~28_combout\);

-- Location: LCCOMB_X16_Y9_N18
\u_qsys|nios2_qsys|D_src2_reg[3]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[3]~28_combout\,
	datab => \u_qsys|nios2_qsys|E_alu_result\(3),
	datac => \u_qsys|nios2_qsys|D_src2_reg[2]~118_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[2]~119_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[3]~29_combout\);

-- Location: FF_X16_Y9_N19
\u_qsys|nios2_qsys|E_src2_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[3]~29_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2_reg\(3));

-- Location: LCCOMB_X17_Y9_N6
\u_qsys|nios2_qsys|D_src2_reg[11]~116\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[2]~118_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[11]~94_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[2]~119_combout\,
	datad => \u_qsys|nios2_qsys|E_alu_result\(11),
	combout => \u_qsys|nios2_qsys|D_src2_reg[11]~116_combout\);

-- Location: FF_X17_Y9_N7
\u_qsys|nios2_qsys|E_src2_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[11]~116_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2_reg\(11));

-- Location: LCCOMB_X17_Y9_N26
\u_qsys|nios2_qsys|M_st_data[27]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Equal274~0_combout\,
	datab => \u_qsys|nios2_qsys|E_src2_reg\(3),
	datad => \u_qsys|nios2_qsys|E_src2_reg\(11),
	combout => \u_qsys|nios2_qsys|M_st_data[27]~3_combout\);

-- Location: LCCOMB_X17_Y9_N24
\u_qsys|nios2_qsys|M_st_data[27]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_st_data[27]~3_combout\,
	combout => \u_qsys|nios2_qsys|M_st_data[27]~feeder_combout\);

-- Location: FF_X17_Y9_N9
\u_qsys|nios2_qsys|E_src2_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[27]~74_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2_reg\(27));

-- Location: FF_X17_Y9_N25
\u_qsys|nios2_qsys|M_st_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_st_data[27]~feeder_combout\,
	asdata => \u_qsys|nios2_qsys|E_src2_reg\(27),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|E_iw\(4),
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_st_data\(27));

-- Location: LCCOMB_X19_Y17_N16
\u_qsys|nios2_qsys|d_writedata[27]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_bypass_pending~combout\,
	datab => \u_qsys|nios2_qsys|M_st_data\(27),
	datad => \u_qsys|nios2_qsys|A_st_data\(27),
	combout => \u_qsys|nios2_qsys|d_writedata[27]~7_combout\);

-- Location: FF_X19_Y17_N17
\u_qsys|nios2_qsys|d_writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_writedata[27]~7_combout\,
	asdata => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(27),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_update_av_writedata~combout\,
	ena => \u_qsys|nios2_qsys|d_writedata[6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_writedata\(27));

-- Location: LCCOMB_X19_Y17_N0
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(27),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\);

-- Location: LCCOMB_X26_Y18_N14
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~50_combout\ = (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a59\)) # 
-- (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a27\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a59\,
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a27\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~50_combout\);

-- Location: LCCOMB_X26_Y18_N24
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~51_combout\ = (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~50_combout\) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a91\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~50_combout\,
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a91\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~51_combout\);

-- Location: LCCOMB_X26_Y18_N10
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[27]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[27]~76_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~51_combout\) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(27))))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & (\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(27),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~51_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[27]~76_combout\);

-- Location: LCCOMB_X26_Y18_N28
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[27]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(27) = (\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[27]~76_combout\) # ((\u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0) & 
-- (\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result27w~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[27]~76_combout\,
	datab => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0),
	datac => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result27w~1_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(27));

-- Location: FF_X26_Y18_N29
\u_qsys|nios2_qsys|i_readdata_d1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(27),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|i_readdata_d1\(27));

-- Location: LCCOMB_X26_Y16_N0
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[28]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[28]~77_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(28)) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~43_combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(28),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~43_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[28]~77_combout\);

-- Location: LCCOMB_X26_Y16_N10
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[28]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(28) = (\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[28]~77_combout\) # ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result28w~1_combout\ & 
-- (\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result28w~1_combout\,
	datab => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[28]~77_combout\,
	datad => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(28));

-- Location: FF_X26_Y16_N11
\u_qsys|nios2_qsys|i_readdata_d1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(28),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|i_readdata_d1\(28));

-- Location: LCCOMB_X25_Y15_N28
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[29]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[29]~78_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(29)) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~35_combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(29),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~35_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[29]~78_combout\);

-- Location: LCCOMB_X25_Y15_N30
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[29]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(29) = (\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[29]~78_combout\) # ((\u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0) & 
-- (\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result29w~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0),
	datab => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result29w~1_combout\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[29]~78_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(29));

-- Location: FF_X25_Y15_N31
\u_qsys|nios2_qsys|i_readdata_d1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(29),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|i_readdata_d1\(29));

-- Location: LCCOMB_X26_Y18_N2
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[30]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[30]~79_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~27_combout\) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(30))))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & (\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(30),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~27_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[30]~79_combout\);

-- Location: LCCOMB_X24_Y15_N16
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[30]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(30) = (\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[30]~79_combout\) # ((\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & 
-- (\u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0) & \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result30w~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datab => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0),
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[30]~79_combout\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result30w~1_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(30));

-- Location: FF_X24_Y15_N17
\u_qsys|nios2_qsys|i_readdata_d1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(30),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|i_readdata_d1\(30));

-- Location: LCCOMB_X23_Y18_N26
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[31]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[31]~80_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(31)) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~11_combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(31),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~11_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[31]~80_combout\);

-- Location: LCCOMB_X23_Y18_N20
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[31]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(31) = (\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[31]~80_combout\) # ((\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result31w~1_combout\ & \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result31w~1_combout\,
	datac => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0),
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[31]~80_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(31));

-- Location: FF_X23_Y18_N21
\u_qsys|nios2_qsys|i_readdata_d1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(31),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|i_readdata_d1\(31));

-- Location: M9K_X15_Y5_N0
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "system_qsys:u_qsys|system_qsys_nios2_qsys:nios2_qsys|system_qsys_nios2_qsys_ic_data_module:system_qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|nios2_qsys|i_readdatavalid_d1~q\,
	portbre => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_qsys|nios2_qsys|i_readdatavalid_d1~q\,
	ena1 => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\,
	portadatain => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y3_N10
\u_qsys|nios2_qsys|F_iw[31]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|F_iw[3]~7_combout\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(31),
	combout => \u_qsys|nios2_qsys|F_iw[31]~25_combout\);

-- Location: FF_X16_Y3_N11
\u_qsys|nios2_qsys|D_iw[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_iw[31]~25_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_iw\(31));

-- Location: LCCOMB_X16_Y3_N12
\u_qsys|nios2_qsys|rf_a_rd_port_addr[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(31),
	datac => \u_qsys|nios2_qsys|F_stall~combout\,
	datad => \u_qsys|nios2_qsys|D_iw\(31),
	combout => \u_qsys|nios2_qsys|rf_a_rd_port_addr[4]~4_combout\);

-- Location: FF_X23_Y7_N29
\u_qsys|nios2_qsys|W_wr_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_wr_data_unfiltered[20]~62_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|W_wr_data\(20));

-- Location: LCCOMB_X23_Y7_N22
\u_qsys|nios2_qsys|E_logic_result[20]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_logic_op\(1),
	datab => \u_qsys|nios2_qsys|E_logic_op\(0),
	datac => \u_qsys|nios2_qsys|E_src2\(20),
	datad => \u_qsys|nios2_qsys|E_src1\(20),
	combout => \u_qsys|nios2_qsys|E_logic_result[20]~2_combout\);

-- Location: LCCOMB_X23_Y7_N2
\u_qsys|nios2_qsys|D_src2_reg[20]~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_ctrl_logic~q\,
	datab => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[21]~42_combout\,
	datac => \u_qsys|nios2_qsys|E_logic_result[20]~2_combout\,
	datad => \u_qsys|nios2_qsys|E_alu_result~0_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[20]~47_combout\);

-- Location: FF_X23_Y7_N3
\u_qsys|nios2_qsys|M_alu_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[20]~47_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_alu_result\(20));

-- Location: LCCOMB_X23_Y7_N20
\u_qsys|nios2_qsys|D_src1_reg[20]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[20]~62_combout\,
	datac => \u_qsys|nios2_qsys|M_alu_result\(20),
	datad => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[20]~42_combout\);

-- Location: LCCOMB_X23_Y7_N14
\u_qsys|nios2_qsys|D_src1_reg[20]~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(20),
	datac => \u_qsys|nios2_qsys|W_wr_data\(20),
	datad => \u_qsys|nios2_qsys|D_src1_reg[20]~42_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[20]~43_combout\);

-- Location: LCCOMB_X23_Y7_N12
\u_qsys|nios2_qsys|D_src1_reg[20]~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src1_reg[2]~3_combout\,
	datab => \u_qsys|nios2_qsys|D_src1_reg[20]~43_combout\,
	datac => \u_qsys|nios2_qsys|D_src1_reg[2]~2_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[20]~47_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[20]~44_combout\);

-- Location: FF_X23_Y7_N13
\u_qsys|nios2_qsys|E_src1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src1_reg[20]~44_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src1\(20));

-- Location: FF_X19_Y9_N13
\u_qsys|nios2_qsys|M_src1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_src1\(20),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src1\(20));

-- Location: FF_X19_Y9_N29
\u_qsys|nios2_qsys|A_mul_src1[4]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_src1_nxt[4]~4_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_src1[4]~_Duplicate_1_q\);

-- Location: LCCOMB_X19_Y9_N12
\u_qsys|nios2_qsys|A_mul_src1_nxt[20]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datac => \u_qsys|nios2_qsys|M_src1\(20),
	datad => \u_qsys|nios2_qsys|A_mul_src1[4]~_Duplicate_1_q\,
	combout => \u_qsys|nios2_qsys|A_mul_src1_nxt[20]~20_combout\);

-- Location: FF_X21_Y13_N1
\u_qsys|nios2_qsys|A_mul_partial_prod[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_partial_prod[16]~16_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_partial_prod\(16));

-- Location: FF_X21_Y11_N1
\u_qsys|nios2_qsys|A_mul_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_result[16]~64_combout\,
	asdata => \u_qsys|nios2_qsys|A_mul_partial_prod\(16),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_result\(16));

-- Location: LCCOMB_X25_Y4_N20
\u_qsys|nios2_qsys|M_rot[16]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_prestep2\(0),
	datab => \u_qsys|nios2_qsys|M_rot_prestep2\(24),
	datac => \u_qsys|nios2_qsys|M_rot_rn\(3),
	combout => \u_qsys|nios2_qsys|M_rot[16]~31_combout\);

-- Location: LCCOMB_X25_Y4_N26
\u_qsys|nios2_qsys|M_rot[16]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot_prestep2\(8),
	datac => \u_qsys|nios2_qsys|M_rot_rn\(3),
	datad => \u_qsys|nios2_qsys|M_rot_prestep2\(16),
	combout => \u_qsys|nios2_qsys|M_rot[16]~30_combout\);

-- Location: LCCOMB_X25_Y4_N6
\u_qsys|nios2_qsys|M_rot[16]~62\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot[16]~31_combout\,
	datac => \u_qsys|nios2_qsys|M_rot[16]~30_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_rn\(4),
	combout => \u_qsys|nios2_qsys|M_rot[16]~62_combout\);

-- Location: LCCOMB_X26_Y8_N28
\u_qsys|nios2_qsys|M_rot_lut2[0]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|M_rot_sel_fill2~q\,
	datad => \u_qsys|nios2_qsys|M_rot_mask\(0),
	combout => \u_qsys|nios2_qsys|M_rot_lut2[0]~6_combout\);

-- Location: LCCOMB_X26_Y8_N30
\u_qsys|nios2_qsys|A_shift_rot_result[16]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot_fill_bit~q\,
	datac => \u_qsys|nios2_qsys|M_rot[16]~62_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_lut2[0]~6_combout\,
	combout => \u_qsys|nios2_qsys|A_shift_rot_result[16]~16_combout\);

-- Location: FF_X26_Y8_N31
\u_qsys|nios2_qsys|A_shift_rot_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_shift_rot_result[16]~16_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot[16]~62_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|M_rot_pass2~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_shift_rot_result\(16));

-- Location: LCCOMB_X23_Y13_N16
\u_qsys|nios2_qsys|M_inst_result[16]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_alu_result\(16),
	datac => \u_qsys|nios2_qsys|M_ctrl_mem~q\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(16),
	combout => \u_qsys|nios2_qsys|M_inst_result[16]~30_combout\);

-- Location: FF_X23_Y13_N17
\u_qsys|nios2_qsys|A_inst_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_inst_result[16]~30_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|M_ctrl_rdctl_inst~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_inst_result\(16));

-- Location: LCCOMB_X25_Y12_N4
\u_qsys|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[0]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_ctrl_ld_signed~q\,
	datab => \u_qsys|nios2_qsys|A_slow_ld_data_sign_bit~2_combout\,
	datac => \u_qsys|nios2_qsys|d_readdata_d1\(16),
	datad => \u_qsys|nios2_qsys|A_ld_align_byte2_byte3_fill~q\,
	combout => \u_qsys|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[0]~6_combout\);

-- Location: FF_X25_Y12_N5
\u_qsys|nios2_qsys|A_slow_inst_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[0]~6_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_slow_inst_result\(16));

-- Location: LCCOMB_X22_Y10_N24
\u_qsys|nios2_qsys|A_wr_data_unfiltered[16]~111\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~17_combout\,
	datab => \u_qsys|nios2_qsys|A_inst_result\(16),
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~53_combout\,
	datad => \u_qsys|nios2_qsys|A_slow_inst_result\(16),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[16]~111_combout\);

-- Location: LCCOMB_X22_Y10_N2
\u_qsys|nios2_qsys|A_wr_data_unfiltered[16]~112\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_data_ram_ld_align_fill_bit~combout\,
	datab => \u_qsys|nios2_qsys|A_shift_rot_result\(16),
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~53_combout\,
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[16]~111_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[16]~112_combout\);

-- Location: LCCOMB_X22_Y10_N4
\u_qsys|nios2_qsys|A_wr_data_unfiltered[16]~113\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_ctrl_mul_lsw~q\,
	datac => \u_qsys|nios2_qsys|A_mul_result\(16),
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[16]~112_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[16]~113_combout\);

-- Location: LCCOMB_X17_Y7_N24
\u_qsys|nios2_qsys|D_src2_reg[15]~101\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[15]~110_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datad => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[15]~101_combout\);

-- Location: LCCOMB_X17_Y7_N26
\u_qsys|nios2_qsys|D_src2_reg[15]~102\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	datab => \u_qsys|nios2_qsys|M_alu_result\(15),
	datac => \u_qsys|nios2_qsys|W_wr_data\(15),
	datad => \u_qsys|nios2_qsys|D_src2_reg[15]~101_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[15]~102_combout\);

-- Location: LCCOMB_X18_Y10_N30
\u_qsys|nios2_qsys|D_src2[15]~53\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[15]~102_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[2]~119_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[2]~118_combout\,
	datad => \u_qsys|nios2_qsys|E_alu_result\(15),
	combout => \u_qsys|nios2_qsys|D_src2[15]~53_combout\);

-- Location: LCCOMB_X19_Y6_N26
\u_qsys|nios2_qsys|D_src2[15]~54\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ctrl_hi_imm16~q\,
	datab => \u_qsys|nios2_qsys|D_iw\(21),
	datac => \u_qsys|nios2_qsys|D_ctrl_src2_choose_imm~q\,
	datad => \u_qsys|nios2_qsys|D_src2[15]~53_combout\,
	combout => \u_qsys|nios2_qsys|D_src2[15]~54_combout\);

-- Location: FF_X19_Y6_N27
\u_qsys|nios2_qsys|E_src2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2[15]~54_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2\(15));

-- Location: LCCOMB_X18_Y7_N30
\u_qsys|nios2_qsys|Add17|auto_generated|_~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_src2\(15),
	datac => \u_qsys|nios2_qsys|E_ctrl_alu_subtract~q\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|_~27_combout\);

-- Location: LCCOMB_X18_Y7_N0
\u_qsys|nios2_qsys|Add17|auto_generated|_~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|E_ctrl_alu_subtract~q\,
	datad => \u_qsys|nios2_qsys|E_src2\(14),
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|_~28_combout\);

-- Location: LCCOMB_X24_Y7_N4
\u_qsys|nios2_qsys|Add17|auto_generated|_~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|E_src2\(13),
	datad => \u_qsys|nios2_qsys|E_ctrl_alu_subtract~q\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|_~29_combout\);

-- Location: LCCOMB_X22_Y7_N8
\u_qsys|nios2_qsys|Add17|auto_generated|_~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_src2\(12),
	datac => \u_qsys|nios2_qsys|E_ctrl_alu_subtract~q\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|_~30_combout\);

-- Location: LCCOMB_X22_Y7_N10
\u_qsys|nios2_qsys|Add17|auto_generated|_~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_ctrl_alu_subtract~q\,
	datad => \u_qsys|nios2_qsys|E_src2\(11),
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|_~31_combout\);

-- Location: LCCOMB_X22_Y7_N16
\u_qsys|nios2_qsys|Add17|auto_generated|_~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_src2\(10),
	datac => \u_qsys|nios2_qsys|E_ctrl_alu_subtract~q\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|_~0_combout\);

-- Location: LCCOMB_X21_Y7_N4
\u_qsys|nios2_qsys|Add17|auto_generated|result_int[11]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(10),
	datab => \u_qsys|nios2_qsys|Add17|auto_generated|_~0_combout\,
	datad => VCC,
	cin => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[10]~21\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[11]~22_combout\,
	cout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[11]~23\);

-- Location: LCCOMB_X21_Y7_N6
\u_qsys|nios2_qsys|Add17|auto_generated|result_int[12]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(11),
	datab => \u_qsys|nios2_qsys|Add17|auto_generated|_~31_combout\,
	datad => VCC,
	cin => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[11]~23\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[12]~24_combout\,
	cout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[12]~25\);

-- Location: LCCOMB_X21_Y7_N8
\u_qsys|nios2_qsys|Add17|auto_generated|result_int[13]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add17|auto_generated|_~30_combout\,
	datab => \u_qsys|nios2_qsys|E_src1\(12),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[12]~25\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[13]~26_combout\,
	cout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[13]~27\);

-- Location: LCCOMB_X21_Y7_N10
\u_qsys|nios2_qsys|Add17|auto_generated|result_int[14]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(13),
	datab => \u_qsys|nios2_qsys|Add17|auto_generated|_~29_combout\,
	datad => VCC,
	cin => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[13]~27\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[14]~28_combout\,
	cout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[14]~29\);

-- Location: LCCOMB_X21_Y7_N12
\u_qsys|nios2_qsys|Add17|auto_generated|result_int[15]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(14),
	datab => \u_qsys|nios2_qsys|Add17|auto_generated|_~28_combout\,
	datad => VCC,
	cin => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[14]~29\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[15]~30_combout\,
	cout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[15]~31\);

-- Location: LCCOMB_X21_Y7_N14
\u_qsys|nios2_qsys|Add17|auto_generated|result_int[16]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add17|auto_generated|_~27_combout\,
	datab => \u_qsys|nios2_qsys|E_src1\(15),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[15]~31\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[16]~32_combout\,
	cout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[16]~33\);

-- Location: LCCOMB_X21_Y7_N16
\u_qsys|nios2_qsys|Add17|auto_generated|result_int[17]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add17|auto_generated|_~26_combout\,
	datab => \u_qsys|nios2_qsys|E_src1\(16),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[16]~33\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[17]~34_combout\,
	cout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[17]~35\);

-- Location: LCCOMB_X21_Y10_N30
\u_qsys|nios2_qsys|D_src2_reg[17]~105\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_logic_result[17]~31_combout\,
	datab => \u_qsys|nios2_qsys|E_alu_result~0_combout\,
	datac => \u_qsys|nios2_qsys|E_ctrl_logic~q\,
	datad => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[18]~36_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[17]~105_combout\);

-- Location: FF_X21_Y10_N1
\u_qsys|nios2_qsys|W_wr_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_wr_data_unfiltered[17]~116_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|W_wr_data\(17));

-- Location: LCCOMB_X21_Y10_N16
\u_qsys|nios2_qsys|D_src1_reg[17]~97\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(17),
	datac => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[17]~116_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[17]~97_combout\);

-- Location: LCCOMB_X21_Y10_N2
\u_qsys|nios2_qsys|D_src1_reg[17]~98\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|W_wr_data\(17),
	datab => \u_qsys|nios2_qsys|D_src1_reg[17]~97_combout\,
	datac => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	datad => \u_qsys|nios2_qsys|M_alu_result\(17),
	combout => \u_qsys|nios2_qsys|D_src1_reg[17]~98_combout\);

-- Location: LCCOMB_X21_Y10_N18
\u_qsys|nios2_qsys|D_src1_reg[17]~99\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[17]~105_combout\,
	datab => \u_qsys|nios2_qsys|D_src1_reg[2]~3_combout\,
	datac => \u_qsys|nios2_qsys|D_src1_reg[2]~2_combout\,
	datad => \u_qsys|nios2_qsys|D_src1_reg[17]~98_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[17]~99_combout\);

-- Location: FF_X21_Y10_N19
\u_qsys|nios2_qsys|E_src1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src1_reg[17]~99_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src1\(17));

-- Location: FF_X21_Y9_N5
\u_qsys|nios2_qsys|M_src1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_src1\(17),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src1\(17));

-- Location: FF_X21_Y9_N21
\u_qsys|nios2_qsys|A_mul_src1[1]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_src1_nxt[1]~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_src1[1]~_Duplicate_1_q\);

-- Location: LCCOMB_X21_Y9_N4
\u_qsys|nios2_qsys|A_mul_src1_nxt[17]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datac => \u_qsys|nios2_qsys|M_src1\(17),
	datad => \u_qsys|nios2_qsys|A_mul_src1[1]~_Duplicate_1_q\,
	combout => \u_qsys|nios2_qsys|A_mul_src1_nxt[17]~17_combout\);

-- Location: FF_X21_Y13_N9
\u_qsys|nios2_qsys|A_mul_partial_prod[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_partial_prod[20]~24_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_partial_prod\(20));

-- Location: FF_X21_Y11_N9
\u_qsys|nios2_qsys|A_mul_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_result[20]~72_combout\,
	asdata => \u_qsys|nios2_qsys|A_mul_partial_prod\(20),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_result\(20));

-- Location: LCCOMB_X25_Y12_N20
\u_qsys|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[4]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_ctrl_ld_signed~q\,
	datab => \u_qsys|nios2_qsys|A_slow_ld_data_sign_bit~2_combout\,
	datac => \u_qsys|nios2_qsys|d_readdata_d1\(20),
	datad => \u_qsys|nios2_qsys|A_ld_align_byte2_byte3_fill~q\,
	combout => \u_qsys|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[4]~2_combout\);

-- Location: FF_X25_Y12_N21
\u_qsys|nios2_qsys|A_slow_inst_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[4]~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_slow_inst_result\(20));

-- Location: LCCOMB_X23_Y7_N24
\u_qsys|nios2_qsys|M_inst_result[20]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(20),
	datac => \u_qsys|nios2_qsys|M_alu_result\(20),
	datad => \u_qsys|nios2_qsys|M_ctrl_mem~q\,
	combout => \u_qsys|nios2_qsys|M_inst_result[20]~20_combout\);

-- Location: FF_X23_Y7_N25
\u_qsys|nios2_qsys|A_inst_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_inst_result[20]~20_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|M_ctrl_rdctl_inst~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_inst_result\(20));

-- Location: LCCOMB_X24_Y12_N6
\u_qsys|nios2_qsys|A_wr_data_unfiltered[20]~60\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~17_combout\,
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~53_combout\,
	datac => \u_qsys|nios2_qsys|A_slow_inst_result\(20),
	datad => \u_qsys|nios2_qsys|A_inst_result\(20),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[20]~60_combout\);

-- Location: LCCOMB_X23_Y5_N24
\u_qsys|nios2_qsys|M_rot[20]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_prestep2\(28),
	datac => \u_qsys|nios2_qsys|M_rot_rn\(3),
	datad => \u_qsys|nios2_qsys|M_rot_prestep2\(4),
	combout => \u_qsys|nios2_qsys|M_rot[20]~19_combout\);

-- Location: LCCOMB_X23_Y5_N6
\u_qsys|nios2_qsys|M_rot[20]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_prestep2\(20),
	datac => \u_qsys|nios2_qsys|M_rot_rn\(3),
	datad => \u_qsys|nios2_qsys|M_rot_prestep2\(12),
	combout => \u_qsys|nios2_qsys|M_rot[20]~18_combout\);

-- Location: LCCOMB_X23_Y5_N4
\u_qsys|nios2_qsys|M_rot[20]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_rn\(4),
	datab => \u_qsys|nios2_qsys|M_rot[20]~19_combout\,
	datad => \u_qsys|nios2_qsys|M_rot[20]~18_combout\,
	combout => \u_qsys|nios2_qsys|M_rot[20]~35_combout\);

-- Location: LCCOMB_X26_Y8_N0
\u_qsys|nios2_qsys|M_rot_lut2[4]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|M_rot_sel_fill2~q\,
	datad => \u_qsys|nios2_qsys|M_rot_mask\(4),
	combout => \u_qsys|nios2_qsys|M_rot_lut2[4]~2_combout\);

-- Location: LCCOMB_X26_Y8_N26
\u_qsys|nios2_qsys|A_shift_rot_result[20]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot_fill_bit~q\,
	datac => \u_qsys|nios2_qsys|M_rot[20]~35_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_lut2[4]~2_combout\,
	combout => \u_qsys|nios2_qsys|A_shift_rot_result[20]~20_combout\);

-- Location: FF_X26_Y8_N27
\u_qsys|nios2_qsys|A_shift_rot_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_shift_rot_result[20]~20_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot[20]~35_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|M_rot_pass2~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_shift_rot_result\(20));

-- Location: LCCOMB_X24_Y12_N16
\u_qsys|nios2_qsys|A_wr_data_unfiltered[20]~61\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[20]~60_combout\,
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~53_combout\,
	datac => \u_qsys|nios2_qsys|A_data_ram_ld_align_fill_bit~combout\,
	datad => \u_qsys|nios2_qsys|A_shift_rot_result\(20),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[20]~61_combout\);

-- Location: LCCOMB_X23_Y7_N28
\u_qsys|nios2_qsys|A_wr_data_unfiltered[20]~62\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_mul_result\(20),
	datac => \u_qsys|nios2_qsys|A_ctrl_mul_lsw~q\,
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[20]~61_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[20]~62_combout\);

-- Location: LCCOMB_X23_Y7_N30
\u_qsys|nios2_qsys|D_src2_reg[20]~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[20]~62_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datac => \u_qsys|nios2_qsys|M_alu_result\(20),
	datad => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[20]~48_combout\);

-- Location: LCCOMB_X23_Y7_N0
\u_qsys|nios2_qsys|D_src2_reg[20]~49\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[20]~48_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datac => \u_qsys|nios2_qsys|W_wr_data\(20),
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	combout => \u_qsys|nios2_qsys|D_src2_reg[20]~49_combout\);

-- Location: LCCOMB_X23_Y7_N26
\u_qsys|nios2_qsys|D_src2_reg[20]~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[2]~119_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[20]~49_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[2]~118_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[20]~47_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[20]~50_combout\);

-- Location: LCCOMB_X19_Y6_N0
\u_qsys|nios2_qsys|D_src2[20]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ctrl_hi_imm16~q\,
	datab => \u_qsys|nios2_qsys|D_iw\(21),
	datac => \u_qsys|nios2_qsys|D_iw\(10),
	datad => \u_qsys|nios2_qsys|D_ctrl_unsigned_lo_imm16~q\,
	combout => \u_qsys|nios2_qsys|D_src2[20]~19_combout\);

-- Location: LCCOMB_X23_Y7_N18
\u_qsys|nios2_qsys|D_src2[20]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ctrl_src2_choose_imm~q\,
	datab => \u_qsys|nios2_qsys|D_src2[30]~14_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[20]~50_combout\,
	datad => \u_qsys|nios2_qsys|D_src2[20]~19_combout\,
	combout => \u_qsys|nios2_qsys|D_src2[20]~20_combout\);

-- Location: FF_X23_Y7_N19
\u_qsys|nios2_qsys|E_src2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2[20]~20_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2\(20));

-- Location: LCCOMB_X23_Y7_N8
\u_qsys|nios2_qsys|M_src2[20]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|E_src2\(20),
	combout => \u_qsys|nios2_qsys|M_src2[20]~feeder_combout\);

-- Location: FF_X23_Y7_N9
\u_qsys|nios2_qsys|M_src2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_src2[20]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src2\(20));

-- Location: LCCOMB_X24_Y7_N2
\u_qsys|nios2_qsys|A_mul_src2_nxt[20]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datad => \u_qsys|nios2_qsys|M_src2\(20),
	combout => \u_qsys|nios2_qsys|A_mul_src2_nxt[20]~20_combout\);

-- Location: FF_X24_Y7_N3
\u_qsys|nios2_qsys|A_mul_src2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_src2_nxt[20]~20_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_src2\(20));

-- Location: LCCOMB_X24_Y7_N20
\u_qsys|nios2_qsys|A_mul_src2_nxt[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datac => \u_qsys|nios2_qsys|M_src2\(4),
	datad => \u_qsys|nios2_qsys|A_mul_src2\(20),
	combout => \u_qsys|nios2_qsys|A_mul_src2_nxt[4]~4_combout\);

-- Location: FF_X21_Y13_N7
\u_qsys|nios2_qsys|A_mul_partial_prod[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_partial_prod[19]~22_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_partial_prod\(19));

-- Location: FF_X21_Y11_N7
\u_qsys|nios2_qsys|A_mul_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_result[19]~70_combout\,
	asdata => \u_qsys|nios2_qsys|A_mul_partial_prod\(19),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_result\(19));

-- Location: LCCOMB_X25_Y12_N2
\u_qsys|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[3]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_readdata_d1\(19),
	datab => \u_qsys|nios2_qsys|A_ld_align_byte2_byte3_fill~q\,
	datac => \u_qsys|nios2_qsys|A_ctrl_ld_signed~q\,
	datad => \u_qsys|nios2_qsys|A_slow_ld_data_sign_bit~2_combout\,
	combout => \u_qsys|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[3]~1_combout\);

-- Location: FF_X25_Y12_N3
\u_qsys|nios2_qsys|A_slow_inst_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[3]~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_slow_inst_result\(19));

-- Location: LCCOMB_X24_Y12_N10
\u_qsys|nios2_qsys|A_wr_data_unfiltered[19]~57\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~17_combout\,
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~53_combout\,
	datac => \u_qsys|nios2_qsys|A_inst_result\(19),
	datad => \u_qsys|nios2_qsys|A_slow_inst_result\(19),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[19]~57_combout\);

-- Location: LCCOMB_X26_Y8_N22
\u_qsys|nios2_qsys|M_rot_lut2[3]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot_mask\(3),
	datac => \u_qsys|nios2_qsys|M_rot_sel_fill2~q\,
	combout => \u_qsys|nios2_qsys|M_rot_lut2[3]~1_combout\);

-- Location: LCCOMB_X26_Y5_N24
\u_qsys|nios2_qsys|M_rot[19]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot_prestep2\(3),
	datac => \u_qsys|nios2_qsys|M_rot_rn\(3),
	datad => \u_qsys|nios2_qsys|M_rot_prestep2\(27),
	combout => \u_qsys|nios2_qsys|M_rot[19]~22_combout\);

-- Location: LCCOMB_X26_Y5_N6
\u_qsys|nios2_qsys|M_rot[19]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_prestep2\(19),
	datab => \u_qsys|nios2_qsys|M_rot_rn\(3),
	datac => \u_qsys|nios2_qsys|M_rot_prestep2\(11),
	combout => \u_qsys|nios2_qsys|M_rot[19]~21_combout\);

-- Location: LCCOMB_X26_Y5_N18
\u_qsys|nios2_qsys|M_rot[19]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_rn\(4),
	datab => \u_qsys|nios2_qsys|M_rot[19]~22_combout\,
	datad => \u_qsys|nios2_qsys|M_rot[19]~21_combout\,
	combout => \u_qsys|nios2_qsys|M_rot[19]~34_combout\);

-- Location: LCCOMB_X26_Y8_N8
\u_qsys|nios2_qsys|A_shift_rot_result[19]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_lut2[3]~1_combout\,
	datac => \u_qsys|nios2_qsys|M_rot[19]~34_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_fill_bit~q\,
	combout => \u_qsys|nios2_qsys|A_shift_rot_result[19]~19_combout\);

-- Location: FF_X26_Y8_N9
\u_qsys|nios2_qsys|A_shift_rot_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_shift_rot_result[19]~19_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot[19]~34_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|M_rot_pass2~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_shift_rot_result\(19));

-- Location: LCCOMB_X24_Y12_N28
\u_qsys|nios2_qsys|A_wr_data_unfiltered[19]~58\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[19]~57_combout\,
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~53_combout\,
	datac => \u_qsys|nios2_qsys|A_data_ram_ld_align_fill_bit~combout\,
	datad => \u_qsys|nios2_qsys|A_shift_rot_result\(19),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[19]~58_combout\);

-- Location: LCCOMB_X23_Y9_N12
\u_qsys|nios2_qsys|A_wr_data_unfiltered[19]~59\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_ctrl_mul_lsw~q\,
	datac => \u_qsys|nios2_qsys|A_mul_result\(19),
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[19]~58_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[19]~59_combout\);

-- Location: FF_X23_Y9_N13
\u_qsys|nios2_qsys|W_wr_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_wr_data_unfiltered[19]~59_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|W_wr_data\(19));

-- Location: LCCOMB_X23_Y9_N4
\u_qsys|nios2_qsys|D_src1_reg[19]~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[19]~59_combout\,
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(19),
	datad => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[19]~39_combout\);

-- Location: FF_X23_Y9_N11
\u_qsys|nios2_qsys|M_alu_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[19]~43_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_alu_result\(19));

-- Location: LCCOMB_X23_Y9_N22
\u_qsys|nios2_qsys|D_src1_reg[19]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|W_wr_data\(19),
	datab => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	datac => \u_qsys|nios2_qsys|D_src1_reg[19]~39_combout\,
	datad => \u_qsys|nios2_qsys|M_alu_result\(19),
	combout => \u_qsys|nios2_qsys|D_src1_reg[19]~40_combout\);

-- Location: LCCOMB_X23_Y9_N20
\u_qsys|nios2_qsys|D_src1_reg[19]~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src1_reg[2]~3_combout\,
	datab => \u_qsys|nios2_qsys|D_src1_reg[2]~2_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[19]~43_combout\,
	datad => \u_qsys|nios2_qsys|D_src1_reg[19]~40_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[19]~41_combout\);

-- Location: FF_X23_Y9_N21
\u_qsys|nios2_qsys|E_src1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src1_reg[19]~41_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src1\(19));

-- Location: LCCOMB_X23_Y9_N30
\u_qsys|nios2_qsys|E_logic_result[19]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_logic_op\(1),
	datab => \u_qsys|nios2_qsys|E_src1\(19),
	datac => \u_qsys|nios2_qsys|E_logic_op\(0),
	datad => \u_qsys|nios2_qsys|E_src2\(19),
	combout => \u_qsys|nios2_qsys|E_logic_result[19]~1_combout\);

-- Location: LCCOMB_X23_Y9_N10
\u_qsys|nios2_qsys|D_src2_reg[19]~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_ctrl_logic~q\,
	datab => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[20]~40_combout\,
	datac => \u_qsys|nios2_qsys|E_logic_result[19]~1_combout\,
	datad => \u_qsys|nios2_qsys|E_alu_result~0_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[19]~43_combout\);

-- Location: LCCOMB_X23_Y9_N14
\u_qsys|nios2_qsys|D_src2_reg[19]~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[19]~59_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	combout => \u_qsys|nios2_qsys|D_src2_reg[19]~44_combout\);

-- Location: LCCOMB_X23_Y9_N8
\u_qsys|nios2_qsys|D_src2_reg[19]~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|W_wr_data\(19),
	datab => \u_qsys|nios2_qsys|D_src2_reg[19]~44_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	datad => \u_qsys|nios2_qsys|M_alu_result\(19),
	combout => \u_qsys|nios2_qsys|D_src2_reg[19]~45_combout\);

-- Location: LCCOMB_X23_Y9_N26
\u_qsys|nios2_qsys|D_src2_reg[19]~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[19]~43_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[2]~118_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[19]~45_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[2]~119_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[19]~46_combout\);

-- Location: LCCOMB_X23_Y9_N0
\u_qsys|nios2_qsys|D_src2[19]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ctrl_unsigned_lo_imm16~q\,
	datab => \u_qsys|nios2_qsys|D_ctrl_hi_imm16~q\,
	datac => \u_qsys|nios2_qsys|D_iw\(9),
	datad => \u_qsys|nios2_qsys|D_iw\(21),
	combout => \u_qsys|nios2_qsys|D_src2[19]~17_combout\);

-- Location: LCCOMB_X23_Y9_N18
\u_qsys|nios2_qsys|D_src2[19]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[19]~46_combout\,
	datab => \u_qsys|nios2_qsys|D_src2[30]~14_combout\,
	datac => \u_qsys|nios2_qsys|D_ctrl_src2_choose_imm~q\,
	datad => \u_qsys|nios2_qsys|D_src2[19]~17_combout\,
	combout => \u_qsys|nios2_qsys|D_src2[19]~18_combout\);

-- Location: FF_X23_Y9_N19
\u_qsys|nios2_qsys|E_src2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2[19]~18_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2\(19));

-- Location: LCCOMB_X23_Y9_N28
\u_qsys|nios2_qsys|M_src2[19]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_src2\(19),
	combout => \u_qsys|nios2_qsys|M_src2[19]~feeder_combout\);

-- Location: FF_X23_Y9_N29
\u_qsys|nios2_qsys|M_src2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_src2[19]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src2\(19));

-- Location: LCCOMB_X24_Y7_N6
\u_qsys|nios2_qsys|A_mul_src2_nxt[19]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datad => \u_qsys|nios2_qsys|M_src2\(19),
	combout => \u_qsys|nios2_qsys|A_mul_src2_nxt[19]~19_combout\);

-- Location: FF_X24_Y7_N7
\u_qsys|nios2_qsys|A_mul_src2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_src2_nxt[19]~19_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_src2\(19));

-- Location: LCCOMB_X24_Y7_N16
\u_qsys|nios2_qsys|A_mul_src2_nxt[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datac => \u_qsys|nios2_qsys|M_src2\(3),
	datad => \u_qsys|nios2_qsys|A_mul_src2\(19),
	combout => \u_qsys|nios2_qsys|A_mul_src2_nxt[3]~3_combout\);

-- Location: LCCOMB_X21_Y16_N10
\u_qsys|nios2_qsys|A_mul_partial_prod[15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(15),
	combout => \u_qsys|nios2_qsys|A_mul_partial_prod[15]~feeder_combout\);

-- Location: FF_X21_Y16_N11
\u_qsys|nios2_qsys|A_mul_partial_prod[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_partial_prod[15]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_partial_prod\(15));

-- Location: FF_X21_Y12_N31
\u_qsys|nios2_qsys|A_mul_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_result[15]~62_combout\,
	asdata => \u_qsys|nios2_qsys|A_mul_partial_prod\(15),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_result\(15));

-- Location: FF_X22_Y10_N9
\u_qsys|nios2_qsys|A_ld_align_byte1_fill\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_ctrl_ld8~q\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_ld_align_byte1_fill~q\);

-- Location: LCCOMB_X22_Y10_N8
\u_qsys|nios2_qsys|A_wr_data_unfiltered[11]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_slow_inst_sel~q\,
	datac => \u_qsys|nios2_qsys|A_ld_align_byte1_fill~q\,
	datad => \u_qsys|nios2_qsys|A_ctrl_shift_rot~q\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[11]~16_combout\);

-- Location: LCCOMB_X25_Y5_N22
\u_qsys|nios2_qsys|M_rot[15]~61\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot[15]~53_combout\,
	datab => \u_qsys|nios2_qsys|M_rot[15]~54_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_rn\(4),
	combout => \u_qsys|nios2_qsys|M_rot[15]~61_combout\);

-- Location: LCCOMB_X24_Y6_N0
\u_qsys|nios2_qsys|E_rot_sel_fill1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src2\(4),
	datab => \u_qsys|nios2_qsys|E_ctrl_shift_rot_right~q\,
	datac => \u_qsys|nios2_qsys|E_src2\(3),
	datad => \u_qsys|nios2_qsys|E_ctrl_shift_rot_left~q\,
	combout => \u_qsys|nios2_qsys|E_rot_sel_fill1~0_combout\);

-- Location: FF_X24_Y6_N1
\u_qsys|nios2_qsys|M_rot_sel_fill1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_rot_sel_fill1~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_sel_fill1~q\);

-- Location: LCCOMB_X25_Y7_N28
\u_qsys|nios2_qsys|M_rot_lut1[7]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot_sel_fill1~q\,
	datad => \u_qsys|nios2_qsys|M_rot_mask\(7),
	combout => \u_qsys|nios2_qsys|M_rot_lut1[7]~7_combout\);

-- Location: LCCOMB_X25_Y7_N30
\u_qsys|nios2_qsys|A_shift_rot_result[15]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_fill_bit~q\,
	datac => \u_qsys|nios2_qsys|M_rot[15]~61_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_lut1[7]~7_combout\,
	combout => \u_qsys|nios2_qsys|A_shift_rot_result[15]~15_combout\);

-- Location: LCCOMB_X24_Y6_N28
\u_qsys|nios2_qsys|E_rot_pass1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src2\(4),
	datab => \u_qsys|nios2_qsys|E_ctrl_shift_rot_right~q\,
	datac => \u_qsys|nios2_qsys|E_src2\(3),
	datad => \u_qsys|nios2_qsys|E_ctrl_shift_rot_left~q\,
	combout => \u_qsys|nios2_qsys|E_rot_pass1~0_combout\);

-- Location: LCCOMB_X24_Y6_N2
\u_qsys|nios2_qsys|E_rot_pass1~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|E_ctrl_rot~q\,
	datad => \u_qsys|nios2_qsys|E_rot_pass1~0_combout\,
	combout => \u_qsys|nios2_qsys|E_rot_pass1~1_combout\);

-- Location: FF_X24_Y6_N3
\u_qsys|nios2_qsys|M_rot_pass1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_rot_pass1~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_pass1~q\);

-- Location: FF_X25_Y7_N31
\u_qsys|nios2_qsys|A_shift_rot_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_shift_rot_result[15]~15_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot[15]~61_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|M_rot_pass1~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_shift_rot_result\(15));

-- Location: LCCOMB_X24_Y11_N30
\u_qsys|nios2_qsys|A_slow_inst_result[15]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_readdata_d1\(15),
	datab => \u_qsys|nios2_qsys|A_ld_align_sh16~q\,
	datad => \u_qsys|nios2_qsys|d_readdata_d1\(31),
	combout => \u_qsys|nios2_qsys|A_slow_inst_result[15]~15_combout\);

-- Location: LCCOMB_X13_Y6_N10
\u_qsys|nios2_qsys|A_slow_ld_data_fill_bit\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|A_ctrl_ld_signed~q\,
	datad => \u_qsys|nios2_qsys|A_slow_ld_data_sign_bit~2_combout\,
	combout => \u_qsys|nios2_qsys|A_slow_ld_data_fill_bit~combout\);

-- Location: FF_X24_Y11_N31
\u_qsys|nios2_qsys|A_slow_inst_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_slow_inst_result[15]~15_combout\,
	asdata => \u_qsys|nios2_qsys|A_slow_ld_data_fill_bit~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_ld_align_byte1_fill~q\,
	ena => \u_qsys|nios2_qsys|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_slow_inst_result\(15));

-- Location: LCCOMB_X17_Y11_N18
\u_qsys|nios2_qsys|M_inst_result[15]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_alu_result\(15),
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(15),
	datac => \u_qsys|nios2_qsys|M_ctrl_mem~q\,
	combout => \u_qsys|nios2_qsys|M_inst_result[15]~8_combout\);

-- Location: FF_X17_Y11_N19
\u_qsys|nios2_qsys|A_inst_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_inst_result[15]~8_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|M_ctrl_rdctl_inst~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_inst_result\(15));

-- Location: LCCOMB_X17_Y11_N30
\u_qsys|nios2_qsys|A_data_ram_ld16_data[15]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_inst_result\(15),
	datac => \u_qsys|nios2_qsys|A_ld_align_sh16~q\,
	datad => \u_qsys|nios2_qsys|A_inst_result\(31),
	combout => \u_qsys|nios2_qsys|A_data_ram_ld16_data[15]~3_combout\);

-- Location: LCCOMB_X22_Y10_N28
\u_qsys|nios2_qsys|A_wr_data_unfiltered[15]~108\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~17_combout\,
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[11]~16_combout\,
	datac => \u_qsys|nios2_qsys|A_slow_inst_result\(15),
	datad => \u_qsys|nios2_qsys|A_data_ram_ld16_data[15]~3_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[15]~108_combout\);

-- Location: LCCOMB_X22_Y10_N22
\u_qsys|nios2_qsys|A_wr_data_unfiltered[15]~109\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_data_ram_ld_align_fill_bit~combout\,
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[11]~16_combout\,
	datac => \u_qsys|nios2_qsys|A_shift_rot_result\(15),
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[15]~108_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[15]~109_combout\);

-- Location: LCCOMB_X17_Y7_N30
\u_qsys|nios2_qsys|A_wr_data_unfiltered[15]~110\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_result\(15),
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[15]~109_combout\,
	datad => \u_qsys|nios2_qsys|A_ctrl_mul_lsw~q\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[15]~110_combout\);

-- Location: LCCOMB_X16_Y10_N16
\u_qsys|nios2_qsys|D_src2_reg[12]~95\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datab => \u_qsys|nios2_qsys|M_alu_result\(12),
	datac => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[12]~101_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[12]~95_combout\);

-- Location: FF_X24_Y10_N5
\u_qsys|nios2_qsys|W_wr_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_wr_data_unfiltered[12]~101_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|W_wr_data\(12));

-- Location: LCCOMB_X16_Y10_N2
\u_qsys|nios2_qsys|D_src2_reg[12]~96\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datab => \u_qsys|nios2_qsys|D_src2_reg[12]~95_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datad => \u_qsys|nios2_qsys|W_wr_data\(12),
	combout => \u_qsys|nios2_qsys|D_src2_reg[12]~96_combout\);

-- Location: LCCOMB_X16_Y10_N10
\u_qsys|nios2_qsys|D_src2_reg[12]~115\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_alu_result\(12),
	datab => \u_qsys|nios2_qsys|D_src2_reg[2]~119_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[2]~118_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[12]~96_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[12]~115_combout\);

-- Location: FF_X16_Y10_N11
\u_qsys|nios2_qsys|E_src2_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[12]~115_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2_reg\(12));

-- Location: LCCOMB_X16_Y10_N8
\u_qsys|nios2_qsys|M_st_data[28]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Equal274~0_combout\,
	datac => \u_qsys|nios2_qsys|E_src2_reg\(4),
	datad => \u_qsys|nios2_qsys|E_src2_reg\(12),
	combout => \u_qsys|nios2_qsys|M_st_data[28]~4_combout\);

-- Location: FF_X16_Y10_N9
\u_qsys|nios2_qsys|M_st_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_st_data[28]~4_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_st_data\(12));

-- Location: FF_X24_Y13_N23
\u_qsys|nios2_qsys|A_st_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_st_data\(12),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_st_data\(12));

-- Location: LCCOMB_X24_Y13_N12
\u_qsys|nios2_qsys|M_dc_st_data[12]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_mem_byte_en\(1),
	datac => \u_qsys|nios2_qsys|M_st_data\(12),
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(12),
	combout => \u_qsys|nios2_qsys|M_dc_st_data[12]~19_combout\);

-- Location: LCCOMB_X24_Y13_N22
\u_qsys|nios2_qsys|dc_data_wr_port_data[12]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|dc_data_wr_port_data[8]~0_combout\,
	datab => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	datac => \u_qsys|nios2_qsys|A_st_data\(12),
	datad => \u_qsys|nios2_qsys|M_dc_st_data[12]~19_combout\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[12]~42_combout\);

-- Location: LCCOMB_X19_Y18_N16
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable\(31),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(8),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~20_combout\);

-- Location: FF_X19_Y18_N17
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(12));

-- Location: FF_X25_Y18_N29
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(12),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X25_Y18_N0
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~40_combout\ = (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a44\))) # 
-- (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a12\,
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a44\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~40_combout\);

-- Location: LCCOMB_X25_Y18_N2
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~41_combout\ = (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~40_combout\) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a76\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a76\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~40_combout\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~41_combout\);

-- Location: LCCOMB_X25_Y18_N30
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~39_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~41_combout\) # 
-- ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(12) & \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(12) & (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(12),
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~41_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~39_combout\);

-- Location: LCCOMB_X23_Y14_N26
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result12w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result12w~0_combout\ = ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a108\)) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a76\)))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a108\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a76\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result12w~0_combout\);

-- Location: LCCOMB_X23_Y14_N8
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2018w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2018w[0]~0_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a44\))) # 
-- (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a12\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a44\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2018w[0]~0_combout\);

-- Location: LCCOMB_X23_Y14_N20
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result12w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result12w~1_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a140\)))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result12w~0_combout\ & (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2018w[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result12w~0_combout\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2018w[0]~0_combout\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a140\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result12w~1_combout\);

-- Location: FF_X25_Y14_N1
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X25_Y14_N0
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~38_combout\ = (\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0) & ((\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30)) # 
-- ((\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12))))) # 
-- (!\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0) & (\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0),
	datab => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12),
	datad => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~38_combout\);

-- Location: LCCOMB_X25_Y14_N2
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~40_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~39_combout\) # ((\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~38_combout\) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\ & \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result12w~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~39_combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result12w~1_combout\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~38_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~40_combout\);

-- Location: FF_X25_Y14_N3
\u_qsys|nios2_qsys|d_readdata_d1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~40_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_readdata_d1\(12));

-- Location: FF_X24_Y13_N13
\u_qsys|nios2_qsys|A_dc_st_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_dc_st_data[12]~19_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_st_data\(12));

-- Location: LCCOMB_X24_Y13_N16
\u_qsys|nios2_qsys|dc_data_wr_port_data[12]~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|dc_data_wr_port_data[12]~42_combout\,
	datab => \u_qsys|nios2_qsys|dc_data_wr_port_data[8]~0_combout\,
	datac => \u_qsys|nios2_qsys|d_readdata_d1\(12),
	datad => \u_qsys|nios2_qsys|A_dc_st_data\(12),
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[12]~43_combout\);

-- Location: LCCOMB_X16_Y13_N28
\u_qsys|nios2_qsys|A_dc_rd_data[11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(11),
	combout => \u_qsys|nios2_qsys|A_dc_rd_data[11]~feeder_combout\);

-- Location: FF_X16_Y13_N29
\u_qsys|nios2_qsys|A_dc_rd_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_rd_data[11]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_rd_data\(11));

-- Location: LCCOMB_X16_Y13_N12
\u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[11]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(11),
	datab => \u_qsys|nios2_qsys|A_dc_rd_data\(11),
	datad => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_offset_match~q\,
	combout => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[11]~28_combout\);

-- Location: FF_X16_Y13_N13
\u_qsys|nios2_qsys|A_dc_xfer_wr_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[11]~28_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(11));

-- Location: FF_X18_Y16_N17
\u_qsys|nios2_qsys|d_writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_writedata[10]~15_combout\,
	asdata => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(10),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_update_av_writedata~combout\,
	ena => \u_qsys|nios2_qsys|d_writedata[6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_writedata\(10));

-- Location: LCCOMB_X18_Y16_N14
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\ = (\u_qsys|nios2_qsys|d_writedata\(10) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|d_writedata\(10),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\);

-- Location: LCCOMB_X26_Y18_N6
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~12_combout\ = (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a41\))) # 
-- (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a9\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a41\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~12_combout\);

-- Location: LCCOMB_X26_Y18_N0
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~13_combout\ = (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~12_combout\) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a73\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~12_combout\,
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a73\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~13_combout\);

-- Location: LCCOMB_X21_Y18_N24
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable\(31),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(8),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~6_combout\);

-- Location: FF_X21_Y18_N25
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(9));

-- Location: FF_X26_Y18_N27
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(9),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X26_Y18_N12
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~9_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~13_combout\) # 
-- ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(9) & \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(9) & \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~13_combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(9),
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~9_combout\);

-- Location: LCCOMB_X26_Y18_N8
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~10_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~8_combout\) # ((\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~9_combout\) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result9w~1_combout\ & \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result9w~1_combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~8_combout\,
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~9_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~10_combout\);

-- Location: FF_X26_Y18_N9
\u_qsys|nios2_qsys|d_readdata_d1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~10_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_readdata_d1\(9));

-- Location: LCCOMB_X17_Y15_N20
\u_qsys|nios2_qsys|M_dc_st_data[9]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_st_data\(9),
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(9),
	datac => \u_qsys|nios2_qsys|M_mem_byte_en\(1),
	combout => \u_qsys|nios2_qsys|M_dc_st_data[9]~7_combout\);

-- Location: LCCOMB_X17_Y15_N30
\u_qsys|nios2_qsys|dc_data_wr_port_data[9]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|dc_data_wr_port_data[8]~0_combout\,
	datab => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	datac => \u_qsys|nios2_qsys|A_st_data\(9),
	datad => \u_qsys|nios2_qsys|M_dc_st_data[9]~7_combout\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[9]~18_combout\);

-- Location: FF_X17_Y15_N21
\u_qsys|nios2_qsys|A_dc_st_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_dc_st_data[9]~7_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_st_data\(9));

-- Location: LCCOMB_X17_Y15_N24
\u_qsys|nios2_qsys|dc_data_wr_port_data[9]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|dc_data_wr_port_data[8]~0_combout\,
	datab => \u_qsys|nios2_qsys|d_readdata_d1\(9),
	datac => \u_qsys|nios2_qsys|dc_data_wr_port_data[9]~18_combout\,
	datad => \u_qsys|nios2_qsys|A_dc_st_data\(9),
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[9]~19_combout\);

-- Location: LCCOMB_X14_Y13_N16
\u_qsys|nios2_qsys|A_dc_rd_data[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(9),
	combout => \u_qsys|nios2_qsys|A_dc_rd_data[9]~feeder_combout\);

-- Location: FF_X14_Y13_N17
\u_qsys|nios2_qsys|A_dc_rd_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_rd_data[9]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_rd_data\(9));

-- Location: LCCOMB_X14_Y13_N10
\u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[9]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_offset_match~q\,
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(9),
	datad => \u_qsys|nios2_qsys|A_dc_rd_data\(9),
	combout => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[9]~14_combout\);

-- Location: FF_X14_Y13_N11
\u_qsys|nios2_qsys|A_dc_xfer_wr_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[9]~14_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(9));

-- Location: FF_X16_Y15_N11
\u_qsys|nios2_qsys|d_writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_writedata[9]~13_combout\,
	asdata => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(9),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_update_av_writedata~combout\,
	ena => \u_qsys|nios2_qsys|d_writedata[6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_writedata\(9));

-- Location: LCCOMB_X16_Y15_N24
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(9),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\);

-- Location: LCCOMB_X26_Y14_N8
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~16_combout\ = (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40~portadataout\)) # 
-- (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40~portadataout\,
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8~portadataout\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~16_combout\);

-- Location: LCCOMB_X26_Y14_N26
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~17_combout\ = (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~16_combout\) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~16_combout\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72~portadataout\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~17_combout\);

-- Location: LCCOMB_X19_Y18_N0
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable\(31),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(8),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~8_combout\);

-- Location: FF_X19_Y18_N1
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(8));

-- Location: FF_X26_Y14_N29
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(8),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X26_Y14_N30
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~14_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(8)) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~17_combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~17_combout\,
	datad => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(8),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~14_combout\);

-- Location: LCCOMB_X25_Y14_N24
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~15_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~13_combout\) # ((\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~14_combout\) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\ & \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result8w~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~13_combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result8w~1_combout\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~14_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~15_combout\);

-- Location: FF_X25_Y14_N25
\u_qsys|nios2_qsys|d_readdata_d1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~15_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_readdata_d1\(8));

-- Location: FF_X17_Y15_N29
\u_qsys|nios2_qsys|A_st_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_st_data\(8),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_st_data\(8));

-- Location: LCCOMB_X17_Y15_N28
\u_qsys|nios2_qsys|dc_data_wr_port_data[8]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|dc_data_wr_port_data[8]~0_combout\,
	datab => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	datac => \u_qsys|nios2_qsys|A_st_data\(8),
	datad => \u_qsys|nios2_qsys|M_dc_st_data[8]~9_combout\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[8]~22_combout\);

-- Location: LCCOMB_X17_Y15_N22
\u_qsys|nios2_qsys|dc_data_wr_port_data[8]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_st_data\(8),
	datab => \u_qsys|nios2_qsys|d_readdata_d1\(8),
	datac => \u_qsys|nios2_qsys|dc_data_wr_port_data[8]~0_combout\,
	datad => \u_qsys|nios2_qsys|dc_data_wr_port_data[8]~22_combout\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[8]~23_combout\);

-- Location: LCCOMB_X14_Y13_N26
\u_qsys|nios2_qsys|A_dc_rd_data[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(8),
	combout => \u_qsys|nios2_qsys|A_dc_rd_data[8]~feeder_combout\);

-- Location: FF_X14_Y13_N27
\u_qsys|nios2_qsys|A_dc_rd_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_rd_data[8]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_rd_data\(8));

-- Location: LCCOMB_X14_Y13_N4
\u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[8]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_rd_data\(8),
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(8),
	datad => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_offset_match~q\,
	combout => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[8]~15_combout\);

-- Location: FF_X14_Y13_N5
\u_qsys|nios2_qsys|A_dc_xfer_wr_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[8]~15_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(8));

-- Location: FF_X18_Y14_N5
\u_qsys|nios2_qsys|d_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_writedata[2]~3_combout\,
	asdata => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(2),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_update_av_writedata~combout\,
	ena => \u_qsys|nios2_qsys|d_writedata[6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_writedata\(2));

-- Location: M9K_X15_Y20_N0
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena2",
	clk0_output_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "system_qsys:u_qsys|system_qsys_jtag_uart:jtag_uart|system_qsys_jtag_uart_scfifo_w:the_system_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|jtag_uart|fifo_wr~q\,
	portbre => VCC,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\,
	ena1 => \u_qsys|jtag_uart|r_val~0_combout\,
	ena2 => \u_qsys|jtag_uart|fifo_wr~q\,
	clr0 => \u_qsys|rst_controller|r_sync_rst~clkctrl_outclk\,
	portadatain => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\,
	portaaddr => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	portbaddr => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X14_Y20_N0
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift\(5),
	datab => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rdata\(2),
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count\(9),
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~13_combout\);

-- Location: LCCOMB_X13_Y20_N18
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count\(9),
	datab => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift\(10),
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rdata\(7),
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~8_combout\);

-- Location: FF_X13_Y20_N19
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift\(9));

-- Location: LCCOMB_X13_Y19_N28
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count\(1),
	datab => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\,
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|state~q\,
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\);

-- Location: LCCOMB_X14_Y20_N26
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~13_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~14_combout\);

-- Location: FF_X14_Y20_N27
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~14_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift\(4));

-- Location: LCCOMB_X14_Y20_N12
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift\(4),
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rdata\(1),
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count\(9),
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~11_combout\);

-- Location: LCCOMB_X14_Y20_N30
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~11_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~12_combout\);

-- Location: FF_X14_Y20_N31
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift\(3));

-- Location: LCCOMB_X14_Y20_N16
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift\(3),
	datab => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rdata\(0),
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count\(9),
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~9_combout\);

-- Location: LCCOMB_X14_Y20_N18
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~9_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~10_combout\);

-- Location: FF_X14_Y20_N19
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift\(2));

-- Location: LCCOMB_X14_Y20_N28
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write_stalled~q\,
	datab => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift\(2),
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count\(9),
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~5_combout\);

-- Location: LCCOMB_X14_Y20_N24
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~5_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~7_combout\);

-- Location: FF_X14_Y20_N25
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift\(1));

-- Location: LCCOMB_X12_Y20_N24
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count\(9),
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rvalid~q\,
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift\(1),
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~0_combout\);

-- Location: LCCOMB_X13_Y19_N6
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\,
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count\(1),
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~1_combout\);

-- Location: LCCOMB_X13_Y19_N0
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~1_combout\,
	datab => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|state~q\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~2_combout\);

-- Location: LCCOMB_X13_Y20_N8
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav~q\,
	datab => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~0_combout\,
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|state~q\,
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~2_combout\,
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~3_combout\);

-- Location: FF_X13_Y20_N9
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift\(0));

-- Location: LCCOMB_X13_Y19_N2
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|state~q\,
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout\);

-- Location: LCCOMB_X13_Y19_N20
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift\(0),
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\,
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout\,
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1_combout\);

-- Location: FF_X13_Y19_N21
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\);

-- Location: FF_X13_Y19_N23
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|read_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|read_req~q\);

-- Location: FF_X12_Y19_N11
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|read2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|read1~q\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|read2~q\);

-- Location: LCCOMB_X13_Y19_N22
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rvalid0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|read1~q\,
	datab => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\,
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|read_req~q\,
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|read2~q\,
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout\);

-- Location: LCCOMB_X12_Y20_N26
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rvalid0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst2~q\,
	datab => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\,
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout\,
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rvalid0~2_combout\);

-- Location: FF_X12_Y20_N27
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rvalid0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rvalid0~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rvalid0~q\);

-- Location: LCCOMB_X14_Y16_N24
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # 
-- ((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # ((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) 
-- # (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datac => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X14_Y16_N2
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- ((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # ((!\u_qsys|jtag_uart|r_val~0_combout\) # 
-- (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	datac => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => \u_qsys|jtag_uart|r_val~0_combout\,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: LCCOMB_X14_Y16_N0
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ = (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # ((\u_qsys|jtag_uart|fifo_wr~q\) 
-- # ((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datab => \u_qsys|jtag_uart|fifo_wr~q\,
	datac => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\);

-- Location: FF_X14_Y16_N1
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: LCCOMB_X12_Y20_N28
\u_qsys|jtag_uart|r_val~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|r_val~0_combout\ = (!\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rvalid0~q\ & (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ((!\u_qsys|jtag_uart|r_val~q\) # 
-- (!\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|r_ena1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rvalid0~q\,
	datab => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|r_ena1~q\,
	datac => \u_qsys|jtag_uart|r_val~q\,
	datad => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \u_qsys|jtag_uart|r_val~0_combout\);

-- Location: LCCOMB_X14_Y16_N16
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ = \u_qsys|jtag_uart|fifo_wr~q\ $ (\u_qsys|jtag_uart|r_val~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|fifo_wr~q\,
	datad => \u_qsys|jtag_uart|r_val~0_combout\,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\);

-- Location: FF_X14_Y16_N5
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: FF_X14_Y16_N7
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: LCCOMB_X14_Y16_N22
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datac => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X14_Y16_N20
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (\u_qsys|jtag_uart|fifo_wr~q\ & (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \u_qsys|jtag_uart|fifo_wr~q\,
	datac => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X14_Y16_N26
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\u_qsys|jtag_uart|r_val~0_combout\ & ((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\) 
-- # ((\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ & \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	datab => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	datac => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \u_qsys|jtag_uart|r_val~0_combout\,
	combout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: FF_X14_Y16_N27
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: LCCOMB_X24_Y16_N16
\u_qsys|jtag_uart|fifo_wr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|fifo_wr~0_combout\ = (!\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (\u_qsys|jtag_uart|av_waitrequest~0_combout\ & (\u_qsys|nios2_qsys|d_write~q\ & 
-- !\u_qsys|nios2_qsys|d_address_offset_field\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datab => \u_qsys|jtag_uart|av_waitrequest~0_combout\,
	datac => \u_qsys|nios2_qsys|d_write~q\,
	datad => \u_qsys|nios2_qsys|d_address_offset_field\(0),
	combout => \u_qsys|jtag_uart|fifo_wr~0_combout\);

-- Location: FF_X24_Y16_N17
\u_qsys|jtag_uart|fifo_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|fifo_wr~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|fifo_wr~q\);

-- Location: LCCOMB_X13_Y20_N4
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count\(9),
	datab => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rdata\(6),
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~21_combout\);

-- Location: FF_X13_Y20_N5
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~21_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift\(8));

-- Location: LCCOMB_X14_Y21_N18
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift\(8),
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count\(9),
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rdata\(5),
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~19_combout\);

-- Location: LCCOMB_X14_Y20_N6
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~19_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~20_combout\);

-- Location: FF_X14_Y20_N7
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~20_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift\(7));

-- Location: LCCOMB_X14_Y20_N8
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift\(7),
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rdata\(4),
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count\(9),
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~17_combout\);

-- Location: LCCOMB_X14_Y20_N10
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~17_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~18_combout\);

-- Location: FF_X14_Y20_N11
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~18_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift\(6));

-- Location: LCCOMB_X14_Y20_N20
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|count\(9),
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rdata\(3),
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift\(6),
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~15_combout\);

-- Location: LCCOMB_X14_Y20_N22
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~15_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~16_combout\);

-- Location: FF_X14_Y20_N23
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift~16_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift\(5));

-- Location: FF_X14_Y20_N15
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift\(5),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata\(1));

-- Location: LCCOMB_X14_Y20_N4
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift\(6),
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder_combout\);

-- Location: FF_X14_Y20_N5
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata\(2));

-- Location: LCCOMB_X14_Y20_N2
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift\(7),
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder_combout\);

-- Location: FF_X14_Y20_N3
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata\(3));

-- Location: LCCOMB_X14_Y21_N10
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift\(8),
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder_combout\);

-- Location: FF_X14_Y21_N11
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata\(4));

-- Location: LCCOMB_X14_Y21_N24
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder_combout\);

-- Location: FF_X14_Y21_N25
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata\(5));

-- Location: FF_X14_Y21_N15
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift\(10),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata\(6));

-- Location: LCCOMB_X14_Y21_N28
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout\);

-- Location: FF_X14_Y21_N29
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|wdata\(7));

-- Location: M9K_X15_Y21_N0
\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "system_qsys:u_qsys|system_qsys_jtag_uart:jtag_uart|system_qsys_jtag_uart_scfifo_r:the_system_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|jtag_uart|wr_rfifo~combout\,
	portbre => VCC,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_qsys|jtag_uart|wr_rfifo~combout\,
	ena1 => \u_qsys|jtag_uart|fifo_rd~0_combout\,
	portadatain => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\,
	portaaddr => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	portbaddr => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X25_Y16_N12
\u_qsys|jtag_uart|av_readdata[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|av_readdata[7]~1_combout\ = (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7) & \u_qsys|jtag_uart|read_0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7),
	datad => \u_qsys|jtag_uart|read_0~q\,
	combout => \u_qsys|jtag_uart|av_readdata[7]~1_combout\);

-- Location: FF_X25_Y16_N13
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|av_readdata[7]~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X25_Y16_N14
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~10_combout\ = (\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~10_combout\);

-- Location: LCCOMB_X21_Y18_N14
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable\(31),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(8),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~4_combout\);

-- Location: FF_X21_Y18_N15
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(7));

-- Location: FF_X26_Y12_N19
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(7),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(7));

-- Location: M9K_X27_Y12_N0
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "system_qsys_onchip_rom.hex",
	init_file_layout => "port_a",
	logical_ram_name => "system_qsys:u_qsys|system_qsys_onchip_rom:onchip_rom|altsyncram:the_altsyncram|altsyncram_m1d1:auto_generated|altsyncram:ram_block1a0|altsyncram_i3d3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 2560,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode817w[2]~0_combout\,
	portare => VCC,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_qsys|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M9K_X27_Y13_N0
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "system_qsys_onchip_rom.hex",
	init_file_layout => "port_a",
	logical_ram_name => "system_qsys:u_qsys|system_qsys_onchip_rom:onchip_rom|altsyncram:the_altsyncram|altsyncram_m1d1:auto_generated|altsyncram:ram_block1a0|altsyncram_i3d3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 2560,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode830w[2]~1_combout\,
	portare => VCC,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_qsys|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portabyteenamasks => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: LCCOMB_X26_Y12_N6
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~8_combout\ = (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a39\))) # 
-- (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a7\,
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a39\,
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~8_combout\);

-- Location: LCCOMB_X26_Y12_N0
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~9_combout\ = (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~8_combout\) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a71\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~8_combout\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~9_combout\);

-- Location: LCCOMB_X26_Y12_N12
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~11_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(7)) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~9_combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(7),
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~9_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~11_combout\);

-- Location: LCCOMB_X26_Y12_N24
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~12_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~10_combout\) # ((\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~11_combout\) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\ & \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result7w~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~10_combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~11_combout\,
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result7w~1_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~12_combout\);

-- Location: FF_X26_Y12_N25
\u_qsys|nios2_qsys|d_readdata_d1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~12_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_readdata_d1\(7));

-- Location: LCCOMB_X19_Y13_N0
\u_qsys|nios2_qsys|M_dc_st_data[7]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_st_data\(7),
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(7),
	datac => \u_qsys|nios2_qsys|M_mem_byte_en\(0),
	combout => \u_qsys|nios2_qsys|M_dc_st_data[7]~2_combout\);

-- Location: FF_X19_Y13_N1
\u_qsys|nios2_qsys|A_dc_st_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_dc_st_data[7]~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_st_data\(7));

-- Location: LCCOMB_X19_Y13_N28
\u_qsys|nios2_qsys|dc_data_wr_port_data[7]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_dc_st_data[7]~2_combout\,
	datab => \u_qsys|nios2_qsys|dc_data_wr_port_data[1]~6_combout\,
	datac => \u_qsys|nios2_qsys|A_st_data\(7),
	datad => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[7]~7_combout\);

-- Location: LCCOMB_X19_Y13_N4
\u_qsys|nios2_qsys|dc_data_wr_port_data[7]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_readdata_d1\(7),
	datab => \u_qsys|nios2_qsys|A_dc_st_data\(7),
	datac => \u_qsys|nios2_qsys|dc_data_wr_port_data[1]~6_combout\,
	datad => \u_qsys|nios2_qsys|dc_data_wr_port_data[7]~7_combout\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[7]~8_combout\);

-- Location: LCCOMB_X19_Y13_N24
\u_qsys|nios2_qsys|M_dc_st_data[6]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_mem_byte_en\(0),
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(6),
	datac => \u_qsys|nios2_qsys|M_st_data\(6),
	combout => \u_qsys|nios2_qsys|M_dc_st_data[6]~13_combout\);

-- Location: FF_X19_Y13_N25
\u_qsys|nios2_qsys|A_dc_st_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_dc_st_data[6]~13_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_st_data\(6));

-- Location: LCCOMB_X19_Y13_N14
\u_qsys|nios2_qsys|dc_data_wr_port_data[6]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	datab => \u_qsys|nios2_qsys|dc_data_wr_port_data[1]~6_combout\,
	datac => \u_qsys|nios2_qsys|A_st_data\(6),
	datad => \u_qsys|nios2_qsys|M_dc_st_data[6]~13_combout\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[6]~30_combout\);

-- Location: LCCOMB_X28_Y12_N6
\u_qsys|jtag_uart|av_readdata[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|av_readdata[6]~2_combout\ = (\u_qsys|jtag_uart|read_0~q\ & \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|read_0~q\,
	datad => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6),
	combout => \u_qsys|jtag_uart|av_readdata[6]~2_combout\);

-- Location: FF_X28_Y12_N7
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|av_readdata[6]~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X28_Y12_N24
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~14_combout\ = (\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6) & \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6),
	datac => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~14_combout\);

-- Location: LCCOMB_X28_Y17_N18
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data[32]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(32) = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0)) # ((\u_qsys|nios2_qsys|d_byteenable\(0) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_byteenable\(0),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(32));

-- Location: LCCOMB_X18_Y14_N30
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~28_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~28_combout\);

-- Location: LCCOMB_X28_Y17_N14
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~26_combout\ = (\u_qsys|nios2_qsys|d_writedata\(2) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|d_writedata\(2),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~26_combout\);

-- Location: LCCOMB_X19_Y16_N18
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~22_combout\ = (\u_qsys|nios2_qsys|d_writedata\(3) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|d_writedata\(3),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~22_combout\);

-- Location: LCCOMB_X19_Y16_N14
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~18_combout\ = (\u_qsys|nios2_qsys|d_writedata\(4) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|d_writedata\(4),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~18_combout\);

-- Location: LCCOMB_X18_Y15_N6
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~14_combout\ = (\u_qsys|nios2_qsys|d_writedata\(5) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|d_writedata\(5),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~14_combout\);

-- Location: LCCOMB_X28_Y17_N26
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~10_combout\ = (\u_qsys|nios2_qsys|d_writedata\(6) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|d_writedata\(6),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~10_combout\);

-- Location: LCCOMB_X18_Y14_N14
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~4_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(7),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~4_combout\);

-- Location: M9K_X27_Y8_N0
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "system_qsys_onchip_ram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "system_qsys:u_qsys|system_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_v0d1:auto_generated|altsyncram:ram_block1a0|altsyncram_03d3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1369w[3]~0_combout\,
	portare => VCC,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_qsys|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96_PORTADATAIN_bus\,
	portaaddr => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96_PORTAADDR_bus\,
	portabyteenamasks => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96_PORTADATAOUT_bus\);

-- Location: M9K_X27_Y9_N0
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "system_qsys_onchip_ram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "system_qsys:u_qsys|system_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_v0d1:auto_generated|altsyncram:ram_block1a0|altsyncram_03d3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1359w[3]~0_combout\,
	portare => VCC,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_qsys|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portabyteenamasks => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus\);

-- Location: LCCOMB_X26_Y11_N16
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result6w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result6w~0_combout\ = ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a102\)) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a70\)))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a102\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a70\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result6w~0_combout\);

-- Location: M9K_X27_Y5_N0
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "system_qsys_onchip_ram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "system_qsys:u_qsys|system_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_v0d1:auto_generated|altsyncram:ram_block1a0|altsyncram_03d3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1349w[3]~0_combout\,
	portare => VCC,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_qsys|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portabyteenamasks => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: M9K_X27_Y7_N0
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "system_qsys_onchip_ram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "system_qsys:u_qsys|system_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_v0d1:auto_generated|altsyncram:ram_block1a0|altsyncram_03d3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1332w\(3),
	portare => VCC,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_qsys|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X26_Y11_N22
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1730w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1730w[0]~0_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a38\)) # 
-- (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a38\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a6\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1730w[0]~0_combout\);

-- Location: M9K_X27_Y6_N0
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "system_qsys_onchip_ram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "system_qsys:u_qsys|system_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_v0d1:auto_generated|altsyncram:ram_block1a0|altsyncram_03d3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1379w[3]~1_combout\,
	portare => VCC,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_qsys|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128_PORTADATAIN_bus\,
	portaaddr => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128_PORTAADDR_bus\,
	portabyteenamasks => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128_PORTADATAOUT_bus\);

-- Location: LCCOMB_X26_Y11_N18
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result6w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result6w~1_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a134\)))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result6w~0_combout\ & (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1730w[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result6w~0_combout\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1730w[0]~0_combout\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a134\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result6w~1_combout\);

-- Location: LCCOMB_X19_Y18_N4
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(8),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable\(31),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal1~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~10_combout\);

-- Location: FF_X19_Y18_N5
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(6));

-- Location: FF_X28_Y12_N31
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(6),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X28_Y12_N0
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~15_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(6)) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~21_combout\ & \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~21_combout\ & (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~21_combout\,
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(6),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~15_combout\);

-- Location: LCCOMB_X28_Y12_N8
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~16_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~14_combout\) # ((\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~15_combout\) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\ & \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result6w~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~14_combout\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result6w~1_combout\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~15_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~16_combout\);

-- Location: FF_X28_Y12_N9
\u_qsys|nios2_qsys|d_readdata_d1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~16_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_readdata_d1\(6));

-- Location: LCCOMB_X19_Y13_N16
\u_qsys|nios2_qsys|dc_data_wr_port_data[6]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_st_data\(6),
	datab => \u_qsys|nios2_qsys|dc_data_wr_port_data[1]~6_combout\,
	datac => \u_qsys|nios2_qsys|dc_data_wr_port_data[6]~30_combout\,
	datad => \u_qsys|nios2_qsys|d_readdata_d1\(6),
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[6]~31_combout\);

-- Location: LCCOMB_X14_Y13_N28
\u_qsys|nios2_qsys|A_dc_rd_data[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(5),
	combout => \u_qsys|nios2_qsys|A_dc_rd_data[5]~feeder_combout\);

-- Location: FF_X14_Y13_N29
\u_qsys|nios2_qsys|A_dc_rd_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_rd_data[5]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_rd_data\(5));

-- Location: LCCOMB_X14_Y13_N30
\u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[5]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_offset_match~q\,
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(5),
	datad => \u_qsys|nios2_qsys|A_dc_rd_data\(5),
	combout => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[5]~20_combout\);

-- Location: FF_X14_Y13_N31
\u_qsys|nios2_qsys|A_dc_xfer_wr_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[5]~20_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(5));

-- Location: FF_X18_Y14_N1
\u_qsys|nios2_qsys|d_writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_writedata[7]~1_combout\,
	asdata => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(7),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_update_av_writedata~combout\,
	ena => \u_qsys|nios2_qsys|d_writedata[6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_writedata\(7));

-- Location: LCCOMB_X18_Y14_N8
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~20_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(7),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~20_combout\);

-- Location: FF_X18_Y14_N9
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(7));

-- Location: LCCOMB_X18_Y14_N18
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[7]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(7),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(7),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[7]~19_combout\);

-- Location: LCCOMB_X13_Y18_N2
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(10),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~27_combout\);

-- Location: FF_X13_Y18_N3
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~27_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(7));

-- Location: LCCOMB_X13_Y18_N6
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(9),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~23_combout\);

-- Location: FF_X13_Y18_N7
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~23_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(6));

-- Location: LCCOMB_X12_Y15_N22
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(0),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[0]~feeder_combout\);

-- Location: FF_X12_Y15_N23
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[0]~feeder_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(0));

-- Location: LCCOMB_X12_Y17_N8
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(37),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(0),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(36),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~0_combout\);

-- Location: FF_X12_Y17_N9
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~0_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(0));

-- Location: LCCOMB_X13_Y17_N12
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(0),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~11_combout\);

-- Location: LCCOMB_X13_Y17_N16
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~11_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(2),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~12_combout\);

-- Location: LCCOMB_X13_Y15_N0
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[11]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[11]~13_combout\);

-- Location: FF_X13_Y17_N17
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~12_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(1));

-- Location: LCCOMB_X12_Y15_N10
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(1),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[1]~feeder_combout\);

-- Location: FF_X12_Y15_N11
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[1]~feeder_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(1));

-- Location: LCCOMB_X12_Y17_N2
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(37),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(1),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(36),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~1_combout\);

-- Location: FF_X12_Y17_N3
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~1_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(1));

-- Location: LCCOMB_X13_Y17_N8
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(1),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~14_combout\);

-- Location: LCCOMB_X13_Y17_N2
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~14_combout\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(3),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~15_combout\);

-- Location: FF_X13_Y17_N3
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~15_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(2));

-- Location: LCCOMB_X13_Y17_N4
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(2),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[2]~feeder_combout\);

-- Location: FF_X13_Y17_N5
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[2]~feeder_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(2));

-- Location: LCCOMB_X12_Y17_N20
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(2),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(36),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(37),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~2_combout\);

-- Location: FF_X12_Y17_N21
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~2_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(2));

-- Location: LCCOMB_X11_Y19_N2
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(2),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~16_combout\);

-- Location: LCCOMB_X13_Y17_N6
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(4),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~16_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~17_combout\);

-- Location: FF_X13_Y17_N7
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~17_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(3));

-- Location: LCCOMB_X13_Y17_N18
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(3),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[3]~feeder_combout\);

-- Location: FF_X13_Y17_N19
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[3]~feeder_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(3));

-- Location: LCCOMB_X14_Y17_N20
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(36),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(37),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(3),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~3_combout\);

-- Location: FF_X14_Y17_N21
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~3_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(3));

-- Location: LCCOMB_X13_Y17_N10
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(3),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~18_combout\);

-- Location: LCCOMB_X13_Y17_N28
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~18_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(5),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~19_combout\);

-- Location: FF_X13_Y17_N29
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~19_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(4));

-- Location: LCCOMB_X13_Y17_N30
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(4),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[4]~feeder_combout\);

-- Location: FF_X13_Y17_N31
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[4]~feeder_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(4));

-- Location: LCCOMB_X12_Y17_N22
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(4),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(36),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(37),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~4_combout\);

-- Location: FF_X12_Y17_N23
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~4_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(4));

-- Location: LCCOMB_X13_Y17_N26
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(4),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~26_combout\);

-- Location: LCCOMB_X13_Y17_N24
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~26_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(6),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~27_combout\);

-- Location: FF_X13_Y17_N25
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~27_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(5));

-- Location: LCCOMB_X13_Y17_N14
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(5),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[5]~feeder_combout\);

-- Location: FF_X13_Y17_N15
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[5]~feeder_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(5));

-- Location: LCCOMB_X14_Y18_N24
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(37),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(5),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(36),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~9_combout\);

-- Location: FF_X14_Y18_N25
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~9_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(5));

-- Location: LCCOMB_X13_Y17_N22
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(5),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~39_combout\);

-- Location: LCCOMB_X13_Y17_N0
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(7),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~39_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~40_combout\);

-- Location: FF_X13_Y17_N1
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~40_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(6));

-- Location: LCCOMB_X13_Y17_N20
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(6),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[6]~feeder_combout\);

-- Location: FF_X13_Y17_N21
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[6]~feeder_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(6));

-- Location: LCCOMB_X14_Y18_N6
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(37),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(6),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(36),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~15_combout\);

-- Location: FF_X14_Y18_N7
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~15_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(6));

-- Location: LCCOMB_X12_Y18_N2
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|Mux30~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|Mux30~0_combout\);

-- Location: LCCOMB_X12_Y18_N18
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[7]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|Mux30~0_combout\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(7),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_cdr~combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[7]~8_combout\);

-- Location: FF_X12_Y18_N19
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[7]~8_combout\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(8),
	sload => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(7));

-- Location: LCCOMB_X12_Y18_N16
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(7),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[7]~feeder_combout\);

-- Location: FF_X12_Y18_N17
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[7]~feeder_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(7));

-- Location: LCCOMB_X14_Y17_N16
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(36),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(37),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(7),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~19_combout\);

-- Location: FF_X14_Y17_N17
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~19_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(7));

-- Location: LCCOMB_X14_Y15_N4
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~57\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(7),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(7),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~57_combout\);

-- Location: LCCOMB_X14_Y15_N0
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~58\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~57_combout\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(9),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~58_combout\);

-- Location: FF_X14_Y15_N1
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~58_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(8));

-- Location: LCCOMB_X12_Y18_N4
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(8),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[8]~feeder_combout\);

-- Location: FF_X12_Y18_N5
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[8]~feeder_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(8));

-- Location: LCCOMB_X13_Y18_N22
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(36),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(37),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(8),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~23_combout\);

-- Location: FF_X13_Y18_N23
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~23_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(8));

-- Location: LCCOMB_X17_Y18_N12
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(3),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(4),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(2),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~30_combout\);

-- Location: LCCOMB_X19_Y18_N8
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~30_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~31_combout\);

-- Location: LCCOMB_X16_Y18_N8
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[8]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~31_combout\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(8),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_rd_d1~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[8]~8_combout\);

-- Location: FF_X16_Y18_N9
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[8]~8_combout\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(11),
	sload => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(8));

-- Location: LCCOMB_X16_Y18_N24
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~65\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(8),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(8),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~65_combout\);

-- Location: LCCOMB_X14_Y15_N2
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~66\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(10),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~65_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~66_combout\);

-- Location: FF_X14_Y15_N3
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~66_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(9));

-- Location: LCCOMB_X12_Y21_N20
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(9),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[9]~feeder_combout\);

-- Location: FF_X12_Y21_N21
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[9]~feeder_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(9));

-- Location: LCCOMB_X13_Y18_N12
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(9),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(36),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(37),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~26_combout\);

-- Location: FF_X13_Y18_N13
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~26_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(9));

-- Location: LCCOMB_X10_Y17_N24
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~71\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(9),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(9),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~71_combout\);

-- Location: LCCOMB_X14_Y15_N14
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~72\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(11),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~71_combout\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~72_combout\);

-- Location: FF_X14_Y15_N15
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~72_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(10));

-- Location: FF_X14_Y15_N17
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(10),
	sload => VCC,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(10));

-- Location: LCCOMB_X13_Y18_N14
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(36),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(37),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(10),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~27_combout\);

-- Location: FF_X13_Y18_N15
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~27_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(10));

-- Location: LCCOMB_X14_Y15_N8
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~73\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(10),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(10),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~73_combout\);

-- Location: LCCOMB_X14_Y15_N10
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~74\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(12),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~73_combout\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~74_combout\);

-- Location: FF_X14_Y15_N11
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~74_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(11));

-- Location: LCCOMB_X14_Y15_N12
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(11),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[11]~feeder_combout\);

-- Location: FF_X14_Y15_N13
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[11]~feeder_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(11));

-- Location: LCCOMB_X12_Y17_N28
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(37),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(36),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(11),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~28_combout\);

-- Location: FF_X12_Y17_N29
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~28_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(11));

-- Location: LCCOMB_X14_Y15_N26
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~75\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(11),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(11),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~75_combout\);

-- Location: LCCOMB_X14_Y15_N6
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~76\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(13),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~75_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~76_combout\);

-- Location: FF_X14_Y15_N7
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~76_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(12));

-- Location: LCCOMB_X14_Y15_N18
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(12),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[12]~feeder_combout\);

-- Location: FF_X14_Y15_N19
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[12]~feeder_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(12));

-- Location: LCCOMB_X14_Y18_N22
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(37),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(36),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(12),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~30_combout\);

-- Location: FF_X14_Y18_N23
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~30_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(12));

-- Location: LCCOMB_X14_Y15_N22
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~79\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(12),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(12),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~79_combout\);

-- Location: LCCOMB_X14_Y15_N24
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~80\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(14),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~79_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~80_combout\);

-- Location: FF_X14_Y15_N25
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~80_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(13));

-- Location: LCCOMB_X14_Y15_N28
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(13),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[13]~feeder_combout\);

-- Location: FF_X14_Y15_N29
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[13]~feeder_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(13));

-- Location: LCCOMB_X14_Y17_N4
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(36),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(37),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(13),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~31_combout\);

-- Location: FF_X14_Y17_N5
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~31_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(13));

-- Location: LCCOMB_X14_Y17_N14
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~82\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(13),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(13),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~82_combout\);

-- Location: LCCOMB_X14_Y15_N20
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~83\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~82_combout\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(15),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~83_combout\);

-- Location: FF_X14_Y15_N21
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~83_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(14));

-- Location: LCCOMB_X14_Y15_N30
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(14),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[14]~feeder_combout\);

-- Location: FF_X14_Y15_N31
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[14]~feeder_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(14));

-- Location: FF_X14_Y18_N9
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[11]~11_combout\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(14),
	sload => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(11));

-- Location: LCCOMB_X16_Y14_N12
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~32_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(11),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~32_combout\);

-- Location: FF_X16_Y14_N13
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(11));

-- Location: LCCOMB_X16_Y14_N22
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[11]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(11),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(11),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[11]~31_combout\);

-- Location: LCCOMB_X14_Y17_N6
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(13),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~33_combout\);

-- Location: FF_X14_Y17_N7
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~33_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(10));

-- Location: LCCOMB_X18_Y16_N10
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~24_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(10),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~24_combout\);

-- Location: FF_X18_Y16_N11
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(10));

-- Location: LCCOMB_X18_Y16_N20
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[10]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(10),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(10),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[10]~23_combout\);

-- Location: LCCOMB_X14_Y18_N30
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[9]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|Equal0~1_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[9]~10_combout\);

-- Location: FF_X14_Y18_N31
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[9]~10_combout\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(12),
	sload => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(9));

-- Location: LCCOMB_X16_Y15_N16
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~26_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(9),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~26_combout\);

-- Location: FF_X16_Y15_N17
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(9));

-- Location: LCCOMB_X16_Y15_N26
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[9]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(9),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(9),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[9]~25_combout\);

-- Location: LCCOMB_X21_Y18_N16
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable\(31),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(8),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~24_combout\);

-- Location: FF_X21_Y18_N17
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(11));

-- Location: FF_X25_Y15_N25
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(11),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X26_Y15_N2
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~48_combout\ = (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a43\))) # 
-- (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a11\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a43\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~48_combout\);

-- Location: LCCOMB_X26_Y15_N20
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~49_combout\ = (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~48_combout\) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a75\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~48_combout\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~49_combout\);

-- Location: LCCOMB_X26_Y15_N6
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~21_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(11)) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~49_combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(11),
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~49_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~21_combout\);

-- Location: LCCOMB_X25_Y15_N20
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result11w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result11w~0_combout\ = ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a107\)) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a75\)))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a107\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a75\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result11w~0_combout\);

-- Location: LCCOMB_X25_Y15_N2
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1970w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1970w[0]~0_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a43\))) # 
-- (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a11\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a43\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1970w[0]~0_combout\);

-- Location: LCCOMB_X25_Y15_N14
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result11w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result11w~1_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a139\)) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result11w~0_combout\ & \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1970w[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a139\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result11w~0_combout\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1970w[0]~0_combout\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result11w~1_combout\);

-- Location: LCCOMB_X25_Y15_N26
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~31_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~21_combout\) # ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result11w~1_combout\ & 
-- (\u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0) & !\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~21_combout\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result11w~1_combout\,
	datac => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0),
	datad => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~31_combout\);

-- Location: FF_X25_Y15_N27
\u_qsys|nios2_qsys|d_readdata_d1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~31_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_readdata_d1\(11));

-- Location: LCCOMB_X24_Y13_N18
\u_qsys|nios2_qsys|M_dc_st_data[11]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_st_data\(11),
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(11),
	datac => \u_qsys|nios2_qsys|M_mem_byte_en\(1),
	combout => \u_qsys|nios2_qsys|M_dc_st_data[11]~24_combout\);

-- Location: FF_X24_Y13_N19
\u_qsys|nios2_qsys|A_dc_st_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_dc_st_data[11]~24_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_st_data\(11));

-- Location: LCCOMB_X24_Y13_N28
\u_qsys|nios2_qsys|dc_data_wr_port_data[11]~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|dc_data_wr_port_data[8]~0_combout\,
	datab => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	datac => \u_qsys|nios2_qsys|A_st_data\(11),
	datad => \u_qsys|nios2_qsys|M_dc_st_data[11]~24_combout\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[11]~52_combout\);

-- Location: LCCOMB_X24_Y13_N30
\u_qsys|nios2_qsys|dc_data_wr_port_data[11]~53\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|dc_data_wr_port_data[8]~0_combout\,
	datab => \u_qsys|nios2_qsys|d_readdata_d1\(11),
	datac => \u_qsys|nios2_qsys|A_dc_st_data\(11),
	datad => \u_qsys|nios2_qsys|dc_data_wr_port_data[11]~52_combout\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[11]~53_combout\);

-- Location: LCCOMB_X22_Y14_N24
\u_qsys|nios2_qsys|M_dc_st_data[4]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_st_data\(4),
	datab => \u_qsys|nios2_qsys|M_mem_byte_en\(0),
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(4),
	combout => \u_qsys|nios2_qsys|M_dc_st_data[4]~21_combout\);

-- Location: LCCOMB_X22_Y14_N10
\u_qsys|nios2_qsys|dc_data_wr_port_data[4]~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	datab => \u_qsys|nios2_qsys|dc_data_wr_port_data[1]~6_combout\,
	datac => \u_qsys|nios2_qsys|A_st_data\(4),
	datad => \u_qsys|nios2_qsys|M_dc_st_data[4]~21_combout\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[4]~46_combout\);

-- Location: LCCOMB_X25_Y16_N6
\u_qsys|jtag_uart|av_readdata[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|av_readdata[4]~4_combout\ = (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4) & \u_qsys|jtag_uart|read_0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4),
	datad => \u_qsys|jtag_uart|read_0~q\,
	combout => \u_qsys|jtag_uart|av_readdata[4]~4_combout\);

-- Location: FF_X25_Y16_N7
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|av_readdata[4]~4_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X25_Y16_N0
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[4]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[4]~32_combout\ = (\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0) & ((\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30)) # 
-- ((\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4))))) # 
-- (!\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0) & (\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- ((\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0),
	datab => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30),
	datad => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[4]~32_combout\);

-- Location: LCCOMB_X21_Y18_N26
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable\(31),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(8),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~18_combout\);

-- Location: FF_X21_Y18_N27
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(4));

-- Location: FF_X26_Y15_N23
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(4),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X26_Y17_N4
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~36_combout\ = (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a36\)) # 
-- (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a4\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a36\,
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a4\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~36_combout\);

-- Location: LCCOMB_X26_Y15_N12
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~37_combout\ = (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~36_combout\) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a68\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a68\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~36_combout\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~37_combout\);

-- Location: LCCOMB_X26_Y15_N16
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[4]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[4]~33_combout\ = (\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(4) & ((\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~37_combout\)))) # 
-- (!\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(4) & (((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(4),
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~37_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[4]~33_combout\);

-- Location: LCCOMB_X26_Y15_N8
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[4]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[4]~34_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[4]~32_combout\) # ((\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[4]~33_combout\) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result4w~1_combout\ & \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[4]~32_combout\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result4w~1_combout\,
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[4]~33_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[4]~34_combout\);

-- Location: FF_X26_Y15_N9
\u_qsys|nios2_qsys|d_readdata_d1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[4]~34_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_readdata_d1\(4));

-- Location: FF_X22_Y14_N25
\u_qsys|nios2_qsys|A_dc_st_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_dc_st_data[4]~21_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_st_data\(4));

-- Location: LCCOMB_X22_Y14_N22
\u_qsys|nios2_qsys|dc_data_wr_port_data[4]~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|dc_data_wr_port_data[4]~46_combout\,
	datab => \u_qsys|nios2_qsys|dc_data_wr_port_data[1]~6_combout\,
	datac => \u_qsys|nios2_qsys|d_readdata_d1\(4),
	datad => \u_qsys|nios2_qsys|A_dc_st_data\(4),
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[4]~47_combout\);

-- Location: LCCOMB_X19_Y13_N12
\u_qsys|nios2_qsys|M_dc_st_data[3]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_mem_byte_en\(0),
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(3),
	datac => \u_qsys|nios2_qsys|M_st_data\(3),
	combout => \u_qsys|nios2_qsys|M_dc_st_data[3]~25_combout\);

-- Location: FF_X19_Y13_N13
\u_qsys|nios2_qsys|A_dc_st_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_dc_st_data[3]~25_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_st_data\(3));

-- Location: LCCOMB_X26_Y9_N0
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1586w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1586w[0]~0_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a35\))) # 
-- (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a3\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a35\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1586w[0]~0_combout\);

-- Location: LCCOMB_X26_Y9_N26
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result3w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result3w~0_combout\ = ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a99\)) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a67\)))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a99\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a67\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result3w~0_combout\);

-- Location: LCCOMB_X26_Y9_N28
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result3w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result3w~1_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a131\)))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1586w[0]~0_combout\ & (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result3w~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1586w[0]~0_combout\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result3w~0_combout\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a131\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result3w~1_combout\);

-- Location: LCCOMB_X25_Y16_N10
\u_qsys|jtag_uart|av_readdata[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|av_readdata[3]~5_combout\ = (\u_qsys|jtag_uart|read_0~q\ & \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|jtag_uart|read_0~q\,
	datad => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3),
	combout => \u_qsys|jtag_uart|av_readdata[3]~5_combout\);

-- Location: FF_X25_Y16_N11
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|av_readdata[3]~5_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X25_Y16_N20
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[3]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[3]~43_combout\ = (\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0) & ((\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30)) # 
-- ((\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3))))) # 
-- (!\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0) & (\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- ((\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0),
	datab => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30),
	datad => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[3]~43_combout\);

-- Location: LCCOMB_X28_Y12_N18
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~44_combout\ = (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a35\))) # 
-- (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a3\,
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a35\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~44_combout\);

-- Location: LCCOMB_X28_Y12_N12
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~45_combout\ = (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~44_combout\) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~44_combout\,
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a67\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~45_combout\);

-- Location: LCCOMB_X18_Y18_N2
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|take_action_ocireg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal0~2_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|debugaccess~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|write~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|take_action_ocireg~0_combout\);

-- Location: LCCOMB_X19_Y16_N16
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~4_combout\ = (\u_qsys|nios2_qsys|d_writedata\(3) & \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|d_writedata\(3),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~4_combout\);

-- Location: FF_X19_Y16_N17
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(3));

-- Location: LCCOMB_X18_Y18_N26
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_single_step_mode~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_single_step_mode~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(3),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_single_step_mode~0_combout\);

-- Location: FF_X18_Y18_N27
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_single_step_mode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_single_step_mode~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_single_step_mode~q\);

-- Location: LCCOMB_X18_Y18_N30
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal0~2_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal1~0_combout\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_single_step_mode~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable\(31),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~22_combout\);

-- Location: LCCOMB_X18_Y18_N0
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~22_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[3]~feeder_combout\);

-- Location: FF_X18_Y18_N1
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[3]~feeder_combout\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	sload => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(3));

-- Location: FF_X26_Y16_N13
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(3),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X26_Y16_N22
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[3]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[3]~44_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(3)) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~45_combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~45_combout\,
	datad => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(3),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[3]~44_combout\);

-- Location: LCCOMB_X26_Y16_N30
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[3]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[3]~45_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[3]~43_combout\) # ((\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[3]~44_combout\) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result3w~1_combout\ & \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result3w~1_combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[3]~43_combout\,
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[3]~44_combout\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[3]~45_combout\);

-- Location: FF_X26_Y16_N31
\u_qsys|nios2_qsys|d_readdata_d1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[3]~45_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_readdata_d1\(3));

-- Location: LCCOMB_X19_Y13_N10
\u_qsys|nios2_qsys|dc_data_wr_port_data[3]~54\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	datab => \u_qsys|nios2_qsys|dc_data_wr_port_data[1]~6_combout\,
	datac => \u_qsys|nios2_qsys|A_st_data\(3),
	datad => \u_qsys|nios2_qsys|M_dc_st_data[3]~25_combout\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[3]~54_combout\);

-- Location: LCCOMB_X19_Y13_N18
\u_qsys|nios2_qsys|dc_data_wr_port_data[3]~55\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_st_data\(3),
	datab => \u_qsys|nios2_qsys|d_readdata_d1\(3),
	datac => \u_qsys|nios2_qsys|dc_data_wr_port_data[1]~6_combout\,
	datad => \u_qsys|nios2_qsys|dc_data_wr_port_data[3]~54_combout\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[3]~55_combout\);

-- Location: LCCOMB_X23_Y12_N2
\u_qsys|nios2_qsys|A_dc_rd_data[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(2),
	combout => \u_qsys|nios2_qsys|A_dc_rd_data[2]~feeder_combout\);

-- Location: FF_X23_Y12_N3
\u_qsys|nios2_qsys|A_dc_rd_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_rd_data[2]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_rd_data\(2));

-- Location: LCCOMB_X23_Y12_N16
\u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_offset_match~q\,
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(2),
	datad => \u_qsys|nios2_qsys|A_dc_rd_data\(2),
	combout => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[2]~3_combout\);

-- Location: FF_X23_Y12_N17
\u_qsys|nios2_qsys|A_dc_xfer_wr_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[2]~3_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(2));

-- Location: FF_X16_Y15_N23
\u_qsys|nios2_qsys|d_writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_writedata[6]~25_combout\,
	asdata => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(6),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_update_av_writedata~combout\,
	ena => \u_qsys|nios2_qsys|d_writedata[6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_writedata\(6));

-- Location: LCCOMB_X18_Y18_N4
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~16_combout\ = (\u_qsys|nios2_qsys|d_writedata\(6) & \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|d_writedata\(6),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~16_combout\);

-- Location: FF_X18_Y18_N5
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(6));

-- Location: LCCOMB_X12_Y18_N6
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[6]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(6),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(6),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[6]~15_combout\);

-- Location: LCCOMB_X13_Y18_N8
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[5]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|Equal0~2_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[5]~4_combout\);

-- Location: FF_X13_Y18_N9
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[5]~4_combout\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(8),
	sload => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(5));

-- Location: LCCOMB_X18_Y15_N0
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~10_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(5),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~10_combout\);

-- Location: FF_X18_Y15_N1
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(5));

-- Location: LCCOMB_X18_Y15_N2
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[5]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(5),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(5),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[5]~9_combout\);

-- Location: LCCOMB_X14_Y17_N2
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[4]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|Equal0~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[4]~3_combout\);

-- Location: FF_X14_Y17_N3
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[4]~3_combout\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(7),
	sload => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(4));

-- Location: LCCOMB_X19_Y16_N28
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~5_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(4),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~5_combout\);

-- Location: FF_X19_Y16_N29
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(4));

-- Location: LCCOMB_X19_Y16_N30
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(4),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(4),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[4]~4_combout\);

-- Location: LCCOMB_X14_Y18_N18
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[3]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|Equal0~1_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[3]~2_combout\);

-- Location: FF_X14_Y18_N19
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[3]~2_combout\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(6),
	sload => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(3));

-- Location: LCCOMB_X19_Y16_N10
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(3),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(3),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[3]~3_combout\);

-- Location: LCCOMB_X14_Y18_N0
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|Equal0~1_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[2]~1_combout\);

-- Location: FF_X14_Y18_N1
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[2]~1_combout\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(5),
	sload => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(2));

-- Location: LCCOMB_X18_Y14_N24
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~3_combout\ = (\u_qsys|nios2_qsys|d_writedata\(2) & \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|d_writedata\(2),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~3_combout\);

-- Location: FF_X18_Y14_N25
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(2));

-- Location: LCCOMB_X18_Y14_N26
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(2),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(2),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[2]~2_combout\);

-- Location: LCCOMB_X13_Y18_N4
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(4),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~15_combout\);

-- Location: FF_X13_Y18_N5
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~15_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(1));

-- Location: LCCOMB_X18_Y18_N22
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(1),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(1),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[1]~1_combout\);

-- Location: LCCOMB_X23_Y18_N24
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(34),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~22_combout\);

-- Location: FF_X23_Y18_N25
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~22_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(31));

-- Location: LCCOMB_X12_Y17_N10
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(37),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(31),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(36),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~14_combout\);

-- Location: FF_X12_Y17_N11
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~14_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(31));

-- Location: LCCOMB_X11_Y18_N8
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(31),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(31),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~48_combout\);

-- Location: LCCOMB_X11_Y18_N26
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~49\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~29_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(33),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~48_combout\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~49_combout\);

-- Location: FF_X11_Y18_N27
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~49_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(32));

-- Location: LCCOMB_X12_Y18_N30
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[32]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(32),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[32]~feeder_combout\);

-- Location: FF_X12_Y18_N31
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[32]~feeder_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(32));

-- Location: LCCOMB_X16_Y17_N28
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(32),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(34),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg~6_combout\);

-- Location: FF_X16_Y17_N29
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg~6_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(8));

-- Location: LCCOMB_X16_Y16_N10
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_addr[6]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(8),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(6),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_addr[6]~6_combout\);

-- Location: LCCOMB_X16_Y18_N2
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(33),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~21_combout\);

-- Location: FF_X16_Y18_N3
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~21_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(30));

-- Location: LCCOMB_X12_Y17_N16
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(37),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(36),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(30),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~13_combout\);

-- Location: FF_X12_Y17_N17
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~13_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(30));

-- Location: LCCOMB_X16_Y18_N4
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[31]~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(30),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(30),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[31]~47_combout\);

-- Location: LCCOMB_X12_Y18_N24
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[31]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[31]~47_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(31),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[31]~7_combout\);

-- Location: FF_X12_Y18_N25
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[31]~7_combout\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(32),
	sload => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(31));

-- Location: LCCOMB_X12_Y18_N20
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[31]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(31),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[31]~feeder_combout\);

-- Location: FF_X12_Y18_N21
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[31]~feeder_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(31));

-- Location: LCCOMB_X16_Y17_N8
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(31),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(34),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg~5_combout\);

-- Location: FF_X16_Y17_N9
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg~5_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(7));

-- Location: LCCOMB_X16_Y16_N0
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_addr[5]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(7),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(5),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_addr[5]~5_combout\);

-- Location: LCCOMB_X14_Y18_N28
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[29]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|Equal0~1_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[29]~6_combout\);

-- Location: FF_X14_Y18_N29
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[29]~6_combout\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(32),
	sload => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(29));

-- Location: LCCOMB_X14_Y18_N2
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(37),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(36),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(29),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~12_combout\);

-- Location: FF_X14_Y18_N3
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~12_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(29));

-- Location: LCCOMB_X14_Y18_N4
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(29),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(29),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~45_combout\);

-- Location: LCCOMB_X11_Y18_N0
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~45_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(31),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~29_combout\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~46_combout\);

-- Location: FF_X11_Y18_N1
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~46_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(30));

-- Location: LCCOMB_X12_Y17_N14
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(28),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(36),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(37),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~10_combout\);

-- Location: FF_X12_Y17_N15
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~10_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(28));

-- Location: LCCOMB_X11_Y18_N22
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(28),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(28),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~41_combout\);

-- Location: LCCOMB_X11_Y18_N20
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~29_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(30),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~41_combout\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~42_combout\);

-- Location: FF_X11_Y18_N21
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~42_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(29));

-- Location: LCCOMB_X11_Y18_N30
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[29]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(29),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[29]~feeder_combout\);

-- Location: FF_X11_Y18_N31
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[29]~feeder_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(29));

-- Location: LCCOMB_X16_Y17_N4
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(29),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(34),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg~3_combout\);

-- Location: FF_X16_Y17_N5
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg~3_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(5));

-- Location: LCCOMB_X16_Y19_N20
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_addr[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(5),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(3),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_addr[3]~3_combout\);

-- Location: LCCOMB_X14_Y17_N24
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|Equal0~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[0]~0_combout\);

-- Location: FF_X14_Y17_N25
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[0]~0_combout\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(3),
	sload => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(0));

-- Location: LCCOMB_X18_Y17_N18
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(0),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(0),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[0]~0_combout\);

-- Location: LCCOMB_X19_Y18_N14
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(30),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~17_combout\);

-- Location: FF_X19_Y18_N15
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~17_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(27));

-- Location: LCCOMB_X11_Y18_N6
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(27),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(27),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~33_combout\);

-- Location: LCCOMB_X11_Y18_N12
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~33_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(29),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~29_combout\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~34_combout\);

-- Location: FF_X11_Y18_N13
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~34_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(28));

-- Location: LCCOMB_X14_Y18_N26
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(37),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(36),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(26),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~7_combout\);

-- Location: FF_X14_Y18_N27
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~7_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(26));

-- Location: LCCOMB_X14_Y18_N14
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(26),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(26),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~35_combout\);

-- Location: LCCOMB_X11_Y17_N12
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(28),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~29_combout\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~35_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~36_combout\);

-- Location: FF_X11_Y17_N13
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~36_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(27));

-- Location: LCCOMB_X12_Y17_N24
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(37),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(36),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(25),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~5_combout\);

-- Location: FF_X12_Y17_N25
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~5_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(25));

-- Location: LCCOMB_X11_Y17_N6
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(25),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(25),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~28_combout\);

-- Location: LCCOMB_X11_Y17_N10
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(27),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~29_combout\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~28_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~30_combout\);

-- Location: FF_X11_Y17_N11
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~30_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(26));

-- Location: LCCOMB_X12_Y17_N12
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(24),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(36),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(37),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~8_combout\);

-- Location: FF_X12_Y17_N13
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~8_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(24));

-- Location: LCCOMB_X11_Y17_N0
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(24),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(24),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~37_combout\);

-- Location: LCCOMB_X11_Y17_N22
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(26),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~29_combout\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~37_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~38_combout\);

-- Location: FF_X11_Y17_N23
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~38_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(25));

-- Location: LCCOMB_X14_Y17_N26
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(36),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(37),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(23),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~21_combout\);

-- Location: FF_X14_Y17_N27
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~21_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(23));

-- Location: LCCOMB_X11_Y17_N20
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~61\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(23),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(23),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~61_combout\);

-- Location: LCCOMB_X11_Y17_N8
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~62\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(25),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~29_combout\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~61_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~62_combout\);

-- Location: FF_X11_Y17_N9
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~62_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(24));

-- Location: LCCOMB_X13_Y18_N26
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(22),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(37),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(36),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~25_combout\);

-- Location: FF_X13_Y18_N27
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~25_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(22));

-- Location: LCCOMB_X11_Y17_N24
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~69\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(22),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(22),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~69_combout\);

-- Location: LCCOMB_X11_Y17_N16
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~70\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(24),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~29_combout\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~69_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~70_combout\);

-- Location: FF_X11_Y17_N17
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~70_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(23));

-- Location: LCCOMB_X11_Y17_N4
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[23]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(23),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[23]~feeder_combout\);

-- Location: FF_X11_Y17_N5
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[23]~feeder_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(23));

-- Location: LCCOMB_X18_Y18_N24
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|monitor_go~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(23),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|monitor_go~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|monitor_go~0_combout\);

-- Location: FF_X18_Y18_N25
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|monitor_go\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|monitor_go~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|monitor_go~q\);

-- Location: LCCOMB_X18_Y18_N18
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal0~2_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|monitor_go~q\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable\(31),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~26_combout\);

-- Location: LCCOMB_X18_Y18_N10
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~26_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[2]~feeder_combout\);

-- Location: FF_X18_Y18_N11
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[2]~feeder_combout\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	sload => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(2));

-- Location: FF_X26_Y14_N21
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(2),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X26_Y14_N16
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~52_combout\ = (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a34\))) # 
-- (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a2\,
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a34\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~52_combout\);

-- Location: LCCOMB_X26_Y14_N10
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~53_combout\ = (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~52_combout\) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a66\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a66\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~52_combout\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~53_combout\);

-- Location: LCCOMB_X26_Y14_N14
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[2]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[2]~52_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(2)) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~53_combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(2),
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~53_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[2]~52_combout\);

-- Location: LCCOMB_X26_Y10_N24
\u_qsys|jtag_uart|av_readdata[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|av_readdata[2]~6_combout\ = (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2) & \u_qsys|jtag_uart|read_0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2),
	datad => \u_qsys|jtag_uart|read_0~q\,
	combout => \u_qsys|jtag_uart|av_readdata[2]~6_combout\);

-- Location: FF_X26_Y10_N25
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|av_readdata[2]~6_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X26_Y10_N2
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[2]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[2]~51_combout\ = (\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0) & ((\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30)) # 
-- ((\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2))))) # 
-- (!\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0) & (\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- ((\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0),
	datab => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30),
	datad => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[2]~51_combout\);

-- Location: LCCOMB_X26_Y10_N10
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[2]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[2]~53_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[2]~52_combout\) # ((\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[2]~51_combout\) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result2w~1_combout\ & \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[2]~52_combout\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result2w~1_combout\,
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[2]~51_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[2]~53_combout\);

-- Location: FF_X26_Y10_N11
\u_qsys|nios2_qsys|d_readdata_d1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[2]~53_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_readdata_d1\(2));

-- Location: LCCOMB_X17_Y14_N8
\u_qsys|nios2_qsys|M_dc_st_data[2]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_st_data\(2),
	datac => \u_qsys|nios2_qsys|M_mem_byte_en\(0),
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(2),
	combout => \u_qsys|nios2_qsys|M_dc_st_data[2]~27_combout\);

-- Location: FF_X17_Y14_N9
\u_qsys|nios2_qsys|A_dc_st_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_dc_st_data[2]~27_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_st_data\(2));

-- Location: LCCOMB_X17_Y14_N14
\u_qsys|nios2_qsys|dc_data_wr_port_data[2]~58\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	datab => \u_qsys|nios2_qsys|dc_data_wr_port_data[1]~6_combout\,
	datac => \u_qsys|nios2_qsys|A_st_data\(2),
	datad => \u_qsys|nios2_qsys|M_dc_st_data[2]~27_combout\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[2]~58_combout\);

-- Location: LCCOMB_X17_Y14_N26
\u_qsys|nios2_qsys|dc_data_wr_port_data[2]~59\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_readdata_d1\(2),
	datab => \u_qsys|nios2_qsys|dc_data_wr_port_data[1]~6_combout\,
	datac => \u_qsys|nios2_qsys|A_dc_st_data\(2),
	datad => \u_qsys|nios2_qsys|dc_data_wr_port_data[2]~58_combout\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[2]~59_combout\);

-- Location: LCCOMB_X16_Y13_N4
\u_qsys|nios2_qsys|A_dc_rd_data[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(1),
	combout => \u_qsys|nios2_qsys|A_dc_rd_data[1]~feeder_combout\);

-- Location: FF_X16_Y13_N5
\u_qsys|nios2_qsys|A_dc_rd_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_rd_data[1]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_rd_data\(1));

-- Location: LCCOMB_X16_Y13_N2
\u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(1),
	datac => \u_qsys|nios2_qsys|A_dc_rd_data\(1),
	datad => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_offset_match~q\,
	combout => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[1]~2_combout\);

-- Location: FF_X16_Y13_N3
\u_qsys|nios2_qsys|A_dc_xfer_wr_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_wr_data_nxt[1]~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_wr_data\(1));

-- Location: FF_X22_Y17_N7
\u_qsys|nios2_qsys|d_writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_writedata[18]~14_combout\,
	asdata => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(18),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_update_av_writedata~combout\,
	ena => \u_qsys|nios2_qsys|d_writedata[6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_writedata\(18));

-- Location: LCCOMB_X22_Y17_N24
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~27_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(18),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~27_combout\);

-- Location: LCCOMB_X23_Y17_N30
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2498w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2498w[0]~0_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a54\)) # 
-- (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a54\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a22\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2498w[0]~0_combout\);

-- Location: LCCOMB_X23_Y17_N24
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result22w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result22w~0_combout\ = ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a118\))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a86\))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a86\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a118\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result22w~0_combout\);

-- Location: LCCOMB_X23_Y17_N26
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result22w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result22w~1_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a150\)))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2498w[0]~0_combout\ & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result22w~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2498w[0]~0_combout\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a150\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result22w~0_combout\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result22w~1_combout\);

-- Location: LCCOMB_X23_Y17_N2
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[22]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[22]~81_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(22)) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~23_combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(22),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~23_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[22]~81_combout\);

-- Location: LCCOMB_X23_Y17_N18
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[22]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(22) = (\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[22]~81_combout\) # ((\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & 
-- (\u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0) & \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result22w~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datab => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0),
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result22w~1_combout\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[22]~81_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(22));

-- Location: FF_X23_Y17_N19
\u_qsys|nios2_qsys|i_readdata_d1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(22),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|i_readdata_d1\(22));

-- Location: LCCOMB_X16_Y3_N22
\u_qsys|nios2_qsys|F_iw[29]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|F_iw[3]~7_combout\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(29),
	combout => \u_qsys|nios2_qsys|F_iw[29]~27_combout\);

-- Location: FF_X16_Y3_N23
\u_qsys|nios2_qsys|D_iw[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_iw[29]~27_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_iw\(29));

-- Location: LCCOMB_X16_Y3_N8
\u_qsys|nios2_qsys|rf_a_rd_port_addr[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(29),
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(29),
	datac => \u_qsys|nios2_qsys|F_stall~combout\,
	combout => \u_qsys|nios2_qsys|rf_a_rd_port_addr[2]~2_combout\);

-- Location: LCCOMB_X23_Y10_N30
\u_qsys|nios2_qsys|D_src1_reg[18]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	datab => \u_qsys|nios2_qsys|M_alu_result\(18),
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[18]~56_combout\,
	datad => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[18]~36_combout\);

-- Location: FF_X23_Y10_N15
\u_qsys|nios2_qsys|W_wr_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_wr_data_unfiltered[18]~56_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|W_wr_data\(18));

-- Location: LCCOMB_X23_Y10_N24
\u_qsys|nios2_qsys|D_src1_reg[18]~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(18),
	datac => \u_qsys|nios2_qsys|D_src1_reg[18]~36_combout\,
	datad => \u_qsys|nios2_qsys|W_wr_data\(18),
	combout => \u_qsys|nios2_qsys|D_src1_reg[18]~37_combout\);

-- Location: LCCOMB_X23_Y10_N18
\u_qsys|nios2_qsys|D_src1_reg[18]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[18]~39_combout\,
	datab => \u_qsys|nios2_qsys|D_src1_reg[2]~2_combout\,
	datac => \u_qsys|nios2_qsys|D_src1_reg[18]~37_combout\,
	datad => \u_qsys|nios2_qsys|D_src1_reg[2]~3_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[18]~38_combout\);

-- Location: FF_X23_Y10_N19
\u_qsys|nios2_qsys|E_src1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src1_reg[18]~38_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src1\(18));

-- Location: LCCOMB_X23_Y10_N12
\u_qsys|nios2_qsys|E_logic_result[18]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_logic_op\(0),
	datab => \u_qsys|nios2_qsys|E_src2\(18),
	datac => \u_qsys|nios2_qsys|E_logic_op\(1),
	datad => \u_qsys|nios2_qsys|E_src1\(18),
	combout => \u_qsys|nios2_qsys|E_logic_result[18]~0_combout\);

-- Location: LCCOMB_X23_Y10_N4
\u_qsys|nios2_qsys|D_src2_reg[18]~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_logic_result[18]~0_combout\,
	datab => \u_qsys|nios2_qsys|E_ctrl_logic~q\,
	datac => \u_qsys|nios2_qsys|E_alu_result~0_combout\,
	datad => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[19]~38_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[18]~39_combout\);

-- Location: LCCOMB_X23_Y10_N0
\u_qsys|nios2_qsys|D_src2_reg[18]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datab => \u_qsys|nios2_qsys|M_alu_result\(18),
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[18]~56_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[18]~40_combout\);

-- Location: LCCOMB_X23_Y10_N2
\u_qsys|nios2_qsys|D_src2_reg[18]~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[18]~40_combout\,
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	datad => \u_qsys|nios2_qsys|W_wr_data\(18),
	combout => \u_qsys|nios2_qsys|D_src2_reg[18]~41_combout\);

-- Location: LCCOMB_X23_Y10_N28
\u_qsys|nios2_qsys|D_src2_reg[18]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[18]~39_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[18]~41_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[2]~118_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[2]~119_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[18]~42_combout\);

-- Location: LCCOMB_X23_Y10_N10
\u_qsys|nios2_qsys|D_src2[18]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(8),
	datab => \u_qsys|nios2_qsys|D_ctrl_unsigned_lo_imm16~q\,
	datac => \u_qsys|nios2_qsys|D_ctrl_hi_imm16~q\,
	datad => \u_qsys|nios2_qsys|D_iw\(21),
	combout => \u_qsys|nios2_qsys|D_src2[18]~15_combout\);

-- Location: LCCOMB_X23_Y10_N16
\u_qsys|nios2_qsys|D_src2[18]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ctrl_src2_choose_imm~q\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[18]~42_combout\,
	datac => \u_qsys|nios2_qsys|D_src2[30]~14_combout\,
	datad => \u_qsys|nios2_qsys|D_src2[18]~15_combout\,
	combout => \u_qsys|nios2_qsys|D_src2[18]~16_combout\);

-- Location: FF_X23_Y10_N17
\u_qsys|nios2_qsys|E_src2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2[18]~16_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2\(18));

-- Location: LCCOMB_X23_Y10_N20
\u_qsys|nios2_qsys|M_src2[18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_src2\(18),
	combout => \u_qsys|nios2_qsys|M_src2[18]~feeder_combout\);

-- Location: FF_X23_Y10_N21
\u_qsys|nios2_qsys|M_src2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_src2[18]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src2\(18));

-- Location: LCCOMB_X21_Y14_N0
\u_qsys|nios2_qsys|A_mul_src2_nxt[18]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datad => \u_qsys|nios2_qsys|M_src2\(18),
	combout => \u_qsys|nios2_qsys|A_mul_src2_nxt[18]~18_combout\);

-- Location: FF_X21_Y14_N1
\u_qsys|nios2_qsys|A_mul_src2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_src2_nxt[18]~18_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_src2\(18));

-- Location: LCCOMB_X21_Y14_N18
\u_qsys|nios2_qsys|A_mul_src2_nxt[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datac => \u_qsys|nios2_qsys|M_src2\(2),
	datad => \u_qsys|nios2_qsys|A_mul_src2\(18),
	combout => \u_qsys|nios2_qsys|A_mul_src2_nxt[2]~2_combout\);

-- Location: LCCOMB_X21_Y15_N20
\u_qsys|nios2_qsys|A_mul_partial_prod[13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(13),
	combout => \u_qsys|nios2_qsys|A_mul_partial_prod[13]~feeder_combout\);

-- Location: FF_X21_Y15_N21
\u_qsys|nios2_qsys|A_mul_partial_prod[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_partial_prod[13]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_partial_prod\(13));

-- Location: FF_X21_Y12_N27
\u_qsys|nios2_qsys|A_mul_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_result[13]~58_combout\,
	asdata => \u_qsys|nios2_qsys|A_mul_partial_prod\(13),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_result\(13));

-- Location: LCCOMB_X23_Y11_N12
\u_qsys|nios2_qsys|M_inst_result[13]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_ctrl_mem~q\,
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(13),
	datad => \u_qsys|nios2_qsys|M_alu_result\(13),
	combout => \u_qsys|nios2_qsys|M_inst_result[13]~16_combout\);

-- Location: FF_X23_Y11_N13
\u_qsys|nios2_qsys|A_inst_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_inst_result[13]~16_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|M_ctrl_rdctl_inst~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_inst_result\(13));

-- Location: LCCOMB_X23_Y11_N24
\u_qsys|nios2_qsys|A_data_ram_ld16_data[13]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_inst_result\(13),
	datac => \u_qsys|nios2_qsys|A_ld_align_sh16~q\,
	datad => \u_qsys|nios2_qsys|A_inst_result\(29),
	combout => \u_qsys|nios2_qsys|A_data_ram_ld16_data[13]~5_combout\);

-- Location: LCCOMB_X24_Y11_N10
\u_qsys|nios2_qsys|A_slow_inst_result[13]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_ld_align_sh16~q\,
	datab => \u_qsys|nios2_qsys|d_readdata_d1\(29),
	datad => \u_qsys|nios2_qsys|d_readdata_d1\(13),
	combout => \u_qsys|nios2_qsys|A_slow_inst_result[13]~13_combout\);

-- Location: FF_X24_Y11_N11
\u_qsys|nios2_qsys|A_slow_inst_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_slow_inst_result[13]~13_combout\,
	asdata => \u_qsys|nios2_qsys|A_slow_ld_data_fill_bit~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_ld_align_byte1_fill~q\,
	ena => \u_qsys|nios2_qsys|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_slow_inst_result\(13));

-- Location: LCCOMB_X23_Y11_N10
\u_qsys|nios2_qsys|A_wr_data_unfiltered[13]~102\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~17_combout\,
	datab => \u_qsys|nios2_qsys|A_data_ram_ld16_data[13]~5_combout\,
	datac => \u_qsys|nios2_qsys|A_slow_inst_result\(13),
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[11]~16_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[13]~102_combout\);

-- Location: LCCOMB_X23_Y5_N22
\u_qsys|nios2_qsys|M_rot[13]~59\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_rn\(4),
	datab => \u_qsys|nios2_qsys|M_rot[13]~47_combout\,
	datad => \u_qsys|nios2_qsys|M_rot[13]~48_combout\,
	combout => \u_qsys|nios2_qsys|M_rot[13]~59_combout\);

-- Location: LCCOMB_X25_Y7_N16
\u_qsys|nios2_qsys|M_rot_lut1[5]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot_sel_fill1~q\,
	datad => \u_qsys|nios2_qsys|M_rot_mask\(5),
	combout => \u_qsys|nios2_qsys|M_rot_lut1[5]~5_combout\);

-- Location: LCCOMB_X25_Y7_N26
\u_qsys|nios2_qsys|A_shift_rot_result[13]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_fill_bit~q\,
	datac => \u_qsys|nios2_qsys|M_rot[13]~59_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_lut1[5]~5_combout\,
	combout => \u_qsys|nios2_qsys|A_shift_rot_result[13]~13_combout\);

-- Location: FF_X25_Y7_N27
\u_qsys|nios2_qsys|A_shift_rot_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_shift_rot_result[13]~13_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot[13]~59_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|M_rot_pass1~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_shift_rot_result\(13));

-- Location: LCCOMB_X18_Y11_N12
\u_qsys|nios2_qsys|A_wr_data_unfiltered[13]~103\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[11]~16_combout\,
	datab => \u_qsys|nios2_qsys|A_data_ram_ld_align_fill_bit~combout\,
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[13]~102_combout\,
	datad => \u_qsys|nios2_qsys|A_shift_rot_result\(13),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[13]~103_combout\);

-- Location: LCCOMB_X18_Y11_N30
\u_qsys|nios2_qsys|A_wr_data_unfiltered[13]~104\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_ctrl_mul_lsw~q\,
	datab => \u_qsys|nios2_qsys|A_mul_result\(13),
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[13]~103_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[13]~104_combout\);

-- Location: LCCOMB_X21_Y10_N26
\u_qsys|nios2_qsys|D_src2_reg[17]~106\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	datab => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[17]~116_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[17]~106_combout\);

-- Location: LCCOMB_X21_Y10_N4
\u_qsys|nios2_qsys|D_src2_reg[17]~107\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[17]~106_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	datac => \u_qsys|nios2_qsys|W_wr_data\(17),
	datad => \u_qsys|nios2_qsys|M_alu_result\(17),
	combout => \u_qsys|nios2_qsys|D_src2_reg[17]~107_combout\);

-- Location: LCCOMB_X21_Y10_N6
\u_qsys|nios2_qsys|D_src2_reg[17]~108\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[2]~118_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[17]~107_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[17]~105_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[2]~119_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[17]~108_combout\);

-- Location: FF_X21_Y10_N7
\u_qsys|nios2_qsys|E_src2_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[17]~108_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2_reg\(17));

-- Location: LCCOMB_X18_Y13_N6
\u_qsys|nios2_qsys|E_st_data[17]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_iw\(4),
	datac => \u_qsys|nios2_qsys|E_src2_reg\(17),
	datad => \u_qsys|nios2_qsys|E_src2_reg\(1),
	combout => \u_qsys|nios2_qsys|E_st_data[17]~6_combout\);

-- Location: FF_X18_Y13_N7
\u_qsys|nios2_qsys|M_st_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_st_data[17]~6_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_st_data\(17));

-- Location: LCCOMB_X16_Y14_N28
\u_qsys|nios2_qsys|d_writedata[17]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_bypass_pending~combout\,
	datab => \u_qsys|nios2_qsys|M_st_data\(17),
	datad => \u_qsys|nios2_qsys|A_st_data\(17),
	combout => \u_qsys|nios2_qsys|d_writedata[17]~12_combout\);

-- Location: FF_X16_Y14_N29
\u_qsys|nios2_qsys|d_writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_writedata[17]~12_combout\,
	asdata => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(17),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_update_av_writedata~combout\,
	ena => \u_qsys|nios2_qsys|d_writedata[6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_writedata\(17));

-- Location: LCCOMB_X16_Y14_N26
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~29_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(17),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~29_combout\);

-- Location: LCCOMB_X23_Y15_N6
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2450w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2450w[0]~0_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a53\)) # 
-- (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a53\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a21\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2450w[0]~0_combout\);

-- Location: LCCOMB_X23_Y15_N24
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result21w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result21w~0_combout\ = ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a117\)) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a85\)))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a117\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a85\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result21w~0_combout\);

-- Location: LCCOMB_X23_Y15_N2
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result21w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result21w~1_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a149\)))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2450w[0]~0_combout\ & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result21w~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2450w[0]~0_combout\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a149\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result21w~0_combout\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result21w~1_combout\);

-- Location: LCCOMB_X25_Y18_N12
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[21]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[21]~95_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(21)) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~31_combout\ & \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~31_combout\ & ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~31_combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(21),
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[21]~95_combout\);

-- Location: LCCOMB_X24_Y18_N2
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[21]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(21) = (\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[21]~95_combout\) # ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result21w~1_combout\ & 
-- (\u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0) & \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result21w~1_combout\,
	datab => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0),
	datac => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[21]~95_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(21));

-- Location: FF_X24_Y18_N3
\u_qsys|nios2_qsys|i_readdata_d1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(21),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|i_readdata_d1\(21));

-- Location: M9K_X15_Y2_N0
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "system_qsys:u_qsys|system_qsys_nios2_qsys:nios2_qsys|system_qsys_nios2_qsys_ic_data_module:system_qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|nios2_qsys|i_readdatavalid_d1~q\,
	portbre => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_qsys|nios2_qsys|i_readdatavalid_d1~q\,
	ena1 => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\,
	portadatain => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X18_Y3_N18
\u_qsys|nios2_qsys|F_iw[21]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|F_iw[3]~7_combout\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(21),
	combout => \u_qsys|nios2_qsys|F_iw[21]~36_combout\);

-- Location: FF_X18_Y3_N19
\u_qsys|nios2_qsys|D_iw[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_iw[21]~36_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_iw\(21));

-- Location: LCCOMB_X21_Y10_N28
\u_qsys|nios2_qsys|D_src2[17]~58\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(21),
	datab => \u_qsys|nios2_qsys|D_ctrl_hi_imm16~q\,
	datac => \u_qsys|nios2_qsys|D_ctrl_unsigned_lo_imm16~q\,
	datad => \u_qsys|nios2_qsys|D_iw\(7),
	combout => \u_qsys|nios2_qsys|D_src2[17]~58_combout\);

-- Location: LCCOMB_X21_Y10_N24
\u_qsys|nios2_qsys|D_src2[17]~59\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2[30]~14_combout\,
	datab => \u_qsys|nios2_qsys|D_src2[17]~58_combout\,
	datac => \u_qsys|nios2_qsys|D_ctrl_src2_choose_imm~q\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[17]~108_combout\,
	combout => \u_qsys|nios2_qsys|D_src2[17]~59_combout\);

-- Location: FF_X21_Y10_N25
\u_qsys|nios2_qsys|E_src2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2[17]~59_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2\(17));

-- Location: LCCOMB_X21_Y10_N10
\u_qsys|nios2_qsys|M_src2[17]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_src2\(17),
	combout => \u_qsys|nios2_qsys|M_src2[17]~feeder_combout\);

-- Location: FF_X21_Y10_N11
\u_qsys|nios2_qsys|M_src2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_src2[17]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src2\(17));

-- Location: LCCOMB_X21_Y9_N0
\u_qsys|nios2_qsys|A_mul_src2_nxt[17]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datad => \u_qsys|nios2_qsys|M_src2\(17),
	combout => \u_qsys|nios2_qsys|A_mul_src2_nxt[17]~17_combout\);

-- Location: FF_X21_Y9_N1
\u_qsys|nios2_qsys|A_mul_src2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_src2_nxt[17]~17_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_src2\(17));

-- Location: LCCOMB_X21_Y9_N10
\u_qsys|nios2_qsys|A_mul_src2_nxt[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datac => \u_qsys|nios2_qsys|M_src2\(1),
	datad => \u_qsys|nios2_qsys|A_mul_src2\(17),
	combout => \u_qsys|nios2_qsys|A_mul_src2_nxt[1]~1_combout\);

-- Location: FF_X21_Y16_N7
\u_qsys|nios2_qsys|A_mul_partial_prod[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(12),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_partial_prod\(12));

-- Location: FF_X21_Y12_N25
\u_qsys|nios2_qsys|A_mul_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_result[12]~56_combout\,
	asdata => \u_qsys|nios2_qsys|A_mul_partial_prod\(12),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_result\(12));

-- Location: LCCOMB_X16_Y13_N18
\u_qsys|nios2_qsys|M_inst_result[12]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_ctrl_mem~q\,
	datac => \u_qsys|nios2_qsys|M_alu_result\(12),
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(12),
	combout => \u_qsys|nios2_qsys|M_inst_result[12]~19_combout\);

-- Location: FF_X16_Y13_N19
\u_qsys|nios2_qsys|A_inst_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_inst_result[12]~19_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|M_ctrl_rdctl_inst~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_inst_result\(12));

-- Location: LCCOMB_X24_Y10_N18
\u_qsys|nios2_qsys|A_data_ram_ld16_data[12]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_inst_result\(12),
	datac => \u_qsys|nios2_qsys|A_inst_result\(28),
	datad => \u_qsys|nios2_qsys|A_ld_align_sh16~q\,
	combout => \u_qsys|nios2_qsys|A_data_ram_ld16_data[12]~6_combout\);

-- Location: LCCOMB_X24_Y11_N24
\u_qsys|nios2_qsys|A_slow_inst_result[12]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_readdata_d1\(12),
	datab => \u_qsys|nios2_qsys|d_readdata_d1\(28),
	datad => \u_qsys|nios2_qsys|A_ld_align_sh16~q\,
	combout => \u_qsys|nios2_qsys|A_slow_inst_result[12]~12_combout\);

-- Location: FF_X24_Y11_N25
\u_qsys|nios2_qsys|A_slow_inst_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_slow_inst_result[12]~12_combout\,
	asdata => \u_qsys|nios2_qsys|A_slow_ld_data_fill_bit~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_ld_align_byte1_fill~q\,
	ena => \u_qsys|nios2_qsys|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_slow_inst_result\(12));

-- Location: LCCOMB_X24_Y10_N24
\u_qsys|nios2_qsys|A_wr_data_unfiltered[12]~99\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[11]~16_combout\,
	datab => \u_qsys|nios2_qsys|A_data_ram_ld16_data[12]~6_combout\,
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~17_combout\,
	datad => \u_qsys|nios2_qsys|A_slow_inst_result\(12),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[12]~99_combout\);

-- Location: LCCOMB_X25_Y7_N22
\u_qsys|nios2_qsys|M_rot_lut1[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot_sel_fill1~q\,
	datac => \u_qsys|nios2_qsys|M_rot_mask\(4),
	combout => \u_qsys|nios2_qsys|M_rot_lut1[4]~4_combout\);

-- Location: LCCOMB_X23_Y5_N20
\u_qsys|nios2_qsys|M_rot[12]~58\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot[12]~45_combout\,
	datac => \u_qsys|nios2_qsys|M_rot[12]~44_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_rn\(4),
	combout => \u_qsys|nios2_qsys|M_rot[12]~58_combout\);

-- Location: LCCOMB_X25_Y7_N0
\u_qsys|nios2_qsys|A_shift_rot_result[12]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_lut1[4]~4_combout\,
	datac => \u_qsys|nios2_qsys|M_rot[12]~58_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_fill_bit~q\,
	combout => \u_qsys|nios2_qsys|A_shift_rot_result[12]~12_combout\);

-- Location: FF_X25_Y7_N1
\u_qsys|nios2_qsys|A_shift_rot_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_shift_rot_result[12]~12_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot[12]~58_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|M_rot_pass1~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_shift_rot_result\(12));

-- Location: LCCOMB_X24_Y10_N2
\u_qsys|nios2_qsys|A_wr_data_unfiltered[12]~100\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_data_ram_ld_align_fill_bit~combout\,
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[12]~99_combout\,
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[11]~16_combout\,
	datad => \u_qsys|nios2_qsys|A_shift_rot_result\(12),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[12]~100_combout\);

-- Location: LCCOMB_X24_Y10_N4
\u_qsys|nios2_qsys|A_wr_data_unfiltered[12]~101\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_ctrl_mul_lsw~q\,
	datac => \u_qsys|nios2_qsys|A_mul_result\(12),
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[12]~100_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[12]~101_combout\);

-- Location: FF_X22_Y10_N5
\u_qsys|nios2_qsys|W_wr_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_wr_data_unfiltered[16]~113_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|W_wr_data\(16));

-- Location: LCCOMB_X19_Y10_N18
\u_qsys|nios2_qsys|D_src2_reg[16]~103\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[16]~113_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datad => \u_qsys|nios2_qsys|M_alu_result\(16),
	combout => \u_qsys|nios2_qsys|D_src2_reg[16]~103_combout\);

-- Location: LCCOMB_X19_Y10_N12
\u_qsys|nios2_qsys|D_src2_reg[16]~104\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	datab => \u_qsys|nios2_qsys|W_wr_data\(16),
	datac => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[16]~103_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[16]~104_combout\);

-- Location: LCCOMB_X19_Y10_N30
\u_qsys|nios2_qsys|D_src2[16]~56\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_alu_result\(16),
	datab => \u_qsys|nios2_qsys|D_src2_reg[2]~119_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[2]~118_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[16]~104_combout\,
	combout => \u_qsys|nios2_qsys|D_src2[16]~56_combout\);

-- Location: LCCOMB_X19_Y6_N20
\u_qsys|nios2_qsys|D_src2[16]~55\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ctrl_hi_imm16~q\,
	datab => \u_qsys|nios2_qsys|D_iw\(21),
	datac => \u_qsys|nios2_qsys|D_iw\(6),
	datad => \u_qsys|nios2_qsys|D_ctrl_unsigned_lo_imm16~q\,
	combout => \u_qsys|nios2_qsys|D_src2[16]~55_combout\);

-- Location: LCCOMB_X19_Y9_N16
\u_qsys|nios2_qsys|D_src2[16]~57\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ctrl_src2_choose_imm~q\,
	datab => \u_qsys|nios2_qsys|D_src2[30]~14_combout\,
	datac => \u_qsys|nios2_qsys|D_src2[16]~56_combout\,
	datad => \u_qsys|nios2_qsys|D_src2[16]~55_combout\,
	combout => \u_qsys|nios2_qsys|D_src2[16]~57_combout\);

-- Location: FF_X19_Y9_N17
\u_qsys|nios2_qsys|E_src2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2[16]~57_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2\(16));

-- Location: LCCOMB_X19_Y9_N8
\u_qsys|nios2_qsys|M_src2[16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_src2\(16),
	combout => \u_qsys|nios2_qsys|M_src2[16]~feeder_combout\);

-- Location: FF_X19_Y9_N9
\u_qsys|nios2_qsys|M_src2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_src2[16]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src2\(16));

-- Location: LCCOMB_X19_Y9_N6
\u_qsys|nios2_qsys|A_mul_src2_nxt[16]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_src2\(16),
	datac => \u_qsys|nios2_qsys|A_mul_stall~q\,
	combout => \u_qsys|nios2_qsys|A_mul_src2_nxt[16]~16_combout\);

-- Location: FF_X19_Y9_N7
\u_qsys|nios2_qsys|A_mul_src2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_src2_nxt[16]~16_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_src2\(16));

-- Location: LCCOMB_X19_Y9_N0
\u_qsys|nios2_qsys|A_mul_src2_nxt[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datac => \u_qsys|nios2_qsys|M_src2\(0),
	datad => \u_qsys|nios2_qsys|A_mul_src2\(16),
	combout => \u_qsys|nios2_qsys|A_mul_src2_nxt[0]~0_combout\);

-- Location: LCCOMB_X21_Y16_N12
\u_qsys|nios2_qsys|A_mul_partial_prod[14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(14),
	combout => \u_qsys|nios2_qsys|A_mul_partial_prod[14]~feeder_combout\);

-- Location: FF_X21_Y16_N13
\u_qsys|nios2_qsys|A_mul_partial_prod[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_partial_prod[14]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_partial_prod\(14));

-- Location: FF_X21_Y12_N29
\u_qsys|nios2_qsys|A_mul_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_result[14]~60_combout\,
	asdata => \u_qsys|nios2_qsys|A_mul_partial_prod\(14),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_result\(14));

-- Location: LCCOMB_X25_Y5_N20
\u_qsys|nios2_qsys|M_rot[14]~60\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_rn\(4),
	datab => \u_qsys|nios2_qsys|M_rot[14]~51_combout\,
	datad => \u_qsys|nios2_qsys|M_rot[14]~50_combout\,
	combout => \u_qsys|nios2_qsys|M_rot[14]~60_combout\);

-- Location: LCCOMB_X25_Y7_N10
\u_qsys|nios2_qsys|M_rot_lut1[6]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot_sel_fill1~q\,
	datad => \u_qsys|nios2_qsys|M_rot_mask\(6),
	combout => \u_qsys|nios2_qsys|M_rot_lut1[6]~6_combout\);

-- Location: LCCOMB_X25_Y7_N20
\u_qsys|nios2_qsys|A_shift_rot_result[14]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_fill_bit~q\,
	datac => \u_qsys|nios2_qsys|M_rot[14]~60_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_lut1[6]~6_combout\,
	combout => \u_qsys|nios2_qsys|A_shift_rot_result[14]~14_combout\);

-- Location: FF_X25_Y7_N21
\u_qsys|nios2_qsys|A_shift_rot_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_shift_rot_result[14]~14_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot[14]~60_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|M_rot_pass1~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_shift_rot_result\(14));

-- Location: LCCOMB_X16_Y11_N26
\u_qsys|nios2_qsys|M_inst_result[14]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(14),
	datac => \u_qsys|nios2_qsys|M_ctrl_mem~q\,
	datad => \u_qsys|nios2_qsys|M_alu_result\(14),
	combout => \u_qsys|nios2_qsys|M_inst_result[14]~11_combout\);

-- Location: FF_X16_Y11_N27
\u_qsys|nios2_qsys|A_inst_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_inst_result[14]~11_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|M_ctrl_rdctl_inst~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_inst_result\(14));

-- Location: LCCOMB_X16_Y11_N20
\u_qsys|nios2_qsys|A_data_ram_ld16_data[14]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_ld_align_sh16~q\,
	datac => \u_qsys|nios2_qsys|A_inst_result\(14),
	datad => \u_qsys|nios2_qsys|A_inst_result\(30),
	combout => \u_qsys|nios2_qsys|A_data_ram_ld16_data[14]~4_combout\);

-- Location: LCCOMB_X24_Y11_N28
\u_qsys|nios2_qsys|A_slow_inst_result[14]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_ld_align_sh16~q\,
	datab => \u_qsys|nios2_qsys|d_readdata_d1\(30),
	datad => \u_qsys|nios2_qsys|d_readdata_d1\(14),
	combout => \u_qsys|nios2_qsys|A_slow_inst_result[14]~14_combout\);

-- Location: FF_X24_Y11_N29
\u_qsys|nios2_qsys|A_slow_inst_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_slow_inst_result[14]~14_combout\,
	asdata => \u_qsys|nios2_qsys|A_slow_ld_data_fill_bit~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_ld_align_byte1_fill~q\,
	ena => \u_qsys|nios2_qsys|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_slow_inst_result\(14));

-- Location: LCCOMB_X22_Y11_N6
\u_qsys|nios2_qsys|A_wr_data_unfiltered[14]~105\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_data_ram_ld16_data[14]~4_combout\,
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[11]~16_combout\,
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~17_combout\,
	datad => \u_qsys|nios2_qsys|A_slow_inst_result\(14),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[14]~105_combout\);

-- Location: LCCOMB_X22_Y11_N8
\u_qsys|nios2_qsys|A_wr_data_unfiltered[14]~106\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_data_ram_ld_align_fill_bit~combout\,
	datab => \u_qsys|nios2_qsys|A_shift_rot_result\(14),
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[11]~16_combout\,
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[14]~105_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[14]~106_combout\);

-- Location: LCCOMB_X18_Y12_N26
\u_qsys|nios2_qsys|A_wr_data_unfiltered[14]~107\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_mul_result\(14),
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[14]~106_combout\,
	datad => \u_qsys|nios2_qsys|A_ctrl_mul_lsw~q\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[14]~107_combout\);

-- Location: LCCOMB_X19_Y10_N6
\u_qsys|nios2_qsys|D_src1_reg[14]~88\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_alu_result\(14),
	datab => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	datac => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[14]~107_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[14]~88_combout\);

-- Location: LCCOMB_X19_Y10_N8
\u_qsys|nios2_qsys|D_src1_reg[14]~89\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src1_reg[14]~88_combout\,
	datab => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(14),
	datad => \u_qsys|nios2_qsys|W_wr_data\(14),
	combout => \u_qsys|nios2_qsys|D_src1_reg[14]~89_combout\);

-- Location: LCCOMB_X19_Y10_N28
\u_qsys|nios2_qsys|D_src1_reg[14]~90\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src1_reg[14]~89_combout\,
	datab => \u_qsys|nios2_qsys|D_src1_reg[2]~3_combout\,
	datac => \u_qsys|nios2_qsys|D_src1_reg[2]~2_combout\,
	datad => \u_qsys|nios2_qsys|E_alu_result\(14),
	combout => \u_qsys|nios2_qsys|D_src1_reg[14]~90_combout\);

-- Location: FF_X19_Y10_N29
\u_qsys|nios2_qsys|E_src1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src1_reg[14]~90_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src1\(14));

-- Location: LCCOMB_X13_Y9_N2
\u_qsys|nios2_qsys|M_src1[14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|E_src1\(14),
	combout => \u_qsys|nios2_qsys|M_src1[14]~feeder_combout\);

-- Location: FF_X13_Y9_N3
\u_qsys|nios2_qsys|M_src1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_src1[14]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src1\(14));

-- Location: LCCOMB_X13_Y9_N26
\u_qsys|nios2_qsys|A_mul_src1_nxt[14]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datad => \u_qsys|nios2_qsys|M_src1\(14),
	combout => \u_qsys|nios2_qsys|A_mul_src1_nxt[14]~14_combout\);

-- Location: FF_X21_Y15_N23
\u_qsys|nios2_qsys|A_mul_partial_prod[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(11),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_partial_prod\(11));

-- Location: FF_X21_Y12_N23
\u_qsys|nios2_qsys|A_mul_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_result[11]~54_combout\,
	asdata => \u_qsys|nios2_qsys|A_mul_partial_prod\(11),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_result\(11));

-- Location: LCCOMB_X24_Y11_N22
\u_qsys|nios2_qsys|A_slow_inst_result[11]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_ld_align_sh16~q\,
	datab => \u_qsys|nios2_qsys|d_readdata_d1\(27),
	datad => \u_qsys|nios2_qsys|d_readdata_d1\(11),
	combout => \u_qsys|nios2_qsys|A_slow_inst_result[11]~11_combout\);

-- Location: FF_X24_Y11_N23
\u_qsys|nios2_qsys|A_slow_inst_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_slow_inst_result[11]~11_combout\,
	asdata => \u_qsys|nios2_qsys|A_slow_ld_data_fill_bit~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_ld_align_byte1_fill~q\,
	ena => \u_qsys|nios2_qsys|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_slow_inst_result\(11));

-- Location: LCCOMB_X16_Y13_N6
\u_qsys|nios2_qsys|M_inst_result[11]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_alu_result\(11),
	datac => \u_qsys|nios2_qsys|M_ctrl_mem~q\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(11),
	combout => \u_qsys|nios2_qsys|M_inst_result[11]~24_combout\);

-- Location: FF_X16_Y13_N7
\u_qsys|nios2_qsys|A_inst_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_inst_result[11]~24_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|M_ctrl_rdctl_inst~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_inst_result\(11));

-- Location: LCCOMB_X16_Y13_N16
\u_qsys|nios2_qsys|A_data_ram_ld16_data[11]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_ld_align_sh16~q\,
	datab => \u_qsys|nios2_qsys|A_inst_result\(27),
	datad => \u_qsys|nios2_qsys|A_inst_result\(11),
	combout => \u_qsys|nios2_qsys|A_data_ram_ld16_data[11]~7_combout\);

-- Location: LCCOMB_X24_Y10_N20
\u_qsys|nios2_qsys|A_wr_data_unfiltered[11]~96\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~17_combout\,
	datab => \u_qsys|nios2_qsys|A_slow_inst_result\(11),
	datac => \u_qsys|nios2_qsys|A_data_ram_ld16_data[11]~7_combout\,
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[11]~16_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[11]~96_combout\);

-- Location: LCCOMB_X26_Y5_N4
\u_qsys|nios2_qsys|M_rot[11]~57\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_rn\(4),
	datac => \u_qsys|nios2_qsys|M_rot[11]~42_combout\,
	datad => \u_qsys|nios2_qsys|M_rot[11]~41_combout\,
	combout => \u_qsys|nios2_qsys|M_rot[11]~57_combout\);

-- Location: LCCOMB_X24_Y6_N26
\u_qsys|nios2_qsys|M_rot_lut1[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot_sel_fill1~q\,
	datac => \u_qsys|nios2_qsys|M_rot_mask\(3),
	combout => \u_qsys|nios2_qsys|M_rot_lut1[3]~3_combout\);

-- Location: LCCOMB_X25_Y7_N14
\u_qsys|nios2_qsys|A_shift_rot_result[11]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_fill_bit~q\,
	datac => \u_qsys|nios2_qsys|M_rot[11]~57_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_lut1[3]~3_combout\,
	combout => \u_qsys|nios2_qsys|A_shift_rot_result[11]~11_combout\);

-- Location: FF_X25_Y7_N15
\u_qsys|nios2_qsys|A_shift_rot_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_shift_rot_result[11]~11_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot[11]~57_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|M_rot_pass1~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_shift_rot_result\(11));

-- Location: LCCOMB_X24_Y10_N30
\u_qsys|nios2_qsys|A_wr_data_unfiltered[11]~97\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_data_ram_ld_align_fill_bit~combout\,
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[11]~96_combout\,
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[11]~16_combout\,
	datad => \u_qsys|nios2_qsys|A_shift_rot_result\(11),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[11]~97_combout\);

-- Location: LCCOMB_X14_Y9_N4
\u_qsys|nios2_qsys|A_wr_data_unfiltered[11]~98\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_ctrl_mul_lsw~q\,
	datac => \u_qsys|nios2_qsys|A_mul_result\(11),
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[11]~97_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[11]~98_combout\);

-- Location: FF_X14_Y9_N5
\u_qsys|nios2_qsys|W_wr_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_wr_data_unfiltered[11]~98_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|W_wr_data\(11));

-- Location: LCCOMB_X14_Y9_N26
\u_qsys|nios2_qsys|D_src1_reg[11]~79\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[11]~98_combout\,
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(11),
	datad => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[11]~79_combout\);

-- Location: LCCOMB_X14_Y9_N20
\u_qsys|nios2_qsys|D_src1_reg[11]~80\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_alu_result\(11),
	datab => \u_qsys|nios2_qsys|W_wr_data\(11),
	datac => \u_qsys|nios2_qsys|D_src1_reg[11]~79_combout\,
	datad => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[11]~80_combout\);

-- Location: LCCOMB_X17_Y9_N2
\u_qsys|nios2_qsys|D_src1_reg[11]~81\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src1_reg[11]~80_combout\,
	datab => \u_qsys|nios2_qsys|D_src1_reg[2]~3_combout\,
	datac => \u_qsys|nios2_qsys|D_src1_reg[2]~2_combout\,
	datad => \u_qsys|nios2_qsys|E_alu_result\(11),
	combout => \u_qsys|nios2_qsys|D_src1_reg[11]~81_combout\);

-- Location: FF_X17_Y9_N3
\u_qsys|nios2_qsys|E_src1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src1_reg[11]~81_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src1\(11));

-- Location: LCCOMB_X24_Y9_N20
\u_qsys|nios2_qsys|M_src1[11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_src1\(11),
	combout => \u_qsys|nios2_qsys|M_src1[11]~feeder_combout\);

-- Location: FF_X24_Y9_N21
\u_qsys|nios2_qsys|M_src1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_src1[11]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src1\(11));

-- Location: LCCOMB_X24_Y9_N16
\u_qsys|nios2_qsys|A_mul_src1_nxt[11]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datad => \u_qsys|nios2_qsys|M_src1\(11),
	combout => \u_qsys|nios2_qsys|A_mul_src1_nxt[11]~11_combout\);

-- Location: FF_X21_Y16_N25
\u_qsys|nios2_qsys|A_mul_partial_prod[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(10),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_partial_prod\(10));

-- Location: FF_X21_Y12_N21
\u_qsys|nios2_qsys|A_mul_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_result[10]~52_combout\,
	asdata => \u_qsys|nios2_qsys|A_mul_partial_prod\(10),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_result\(10));

-- Location: LCCOMB_X24_Y11_N8
\u_qsys|nios2_qsys|A_slow_inst_result[10]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_ld_align_sh16~q\,
	datab => \u_qsys|nios2_qsys|d_readdata_d1\(10),
	datad => \u_qsys|nios2_qsys|d_readdata_d1\(26),
	combout => \u_qsys|nios2_qsys|A_slow_inst_result[10]~10_combout\);

-- Location: FF_X24_Y11_N9
\u_qsys|nios2_qsys|A_slow_inst_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_slow_inst_result[10]~10_combout\,
	asdata => \u_qsys|nios2_qsys|A_slow_ld_data_fill_bit~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_ld_align_byte1_fill~q\,
	ena => \u_qsys|nios2_qsys|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_slow_inst_result\(10));

-- Location: LCCOMB_X23_Y12_N10
\u_qsys|nios2_qsys|A_wr_data_unfiltered[10]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~17_combout\,
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[11]~16_combout\,
	datac => \u_qsys|nios2_qsys|A_data_ram_ld16_data[10]~0_combout\,
	datad => \u_qsys|nios2_qsys|A_slow_inst_result\(10),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[10]~18_combout\);

-- Location: LCCOMB_X25_Y4_N28
\u_qsys|nios2_qsys|M_rot[10]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot[26]~1_combout\,
	datac => \u_qsys|nios2_qsys|M_rot[26]~0_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_rn\(4),
	combout => \u_qsys|nios2_qsys|M_rot[10]~2_combout\);

-- Location: LCCOMB_X25_Y7_N24
\u_qsys|nios2_qsys|M_rot_lut1[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot_sel_fill1~q\,
	datad => \u_qsys|nios2_qsys|M_rot_mask\(2),
	combout => \u_qsys|nios2_qsys|M_rot_lut1[2]~0_combout\);

-- Location: LCCOMB_X25_Y7_N8
\u_qsys|nios2_qsys|A_shift_rot_result[10]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_fill_bit~q\,
	datac => \u_qsys|nios2_qsys|M_rot[10]~2_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_lut1[2]~0_combout\,
	combout => \u_qsys|nios2_qsys|A_shift_rot_result[10]~10_combout\);

-- Location: FF_X25_Y7_N9
\u_qsys|nios2_qsys|A_shift_rot_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_shift_rot_result[10]~10_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot[10]~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|M_rot_pass1~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_shift_rot_result\(10));

-- Location: LCCOMB_X23_Y12_N20
\u_qsys|nios2_qsys|A_wr_data_unfiltered[10]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[10]~18_combout\,
	datab => \u_qsys|nios2_qsys|A_data_ram_ld_align_fill_bit~combout\,
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[11]~16_combout\,
	datad => \u_qsys|nios2_qsys|A_shift_rot_result\(10),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[10]~19_combout\);

-- Location: LCCOMB_X14_Y9_N16
\u_qsys|nios2_qsys|A_wr_data_unfiltered[10]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_ctrl_mul_lsw~q\,
	datac => \u_qsys|nios2_qsys|A_mul_result\(10),
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[10]~19_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[10]~20_combout\);

-- Location: LCCOMB_X21_Y9_N16
\u_qsys|nios2_qsys|D_src2_reg[1]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[1]~123_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[1]~33_combout\);

-- Location: LCCOMB_X21_Y9_N12
\u_qsys|nios2_qsys|D_src2_reg[1]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	datab => \u_qsys|nios2_qsys|M_alu_result\(1),
	datac => \u_qsys|nios2_qsys|W_wr_data\(1),
	datad => \u_qsys|nios2_qsys|D_src2_reg[1]~33_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[1]~34_combout\);

-- Location: LCCOMB_X21_Y9_N6
\u_qsys|nios2_qsys|D_src2_reg[1]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[2]~119_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[2]~118_combout\,
	datac => \u_qsys|nios2_qsys|E_alu_result\(1),
	datad => \u_qsys|nios2_qsys|D_src2_reg[1]~34_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[1]~35_combout\);

-- Location: FF_X21_Y9_N7
\u_qsys|nios2_qsys|E_src2_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[1]~35_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2_reg\(1));

-- Location: LCCOMB_X18_Y13_N26
\u_qsys|nios2_qsys|M_st_data[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_src2_reg\(1),
	combout => \u_qsys|nios2_qsys|M_st_data[1]~feeder_combout\);

-- Location: FF_X18_Y13_N27
\u_qsys|nios2_qsys|M_st_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_st_data[1]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_st_data\(1));

-- Location: FF_X17_Y14_N13
\u_qsys|nios2_qsys|A_st_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_st_data\(1),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_st_data\(1));

-- Location: LCCOMB_X18_Y14_N2
\u_qsys|nios2_qsys|d_writedata[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_st_data\(1),
	datab => \u_qsys|nios2_qsys|A_mem_bypass_pending~combout\,
	datad => \u_qsys|nios2_qsys|M_st_data\(1),
	combout => \u_qsys|nios2_qsys|d_writedata[1]~2_combout\);

-- Location: FF_X18_Y14_N3
\u_qsys|nios2_qsys|d_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_writedata[1]~2_combout\,
	asdata => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(1),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_update_av_writedata~combout\,
	ena => \u_qsys|nios2_qsys|d_writedata[6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_writedata\(1));

-- Location: LCCOMB_X18_Y14_N20
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\);

-- Location: LCCOMB_X26_Y12_N14
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~56_combout\ = (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a33\)) # 
-- (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a1\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a33\,
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a1\,
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~56_combout\);

-- Location: LCCOMB_X26_Y12_N8
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~57_combout\ = (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~56_combout\) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~56_combout\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a65\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~57_combout\);

-- Location: LCCOMB_X11_Y17_N26
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|always1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(34),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(25),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|always1~0_combout\);

-- Location: LCCOMB_X18_Y18_N16
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|monitor_ready~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(0),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|always1~0_combout\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|monitor_ready~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|take_action_ocireg~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|monitor_ready~0_combout\);

-- Location: FF_X18_Y18_N17
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|monitor_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|monitor_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|monitor_ready~q\);

-- Location: LCCOMB_X18_Y18_N20
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal0~2_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|monitor_ready~q\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable\(31),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~28_combout\);

-- Location: LCCOMB_X18_Y18_N28
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~28_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[1]~feeder_combout\);

-- Location: FF_X18_Y18_N29
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[1]~feeder_combout\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	sload => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(1));

-- Location: FF_X26_Y12_N3
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(1),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X26_Y12_N4
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~23_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(1)) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~57_combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~57_combout\,
	datad => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(1),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~23_combout\);

-- Location: LCCOMB_X25_Y16_N22
\u_qsys|jtag_uart|av_readdata[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|av_readdata[1]~7_combout\ = (\u_qsys|jtag_uart|read_0~q\ & (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1))) # (!\u_qsys|jtag_uart|read_0~q\ & ((\u_qsys|jtag_uart|ien_AE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1),
	datab => \u_qsys|jtag_uart|read_0~q\,
	datac => \u_qsys|jtag_uart|ien_AE~q\,
	combout => \u_qsys|jtag_uart|av_readdata[1]~7_combout\);

-- Location: FF_X25_Y16_N23
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|av_readdata[1]~7_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X25_Y16_N16
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~22_combout\ = (\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~22_combout\);

-- Location: LCCOMB_X26_Y12_N26
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~24_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~23_combout\) # ((\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~22_combout\) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result1w~1_combout\ & \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result1w~1_combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~23_combout\,
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~22_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~24_combout\);

-- Location: FF_X26_Y12_N27
\u_qsys|nios2_qsys|d_readdata_d1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~24_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_readdata_d1\(1));

-- Location: LCCOMB_X17_Y14_N20
\u_qsys|nios2_qsys|M_dc_st_data[1]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(1),
	datab => \u_qsys|nios2_qsys|M_st_data\(1),
	datac => \u_qsys|nios2_qsys|M_mem_byte_en\(0),
	combout => \u_qsys|nios2_qsys|M_dc_st_data[1]~29_combout\);

-- Location: FF_X17_Y14_N21
\u_qsys|nios2_qsys|A_dc_st_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_dc_st_data[1]~29_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_st_data\(1));

-- Location: LCCOMB_X17_Y14_N12
\u_qsys|nios2_qsys|dc_data_wr_port_data[1]~62\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	datab => \u_qsys|nios2_qsys|dc_data_wr_port_data[1]~6_combout\,
	datac => \u_qsys|nios2_qsys|A_st_data\(1),
	datad => \u_qsys|nios2_qsys|M_dc_st_data[1]~29_combout\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[1]~62_combout\);

-- Location: LCCOMB_X17_Y14_N30
\u_qsys|nios2_qsys|dc_data_wr_port_data[1]~63\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_readdata_d1\(1),
	datab => \u_qsys|nios2_qsys|A_dc_st_data\(1),
	datac => \u_qsys|nios2_qsys|dc_data_wr_port_data[1]~6_combout\,
	datad => \u_qsys|nios2_qsys|dc_data_wr_port_data[1]~62_combout\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[1]~63_combout\);

-- Location: LCCOMB_X17_Y14_N16
\u_qsys|nios2_qsys|M_dc_st_data[0]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(0),
	datac => \u_qsys|nios2_qsys|M_mem_byte_en\(0),
	datad => \u_qsys|nios2_qsys|M_st_data\(0),
	combout => \u_qsys|nios2_qsys|M_dc_st_data[0]~31_combout\);

-- Location: FF_X17_Y14_N17
\u_qsys|nios2_qsys|A_dc_st_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_dc_st_data[0]~31_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_st_data\(0));

-- Location: LCCOMB_X17_Y16_N30
\u_qsys|jtag_uart|av_readdata[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|av_readdata[0]~8_combout\ = (\u_qsys|jtag_uart|read_0~q\ & (\u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0))) # (!\u_qsys|jtag_uart|read_0~q\ & ((\u_qsys|jtag_uart|ien_AF~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0),
	datac => \u_qsys|jtag_uart|read_0~q\,
	datad => \u_qsys|jtag_uart|ien_AF~q\,
	combout => \u_qsys|jtag_uart|av_readdata[0]~8_combout\);

-- Location: FF_X17_Y16_N31
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|av_readdata[0]~8_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X25_Y11_N10
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~25_combout\ = (\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0) & \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0),
	datad => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~25_combout\);

-- Location: LCCOMB_X26_Y7_N2
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result0w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result0w~0_combout\ = ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96~portadataout\)) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64~portadataout\)))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a96~portadataout\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64~portadataout\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result0w~0_combout\);

-- Location: LCCOMB_X26_Y7_N0
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1442w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1442w[0]~0_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32~portadataout\)) # 
-- (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32~portadataout\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0~portadataout\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1442w[0]~0_combout\);

-- Location: LCCOMB_X26_Y7_N28
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result0w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result0w~1_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128~portadataout\)))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result0w~0_combout\ & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1442w[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result0w~0_combout\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a128~portadataout\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1442w[0]~0_combout\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result0w~1_combout\);

-- Location: LCCOMB_X10_Y10_N18
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(0),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[0]~0_combout\);

-- Location: FF_X10_Y10_N19
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[0]~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable\(0));

-- Location: LCCOMB_X18_Y18_N6
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_reg_readdata[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|monitor_error~q\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable\(0),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal0~2_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_reg_readdata[0]~0_combout\);

-- Location: LCCOMB_X18_Y18_N14
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_reg_readdata[0]~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[0]~feeder_combout\);

-- Location: FF_X18_Y18_N15
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[0]~feeder_combout\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	sload => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(0));

-- Location: FF_X26_Y14_N5
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(0),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X26_Y14_N24
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~60_combout\ = (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32~portadataout\))) # 
-- (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0~portadataout\,
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32~portadataout\,
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~60_combout\);

-- Location: LCCOMB_X26_Y14_N18
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~61_combout\ = (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~60_combout\) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64~portadataout\ & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~60_combout\,
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64~portadataout\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~61_combout\);

-- Location: LCCOMB_X26_Y14_N22
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~26_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(0)) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~61_combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(0),
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~61_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~26_combout\);

-- Location: LCCOMB_X25_Y11_N8
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~27_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~25_combout\) # ((\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~26_combout\) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result0w~1_combout\ & \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~25_combout\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result0w~1_combout\,
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~26_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~27_combout\);

-- Location: FF_X25_Y11_N9
\u_qsys|nios2_qsys|d_readdata_d1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_payload~27_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_readdata_d1\(0));

-- Location: FF_X17_Y14_N11
\u_qsys|nios2_qsys|A_st_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_st_data\(0),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_st_data\(0));

-- Location: LCCOMB_X17_Y14_N10
\u_qsys|nios2_qsys|dc_data_wr_port_data[0]~66\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	datab => \u_qsys|nios2_qsys|dc_data_wr_port_data[1]~6_combout\,
	datac => \u_qsys|nios2_qsys|A_st_data\(0),
	datad => \u_qsys|nios2_qsys|M_dc_st_data[0]~31_combout\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[0]~66_combout\);

-- Location: LCCOMB_X17_Y14_N18
\u_qsys|nios2_qsys|dc_data_wr_port_data[0]~67\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_st_data\(0),
	datab => \u_qsys|nios2_qsys|d_readdata_d1\(0),
	datac => \u_qsys|nios2_qsys|dc_data_wr_port_data[1]~6_combout\,
	datad => \u_qsys|nios2_qsys|dc_data_wr_port_data[0]~66_combout\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[0]~67_combout\);

-- Location: LCCOMB_X23_Y9_N16
\u_qsys|nios2_qsys|M_inst_result[19]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_ctrl_mem~q\,
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(19),
	datad => \u_qsys|nios2_qsys|M_alu_result\(19),
	combout => \u_qsys|nios2_qsys|M_inst_result[19]~22_combout\);

-- Location: FF_X23_Y9_N17
\u_qsys|nios2_qsys|A_inst_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_inst_result[19]~22_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|M_ctrl_rdctl_inst~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_inst_result\(19));

-- Location: LCCOMB_X25_Y11_N0
\u_qsys|nios2_qsys|A_slow_inst_result[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_readdata_d1\(3),
	datab => \u_qsys|nios2_qsys|A_ld_align_sh16~q\,
	datad => \u_qsys|nios2_qsys|d_readdata_d1\(19),
	combout => \u_qsys|nios2_qsys|A_slow_inst_result[3]~3_combout\);

-- Location: FF_X25_Y11_N1
\u_qsys|nios2_qsys|A_slow_inst_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_slow_inst_result[3]~3_combout\,
	asdata => \u_qsys|nios2_qsys|A_slow_inst_result[11]~11_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_ld_align_sh8~q\,
	ena => \u_qsys|nios2_qsys|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_slow_inst_result\(3));

-- Location: LCCOMB_X22_Y10_N16
\u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_ld_align_sh8~q\,
	datab => \u_qsys|nios2_qsys|A_ld_align_sh16~q\,
	datac => \u_qsys|nios2_qsys|A_slow_inst_sel~q\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~28_combout\);

-- Location: LCCOMB_X24_Y12_N18
\u_qsys|nios2_qsys|M_inst_result[3]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(3),
	datac => \u_qsys|nios2_qsys|M_alu_result\(3),
	datad => \u_qsys|nios2_qsys|M_ctrl_mem~q\,
	combout => \u_qsys|nios2_qsys|M_inst_result[3]~25_combout\);

-- Location: FF_X24_Y12_N19
\u_qsys|nios2_qsys|A_inst_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_inst_result[3]~25_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|M_ctrl_rdctl_inst~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_inst_result\(3));

-- Location: LCCOMB_X24_Y12_N2
\u_qsys|nios2_qsys|A_wr_data_unfiltered[3]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_data_ram_ld16_data[11]~7_combout\,
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~28_combout\,
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~29_combout\,
	datad => \u_qsys|nios2_qsys|A_inst_result\(3),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[3]~42_combout\);

-- Location: LCCOMB_X24_Y12_N20
\u_qsys|nios2_qsys|A_wr_data_unfiltered[3]~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_inst_result\(19),
	datab => \u_qsys|nios2_qsys|A_slow_inst_result\(3),
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~28_combout\,
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[3]~42_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[3]~43_combout\);

-- Location: LCCOMB_X26_Y5_N26
\u_qsys|nios2_qsys|M_rot[3]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_rn\(4),
	datab => \u_qsys|nios2_qsys|M_rot[19]~22_combout\,
	datad => \u_qsys|nios2_qsys|M_rot[19]~21_combout\,
	combout => \u_qsys|nios2_qsys|M_rot[3]~23_combout\);

-- Location: LCCOMB_X24_Y6_N20
\u_qsys|nios2_qsys|E_rot_sel_fill0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_src2\(3),
	datac => \u_qsys|nios2_qsys|E_src2\(4),
	datad => \u_qsys|nios2_qsys|E_ctrl_shift_rot_left~q\,
	combout => \u_qsys|nios2_qsys|E_rot_sel_fill0~0_combout\);

-- Location: FF_X24_Y6_N21
\u_qsys|nios2_qsys|M_rot_sel_fill0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_rot_sel_fill0~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_sel_fill0~q\);

-- Location: LCCOMB_X26_Y6_N0
\u_qsys|nios2_qsys|M_rot_lut0[3]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot_sel_fill0~q\,
	datad => \u_qsys|nios2_qsys|M_rot_mask\(3),
	combout => \u_qsys|nios2_qsys|M_rot_lut0[3]~4_combout\);

-- Location: LCCOMB_X26_Y6_N20
\u_qsys|nios2_qsys|A_shift_rot_result[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_fill_bit~q\,
	datac => \u_qsys|nios2_qsys|M_rot[3]~23_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_lut0[3]~4_combout\,
	combout => \u_qsys|nios2_qsys|A_shift_rot_result[3]~3_combout\);

-- Location: LCCOMB_X24_Y6_N30
\u_qsys|nios2_qsys|E_rot_pass0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_ctrl_rot~q\,
	datab => \u_qsys|nios2_qsys|E_src2\(3),
	datac => \u_qsys|nios2_qsys|E_src2\(4),
	datad => \u_qsys|nios2_qsys|E_ctrl_shift_rot_right~q\,
	combout => \u_qsys|nios2_qsys|E_rot_pass0~0_combout\);

-- Location: FF_X24_Y6_N31
\u_qsys|nios2_qsys|M_rot_pass0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_rot_pass0~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_rot_pass0~q\);

-- Location: FF_X26_Y6_N21
\u_qsys|nios2_qsys|A_shift_rot_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_shift_rot_result[3]~3_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot[3]~23_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|M_rot_pass0~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_shift_rot_result\(3));

-- Location: LCCOMB_X16_Y9_N0
\u_qsys|nios2_qsys|A_wr_data_unfiltered[3]~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_ctrl_mul_lsw~q\,
	datab => \u_qsys|nios2_qsys|A_mul_result\(3),
	datac => \u_qsys|nios2_qsys|A_ctrl_shift_rot~q\,
	datad => \u_qsys|nios2_qsys|A_shift_rot_result\(3),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[3]~41_combout\);

-- Location: LCCOMB_X16_Y9_N12
\u_qsys|nios2_qsys|A_wr_data_unfiltered[3]~121\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_ctrl_mul_lsw~q\,
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[3]~43_combout\,
	datac => \u_qsys|nios2_qsys|A_ctrl_shift_rot~q\,
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[3]~41_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[3]~121_combout\);

-- Location: LCCOMB_X16_Y8_N0
\u_qsys|nios2_qsys|D_src2_reg[2]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[2]~30_combout\,
	datab => \u_qsys|nios2_qsys|W_wr_data\(2),
	datac => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	combout => \u_qsys|nios2_qsys|D_src2_reg[2]~31_combout\);

-- Location: LCCOMB_X16_Y8_N28
\u_qsys|nios2_qsys|D_src2_reg[2]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[2]~118_combout\,
	datab => \u_qsys|nios2_qsys|E_alu_result\(2),
	datac => \u_qsys|nios2_qsys|D_src2_reg[2]~119_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[2]~31_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[2]~32_combout\);

-- Location: FF_X16_Y8_N29
\u_qsys|nios2_qsys|E_src2_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[2]~32_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2_reg\(2));

-- Location: FF_X18_Y10_N21
\u_qsys|nios2_qsys|E_src2_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[10]~8_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2_reg\(10));

-- Location: LCCOMB_X18_Y10_N10
\u_qsys|nios2_qsys|M_st_data[26]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|Equal274~0_combout\,
	datac => \u_qsys|nios2_qsys|E_src2_reg\(2),
	datad => \u_qsys|nios2_qsys|E_src2_reg\(10),
	combout => \u_qsys|nios2_qsys|M_st_data[26]~2_combout\);

-- Location: LCCOMB_X18_Y13_N24
\u_qsys|nios2_qsys|M_st_data[26]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_st_data[26]~2_combout\,
	combout => \u_qsys|nios2_qsys|M_st_data[26]~feeder_combout\);

-- Location: FF_X18_Y10_N13
\u_qsys|nios2_qsys|E_src2_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[26]~70_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2_reg\(26));

-- Location: FF_X18_Y13_N25
\u_qsys|nios2_qsys|M_st_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_st_data[26]~feeder_combout\,
	asdata => \u_qsys|nios2_qsys|E_src2_reg\(26),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|E_iw\(4),
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_st_data\(26));

-- Location: LCCOMB_X19_Y17_N2
\u_qsys|nios2_qsys|d_writedata[26]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_st_data\(26),
	datab => \u_qsys|nios2_qsys|A_st_data\(26),
	datad => \u_qsys|nios2_qsys|A_mem_bypass_pending~combout\,
	combout => \u_qsys|nios2_qsys|d_writedata[26]~8_combout\);

-- Location: FF_X19_Y17_N3
\u_qsys|nios2_qsys|d_writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_writedata[26]~8_combout\,
	asdata => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(26),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_update_av_writedata~combout\,
	ena => \u_qsys|nios2_qsys|d_writedata[6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_writedata\(26));

-- Location: LCCOMB_X19_Y17_N20
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(26),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\);

-- Location: LCCOMB_X26_Y17_N12
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~2_combout\ = (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a58\)) # 
-- (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a26\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a58\,
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a26\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~2_combout\);

-- Location: LCCOMB_X26_Y17_N14
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~3_combout\ = (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~2_combout\) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a90\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~2_combout\,
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a90\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~3_combout\);

-- Location: LCCOMB_X26_Y16_N8
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[26]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[26]~85_combout\ = (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~3_combout\ & ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\) # 
-- ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(26) & \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))) # 
-- (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~3_combout\ & (((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(26) & 
-- \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~3_combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(26),
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[26]~85_combout\);

-- Location: LCCOMB_X26_Y16_N14
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[26]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(26) = (\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[26]~85_combout\) # ((\u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0) & 
-- (\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result26w~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0),
	datab => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[26]~85_combout\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result26w~1_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(26));

-- Location: FF_X26_Y16_N15
\u_qsys|nios2_qsys|i_readdata_d1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(26),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|i_readdata_d1\(26));

-- Location: M9K_X15_Y3_N0
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "system_qsys:u_qsys|system_qsys_nios2_qsys:nios2_qsys|system_qsys_nios2_qsys_ic_data_module:system_qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|nios2_qsys|i_readdatavalid_d1~q\,
	portbre => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_qsys|nios2_qsys|i_readdatavalid_d1~q\,
	ena1 => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\,
	portadatain => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X18_Y3_N10
\u_qsys|nios2_qsys|F_iw[23]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|F_iw[3]~7_combout\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(23),
	combout => \u_qsys|nios2_qsys|F_iw[23]~23_combout\);

-- Location: FF_X18_Y3_N11
\u_qsys|nios2_qsys|D_iw[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_iw[23]~23_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_iw\(23));

-- Location: LCCOMB_X18_Y3_N4
\u_qsys|nios2_qsys|rf_b_rd_port_addr[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_stall~combout\,
	datac => \u_qsys|nios2_qsys|D_iw\(23),
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(23),
	combout => \u_qsys|nios2_qsys|rf_b_rd_port_addr[1]~1_combout\);

-- Location: LCCOMB_X18_Y8_N28
\u_qsys|nios2_qsys|D_src2_reg[4]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[4]~120_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	datad => \u_qsys|nios2_qsys|M_alu_result\(4),
	combout => \u_qsys|nios2_qsys|D_src2_reg[4]~24_combout\);

-- Location: FF_X18_Y8_N23
\u_qsys|nios2_qsys|W_wr_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_wr_data_unfiltered[4]~120_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|W_wr_data\(4));

-- Location: LCCOMB_X18_Y8_N16
\u_qsys|nios2_qsys|D_src2_reg[4]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datab => \u_qsys|nios2_qsys|D_src2_reg[4]~24_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datad => \u_qsys|nios2_qsys|W_wr_data\(4),
	combout => \u_qsys|nios2_qsys|D_src2_reg[4]~25_combout\);

-- Location: LCCOMB_X18_Y8_N18
\u_qsys|nios2_qsys|D_src2_reg[4]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[2]~118_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[4]~25_combout\,
	datac => \u_qsys|nios2_qsys|E_alu_result\(4),
	datad => \u_qsys|nios2_qsys|D_src2_reg[2]~119_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[4]~26_combout\);

-- Location: LCCOMB_X19_Y6_N14
\u_qsys|nios2_qsys|D_src2[4]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[4]~26_combout\,
	datab => \u_qsys|nios2_qsys|D_ctrl_src2_choose_imm~q\,
	datac => \u_qsys|nios2_qsys|D_iw\(10),
	datad => \u_qsys|nios2_qsys|D_ctrl_hi_imm16~q\,
	combout => \u_qsys|nios2_qsys|D_src2[4]~8_combout\);

-- Location: FF_X19_Y6_N15
\u_qsys|nios2_qsys|E_src2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2[4]~8_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2\(4));

-- Location: LCCOMB_X24_Y6_N18
\u_qsys|nios2_qsys|Add17|auto_generated|_~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_src2\(4),
	datac => \u_qsys|nios2_qsys|E_ctrl_alu_subtract~q\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|_~6_combout\);

-- Location: LCCOMB_X21_Y8_N24
\u_qsys|nios2_qsys|Add17|auto_generated|result_int[5]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(4),
	datab => \u_qsys|nios2_qsys|Add17|auto_generated|_~6_combout\,
	datad => VCC,
	cin => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[4]~9\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[5]~10_combout\,
	cout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[5]~11\);

-- Location: LCCOMB_X21_Y8_N26
\u_qsys|nios2_qsys|Add17|auto_generated|result_int[6]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(5),
	datab => \u_qsys|nios2_qsys|Add17|auto_generated|_~5_combout\,
	datad => VCC,
	cin => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[5]~11\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[6]~12_combout\,
	cout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[6]~13\);

-- Location: LCCOMB_X21_Y8_N28
\u_qsys|nios2_qsys|Add17|auto_generated|result_int[7]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(6),
	datab => \u_qsys|nios2_qsys|Add17|auto_generated|_~4_combout\,
	datad => VCC,
	cin => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[6]~13\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[7]~14_combout\,
	cout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[7]~15\);

-- Location: LCCOMB_X21_Y8_N30
\u_qsys|nios2_qsys|Add17|auto_generated|result_int[8]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add17|auto_generated|_~3_combout\,
	datab => \u_qsys|nios2_qsys|E_src1\(7),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[7]~15\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[8]~16_combout\,
	cout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[8]~17\);

-- Location: LCCOMB_X16_Y12_N2
\u_qsys|nios2_qsys|dc_data_rd_port_addr[6]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_stall~q\,
	datab => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datac => \u_qsys|nios2_qsys|dc_data_rd_port_addr[6]~24_combout\,
	datad => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[9]~18_combout\,
	combout => \u_qsys|nios2_qsys|dc_data_rd_port_addr[6]~33_combout\);

-- Location: LCCOMB_X19_Y12_N0
\u_qsys|nios2_qsys|M_data_ram_ld_align_sign_bit_16_hi~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[1]~2_combout\,
	datad => \u_qsys|nios2_qsys|Equal187~0_combout\,
	combout => \u_qsys|nios2_qsys|M_data_ram_ld_align_sign_bit_16_hi~0_combout\);

-- Location: FF_X19_Y12_N1
\u_qsys|nios2_qsys|M_data_ram_ld_align_sign_bit_16_hi\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_data_ram_ld_align_sign_bit_16_hi~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_data_ram_ld_align_sign_bit_16_hi~q\);

-- Location: LCCOMB_X19_Y12_N24
\u_qsys|nios2_qsys|M_data_ram_ld_align_sign_bit~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(23),
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(7),
	datac => \u_qsys|nios2_qsys|M_alu_result\(1),
	datad => \u_qsys|nios2_qsys|M_data_ram_ld_align_sign_bit_16_hi~q\,
	combout => \u_qsys|nios2_qsys|M_data_ram_ld_align_sign_bit~0_combout\);

-- Location: LCCOMB_X19_Y12_N30
\u_qsys|nios2_qsys|M_data_ram_ld_align_sign_bit~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(31),
	datab => \u_qsys|nios2_qsys|M_data_ram_ld_align_sign_bit~0_combout\,
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(15),
	datad => \u_qsys|nios2_qsys|M_data_ram_ld_align_sign_bit_16_hi~q\,
	combout => \u_qsys|nios2_qsys|M_data_ram_ld_align_sign_bit~1_combout\);

-- Location: FF_X19_Y12_N31
\u_qsys|nios2_qsys|A_data_ram_ld_align_sign_bit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_data_ram_ld_align_sign_bit~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_data_ram_ld_align_sign_bit~q\);

-- Location: LCCOMB_X24_Y8_N12
\u_qsys|nios2_qsys|A_data_ram_ld_align_fill_bit\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_data_ram_ld_align_sign_bit~q\,
	datad => \u_qsys|nios2_qsys|A_ctrl_ld_signed~q\,
	combout => \u_qsys|nios2_qsys|A_data_ram_ld_align_fill_bit~combout\);

-- Location: LCCOMB_X25_Y4_N2
\u_qsys|nios2_qsys|M_rot[8]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot[24]~7_combout\,
	datac => \u_qsys|nios2_qsys|M_rot[24]~6_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_rn\(4),
	combout => \u_qsys|nios2_qsys|M_rot[8]~8_combout\);

-- Location: LCCOMB_X25_Y7_N12
\u_qsys|nios2_qsys|M_rot_lut1[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot_sel_fill1~q\,
	datad => \u_qsys|nios2_qsys|M_rot_mask\(0),
	combout => \u_qsys|nios2_qsys|M_rot_lut1[0]~2_combout\);

-- Location: LCCOMB_X25_Y7_N4
\u_qsys|nios2_qsys|A_shift_rot_result[8]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_fill_bit~q\,
	datac => \u_qsys|nios2_qsys|M_rot[8]~8_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_lut1[0]~2_combout\,
	combout => \u_qsys|nios2_qsys|A_shift_rot_result[8]~8_combout\);

-- Location: FF_X25_Y7_N5
\u_qsys|nios2_qsys|A_shift_rot_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_shift_rot_result[8]~8_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot[8]~8_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|M_rot_pass1~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_shift_rot_result\(8));

-- Location: LCCOMB_X24_Y11_N20
\u_qsys|nios2_qsys|A_slow_inst_result[8]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_readdata_d1\(24),
	datab => \u_qsys|nios2_qsys|A_ld_align_sh16~q\,
	datad => \u_qsys|nios2_qsys|d_readdata_d1\(8),
	combout => \u_qsys|nios2_qsys|A_slow_inst_result[8]~8_combout\);

-- Location: FF_X24_Y11_N21
\u_qsys|nios2_qsys|A_slow_inst_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_slow_inst_result[8]~8_combout\,
	asdata => \u_qsys|nios2_qsys|A_slow_ld_data_fill_bit~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_ld_align_byte1_fill~q\,
	ena => \u_qsys|nios2_qsys|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_slow_inst_result\(8));

-- Location: LCCOMB_X14_Y13_N2
\u_qsys|nios2_qsys|M_inst_result[8]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(8),
	datab => \u_qsys|nios2_qsys|M_ctrl_mem~q\,
	datac => \u_qsys|nios2_qsys|M_alu_result\(8),
	combout => \u_qsys|nios2_qsys|M_inst_result[8]~5_combout\);

-- Location: FF_X14_Y13_N3
\u_qsys|nios2_qsys|A_inst_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_inst_result[8]~5_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|M_ctrl_rdctl_inst~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_inst_result\(8));

-- Location: LCCOMB_X14_Y13_N14
\u_qsys|nios2_qsys|A_data_ram_ld16_data[8]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_ld_align_sh16~q\,
	datac => \u_qsys|nios2_qsys|A_inst_result\(24),
	datad => \u_qsys|nios2_qsys|A_inst_result\(8),
	combout => \u_qsys|nios2_qsys|A_data_ram_ld16_data[8]~2_combout\);

-- Location: LCCOMB_X24_Y10_N12
\u_qsys|nios2_qsys|A_wr_data_unfiltered[8]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[11]~16_combout\,
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~17_combout\,
	datac => \u_qsys|nios2_qsys|A_slow_inst_result\(8),
	datad => \u_qsys|nios2_qsys|A_data_ram_ld16_data[8]~2_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[8]~24_combout\);

-- Location: LCCOMB_X24_Y10_N14
\u_qsys|nios2_qsys|A_wr_data_unfiltered[8]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_data_ram_ld_align_fill_bit~combout\,
	datab => \u_qsys|nios2_qsys|A_shift_rot_result\(8),
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[11]~16_combout\,
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[8]~24_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[8]~25_combout\);

-- Location: LCCOMB_X24_Y10_N8
\u_qsys|nios2_qsys|A_wr_data_unfiltered[8]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_ctrl_mul_lsw~q\,
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[8]~25_combout\,
	datad => \u_qsys|nios2_qsys|A_mul_result\(8),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[8]~26_combout\);

-- Location: FF_X24_Y10_N9
\u_qsys|nios2_qsys|W_wr_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_wr_data_unfiltered[8]~26_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|W_wr_data\(8));

-- Location: LCCOMB_X17_Y10_N4
\u_qsys|nios2_qsys|D_src1_reg[8]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	datab => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[8]~26_combout\,
	datad => \u_qsys|nios2_qsys|M_alu_result\(8),
	combout => \u_qsys|nios2_qsys|D_src1_reg[8]~8_combout\);

-- Location: LCCOMB_X17_Y10_N6
\u_qsys|nios2_qsys|D_src1_reg[8]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|W_wr_data\(8),
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(8),
	datac => \u_qsys|nios2_qsys|D_src1_reg[8]~8_combout\,
	datad => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[8]~9_combout\);

-- Location: LCCOMB_X17_Y10_N22
\u_qsys|nios2_qsys|D_src1_reg[8]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src1_reg[2]~2_combout\,
	datab => \u_qsys|nios2_qsys|E_alu_result\(8),
	datac => \u_qsys|nios2_qsys|D_src1_reg[2]~3_combout\,
	datad => \u_qsys|nios2_qsys|D_src1_reg[8]~9_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[8]~10_combout\);

-- Location: FF_X17_Y10_N23
\u_qsys|nios2_qsys|E_src1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src1_reg[8]~10_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src1\(8));

-- Location: LCCOMB_X22_Y12_N6
\u_qsys|nios2_qsys|M_src1[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_src1\(8),
	combout => \u_qsys|nios2_qsys|M_src1[8]~feeder_combout\);

-- Location: FF_X22_Y12_N7
\u_qsys|nios2_qsys|M_src1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_src1[8]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src1\(8));

-- Location: LCCOMB_X22_Y12_N2
\u_qsys|nios2_qsys|A_mul_src1_nxt[8]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datad => \u_qsys|nios2_qsys|M_src1\(8),
	combout => \u_qsys|nios2_qsys|A_mul_src1_nxt[8]~8_combout\);

-- Location: LCCOMB_X21_Y15_N0
\u_qsys|nios2_qsys|A_mul_partial_prod[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(9),
	combout => \u_qsys|nios2_qsys|A_mul_partial_prod[9]~feeder_combout\);

-- Location: FF_X21_Y15_N1
\u_qsys|nios2_qsys|A_mul_partial_prod[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_partial_prod[9]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_partial_prod\(9));

-- Location: FF_X21_Y12_N19
\u_qsys|nios2_qsys|A_mul_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_result[9]~50_combout\,
	asdata => \u_qsys|nios2_qsys|A_mul_partial_prod\(9),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_result\(9));

-- Location: LCCOMB_X24_Y11_N18
\u_qsys|nios2_qsys|A_slow_inst_result[9]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_ld_align_sh16~q\,
	datab => \u_qsys|nios2_qsys|d_readdata_d1\(9),
	datad => \u_qsys|nios2_qsys|d_readdata_d1\(25),
	combout => \u_qsys|nios2_qsys|A_slow_inst_result[9]~9_combout\);

-- Location: FF_X24_Y11_N19
\u_qsys|nios2_qsys|A_slow_inst_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_slow_inst_result[9]~9_combout\,
	asdata => \u_qsys|nios2_qsys|A_slow_ld_data_fill_bit~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_ld_align_byte1_fill~q\,
	ena => \u_qsys|nios2_qsys|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_slow_inst_result\(9));

-- Location: LCCOMB_X24_Y10_N0
\u_qsys|nios2_qsys|A_wr_data_unfiltered[9]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[11]~16_combout\,
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[21]~17_combout\,
	datac => \u_qsys|nios2_qsys|A_data_ram_ld16_data[9]~1_combout\,
	datad => \u_qsys|nios2_qsys|A_slow_inst_result\(9),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[9]~21_combout\);

-- Location: LCCOMB_X26_Y5_N12
\u_qsys|nios2_qsys|M_rot[9]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_rn\(4),
	datab => \u_qsys|nios2_qsys|M_rot[25]~4_combout\,
	datad => \u_qsys|nios2_qsys|M_rot[25]~3_combout\,
	combout => \u_qsys|nios2_qsys|M_rot[9]~5_combout\);

-- Location: LCCOMB_X25_Y7_N18
\u_qsys|nios2_qsys|M_rot_lut1[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot_sel_fill1~q\,
	datad => \u_qsys|nios2_qsys|M_rot_mask\(1),
	combout => \u_qsys|nios2_qsys|M_rot_lut1[1]~1_combout\);

-- Location: LCCOMB_X25_Y7_N2
\u_qsys|nios2_qsys|A_shift_rot_result[9]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_fill_bit~q\,
	datac => \u_qsys|nios2_qsys|M_rot[9]~5_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_lut1[1]~1_combout\,
	combout => \u_qsys|nios2_qsys|A_shift_rot_result[9]~9_combout\);

-- Location: FF_X25_Y7_N3
\u_qsys|nios2_qsys|A_shift_rot_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_shift_rot_result[9]~9_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot[9]~5_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|M_rot_pass1~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_shift_rot_result\(9));

-- Location: LCCOMB_X24_Y10_N26
\u_qsys|nios2_qsys|A_wr_data_unfiltered[9]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_data_ram_ld_align_fill_bit~combout\,
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[9]~21_combout\,
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[11]~16_combout\,
	datad => \u_qsys|nios2_qsys|A_shift_rot_result\(9),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[9]~22_combout\);

-- Location: LCCOMB_X17_Y10_N2
\u_qsys|nios2_qsys|A_wr_data_unfiltered[9]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_ctrl_mul_lsw~q\,
	datac => \u_qsys|nios2_qsys|A_mul_result\(9),
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[9]~22_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[9]~23_combout\);

-- Location: FF_X17_Y10_N3
\u_qsys|nios2_qsys|W_wr_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_wr_data_unfiltered[9]~23_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|W_wr_data\(9));

-- Location: LCCOMB_X17_Y10_N20
\u_qsys|nios2_qsys|D_src2_reg[9]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[9]~23_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	combout => \u_qsys|nios2_qsys|D_src2_reg[9]~9_combout\);

-- Location: LCCOMB_X17_Y10_N30
\u_qsys|nios2_qsys|D_src2_reg[9]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	datab => \u_qsys|nios2_qsys|W_wr_data\(9),
	datac => \u_qsys|nios2_qsys|M_alu_result\(9),
	datad => \u_qsys|nios2_qsys|D_src2_reg[9]~9_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[9]~10_combout\);

-- Location: LCCOMB_X17_Y10_N24
\u_qsys|nios2_qsys|D_src2_reg[9]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[2]~119_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[2]~118_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[9]~10_combout\,
	datad => \u_qsys|nios2_qsys|E_alu_result\(9),
	combout => \u_qsys|nios2_qsys|D_src2_reg[9]~11_combout\);

-- Location: FF_X17_Y10_N25
\u_qsys|nios2_qsys|E_src2_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[9]~11_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2_reg\(9));

-- Location: LCCOMB_X18_Y13_N2
\u_qsys|nios2_qsys|M_st_data[25]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_src2_reg\(9),
	datac => \u_qsys|nios2_qsys|Equal274~0_combout\,
	datad => \u_qsys|nios2_qsys|E_src2_reg\(1),
	combout => \u_qsys|nios2_qsys|M_st_data[25]~1_combout\);

-- Location: LCCOMB_X18_Y13_N18
\u_qsys|nios2_qsys|M_st_data[25]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|M_st_data[25]~1_combout\,
	combout => \u_qsys|nios2_qsys|M_st_data[25]~feeder_combout\);

-- Location: FF_X22_Y8_N5
\u_qsys|nios2_qsys|E_src2_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[25]~92_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2_reg\(25));

-- Location: FF_X18_Y13_N19
\u_qsys|nios2_qsys|M_st_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_st_data[25]~feeder_combout\,
	asdata => \u_qsys|nios2_qsys|E_src2_reg\(25),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|E_iw\(4),
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_st_data\(25));

-- Location: LCCOMB_X19_Y16_N4
\u_qsys|nios2_qsys|d_writedata[25]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_bypass_pending~combout\,
	datab => \u_qsys|nios2_qsys|M_st_data\(25),
	datad => \u_qsys|nios2_qsys|A_st_data\(25),
	combout => \u_qsys|nios2_qsys|d_writedata[25]~9_combout\);

-- Location: FF_X19_Y16_N5
\u_qsys|nios2_qsys|d_writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_writedata[25]~9_combout\,
	asdata => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(25),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_update_av_writedata~combout\,
	ena => \u_qsys|nios2_qsys|d_writedata[6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_writedata\(25));

-- Location: LCCOMB_X22_Y19_N2
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~7_combout\ = (\u_qsys|nios2_qsys|d_writedata\(25) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_writedata\(25),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~7_combout\);

-- Location: LCCOMB_X26_Y11_N26
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result25w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result25w~0_combout\ = ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a121\)) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a89\)))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a121\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a89\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result25w~0_combout\);

-- Location: LCCOMB_X26_Y11_N0
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2642w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2642w[0]~0_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a57\))) # 
-- (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a25\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a57\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2642w[0]~0_combout\);

-- Location: LCCOMB_X26_Y11_N28
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result25w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result25w~1_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a153\)))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result25w~0_combout\ & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2642w[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result25w~0_combout\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a153\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2642w[0]~0_combout\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result25w~1_combout\);

-- Location: LCCOMB_X24_Y15_N2
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[25]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[25]~84_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(25)) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~15_combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(25),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~15_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[25]~84_combout\);

-- Location: LCCOMB_X24_Y15_N12
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[25]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(25) = (\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[25]~84_combout\) # ((\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & 
-- (\u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0) & \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result25w~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datab => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0),
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result25w~1_combout\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[25]~84_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(25));

-- Location: FF_X24_Y15_N13
\u_qsys|nios2_qsys|i_readdata_d1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(25),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|i_readdata_d1\(25));

-- Location: LCCOMB_X18_Y3_N16
\u_qsys|nios2_qsys|F_iw[26]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|F_iw[3]~7_combout\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(26),
	combout => \u_qsys|nios2_qsys|F_iw[26]~20_combout\);

-- Location: FF_X18_Y3_N17
\u_qsys|nios2_qsys|D_iw[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_iw[26]~20_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_iw\(26));

-- Location: LCCOMB_X17_Y3_N18
\u_qsys|nios2_qsys|D_dst_regnum[4]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_dst_regnum[4]~2_combout\,
	datab => \u_qsys|nios2_qsys|D_iw\(26),
	datac => \u_qsys|nios2_qsys|D_ctrl_b_is_dst~q\,
	datad => \u_qsys|nios2_qsys|D_iw\(21),
	combout => \u_qsys|nios2_qsys|D_dst_regnum[4]~6_combout\);

-- Location: FF_X17_Y3_N19
\u_qsys|nios2_qsys|E_dst_regnum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_dst_regnum[4]~6_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_dst_regnum\(4));

-- Location: FF_X16_Y6_N19
\u_qsys|nios2_qsys|M_dst_regnum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_dst_regnum\(4),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_dst_regnum\(4));

-- Location: FF_X16_Y6_N31
\u_qsys|nios2_qsys|A_dst_regnum_from_M[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_dst_regnum\(4),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dst_regnum_from_M\(4));

-- Location: LCCOMB_X18_Y6_N8
\u_qsys|nios2_qsys|D_src1_reg[24]~54\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	datab => \u_qsys|nios2_qsys|M_alu_result\(24),
	datac => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[24]~74_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[24]~54_combout\);

-- Location: FF_X18_Y6_N25
\u_qsys|nios2_qsys|W_wr_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_wr_data_unfiltered[24]~74_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|W_wr_data\(24));

-- Location: LCCOMB_X18_Y6_N10
\u_qsys|nios2_qsys|D_src1_reg[24]~55\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(24),
	datac => \u_qsys|nios2_qsys|D_src1_reg[24]~54_combout\,
	datad => \u_qsys|nios2_qsys|W_wr_data\(24),
	combout => \u_qsys|nios2_qsys|D_src1_reg[24]~55_combout\);

-- Location: LCCOMB_X18_Y6_N22
\u_qsys|nios2_qsys|D_src1_reg[24]~56\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src1_reg[24]~55_combout\,
	datab => \u_qsys|nios2_qsys|D_src1_reg[2]~2_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[24]~63_combout\,
	datad => \u_qsys|nios2_qsys|D_src1_reg[2]~3_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[24]~56_combout\);

-- Location: FF_X18_Y6_N23
\u_qsys|nios2_qsys|E_src1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src1_reg[24]~56_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src1\(24));

-- Location: LCCOMB_X18_Y6_N0
\u_qsys|nios2_qsys|E_logic_result[24]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(24),
	datab => \u_qsys|nios2_qsys|E_logic_op\(1),
	datac => \u_qsys|nios2_qsys|E_logic_op\(0),
	datad => \u_qsys|nios2_qsys|E_src2\(24),
	combout => \u_qsys|nios2_qsys|E_logic_result[24]~6_combout\);

-- Location: LCCOMB_X18_Y6_N30
\u_qsys|nios2_qsys|D_src2_reg[24]~63\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_alu_result~0_combout\,
	datab => \u_qsys|nios2_qsys|E_ctrl_logic~q\,
	datac => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[25]~50_combout\,
	datad => \u_qsys|nios2_qsys|E_logic_result[24]~6_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[24]~63_combout\);

-- Location: LCCOMB_X18_Y6_N26
\u_qsys|nios2_qsys|D_src2_reg[24]~64\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	datab => \u_qsys|nios2_qsys|M_alu_result\(24),
	datac => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[24]~74_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[24]~64_combout\);

-- Location: LCCOMB_X18_Y6_N12
\u_qsys|nios2_qsys|D_src2_reg[24]~65\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	datab => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[24]~64_combout\,
	datad => \u_qsys|nios2_qsys|W_wr_data\(24),
	combout => \u_qsys|nios2_qsys|D_src2_reg[24]~65_combout\);

-- Location: LCCOMB_X18_Y6_N14
\u_qsys|nios2_qsys|D_src2_reg[24]~66\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[2]~118_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[2]~119_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[24]~63_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[24]~65_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[24]~66_combout\);

-- Location: FF_X18_Y6_N15
\u_qsys|nios2_qsys|E_src2_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[24]~66_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2_reg\(24));

-- Location: FF_X18_Y13_N5
\u_qsys|nios2_qsys|M_st_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_st_data[24]~feeder_combout\,
	asdata => \u_qsys|nios2_qsys|E_src2_reg\(24),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|E_iw\(4),
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_st_data\(24));

-- Location: FF_X19_Y14_N21
\u_qsys|nios2_qsys|A_st_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_st_data\(24),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_st_data\(24));

-- Location: LCCOMB_X19_Y17_N12
\u_qsys|nios2_qsys|d_writedata[24]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_bypass_pending~combout\,
	datab => \u_qsys|nios2_qsys|A_st_data\(24),
	datad => \u_qsys|nios2_qsys|M_st_data\(24),
	combout => \u_qsys|nios2_qsys|d_writedata[24]~5_combout\);

-- Location: FF_X19_Y17_N13
\u_qsys|nios2_qsys|d_writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_writedata[24]~5_combout\,
	asdata => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(24),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_update_av_writedata~combout\,
	ena => \u_qsys|nios2_qsys|d_writedata[6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_writedata\(24));

-- Location: LCCOMB_X19_Y17_N26
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~9_combout\ = (\u_qsys|nios2_qsys|d_writedata\(24) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_writedata\(24),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~9_combout\);

-- Location: LCCOMB_X23_Y15_N10
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result24w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result24w~0_combout\ = ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120~portadataout\))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88~portadataout\))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88~portadataout\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a120~portadataout\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result24w~0_combout\);

-- Location: LCCOMB_X23_Y15_N0
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2594w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2594w[0]~0_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56~portadataout\))) # 
-- (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24~portadataout\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56~portadataout\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2594w[0]~0_combout\);

-- Location: LCCOMB_X23_Y15_N20
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result24w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result24w~1_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152~portadataout\)))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result24w~0_combout\ & (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2594w[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result24w~0_combout\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2594w[0]~0_combout\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a152~portadataout\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result24w~1_combout\);

-- Location: LCCOMB_X24_Y15_N10
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[24]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[24]~83_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(24)) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~19_combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(24),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~19_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[24]~83_combout\);

-- Location: LCCOMB_X24_Y15_N18
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[24]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(24) = (\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[24]~83_combout\) # ((\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & 
-- (\u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0) & \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result24w~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datab => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0),
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result24w~1_combout\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[24]~83_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(24));

-- Location: FF_X24_Y15_N19
\u_qsys|nios2_qsys|i_readdata_d1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(24),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|i_readdata_d1\(24));

-- Location: LCCOMB_X14_Y2_N28
\u_qsys|nios2_qsys|F_iw[8]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|F_iw[3]~7_combout\,
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(8),
	combout => \u_qsys|nios2_qsys|F_iw[8]~31_combout\);

-- Location: FF_X14_Y2_N29
\u_qsys|nios2_qsys|D_iw[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_iw[8]~31_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_iw\(8));

-- Location: LCCOMB_X17_Y10_N8
\u_qsys|nios2_qsys|D_src2[2]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ctrl_src2_choose_imm~q\,
	datab => \u_qsys|nios2_qsys|D_iw\(8),
	datac => \u_qsys|nios2_qsys|D_ctrl_hi_imm16~q\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[2]~32_combout\,
	combout => \u_qsys|nios2_qsys|D_src2[2]~10_combout\);

-- Location: FF_X17_Y10_N9
\u_qsys|nios2_qsys|E_src2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2[2]~10_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2\(2));

-- Location: LCCOMB_X22_Y7_N14
\u_qsys|nios2_qsys|Add17|auto_generated|_~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src2\(2),
	datac => \u_qsys|nios2_qsys|E_ctrl_alu_subtract~q\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|_~8_combout\);

-- Location: LCCOMB_X13_Y10_N6
\u_qsys|nios2_qsys|dc_data_rd_port_addr[0]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_active~q\,
	datac => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_offset\(0),
	datad => \u_qsys|nios2_qsys|M_alu_result\(2),
	combout => \u_qsys|nios2_qsys|dc_data_rd_port_addr[0]~18_combout\);

-- Location: LCCOMB_X13_Y10_N18
\u_qsys|nios2_qsys|dc_data_rd_port_addr[0]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[3]~6_combout\,
	datab => \u_qsys|nios2_qsys|dc_data_rd_port_addr[0]~18_combout\,
	datac => \u_qsys|nios2_qsys|A_mem_stall~q\,
	datad => \u_qsys|nios2_qsys|A_mul_stall~q\,
	combout => \u_qsys|nios2_qsys|dc_data_rd_port_addr[0]~27_combout\);

-- Location: LCCOMB_X23_Y12_N18
\u_qsys|nios2_qsys|M_inst_result[10]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_ctrl_mem~q\,
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(10),
	datad => \u_qsys|nios2_qsys|M_alu_result\(10),
	combout => \u_qsys|nios2_qsys|M_inst_result[10]~1_combout\);

-- Location: FF_X23_Y12_N19
\u_qsys|nios2_qsys|A_inst_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_inst_result[10]~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|M_ctrl_rdctl_inst~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_inst_result\(10));

-- Location: LCCOMB_X23_Y12_N8
\u_qsys|nios2_qsys|A_data_ram_ld16_data[10]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_ld_align_sh16~q\,
	datab => \u_qsys|nios2_qsys|A_inst_result\(10),
	datad => \u_qsys|nios2_qsys|A_inst_result\(26),
	combout => \u_qsys|nios2_qsys|A_data_ram_ld16_data[10]~0_combout\);

-- Location: LCCOMB_X23_Y12_N14
\u_qsys|nios2_qsys|M_inst_result[2]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(2),
	datac => \u_qsys|nios2_qsys|M_alu_result\(2),
	datad => \u_qsys|nios2_qsys|M_ctrl_mem~q\,
	combout => \u_qsys|nios2_qsys|M_inst_result[2]~27_combout\);

-- Location: FF_X23_Y12_N15
\u_qsys|nios2_qsys|A_inst_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_inst_result[2]~27_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|M_ctrl_rdctl_inst~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_inst_result\(2));

-- Location: LCCOMB_X23_Y12_N30
\u_qsys|nios2_qsys|A_wr_data_unfiltered[2]~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~29_combout\,
	datab => \u_qsys|nios2_qsys|A_inst_result\(2),
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~28_combout\,
	datad => \u_qsys|nios2_qsys|A_inst_result\(18),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[2]~45_combout\);

-- Location: LCCOMB_X25_Y11_N2
\u_qsys|nios2_qsys|A_slow_inst_result[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_readdata_d1\(2),
	datab => \u_qsys|nios2_qsys|A_ld_align_sh16~q\,
	datad => \u_qsys|nios2_qsys|d_readdata_d1\(18),
	combout => \u_qsys|nios2_qsys|A_slow_inst_result[2]~2_combout\);

-- Location: FF_X25_Y11_N3
\u_qsys|nios2_qsys|A_slow_inst_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_slow_inst_result[2]~2_combout\,
	asdata => \u_qsys|nios2_qsys|A_slow_inst_result[10]~10_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_ld_align_sh8~q\,
	ena => \u_qsys|nios2_qsys|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_slow_inst_result\(2));

-- Location: LCCOMB_X23_Y12_N24
\u_qsys|nios2_qsys|A_wr_data_unfiltered[2]~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~29_combout\,
	datab => \u_qsys|nios2_qsys|A_data_ram_ld16_data[10]~0_combout\,
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[2]~45_combout\,
	datad => \u_qsys|nios2_qsys|A_slow_inst_result\(2),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[2]~46_combout\);

-- Location: LCCOMB_X25_Y4_N16
\u_qsys|nios2_qsys|M_rot[2]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot[18]~24_combout\,
	datac => \u_qsys|nios2_qsys|M_rot[18]~25_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_rn\(4),
	combout => \u_qsys|nios2_qsys|M_rot[2]~26_combout\);

-- Location: LCCOMB_X26_Y6_N2
\u_qsys|nios2_qsys|M_rot_lut0[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot_sel_fill0~q\,
	datad => \u_qsys|nios2_qsys|M_rot_mask\(2),
	combout => \u_qsys|nios2_qsys|M_rot_lut0[2]~5_combout\);

-- Location: LCCOMB_X26_Y6_N30
\u_qsys|nios2_qsys|A_shift_rot_result[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_fill_bit~q\,
	datac => \u_qsys|nios2_qsys|M_rot[2]~26_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_lut0[2]~5_combout\,
	combout => \u_qsys|nios2_qsys|A_shift_rot_result[2]~2_combout\);

-- Location: FF_X26_Y6_N31
\u_qsys|nios2_qsys|A_shift_rot_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_shift_rot_result[2]~2_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot[2]~26_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|M_rot_pass0~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_shift_rot_result\(2));

-- Location: LCCOMB_X16_Y8_N2
\u_qsys|nios2_qsys|A_wr_data_unfiltered[2]~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_result\(2),
	datab => \u_qsys|nios2_qsys|A_ctrl_mul_lsw~q\,
	datac => \u_qsys|nios2_qsys|A_ctrl_shift_rot~q\,
	datad => \u_qsys|nios2_qsys|A_shift_rot_result\(2),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[2]~44_combout\);

-- Location: LCCOMB_X16_Y8_N22
\u_qsys|nios2_qsys|A_wr_data_unfiltered[2]~122\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[2]~46_combout\,
	datab => \u_qsys|nios2_qsys|A_ctrl_mul_lsw~q\,
	datac => \u_qsys|nios2_qsys|A_ctrl_shift_rot~q\,
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[2]~44_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[2]~122_combout\);

-- Location: LCCOMB_X16_Y8_N30
\u_qsys|nios2_qsys|D_src1_reg[2]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[2]~122_combout\,
	datab => \u_qsys|nios2_qsys|M_alu_result\(2),
	datac => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	datad => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[2]~26_combout\);

-- Location: LCCOMB_X16_Y8_N8
\u_qsys|nios2_qsys|D_src1_reg[2]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src1_reg[2]~26_combout\,
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(2),
	datac => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	datad => \u_qsys|nios2_qsys|W_wr_data\(2),
	combout => \u_qsys|nios2_qsys|D_src1_reg[2]~27_combout\);

-- Location: LCCOMB_X16_Y8_N18
\u_qsys|nios2_qsys|D_src1_reg[2]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src1_reg[2]~2_combout\,
	datab => \u_qsys|nios2_qsys|D_src1_reg[2]~27_combout\,
	datac => \u_qsys|nios2_qsys|D_src1_reg[2]~3_combout\,
	datad => \u_qsys|nios2_qsys|E_alu_result\(2),
	combout => \u_qsys|nios2_qsys|D_src1_reg[2]~28_combout\);

-- Location: FF_X16_Y8_N19
\u_qsys|nios2_qsys|E_src1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src1_reg[2]~28_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src1\(2));

-- Location: LCCOMB_X16_Y8_N14
\u_qsys|nios2_qsys|E_logic_result[2]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(2),
	datab => \u_qsys|nios2_qsys|E_logic_op\(0),
	datac => \u_qsys|nios2_qsys|E_logic_op\(1),
	datad => \u_qsys|nios2_qsys|E_src2\(2),
	combout => \u_qsys|nios2_qsys|E_logic_result[2]~17_combout\);

-- Location: LCCOMB_X12_Y4_N4
\u_qsys|nios2_qsys|D_br_taken_waddr_partial[0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(8),
	datab => \u_qsys|nios2_qsys|F_pc_plus_one[0]~0_combout\,
	datad => VCC,
	combout => \u_qsys|nios2_qsys|D_br_taken_waddr_partial[0]~11_combout\,
	cout => \u_qsys|nios2_qsys|D_br_taken_waddr_partial[0]~12\);

-- Location: FF_X12_Y4_N5
\u_qsys|nios2_qsys|D_br_taken_waddr_partial[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_br_taken_waddr_partial[0]~11_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_br_taken_waddr_partial\(0));

-- Location: FF_X11_Y5_N1
\u_qsys|nios2_qsys|D_pc_plus_one[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_pc_plus_one[0]~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_pc_plus_one\(0));

-- Location: LCCOMB_X12_Y5_N28
\u_qsys|nios2_qsys|D_extra_pc[0]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_ctrl_br_cond_nxt~1_combout\,
	datab => \u_qsys|nios2_qsys|D_br_taken_waddr_partial\(0),
	datac => \u_qsys|nios2_qsys|D_pc_plus_one\(0),
	datad => \u_qsys|nios2_qsys|D_bht_data\(1),
	combout => \u_qsys|nios2_qsys|D_extra_pc[0]~14_combout\);

-- Location: FF_X12_Y5_N29
\u_qsys|nios2_qsys|E_extra_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_extra_pc[0]~14_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_extra_pc\(0));

-- Location: LCCOMB_X16_Y8_N26
\u_qsys|nios2_qsys|E_alu_result[2]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[3]~6_combout\,
	datab => \u_qsys|nios2_qsys|E_alu_result~0_combout\,
	datac => \u_qsys|nios2_qsys|E_extra_pc\(0),
	datad => \u_qsys|nios2_qsys|E_ctrl_retaddr~q\,
	combout => \u_qsys|nios2_qsys|E_alu_result[2]~15_combout\);

-- Location: LCCOMB_X16_Y8_N20
\u_qsys|nios2_qsys|E_alu_result[2]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_logic_result[2]~17_combout\,
	datac => \u_qsys|nios2_qsys|E_alu_result[2]~15_combout\,
	datad => \u_qsys|nios2_qsys|E_ctrl_logic~q\,
	combout => \u_qsys|nios2_qsys|E_alu_result\(2));

-- Location: FF_X16_Y8_N21
\u_qsys|nios2_qsys|M_alu_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_alu_result\(2),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_alu_result\(2));

-- Location: LCCOMB_X13_Y11_N8
\u_qsys|nios2_qsys|dc_data_wr_port_addr[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_alu_result\(2),
	datab => \u_qsys|nios2_qsys|A_dc_valid_st_bypass_hit~q\,
	datac => \u_qsys|nios2_qsys|A_mem_baddr\(2),
	datad => \u_qsys|nios2_qsys|A_en_d1~q\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_addr[0]~0_combout\);

-- Location: LCCOMB_X13_Y13_N28
\u_qsys|nios2_qsys|dc_data_wr_port_addr[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|dc_data_wr_port_addr[0]~0_combout\,
	datac => \u_qsys|nios2_qsys|A_dc_fill_dp_offset\(0),
	datad => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_addr[0]~1_combout\);

-- Location: LCCOMB_X17_Y11_N28
\u_qsys|nios2_qsys|M_inst_result[7]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_alu_result\(7),
	datac => \u_qsys|nios2_qsys|M_ctrl_mem~q\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(7),
	combout => \u_qsys|nios2_qsys|M_inst_result[7]~9_combout\);

-- Location: FF_X17_Y11_N29
\u_qsys|nios2_qsys|A_inst_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_inst_result[7]~9_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|M_ctrl_rdctl_inst~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_inst_result\(7));

-- Location: LCCOMB_X22_Y10_N12
\u_qsys|nios2_qsys|A_wr_data_unfiltered[7]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_inst_result\(7),
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~28_combout\,
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~29_combout\,
	datad => \u_qsys|nios2_qsys|A_data_ram_ld16_data[15]~3_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[7]~30_combout\);

-- Location: LCCOMB_X25_Y11_N24
\u_qsys|nios2_qsys|A_slow_inst_result[7]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_readdata_d1\(23),
	datab => \u_qsys|nios2_qsys|d_readdata_d1\(7),
	datad => \u_qsys|nios2_qsys|A_ld_align_sh16~q\,
	combout => \u_qsys|nios2_qsys|A_slow_inst_result[7]~7_combout\);

-- Location: FF_X25_Y11_N25
\u_qsys|nios2_qsys|A_slow_inst_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_slow_inst_result[7]~7_combout\,
	asdata => \u_qsys|nios2_qsys|A_slow_inst_result[15]~15_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_ld_align_sh8~q\,
	ena => \u_qsys|nios2_qsys|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_slow_inst_result\(7));

-- Location: LCCOMB_X22_Y10_N14
\u_qsys|nios2_qsys|A_wr_data_unfiltered[7]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[7]~30_combout\,
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~28_combout\,
	datac => \u_qsys|nios2_qsys|A_inst_result\(23),
	datad => \u_qsys|nios2_qsys|A_slow_inst_result\(7),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[7]~31_combout\);

-- Location: LCCOMB_X25_Y5_N12
\u_qsys|nios2_qsys|M_rot[7]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_rn\(4),
	datab => \u_qsys|nios2_qsys|M_rot[23]~9_combout\,
	datad => \u_qsys|nios2_qsys|M_rot[23]~10_combout\,
	combout => \u_qsys|nios2_qsys|M_rot[7]~11_combout\);

-- Location: LCCOMB_X26_Y6_N28
\u_qsys|nios2_qsys|M_rot_lut0[7]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot_sel_fill0~q\,
	datad => \u_qsys|nios2_qsys|M_rot_mask\(7),
	combout => \u_qsys|nios2_qsys|M_rot_lut0[7]~0_combout\);

-- Location: LCCOMB_X26_Y6_N8
\u_qsys|nios2_qsys|A_shift_rot_result[7]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_fill_bit~q\,
	datac => \u_qsys|nios2_qsys|M_rot[7]~11_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_lut0[7]~0_combout\,
	combout => \u_qsys|nios2_qsys|A_shift_rot_result[7]~7_combout\);

-- Location: FF_X26_Y6_N9
\u_qsys|nios2_qsys|A_shift_rot_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_shift_rot_result[7]~7_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot[7]~11_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|M_rot_pass0~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_shift_rot_result\(7));

-- Location: LCCOMB_X22_Y10_N20
\u_qsys|nios2_qsys|A_wr_data_unfiltered[7]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_shift_rot_result\(7),
	datab => \u_qsys|nios2_qsys|A_ctrl_mul_lsw~q\,
	datac => \u_qsys|nios2_qsys|A_mul_result\(7),
	datad => \u_qsys|nios2_qsys|A_ctrl_shift_rot~q\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[7]~27_combout\);

-- Location: LCCOMB_X14_Y10_N10
\u_qsys|nios2_qsys|A_wr_data_unfiltered[7]~117\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[7]~31_combout\,
	datab => \u_qsys|nios2_qsys|A_ctrl_shift_rot~q\,
	datac => \u_qsys|nios2_qsys|A_ctrl_mul_lsw~q\,
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[7]~27_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[7]~117_combout\);

-- Location: LCCOMB_X14_Y10_N24
\u_qsys|nios2_qsys|D_src2_reg[7]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[7]~117_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	combout => \u_qsys|nios2_qsys|D_src2_reg[7]~15_combout\);

-- Location: FF_X14_Y10_N11
\u_qsys|nios2_qsys|W_wr_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_wr_data_unfiltered[7]~117_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|W_wr_data\(7));

-- Location: LCCOMB_X14_Y10_N20
\u_qsys|nios2_qsys|D_src2_reg[7]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[7]~15_combout\,
	datac => \u_qsys|nios2_qsys|M_alu_result\(7),
	datad => \u_qsys|nios2_qsys|W_wr_data\(7),
	combout => \u_qsys|nios2_qsys|D_src2_reg[7]~16_combout\);

-- Location: LCCOMB_X18_Y10_N6
\u_qsys|nios2_qsys|D_src2_reg[7]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[7]~16_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[2]~119_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[2]~118_combout\,
	datad => \u_qsys|nios2_qsys|E_alu_result\(7),
	combout => \u_qsys|nios2_qsys|D_src2_reg[7]~17_combout\);

-- Location: LCCOMB_X18_Y10_N16
\u_qsys|nios2_qsys|D_src2[7]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ctrl_hi_imm16~q\,
	datab => \u_qsys|nios2_qsys|D_iw\(13),
	datac => \u_qsys|nios2_qsys|D_ctrl_src2_choose_imm~q\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[7]~17_combout\,
	combout => \u_qsys|nios2_qsys|D_src2[7]~5_combout\);

-- Location: FF_X18_Y10_N17
\u_qsys|nios2_qsys|E_src2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2[7]~5_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2\(7));

-- Location: LCCOMB_X22_Y7_N12
\u_qsys|nios2_qsys|Add17|auto_generated|_~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|E_ctrl_alu_subtract~q\,
	datad => \u_qsys|nios2_qsys|E_src2\(7),
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|_~3_combout\);

-- Location: LCCOMB_X14_Y10_N26
\u_qsys|nios2_qsys|dc_tag_rd_port_addr[2]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[8]~16_combout\,
	datab => \u_qsys|nios2_qsys|M_alu_result\(7),
	datac => \u_qsys|nios2_qsys|A_mem_stall~q\,
	datad => \u_qsys|nios2_qsys|A_mul_stall~q\,
	combout => \u_qsys|nios2_qsys|dc_tag_rd_port_addr[2]~14_combout\);

-- Location: LCCOMB_X16_Y12_N30
\u_qsys|nios2_qsys|dc_tag_rd_port_addr[3]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_stall~q\,
	datab => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[9]~18_combout\,
	datac => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datad => \u_qsys|nios2_qsys|M_alu_result\(8),
	combout => \u_qsys|nios2_qsys|dc_tag_rd_port_addr[3]~15_combout\);

-- Location: LCCOMB_X16_Y12_N16
\u_qsys|nios2_qsys|dc_tag_rd_port_addr[4]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_stall~q\,
	datab => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[10]~20_combout\,
	datac => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datad => \u_qsys|nios2_qsys|M_alu_result\(9),
	combout => \u_qsys|nios2_qsys|dc_tag_rd_port_addr[4]~16_combout\);

-- Location: LCCOMB_X12_Y11_N4
\u_qsys|nios2_qsys|dc_tag_rd_port_addr[5]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_stall~q\,
	datab => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datac => \u_qsys|nios2_qsys|M_alu_result\(10),
	datad => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[11]~22_combout\,
	combout => \u_qsys|nios2_qsys|dc_tag_rd_port_addr[5]~17_combout\);

-- Location: LCCOMB_X10_Y12_N24
\u_qsys|nios2_qsys|dc_tag_wr_port_data[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_alu_result\(12),
	datac => \u_qsys|nios2_qsys|A_mem_baddr\(12),
	datad => \u_qsys|nios2_qsys|dc_tag_wr_port_en~2_combout\,
	combout => \u_qsys|nios2_qsys|dc_tag_wr_port_data[1]~0_combout\);

-- Location: LCCOMB_X12_Y12_N8
\u_qsys|nios2_qsys|dc_tag_wr_port_data[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_alu_result\(13),
	datac => \u_qsys|nios2_qsys|A_mem_baddr\(13),
	datad => \u_qsys|nios2_qsys|dc_tag_wr_port_en~2_combout\,
	combout => \u_qsys|nios2_qsys|dc_tag_wr_port_data[2]~3_combout\);

-- Location: FF_X12_Y12_N29
\u_qsys|nios2_qsys|A_mem_baddr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_alu_result\(14),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mem_baddr\(14));

-- Location: LCCOMB_X12_Y12_N28
\u_qsys|nios2_qsys|dc_tag_wr_port_data[3]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_alu_result\(14),
	datac => \u_qsys|nios2_qsys|A_mem_baddr\(14),
	datad => \u_qsys|nios2_qsys|dc_tag_wr_port_en~2_combout\,
	combout => \u_qsys|nios2_qsys|dc_tag_wr_port_data[3]~2_combout\);

-- Location: LCCOMB_X12_Y12_N2
\u_qsys|nios2_qsys|dc_tag_wr_port_data[4]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_alu_result\(15),
	datac => \u_qsys|nios2_qsys|A_mem_baddr\(15),
	datad => \u_qsys|nios2_qsys|dc_tag_wr_port_en~2_combout\,
	combout => \u_qsys|nios2_qsys|dc_tag_wr_port_data[4]~6_combout\);

-- Location: FF_X14_Y12_N25
\u_qsys|nios2_qsys|A_mem_baddr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_alu_result\(16),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mem_baddr\(16));

-- Location: LCCOMB_X14_Y12_N24
\u_qsys|nios2_qsys|dc_tag_wr_port_data[5]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_alu_result\(16),
	datac => \u_qsys|nios2_qsys|A_mem_baddr\(16),
	datad => \u_qsys|nios2_qsys|dc_tag_wr_port_en~2_combout\,
	combout => \u_qsys|nios2_qsys|dc_tag_wr_port_data[5]~5_combout\);

-- Location: LCCOMB_X11_Y11_N24
\u_qsys|nios2_qsys|dc_tag_wr_port_data[6]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_dc_tag_dcache_management_wr_en~0_combout\,
	datac => \u_qsys|nios2_qsys|A_dc_fill_starting_d1~q\,
	datad => \u_qsys|nios2_qsys|A_valid~q\,
	combout => \u_qsys|nios2_qsys|dc_tag_wr_port_data[6]~4_combout\);

-- Location: LCCOMB_X11_Y11_N26
\u_qsys|nios2_qsys|dc_tag_wr_port_data[7]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_valid_st_writes_mem~q\,
	datab => \u_qsys|nios2_qsys|A_dc_tag_dcache_management_wr_en~0_combout\,
	datac => \u_qsys|nios2_qsys|A_dc_fill_starting_d1~q\,
	datad => \u_qsys|nios2_qsys|A_valid~q\,
	combout => \u_qsys|nios2_qsys|dc_tag_wr_port_data[7]~7_combout\);

-- Location: M9K_X15_Y12_N0
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_tag|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"0000000EE00000000600000007F00000000E0000000070000000C00000000A30",
	mem_init0 => X"000000330000000ED0000000630000000160000000D100000007200000003300000000200000009600000009800000006D0000000AF00000004A0000000B40000000280000000450000000830000000B800000008000000007F00000009E0000000EE0000000700000000900000000F60000000740000000DA0000000C40000000B800000004E00000002500000002A0000000260000000B000000007F0000000110000000B20000000E600000006A00000002E0000000A900000009A00000007400000003C00000002A0000000A300000005500000006F00000005B00000007700000000000000005100000009500000004E0000000E20000000850000000F7",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "system_qsys_nios2_qsys_dc_tag_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "system_qsys:u_qsys|system_qsys_nios2_qsys:nios2_qsys|system_qsys_nios2_qsys_dc_tag_module:system_qsys_nios2_qsys_dc_tag|altsyncram:the_altsyncram|altsyncram_cbh1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|nios2_qsys|dc_tag_wr_port_en~combout\,
	portbre => VCC,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X12_Y12_N14
\u_qsys|nios2_qsys|A_dc_actual_tag[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_tag|the_altsyncram|auto_generated|q_b\(0),
	combout => \u_qsys|nios2_qsys|A_dc_actual_tag[0]~feeder_combout\);

-- Location: FF_X12_Y12_N15
\u_qsys|nios2_qsys|A_dc_actual_tag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_actual_tag[0]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_actual_tag\(0));

-- Location: FF_X12_Y12_N5
\u_qsys|nios2_qsys|A_dc_wb_tag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|A_dc_actual_tag\(0),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_wb_tag\(0));

-- Location: FF_X13_Y12_N5
\u_qsys|nios2_qsys|d_address_tag_field[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_address_tag_field[0]~5_combout\,
	asdata => \u_qsys|nios2_qsys|A_dc_wb_tag\(0),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_address_tag_field\(0));

-- Location: LCCOMB_X28_Y14_N2
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data[47]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(47) = (\u_qsys|nios2_qsys|d_address_tag_field\(0) & ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1)) # ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0) & 
-- \u_qsys|nios2_qsys|ic_fill_line\(6))))) # (!\u_qsys|nios2_qsys|d_address_tag_field\(0) & (((\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0) & \u_qsys|nios2_qsys|ic_fill_line\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_address_tag_field\(0),
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0),
	datad => \u_qsys|nios2_qsys|ic_fill_line\(6),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(47));

-- Location: LCCOMB_X23_Y14_N18
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result23w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result23w~0_combout\ = ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a119\))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a87\))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a87\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a119\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result23w~0_combout\);

-- Location: LCCOMB_X23_Y14_N16
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2546w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2546w[0]~0_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a55\)) # 
-- (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a55\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a23\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2546w[0]~0_combout\);

-- Location: LCCOMB_X23_Y14_N4
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result23w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result23w~1_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a151\)) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result23w~0_combout\ & \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2546w[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a151\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result23w~0_combout\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2546w[0]~0_combout\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result23w~1_combout\);

-- Location: LCCOMB_X26_Y16_N20
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[23]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[23]~82_combout\ = (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[23]~7_combout\ & ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\) # 
-- ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(23) & \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))) # 
-- (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[23]~7_combout\ & (((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(23) & 
-- \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[23]~7_combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(23),
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[23]~82_combout\);

-- Location: LCCOMB_X26_Y16_N4
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[23]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(23) = (\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[23]~82_combout\) # ((\u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0) & 
-- (\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result23w~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0),
	datab => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result23w~1_combout\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[23]~82_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(23));

-- Location: FF_X26_Y16_N5
\u_qsys|nios2_qsys|i_readdata_d1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(23),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|i_readdata_d1\(23));

-- Location: LCCOMB_X14_Y2_N22
\u_qsys|nios2_qsys|F_iw[7]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|F_iw[3]~7_combout\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(7),
	combout => \u_qsys|nios2_qsys|F_iw[7]~32_combout\);

-- Location: FF_X14_Y2_N23
\u_qsys|nios2_qsys|D_iw[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_iw[7]~32_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_iw\(7));

-- Location: LCCOMB_X21_Y9_N24
\u_qsys|nios2_qsys|D_src2[1]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(7),
	datab => \u_qsys|nios2_qsys|D_ctrl_src2_choose_imm~q\,
	datac => \u_qsys|nios2_qsys|D_ctrl_hi_imm16~q\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[1]~35_combout\,
	combout => \u_qsys|nios2_qsys|D_src2[1]~11_combout\);

-- Location: FF_X21_Y9_N25
\u_qsys|nios2_qsys|E_src2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2[1]~11_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2\(1));

-- Location: LCCOMB_X25_Y6_N0
\u_qsys|nios2_qsys|Add17|auto_generated|_~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|E_src2\(1),
	datad => \u_qsys|nios2_qsys|E_ctrl_alu_subtract~q\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|_~9_combout\);

-- Location: LCCOMB_X19_Y12_N16
\u_qsys|nios2_qsys|E_mem_byte_en[0]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_iw\(4),
	datab => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[2]~4_combout\,
	datac => \u_qsys|nios2_qsys|E_iw\(3),
	datad => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[1]~2_combout\,
	combout => \u_qsys|nios2_qsys|E_mem_byte_en[0]~6_combout\);

-- Location: FF_X19_Y12_N17
\u_qsys|nios2_qsys|M_mem_byte_en[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_mem_byte_en[0]~6_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_mem_byte_en\(0));

-- Location: LCCOMB_X19_Y13_N20
\u_qsys|nios2_qsys|M_dc_st_data[5]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_mem_byte_en\(0),
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(5),
	datac => \u_qsys|nios2_qsys|M_st_data\(5),
	combout => \u_qsys|nios2_qsys|M_dc_st_data[5]~17_combout\);

-- Location: FF_X19_Y13_N21
\u_qsys|nios2_qsys|A_dc_st_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_dc_st_data[5]~17_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_st_data\(5));

-- Location: LCCOMB_X19_Y13_N26
\u_qsys|nios2_qsys|dc_data_wr_port_data[5]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	datab => \u_qsys|nios2_qsys|dc_data_wr_port_data[1]~6_combout\,
	datac => \u_qsys|nios2_qsys|A_st_data\(5),
	datad => \u_qsys|nios2_qsys|M_dc_st_data[5]~17_combout\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[5]~38_combout\);

-- Location: LCCOMB_X19_Y13_N30
\u_qsys|nios2_qsys|dc_data_wr_port_data[5]~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_st_data\(5),
	datab => \u_qsys|nios2_qsys|d_readdata_d1\(5),
	datac => \u_qsys|nios2_qsys|dc_data_wr_port_data[5]~38_combout\,
	datad => \u_qsys|nios2_qsys|dc_data_wr_port_data[1]~6_combout\,
	combout => \u_qsys|nios2_qsys|dc_data_wr_port_data[5]~39_combout\);

-- Location: LCCOMB_X22_Y8_N0
\u_qsys|nios2_qsys|M_inst_result[25]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_ctrl_mem~q\,
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(25),
	datad => \u_qsys|nios2_qsys|M_alu_result\(25),
	combout => \u_qsys|nios2_qsys|M_inst_result[25]~2_combout\);

-- Location: FF_X22_Y8_N1
\u_qsys|nios2_qsys|A_inst_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_inst_result[25]~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|M_ctrl_rdctl_inst~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_inst_result\(25));

-- Location: LCCOMB_X14_Y13_N0
\u_qsys|nios2_qsys|M_inst_result[9]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_alu_result\(9),
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(9),
	datad => \u_qsys|nios2_qsys|M_ctrl_mem~q\,
	combout => \u_qsys|nios2_qsys|M_inst_result[9]~3_combout\);

-- Location: FF_X14_Y13_N1
\u_qsys|nios2_qsys|A_inst_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_inst_result[9]~3_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|M_ctrl_rdctl_inst~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_inst_result\(9));

-- Location: LCCOMB_X14_Y13_N12
\u_qsys|nios2_qsys|A_data_ram_ld16_data[9]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_inst_result\(25),
	datac => \u_qsys|nios2_qsys|A_ld_align_sh16~q\,
	datad => \u_qsys|nios2_qsys|A_inst_result\(9),
	combout => \u_qsys|nios2_qsys|A_data_ram_ld16_data[9]~1_combout\);

-- Location: LCCOMB_X24_Y12_N14
\u_qsys|nios2_qsys|M_inst_result[1]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(1),
	datac => \u_qsys|nios2_qsys|M_alu_result\(1),
	datad => \u_qsys|nios2_qsys|M_ctrl_mem~q\,
	combout => \u_qsys|nios2_qsys|M_inst_result[1]~29_combout\);

-- Location: FF_X24_Y12_N15
\u_qsys|nios2_qsys|A_inst_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_inst_result[1]~29_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|M_ctrl_rdctl_inst~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_inst_result\(1));

-- Location: LCCOMB_X24_Y12_N22
\u_qsys|nios2_qsys|A_wr_data_unfiltered[1]~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_data_ram_ld16_data[9]~1_combout\,
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~29_combout\,
	datac => \u_qsys|nios2_qsys|A_inst_result\(1),
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~28_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[1]~48_combout\);

-- Location: LCCOMB_X25_Y11_N12
\u_qsys|nios2_qsys|A_slow_inst_result[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_readdata_d1\(17),
	datab => \u_qsys|nios2_qsys|A_ld_align_sh16~q\,
	datad => \u_qsys|nios2_qsys|d_readdata_d1\(1),
	combout => \u_qsys|nios2_qsys|A_slow_inst_result[1]~1_combout\);

-- Location: FF_X25_Y11_N13
\u_qsys|nios2_qsys|A_slow_inst_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_slow_inst_result[1]~1_combout\,
	asdata => \u_qsys|nios2_qsys|A_slow_inst_result[9]~9_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_ld_align_sh8~q\,
	ena => \u_qsys|nios2_qsys|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_slow_inst_result\(1));

-- Location: LCCOMB_X24_Y12_N8
\u_qsys|nios2_qsys|A_wr_data_unfiltered[1]~49\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[1]~48_combout\,
	datab => \u_qsys|nios2_qsys|A_slow_inst_result\(1),
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~28_combout\,
	datad => \u_qsys|nios2_qsys|A_inst_result\(17),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[1]~49_combout\);

-- Location: LCCOMB_X26_Y5_N0
\u_qsys|nios2_qsys|M_rot[1]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_rn\(4),
	datac => \u_qsys|nios2_qsys|M_rot[17]~28_combout\,
	datad => \u_qsys|nios2_qsys|M_rot[17]~27_combout\,
	combout => \u_qsys|nios2_qsys|M_rot[1]~29_combout\);

-- Location: LCCOMB_X26_Y6_N12
\u_qsys|nios2_qsys|M_rot_lut0[1]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot_sel_fill0~q\,
	datad => \u_qsys|nios2_qsys|M_rot_mask\(1),
	combout => \u_qsys|nios2_qsys|M_rot_lut0[1]~6_combout\);

-- Location: LCCOMB_X26_Y6_N16
\u_qsys|nios2_qsys|A_shift_rot_result[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_fill_bit~q\,
	datac => \u_qsys|nios2_qsys|M_rot[1]~29_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_lut0[1]~6_combout\,
	combout => \u_qsys|nios2_qsys|A_shift_rot_result[1]~1_combout\);

-- Location: FF_X26_Y6_N17
\u_qsys|nios2_qsys|A_shift_rot_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_shift_rot_result[1]~1_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot[1]~29_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|M_rot_pass0~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_shift_rot_result\(1));

-- Location: LCCOMB_X22_Y6_N14
\u_qsys|nios2_qsys|A_wr_data_unfiltered[1]~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_result\(1),
	datab => \u_qsys|nios2_qsys|A_shift_rot_result\(1),
	datac => \u_qsys|nios2_qsys|A_ctrl_shift_rot~q\,
	datad => \u_qsys|nios2_qsys|A_ctrl_mul_lsw~q\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[1]~47_combout\);

-- Location: LCCOMB_X21_Y9_N26
\u_qsys|nios2_qsys|A_wr_data_unfiltered[1]~123\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[1]~49_combout\,
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[1]~47_combout\,
	datac => \u_qsys|nios2_qsys|A_ctrl_shift_rot~q\,
	datad => \u_qsys|nios2_qsys|A_ctrl_mul_lsw~q\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[1]~123_combout\);

-- Location: FF_X21_Y9_N27
\u_qsys|nios2_qsys|W_wr_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_wr_data_unfiltered[1]~123_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|W_wr_data\(1));

-- Location: LCCOMB_X21_Y9_N8
\u_qsys|nios2_qsys|D_src1_reg[1]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(1),
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[1]~123_combout\,
	datac => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	datad => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[1]~29_combout\);

-- Location: LCCOMB_X21_Y9_N2
\u_qsys|nios2_qsys|D_src1_reg[1]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|W_wr_data\(1),
	datab => \u_qsys|nios2_qsys|D_src1_reg[1]~29_combout\,
	datac => \u_qsys|nios2_qsys|M_alu_result\(1),
	datad => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[1]~30_combout\);

-- Location: LCCOMB_X21_Y9_N18
\u_qsys|nios2_qsys|D_src1_reg[1]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src1_reg[2]~3_combout\,
	datab => \u_qsys|nios2_qsys|D_src1_reg[1]~30_combout\,
	datac => \u_qsys|nios2_qsys|E_alu_result\(1),
	datad => \u_qsys|nios2_qsys|D_src1_reg[2]~2_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[1]~31_combout\);

-- Location: FF_X21_Y9_N19
\u_qsys|nios2_qsys|E_src1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src1_reg[1]~31_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src1\(1));

-- Location: LCCOMB_X21_Y9_N22
\u_qsys|nios2_qsys|M_src1[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_src1\(1),
	combout => \u_qsys|nios2_qsys|M_src1[1]~feeder_combout\);

-- Location: FF_X21_Y9_N23
\u_qsys|nios2_qsys|M_src1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_src1[1]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src1\(1));

-- Location: LCCOMB_X21_Y9_N20
\u_qsys|nios2_qsys|A_mul_src1_nxt[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_src1\(1),
	datad => \u_qsys|nios2_qsys|A_mul_stall~q\,
	combout => \u_qsys|nios2_qsys|A_mul_src1_nxt[1]~1_combout\);

-- Location: LCCOMB_X21_Y15_N2
\u_qsys|nios2_qsys|A_mul_partial_prod[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(0),
	combout => \u_qsys|nios2_qsys|A_mul_partial_prod[0]~feeder_combout\);

-- Location: FF_X21_Y15_N3
\u_qsys|nios2_qsys|A_mul_partial_prod[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_partial_prod[0]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_partial_prod\(0));

-- Location: FF_X21_Y12_N1
\u_qsys|nios2_qsys|A_mul_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_result[0]~32_combout\,
	asdata => \u_qsys|nios2_qsys|A_mul_partial_prod\(0),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_result\(0));

-- Location: LCCOMB_X26_Y8_N12
\u_qsys|nios2_qsys|M_rot_lut0[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_sel_fill0~q\,
	datad => \u_qsys|nios2_qsys|M_rot_mask\(0),
	combout => \u_qsys|nios2_qsys|M_rot_lut0[0]~7_combout\);

-- Location: LCCOMB_X25_Y4_N22
\u_qsys|nios2_qsys|M_rot[0]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot[16]~31_combout\,
	datac => \u_qsys|nios2_qsys|M_rot[16]~30_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_rn\(4),
	combout => \u_qsys|nios2_qsys|M_rot[0]~32_combout\);

-- Location: LCCOMB_X26_Y6_N10
\u_qsys|nios2_qsys|A_shift_rot_result[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot_lut0[0]~7_combout\,
	datac => \u_qsys|nios2_qsys|M_rot[0]~32_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_fill_bit~q\,
	combout => \u_qsys|nios2_qsys|A_shift_rot_result[0]~0_combout\);

-- Location: FF_X26_Y6_N11
\u_qsys|nios2_qsys|A_shift_rot_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_shift_rot_result[0]~0_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot[0]~32_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|M_rot_pass0~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_shift_rot_result\(0));

-- Location: LCCOMB_X22_Y6_N22
\u_qsys|nios2_qsys|A_wr_data_unfiltered[0]~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_result\(0),
	datab => \u_qsys|nios2_qsys|A_ctrl_shift_rot~q\,
	datac => \u_qsys|nios2_qsys|A_ctrl_mul_lsw~q\,
	datad => \u_qsys|nios2_qsys|A_shift_rot_result\(0),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[0]~50_combout\);

-- Location: LCCOMB_X25_Y11_N30
\u_qsys|nios2_qsys|A_slow_inst_result[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_readdata_d1\(0),
	datab => \u_qsys|nios2_qsys|A_ld_align_sh16~q\,
	datad => \u_qsys|nios2_qsys|d_readdata_d1\(16),
	combout => \u_qsys|nios2_qsys|A_slow_inst_result[0]~0_combout\);

-- Location: FF_X25_Y11_N31
\u_qsys|nios2_qsys|A_slow_inst_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_slow_inst_result[0]~0_combout\,
	asdata => \u_qsys|nios2_qsys|A_slow_inst_result[8]~8_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_ld_align_sh8~q\,
	ena => \u_qsys|nios2_qsys|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_slow_inst_result\(0));

-- Location: LCCOMB_X18_Y12_N24
\u_qsys|nios2_qsys|M_inst_result~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_ctrl_mem~q\,
	datab => \u_qsys|nios2_qsys|M_alu_result\(0),
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(0),
	combout => \u_qsys|nios2_qsys|M_inst_result~31_combout\);

-- Location: LCCOMB_X12_Y9_N0
\u_qsys|nios2_qsys|E_op_wrctl\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_op_rdctl~0_combout\,
	datab => \u_qsys|nios2_qsys|E_iw\(14),
	datac => \u_qsys|nios2_qsys|E_iw\(12),
	datad => \u_qsys|nios2_qsys|Equal209~1_combout\,
	combout => \u_qsys|nios2_qsys|E_op_wrctl~combout\);

-- Location: FF_X12_Y9_N1
\u_qsys|nios2_qsys|M_ctrl_wrctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_op_wrctl~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_ctrl_wrctl_inst~q\);

-- Location: FF_X23_Y10_N27
\u_qsys|nios2_qsys|E_iw[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|D_iw\(8),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_iw\(8));

-- Location: FF_X12_Y10_N31
\u_qsys|nios2_qsys|M_iw[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_iw\(8),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_iw\(8));

-- Location: LCCOMB_X21_Y10_N20
\u_qsys|nios2_qsys|E_iw[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|D_iw\(7),
	combout => \u_qsys|nios2_qsys|E_iw[7]~feeder_combout\);

-- Location: FF_X21_Y10_N21
\u_qsys|nios2_qsys|E_iw[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_iw[7]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_iw\(7));

-- Location: FF_X12_Y10_N13
\u_qsys|nios2_qsys|M_iw[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_iw\(7),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_iw\(7));

-- Location: LCCOMB_X12_Y10_N24
\u_qsys|nios2_qsys|M_wrctl_bstatus~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_ctrl_wrctl_inst~q\,
	datac => \u_qsys|nios2_qsys|M_iw\(8),
	datad => \u_qsys|nios2_qsys|M_iw\(7),
	combout => \u_qsys|nios2_qsys|M_wrctl_bstatus~0_combout\);

-- Location: FF_X19_Y6_N5
\u_qsys|nios2_qsys|E_iw[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|D_iw\(6),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_iw\(6));

-- Location: FF_X12_Y10_N3
\u_qsys|nios2_qsys|M_iw[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_iw\(6),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_iw\(6));

-- Location: LCCOMB_X12_Y10_N16
\u_qsys|nios2_qsys|A_ienable_reg_irq0_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_valid_from_E~q\,
	datab => \u_qsys|nios2_qsys|M_wrctl_bstatus~0_combout\,
	datad => \u_qsys|nios2_qsys|M_iw\(6),
	combout => \u_qsys|nios2_qsys|A_ienable_reg_irq0_nxt~0_combout\);

-- Location: LCCOMB_X22_Y10_N6
\u_qsys|nios2_qsys|A_ienable_reg_irq0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_stall~combout\,
	datab => \u_qsys|nios2_qsys|M_alu_result\(0),
	datac => \u_qsys|nios2_qsys|A_ienable_reg_irq0~q\,
	datad => \u_qsys|nios2_qsys|A_ienable_reg_irq0_nxt~0_combout\,
	combout => \u_qsys|nios2_qsys|A_ienable_reg_irq0~0_combout\);

-- Location: FF_X22_Y10_N7
\u_qsys|nios2_qsys|A_ienable_reg_irq0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_ienable_reg_irq0~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_ienable_reg_irq0~q\);

-- Location: LCCOMB_X12_Y10_N12
\u_qsys|nios2_qsys|M_wrctl_status\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_iw\(8),
	datab => \u_qsys|nios2_qsys|M_ctrl_wrctl_inst~q\,
	datac => \u_qsys|nios2_qsys|M_iw\(7),
	datad => \u_qsys|nios2_qsys|M_iw\(6),
	combout => \u_qsys|nios2_qsys|M_wrctl_status~combout\);

-- Location: LCCOMB_X11_Y10_N12
\u_qsys|nios2_qsys|A_status_reg_pie_inst_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_status_reg_pie~q\,
	datab => \u_qsys|nios2_qsys|M_wrctl_status~combout\,
	datac => \u_qsys|nios2_qsys|M_alu_result\(0),
	combout => \u_qsys|nios2_qsys|A_status_reg_pie_inst_nxt~0_combout\);

-- Location: FF_X11_Y10_N27
\u_qsys|nios2_qsys|M_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_iw\(14),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_iw\(14));

-- Location: LCCOMB_X11_Y10_N30
\u_qsys|nios2_qsys|A_status_reg_pie_inst_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_status_reg_pie_inst_nxt~0_combout\,
	datab => \u_qsys|nios2_qsys|M_iw\(14),
	datac => \u_qsys|nios2_qsys|M_op_eret~3_combout\,
	datad => \u_qsys|nios2_qsys|A_bstatus_reg_pie~q\,
	combout => \u_qsys|nios2_qsys|A_status_reg_pie_inst_nxt~1_combout\);

-- Location: LCCOMB_X13_Y4_N30
\u_qsys|nios2_qsys|D_ctrl_exception~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|D_iw\(16),
	datac => \u_qsys|nios2_qsys|D_iw\(12),
	datad => \u_qsys|nios2_qsys|D_iw\(11),
	combout => \u_qsys|nios2_qsys|D_ctrl_exception~1_combout\);

-- Location: LCCOMB_X13_Y4_N4
\u_qsys|nios2_qsys|D_ctrl_exception~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(15),
	datab => \u_qsys|nios2_qsys|D_iw\(14),
	datac => \u_qsys|nios2_qsys|D_iw\(12),
	combout => \u_qsys|nios2_qsys|D_ctrl_exception~0_combout\);

-- Location: LCCOMB_X13_Y4_N2
\u_qsys|nios2_qsys|D_ctrl_exception~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ctrl_exception~1_combout\,
	datab => \u_qsys|nios2_qsys|Equal171~1_combout\,
	datac => \u_qsys|nios2_qsys|D_ctrl_exception~0_combout\,
	datad => \u_qsys|nios2_qsys|D_iw\(13),
	combout => \u_qsys|nios2_qsys|D_ctrl_exception~2_combout\);

-- Location: FF_X13_Y4_N3
\u_qsys|nios2_qsys|E_ctrl_exception\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_ctrl_exception~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_ctrl_exception~q\);

-- Location: FF_X11_Y10_N11
\u_qsys|nios2_qsys|M_ctrl_exception\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_ctrl_exception~q\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_ctrl_exception~q\);

-- Location: LCCOMB_X12_Y10_N30
\u_qsys|nios2_qsys|M_wrctl_estatus\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_iw\(7),
	datab => \u_qsys|nios2_qsys|M_ctrl_wrctl_inst~q\,
	datac => \u_qsys|nios2_qsys|M_iw\(8),
	datad => \u_qsys|nios2_qsys|M_iw\(6),
	combout => \u_qsys|nios2_qsys|M_wrctl_estatus~combout\);

-- Location: LCCOMB_X11_Y10_N10
\u_qsys|nios2_qsys|A_estatus_reg_pie_inst_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_alu_result\(0),
	datab => \u_qsys|nios2_qsys|A_estatus_reg_pie~q\,
	datac => \u_qsys|nios2_qsys|M_ctrl_exception~q\,
	datad => \u_qsys|nios2_qsys|M_wrctl_estatus~combout\,
	combout => \u_qsys|nios2_qsys|A_estatus_reg_pie_inst_nxt~0_combout\);

-- Location: LCCOMB_X12_Y10_N26
\u_qsys|nios2_qsys|D_ctrl_crst~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(12),
	datab => \u_qsys|nios2_qsys|D_iw\(14),
	datac => \u_qsys|nios2_qsys|D_ctrl_break~0_combout\,
	combout => \u_qsys|nios2_qsys|D_ctrl_crst~0_combout\);

-- Location: FF_X12_Y10_N27
\u_qsys|nios2_qsys|E_ctrl_crst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_ctrl_crst~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_ctrl_crst~q\);

-- Location: FF_X11_Y10_N29
\u_qsys|nios2_qsys|M_ctrl_crst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_ctrl_crst~q\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_ctrl_crst~q\);

-- Location: LCCOMB_X11_Y10_N0
\u_qsys|nios2_qsys|A_estatus_reg_pie_inst_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_estatus_reg_pie_inst_nxt~0_combout\,
	datab => \u_qsys|nios2_qsys|M_ctrl_crst~q\,
	datac => \u_qsys|nios2_qsys|M_ctrl_exception~q\,
	datad => \u_qsys|nios2_qsys|A_status_reg_pie~q\,
	combout => \u_qsys|nios2_qsys|A_estatus_reg_pie_inst_nxt~1_combout\);

-- Location: FF_X11_Y10_N1
\u_qsys|nios2_qsys|A_estatus_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_estatus_reg_pie_inst_nxt~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|always122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_estatus_reg_pie~q\);

-- Location: LCCOMB_X11_Y10_N26
\u_qsys|nios2_qsys|A_status_reg_pie_inst_nxt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_status_reg_pie_inst_nxt~1_combout\,
	datab => \u_qsys|nios2_qsys|M_op_eret~3_combout\,
	datac => \u_qsys|nios2_qsys|M_iw\(14),
	datad => \u_qsys|nios2_qsys|A_estatus_reg_pie~q\,
	combout => \u_qsys|nios2_qsys|A_status_reg_pie_inst_nxt~2_combout\);

-- Location: LCCOMB_X11_Y10_N4
\u_qsys|nios2_qsys|M_ctrl_break~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_ctrl_break~q\,
	combout => \u_qsys|nios2_qsys|M_ctrl_break~feeder_combout\);

-- Location: FF_X11_Y10_N5
\u_qsys|nios2_qsys|M_ctrl_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_ctrl_break~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_ctrl_break~q\);

-- Location: LCCOMB_X11_Y10_N6
\u_qsys|nios2_qsys|A_status_reg_pie_inst_nxt~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_status_reg_pie_inst_nxt~2_combout\,
	datab => \u_qsys|nios2_qsys|M_ctrl_break~q\,
	datac => \u_qsys|nios2_qsys|M_ctrl_exception~q\,
	datad => \u_qsys|nios2_qsys|M_ctrl_crst~q\,
	combout => \u_qsys|nios2_qsys|A_status_reg_pie_inst_nxt~3_combout\);

-- Location: FF_X11_Y10_N7
\u_qsys|nios2_qsys|A_status_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_status_reg_pie_inst_nxt~3_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|always122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_status_reg_pie~q\);

-- Location: LCCOMB_X12_Y10_N2
\u_qsys|nios2_qsys|A_bstatus_reg_pie_inst_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_bstatus_reg_pie~q\,
	datab => \u_qsys|nios2_qsys|M_alu_result\(0),
	datac => \u_qsys|nios2_qsys|M_iw\(6),
	datad => \u_qsys|nios2_qsys|M_wrctl_bstatus~0_combout\,
	combout => \u_qsys|nios2_qsys|A_bstatus_reg_pie_inst_nxt~0_combout\);

-- Location: LCCOMB_X11_Y10_N2
\u_qsys|nios2_qsys|A_bstatus_reg_pie_inst_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_status_reg_pie~q\,
	datac => \u_qsys|nios2_qsys|M_ctrl_break~q\,
	datad => \u_qsys|nios2_qsys|A_bstatus_reg_pie_inst_nxt~0_combout\,
	combout => \u_qsys|nios2_qsys|A_bstatus_reg_pie_inst_nxt~1_combout\);

-- Location: FF_X11_Y10_N3
\u_qsys|nios2_qsys|A_bstatus_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_bstatus_reg_pie_inst_nxt~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|always122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_bstatus_reg_pie~q\);

-- Location: LCCOMB_X10_Y10_N28
\u_qsys|nios2_qsys|D_control_reg_rddata_muxed[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(7),
	datab => \u_qsys|nios2_qsys|A_ienable_reg_irq0~q\,
	datac => \u_qsys|nios2_qsys|D_iw\(6),
	datad => \u_qsys|nios2_qsys|A_bstatus_reg_pie~q\,
	combout => \u_qsys|nios2_qsys|D_control_reg_rddata_muxed[0]~0_combout\);

-- Location: LCCOMB_X10_Y10_N24
\u_qsys|nios2_qsys|A_ipending_reg_irq0_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|av_readdata[8]~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable\(0),
	datac => \u_qsys|nios2_qsys|A_ienable_reg_irq0~q\,
	datad => \u_qsys|jtag_uart|av_readdata\(9),
	combout => \u_qsys|nios2_qsys|A_ipending_reg_irq0_nxt~0_combout\);

-- Location: FF_X10_Y10_N25
\u_qsys|nios2_qsys|A_ipending_reg_irq0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_ipending_reg_irq0_nxt~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_ipending_reg_irq0~q\);

-- Location: LCCOMB_X10_Y10_N6
\u_qsys|nios2_qsys|D_control_reg_rddata_muxed[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_ipending_reg_irq0~q\,
	datab => \u_qsys|nios2_qsys|D_control_reg_rddata_muxed[0]~0_combout\,
	datac => \u_qsys|nios2_qsys|D_iw\(8),
	datad => \u_qsys|nios2_qsys|A_status_reg_pie~q\,
	combout => \u_qsys|nios2_qsys|D_control_reg_rddata_muxed[0]~1_combout\);

-- Location: LCCOMB_X11_Y10_N14
\u_qsys|nios2_qsys|D_control_reg_rddata_muxed[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(7),
	datab => \u_qsys|nios2_qsys|D_control_reg_rddata_muxed[0]~0_combout\,
	datac => \u_qsys|nios2_qsys|D_control_reg_rddata_muxed[0]~1_combout\,
	datad => \u_qsys|nios2_qsys|A_estatus_reg_pie~q\,
	combout => \u_qsys|nios2_qsys|D_control_reg_rddata_muxed[0]~2_combout\);

-- Location: FF_X11_Y10_N15
\u_qsys|nios2_qsys|E_control_reg_rddata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_control_reg_rddata_muxed[0]~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_control_reg_rddata\(0));

-- Location: FF_X11_Y10_N9
\u_qsys|nios2_qsys|M_control_reg_rddata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_control_reg_rddata\(0),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_control_reg_rddata\(0));

-- Location: FF_X18_Y12_N25
\u_qsys|nios2_qsys|A_inst_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_inst_result~31_combout\,
	asdata => \u_qsys|nios2_qsys|M_control_reg_rddata\(0),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|M_ctrl_rdctl_inst~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_inst_result\(0));

-- Location: LCCOMB_X22_Y10_N0
\u_qsys|nios2_qsys|A_wr_data_unfiltered[0]~51\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~29_combout\,
	datab => \u_qsys|nios2_qsys|A_inst_result\(0),
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~28_combout\,
	datad => \u_qsys|nios2_qsys|A_inst_result\(16),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[0]~51_combout\);

-- Location: LCCOMB_X22_Y10_N26
\u_qsys|nios2_qsys|A_wr_data_unfiltered[0]~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_data_ram_ld16_data[8]~2_combout\,
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~29_combout\,
	datac => \u_qsys|nios2_qsys|A_slow_inst_result\(0),
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[0]~51_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[0]~52_combout\);

-- Location: LCCOMB_X22_Y6_N4
\u_qsys|nios2_qsys|A_wr_data_unfiltered[0]~124\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[0]~50_combout\,
	datab => \u_qsys|nios2_qsys|A_ctrl_mul_lsw~q\,
	datac => \u_qsys|nios2_qsys|A_ctrl_shift_rot~q\,
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[0]~52_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[0]~124_combout\);

-- Location: LCCOMB_X22_Y9_N8
\u_qsys|nios2_qsys|D_src2_reg[6]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	datac => \u_qsys|nios2_qsys|M_alu_result\(6),
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[6]~118_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[6]~18_combout\);

-- Location: LCCOMB_X22_Y9_N12
\u_qsys|nios2_qsys|D_src2_reg[6]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|W_wr_data\(6),
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datac => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[6]~18_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[6]~19_combout\);

-- Location: LCCOMB_X22_Y9_N6
\u_qsys|nios2_qsys|D_src2_reg[6]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[2]~119_combout\,
	datab => \u_qsys|nios2_qsys|E_alu_result\(6),
	datac => \u_qsys|nios2_qsys|D_src2_reg[2]~118_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[6]~19_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[6]~20_combout\);

-- Location: LCCOMB_X22_Y9_N24
\u_qsys|nios2_qsys|D_src2[6]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(12),
	datab => \u_qsys|nios2_qsys|D_ctrl_src2_choose_imm~q\,
	datac => \u_qsys|nios2_qsys|D_ctrl_hi_imm16~q\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[6]~20_combout\,
	combout => \u_qsys|nios2_qsys|D_src2[6]~6_combout\);

-- Location: FF_X22_Y9_N25
\u_qsys|nios2_qsys|E_src2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2[6]~6_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2\(6));

-- Location: LCCOMB_X24_Y7_N8
\u_qsys|nios2_qsys|Add17|auto_generated|_~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_ctrl_alu_subtract~q\,
	datac => \u_qsys|nios2_qsys|E_src2\(6),
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|_~4_combout\);

-- Location: LCCOMB_X14_Y10_N16
\u_qsys|nios2_qsys|dc_tag_rd_port_addr[1]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[7]~14_combout\,
	datab => \u_qsys|nios2_qsys|M_alu_result\(6),
	datac => \u_qsys|nios2_qsys|A_mem_stall~q\,
	datad => \u_qsys|nios2_qsys|A_mul_stall~q\,
	combout => \u_qsys|nios2_qsys|dc_tag_rd_port_addr[1]~13_combout\);

-- Location: FF_X12_Y12_N21
\u_qsys|nios2_qsys|A_dc_actual_tag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_tag|the_altsyncram|auto_generated|q_b\(2),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_actual_tag\(2));

-- Location: LCCOMB_X12_Y12_N26
\u_qsys|nios2_qsys|A_dc_wb_tag[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|A_dc_actual_tag\(2),
	combout => \u_qsys|nios2_qsys|A_dc_wb_tag[2]~feeder_combout\);

-- Location: FF_X12_Y12_N27
\u_qsys|nios2_qsys|A_dc_wb_tag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_wb_tag[2]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_wb_tag\(2));

-- Location: FF_X13_Y12_N7
\u_qsys|nios2_qsys|d_address_tag_field[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_address_tag_field[2]~3_combout\,
	asdata => \u_qsys|nios2_qsys|A_dc_wb_tag\(2),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_address_tag_field\(2));

-- Location: LCCOMB_X28_Y15_N18
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data[49]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) = (\u_qsys|nios2_qsys|ic_fill_tag\(1) & ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & 
-- \u_qsys|nios2_qsys|d_address_tag_field\(2))))) # (!\u_qsys|nios2_qsys|ic_fill_tag\(1) & (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (\u_qsys|nios2_qsys|d_address_tag_field\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|ic_fill_tag\(1),
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \u_qsys|nios2_qsys|d_address_tag_field\(2),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49));

-- Location: FF_X28_Y15_N19
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49),
	ena => \u_qsys|rst_controller|ALT_INV_r_early_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1));

-- Location: LCCOMB_X24_Y14_N22
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~38_combout\ = (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a52\))) # 
-- (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a20\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a20\,
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a52\,
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~38_combout\);

-- Location: LCCOMB_X24_Y14_N8
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~39_combout\ = (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~38_combout\) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a84\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~38_combout\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a84\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~39_combout\);

-- Location: LCCOMB_X21_Y18_N12
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable\(31),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(8),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~19_combout\);

-- Location: FF_X21_Y18_N13
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(20));

-- Location: FF_X24_Y14_N19
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(20),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X24_Y14_N18
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[20]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[20]~93_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(20)) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~39_combout\ & \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~39_combout\ & ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~39_combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(20),
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[20]~93_combout\);

-- Location: LCCOMB_X24_Y14_N14
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[20]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(20) = (\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[20]~93_combout\) # ((\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result20w~1_combout\ & \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result20w~1_combout\,
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[20]~93_combout\,
	datad => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(20));

-- Location: FF_X24_Y14_N15
\u_qsys|nios2_qsys|i_readdata_d1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(20),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|i_readdata_d1\(20));

-- Location: LCCOMB_X14_Y2_N24
\u_qsys|nios2_qsys|F_iw[19]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|F_iw[3]~7_combout\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(19),
	combout => \u_qsys|nios2_qsys|F_iw[19]~35_combout\);

-- Location: FF_X14_Y2_N25
\u_qsys|nios2_qsys|D_iw[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_iw[19]~35_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_iw\(19));

-- Location: LCCOMB_X17_Y3_N24
\u_qsys|nios2_qsys|D_dst_regnum[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ctrl_b_is_dst~q\,
	datab => \u_qsys|nios2_qsys|D_iw\(24),
	datac => \u_qsys|nios2_qsys|D_iw\(19),
	datad => \u_qsys|nios2_qsys|D_dst_regnum[4]~2_combout\,
	combout => \u_qsys|nios2_qsys|D_dst_regnum[2]~5_combout\);

-- Location: FF_X17_Y3_N25
\u_qsys|nios2_qsys|E_dst_regnum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_dst_regnum[2]~5_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_dst_regnum\(2));

-- Location: FF_X16_Y3_N31
\u_qsys|nios2_qsys|M_dst_regnum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_dst_regnum\(2),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_dst_regnum\(2));

-- Location: LCCOMB_X16_Y3_N4
\u_qsys|nios2_qsys|M_regnum_b_cmp_F~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_dst_regnum\(2),
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(25),
	datac => \u_qsys|nios2_qsys|M_dst_regnum\(3),
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(24),
	combout => \u_qsys|nios2_qsys|M_regnum_b_cmp_F~1_combout\);

-- Location: LCCOMB_X16_Y6_N10
\u_qsys|nios2_qsys|M_regnum_b_cmp_F~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_dst_regnum\(4),
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(26),
	datac => \u_qsys|nios2_qsys|M_wr_dst_reg_from_E~q\,
	combout => \u_qsys|nios2_qsys|M_regnum_b_cmp_F~2_combout\);

-- Location: LCCOMB_X16_Y6_N4
\u_qsys|nios2_qsys|M_regnum_b_cmp_F~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(23),
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(22),
	datac => \u_qsys|nios2_qsys|M_dst_regnum\(1),
	datad => \u_qsys|nios2_qsys|M_dst_regnum\(0),
	combout => \u_qsys|nios2_qsys|M_regnum_b_cmp_F~0_combout\);

-- Location: LCCOMB_X14_Y6_N28
\u_qsys|nios2_qsys|M_regnum_b_cmp_F~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_regnum_b_cmp_F~1_combout\,
	datab => \u_qsys|nios2_qsys|M_regnum_b_cmp_F~2_combout\,
	datad => \u_qsys|nios2_qsys|M_regnum_b_cmp_F~0_combout\,
	combout => \u_qsys|nios2_qsys|M_regnum_b_cmp_F~3_combout\);

-- Location: LCCOMB_X16_Y6_N26
\u_qsys|nios2_qsys|E_regnum_b_cmp_F~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(23),
	datab => \u_qsys|nios2_qsys|E_dst_regnum\(1),
	datac => \u_qsys|nios2_qsys|E_dst_regnum\(0),
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(22),
	combout => \u_qsys|nios2_qsys|E_regnum_b_cmp_F~0_combout\);

-- Location: LCCOMB_X16_Y3_N20
\u_qsys|nios2_qsys|E_regnum_b_cmp_F~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_dst_regnum\(2),
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(24),
	datac => \u_qsys|nios2_qsys|E_dst_regnum\(3),
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(25),
	combout => \u_qsys|nios2_qsys|E_regnum_b_cmp_F~1_combout\);

-- Location: LCCOMB_X16_Y6_N16
\u_qsys|nios2_qsys|Equal295~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(26),
	datac => \u_qsys|nios2_qsys|E_dst_regnum\(4),
	combout => \u_qsys|nios2_qsys|Equal295~0_combout\);

-- Location: LCCOMB_X16_Y6_N28
\u_qsys|nios2_qsys|E_regnum_b_cmp_F\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_regnum_b_cmp_F~0_combout\,
	datab => \u_qsys|nios2_qsys|E_regnum_b_cmp_F~1_combout\,
	datac => \u_qsys|nios2_qsys|E_wr_dst_reg~0_combout\,
	datad => \u_qsys|nios2_qsys|Equal295~0_combout\,
	combout => \u_qsys|nios2_qsys|E_regnum_b_cmp_F~combout\);

-- Location: LCCOMB_X14_Y6_N18
\u_qsys|nios2_qsys|M_regnum_b_cmp_D~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_regnum_b_cmp_F~combout\,
	combout => \u_qsys|nios2_qsys|M_regnum_b_cmp_D~feeder_combout\);

-- Location: FF_X14_Y6_N19
\u_qsys|nios2_qsys|M_regnum_b_cmp_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_regnum_b_cmp_D~feeder_combout\,
	asdata => \u_qsys|nios2_qsys|E_regnum_b_cmp_D~q\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|F_stall~combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_regnum_b_cmp_D~q\);

-- Location: FF_X14_Y6_N29
\u_qsys|nios2_qsys|A_regnum_b_cmp_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_regnum_b_cmp_F~3_combout\,
	asdata => \u_qsys|nios2_qsys|M_regnum_b_cmp_D~q\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|F_stall~combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_regnum_b_cmp_D~q\);

-- Location: LCCOMB_X14_Y6_N20
\u_qsys|nios2_qsys|D_src2_reg[24]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_regnum_b_cmp_D~q\,
	datac => \u_qsys|nios2_qsys|D_ctrl_b_is_dst~q\,
	datad => \u_qsys|nios2_qsys|M_regnum_b_cmp_D~q\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\);

-- Location: LCCOMB_X17_Y10_N14
\u_qsys|nios2_qsys|D_src2_reg[8]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datab => \u_qsys|nios2_qsys|M_alu_result\(8),
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[8]~26_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[8]~12_combout\);

-- Location: LCCOMB_X17_Y10_N0
\u_qsys|nios2_qsys|D_src2_reg[8]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	datac => \u_qsys|nios2_qsys|D_src2_reg[8]~12_combout\,
	datad => \u_qsys|nios2_qsys|W_wr_data\(8),
	combout => \u_qsys|nios2_qsys|D_src2_reg[8]~13_combout\);

-- Location: LCCOMB_X17_Y10_N10
\u_qsys|nios2_qsys|D_src2_reg[8]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[2]~119_combout\,
	datab => \u_qsys|nios2_qsys|E_alu_result\(8),
	datac => \u_qsys|nios2_qsys|D_src2_reg[2]~118_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[8]~13_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[8]~14_combout\);

-- Location: LCCOMB_X17_Y10_N12
\u_qsys|nios2_qsys|D_src2[8]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ctrl_src2_choose_imm~q\,
	datab => \u_qsys|nios2_qsys|D_iw\(14),
	datac => \u_qsys|nios2_qsys|D_ctrl_hi_imm16~q\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[8]~14_combout\,
	combout => \u_qsys|nios2_qsys|D_src2[8]~4_combout\);

-- Location: FF_X17_Y10_N13
\u_qsys|nios2_qsys|E_src2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2[8]~4_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2\(8));

-- Location: LCCOMB_X17_Y8_N26
\u_qsys|nios2_qsys|E_logic_result[8]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_logic_op\(0),
	datab => \u_qsys|nios2_qsys|E_logic_op\(1),
	datac => \u_qsys|nios2_qsys|E_src2\(8),
	datad => \u_qsys|nios2_qsys|E_src1\(8),
	combout => \u_qsys|nios2_qsys|E_logic_result[8]~22_combout\);

-- Location: LCCOMB_X17_Y8_N12
\u_qsys|nios2_qsys|E_alu_result[8]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_ctrl_retaddr~q\,
	datab => \u_qsys|nios2_qsys|E_ctrl_logic~q\,
	datac => \u_qsys|nios2_qsys|E_logic_result[8]~22_combout\,
	datad => \u_qsys|nios2_qsys|E_extra_pc\(6),
	combout => \u_qsys|nios2_qsys|E_alu_result[8]~9_combout\);

-- Location: LCCOMB_X16_Y12_N18
\u_qsys|nios2_qsys|E_alu_result[8]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_alu_result~0_combout\,
	datac => \u_qsys|nios2_qsys|E_alu_result[8]~9_combout\,
	datad => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[9]~18_combout\,
	combout => \u_qsys|nios2_qsys|E_alu_result\(8));

-- Location: FF_X16_Y12_N19
\u_qsys|nios2_qsys|M_alu_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_alu_result\(8),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_alu_result\(8));

-- Location: LCCOMB_X16_Y12_N28
\u_qsys|nios2_qsys|dc_tag_wr_port_addr[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|dc_tag_wr_port_en~2_combout\,
	datab => \u_qsys|nios2_qsys|M_alu_result\(8),
	datac => \u_qsys|nios2_qsys|A_mem_baddr\(8),
	combout => \u_qsys|nios2_qsys|dc_tag_wr_port_addr[3]~3_combout\);

-- Location: LCCOMB_X11_Y11_N30
\u_qsys|nios2_qsys|M_dc_valid_st_cache_hit~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_dc_hit~3_combout\,
	datab => \u_qsys|nios2_qsys|M_ctrl_st_non_bypass~q\,
	datac => \u_qsys|nios2_qsys|M_valid_from_E~q\,
	datad => \u_qsys|nios2_qsys|M_sel_data_master~q\,
	combout => \u_qsys|nios2_qsys|M_dc_valid_st_cache_hit~3_combout\);

-- Location: FF_X11_Y11_N31
\u_qsys|nios2_qsys|A_dc_valid_st_cache_hit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_dc_valid_st_cache_hit~3_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_valid_st_cache_hit~q\);

-- Location: LCCOMB_X14_Y12_N30
\u_qsys|nios2_qsys|Equal262~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_alu_result\(6),
	datab => \u_qsys|nios2_qsys|A_mem_baddr\(6),
	datac => \u_qsys|nios2_qsys|M_alu_result\(5),
	datad => \u_qsys|nios2_qsys|A_mem_baddr\(5),
	combout => \u_qsys|nios2_qsys|Equal262~0_combout\);

-- Location: LCCOMB_X14_Y13_N24
\u_qsys|nios2_qsys|Equal262~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_baddr\(7),
	datab => \u_qsys|nios2_qsys|M_alu_result\(7),
	datac => \u_qsys|nios2_qsys|M_alu_result\(8),
	datad => \u_qsys|nios2_qsys|A_mem_baddr\(8),
	combout => \u_qsys|nios2_qsys|Equal262~1_combout\);

-- Location: LCCOMB_X16_Y12_N8
\u_qsys|nios2_qsys|Equal262~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_baddr\(9),
	datab => \u_qsys|nios2_qsys|A_mem_baddr\(10),
	datac => \u_qsys|nios2_qsys|M_alu_result\(10),
	datad => \u_qsys|nios2_qsys|M_alu_result\(9),
	combout => \u_qsys|nios2_qsys|Equal262~2_combout\);

-- Location: LCCOMB_X14_Y11_N24
\u_qsys|nios2_qsys|Equal262~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|Equal262~0_combout\,
	datac => \u_qsys|nios2_qsys|Equal262~1_combout\,
	datad => \u_qsys|nios2_qsys|Equal262~2_combout\,
	combout => \u_qsys|nios2_qsys|Equal262~3_combout\);

-- Location: LCCOMB_X14_Y11_N10
\u_qsys|nios2_qsys|M_dc_dirty\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_tag|the_altsyncram|auto_generated|q_b\(7),
	datac => \u_qsys|nios2_qsys|A_dc_valid_st_cache_hit~q\,
	datad => \u_qsys|nios2_qsys|Equal262~3_combout\,
	combout => \u_qsys|nios2_qsys|M_dc_dirty~combout\);

-- Location: FF_X14_Y11_N11
\u_qsys|nios2_qsys|A_dc_dirty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_dc_dirty~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_dirty~q\);

-- Location: LCCOMB_X13_Y13_N6
\u_qsys|nios2_qsys|A_dc_xfer_rd_addr_has_started_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_starting~0_combout\,
	datab => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_starting~1_combout\,
	datac => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_has_started~q\,
	datad => \u_qsys|nios2_qsys|A_dc_want_fill~q\,
	combout => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_has_started_nxt~0_combout\);

-- Location: FF_X13_Y13_N7
\u_qsys|nios2_qsys|A_dc_xfer_rd_addr_has_started\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_has_started_nxt~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_has_started~q\);

-- Location: LCCOMB_X13_Y13_N22
\u_qsys|nios2_qsys|A_dc_xfer_rd_addr_starting~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_dirty~q\,
	datac => \u_qsys|nios2_qsys|A_dc_wb_active~q\,
	datad => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_has_started~q\,
	combout => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_starting~0_combout\);

-- Location: LCCOMB_X13_Y13_N16
\u_qsys|nios2_qsys|A_dc_xfer_rd_addr_starting~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_starting~0_combout\,
	datab => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_starting~1_combout\,
	datac => \u_qsys|nios2_qsys|A_dc_want_fill~q\,
	combout => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_starting~2_combout\);

-- Location: FF_X13_Y13_N17
\u_qsys|nios2_qsys|A_dc_xfer_rd_data_starting\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_starting~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_starting~q\);

-- Location: FF_X14_Y12_N13
\u_qsys|nios2_qsys|A_dc_wb_line[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_wb_line[2]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_wb_line\(2));

-- Location: FF_X17_Y13_N21
\u_qsys|nios2_qsys|d_address_line_field[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_address_line_field[2]~3_combout\,
	asdata => \u_qsys|nios2_qsys|A_dc_wb_line\(2),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_address_line_field\(2));

-- Location: LCCOMB_X17_Y13_N18
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data[43]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(43) = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1) & ((\u_qsys|nios2_qsys|d_address_line_field\(2)) # ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0) & 
-- \u_qsys|nios2_qsys|ic_fill_line\(2))))) # (!\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1) & (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0) & (\u_qsys|nios2_qsys|ic_fill_line\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0),
	datac => \u_qsys|nios2_qsys|ic_fill_line\(2),
	datad => \u_qsys|nios2_qsys|d_address_line_field\(2),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(43));

-- Location: LCCOMB_X26_Y9_N18
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result10w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result10w~0_combout\ = ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a106\))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a74\))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a74\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a106\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result10w~0_combout\);

-- Location: LCCOMB_X26_Y9_N16
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1922w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1922w[0]~0_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a42\)) # 
-- (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a42\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a10\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1922w[0]~0_combout\);

-- Location: LCCOMB_X26_Y9_N4
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result10w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result10w~1_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a138\)))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result10w~0_combout\ & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1922w[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result10w~0_combout\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a138\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1922w[0]~0_combout\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result10w~1_combout\);

-- Location: LCCOMB_X25_Y18_N24
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[10]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[10]~86_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(10)) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~1_combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(10),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~1_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[10]~86_combout\);

-- Location: LCCOMB_X24_Y15_N30
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(10) = (\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[10]~86_combout\) # ((\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result10w~1_combout\ & \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result10w~1_combout\,
	datac => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0),
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[10]~86_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(10));

-- Location: FF_X24_Y15_N31
\u_qsys|nios2_qsys|i_readdata_d1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(10),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|i_readdata_d1\(10));

-- Location: LCCOMB_X18_Y3_N8
\u_qsys|nios2_qsys|F_iw[6]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(6),
	datac => \u_qsys|nios2_qsys|F_iw[3]~7_combout\,
	combout => \u_qsys|nios2_qsys|F_iw[6]~33_combout\);

-- Location: FF_X18_Y3_N9
\u_qsys|nios2_qsys|D_iw[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_iw[6]~33_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_iw\(6));

-- Location: LCCOMB_X22_Y6_N6
\u_qsys|nios2_qsys|D_src2_reg[0]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[2]~119_combout\,
	datab => \u_qsys|nios2_qsys|E_br_result~1_combout\,
	datac => \u_qsys|nios2_qsys|E_alu_result[0]~16_combout\,
	datad => \u_qsys|nios2_qsys|E_ctrl_cmp~q\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[0]~38_combout\);

-- Location: FF_X22_Y6_N5
\u_qsys|nios2_qsys|W_wr_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_wr_data_unfiltered[0]~124_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|W_wr_data\(0));

-- Location: LCCOMB_X22_Y6_N20
\u_qsys|nios2_qsys|D_src2_reg[0]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[0]~124_combout\,
	datad => \u_qsys|nios2_qsys|M_alu_result\(0),
	combout => \u_qsys|nios2_qsys|D_src2_reg[0]~36_combout\);

-- Location: LCCOMB_X22_Y6_N0
\u_qsys|nios2_qsys|D_src2_reg[0]~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datac => \u_qsys|nios2_qsys|W_wr_data\(0),
	datad => \u_qsys|nios2_qsys|D_src2_reg[0]~36_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[0]~37_combout\);

-- Location: LCCOMB_X22_Y6_N30
\u_qsys|nios2_qsys|D_src2[0]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[0]~38_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[2]~118_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[0]~37_combout\,
	combout => \u_qsys|nios2_qsys|D_src2[0]~12_combout\);

-- Location: LCCOMB_X19_Y6_N28
\u_qsys|nios2_qsys|D_src2[0]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ctrl_hi_imm16~q\,
	datab => \u_qsys|nios2_qsys|D_ctrl_src2_choose_imm~q\,
	datac => \u_qsys|nios2_qsys|D_iw\(6),
	datad => \u_qsys|nios2_qsys|D_src2[0]~12_combout\,
	combout => \u_qsys|nios2_qsys|D_src2[0]~13_combout\);

-- Location: FF_X19_Y6_N29
\u_qsys|nios2_qsys|E_src2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2[0]~13_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2\(0));

-- Location: LCCOMB_X19_Y7_N16
\u_qsys|nios2_qsys|E_logic_result[0]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_logic_op\(1),
	datab => \u_qsys|nios2_qsys|E_logic_op\(0),
	datac => \u_qsys|nios2_qsys|E_src2\(0),
	datad => \u_qsys|nios2_qsys|E_src1\(0),
	combout => \u_qsys|nios2_qsys|E_logic_result[0]~15_combout\);

-- Location: LCCOMB_X19_Y7_N30
\u_qsys|nios2_qsys|E_alu_result[0]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_ctrl_logic~q\,
	datab => \u_qsys|nios2_qsys|E_logic_result[0]~15_combout\,
	datac => \u_qsys|nios2_qsys|E_alu_result~0_combout\,
	datad => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[1]~2_combout\,
	combout => \u_qsys|nios2_qsys|E_alu_result[0]~16_combout\);

-- Location: LCCOMB_X22_Y6_N2
\u_qsys|nios2_qsys|D_src1_reg[0]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	datab => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[0]~124_combout\,
	datad => \u_qsys|nios2_qsys|M_alu_result\(0),
	combout => \u_qsys|nios2_qsys|D_src1_reg[0]~32_combout\);

-- Location: LCCOMB_X22_Y6_N28
\u_qsys|nios2_qsys|D_src1_reg[0]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(0),
	datac => \u_qsys|nios2_qsys|W_wr_data\(0),
	datad => \u_qsys|nios2_qsys|D_src1_reg[0]~32_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[0]~33_combout\);

-- Location: LCCOMB_X22_Y6_N10
\u_qsys|nios2_qsys|D_src1_reg[0]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src1_reg[2]~2_combout\,
	datab => \u_qsys|nios2_qsys|E_alu_result[0]~16_combout\,
	datac => \u_qsys|nios2_qsys|D_src1_reg[2]~3_combout\,
	datad => \u_qsys|nios2_qsys|D_src1_reg[0]~33_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[0]~34_combout\);

-- Location: LCCOMB_X22_Y6_N24
\u_qsys|nios2_qsys|D_src1_reg[0]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src1_reg[0]~34_combout\,
	datab => \u_qsys|nios2_qsys|D_src1_reg[2]~3_combout\,
	datac => \u_qsys|nios2_qsys|E_br_result~1_combout\,
	datad => \u_qsys|nios2_qsys|E_ctrl_cmp~q\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[0]~35_combout\);

-- Location: FF_X22_Y6_N25
\u_qsys|nios2_qsys|E_src1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src1_reg[0]~35_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src1\(0));

-- Location: LCCOMB_X22_Y6_N16
\u_qsys|nios2_qsys|M_src1[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_src1\(0),
	combout => \u_qsys|nios2_qsys|M_src1[0]~feeder_combout\);

-- Location: FF_X22_Y6_N17
\u_qsys|nios2_qsys|M_src1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_src1[0]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_src1\(0));

-- Location: LCCOMB_X21_Y14_N30
\u_qsys|nios2_qsys|A_mul_src1_nxt[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datac => \u_qsys|nios2_qsys|M_src1\(0),
	combout => \u_qsys|nios2_qsys|A_mul_src1_nxt[0]~0_combout\);

-- Location: FF_X21_Y15_N29
\u_qsys|nios2_qsys|A_mul_partial_prod[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(6),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_partial_prod\(6));

-- Location: FF_X21_Y12_N13
\u_qsys|nios2_qsys|A_mul_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_result[6]~44_combout\,
	asdata => \u_qsys|nios2_qsys|A_mul_partial_prod\(6),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_result\(6));

-- Location: LCCOMB_X26_Y6_N22
\u_qsys|nios2_qsys|M_rot_lut0[6]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot_sel_fill0~q\,
	datac => \u_qsys|nios2_qsys|M_rot_mask\(6),
	combout => \u_qsys|nios2_qsys|M_rot_lut0[6]~1_combout\);

-- Location: LCCOMB_X25_Y5_N26
\u_qsys|nios2_qsys|M_rot[6]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_rn\(4),
	datab => \u_qsys|nios2_qsys|M_rot[22]~13_combout\,
	datad => \u_qsys|nios2_qsys|M_rot[22]~12_combout\,
	combout => \u_qsys|nios2_qsys|M_rot[6]~14_combout\);

-- Location: LCCOMB_X26_Y6_N26
\u_qsys|nios2_qsys|A_shift_rot_result[6]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_lut0[6]~1_combout\,
	datac => \u_qsys|nios2_qsys|M_rot[6]~14_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_fill_bit~q\,
	combout => \u_qsys|nios2_qsys|A_shift_rot_result[6]~6_combout\);

-- Location: FF_X26_Y6_N27
\u_qsys|nios2_qsys|A_shift_rot_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_shift_rot_result[6]~6_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot[6]~14_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|M_rot_pass0~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_shift_rot_result\(6));

-- Location: LCCOMB_X22_Y9_N14
\u_qsys|nios2_qsys|A_wr_data_unfiltered[6]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_result\(6),
	datab => \u_qsys|nios2_qsys|A_ctrl_shift_rot~q\,
	datac => \u_qsys|nios2_qsys|A_shift_rot_result\(6),
	datad => \u_qsys|nios2_qsys|A_ctrl_mul_lsw~q\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[6]~32_combout\);

-- Location: LCCOMB_X22_Y11_N10
\u_qsys|nios2_qsys|M_inst_result[6]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(6),
	datab => \u_qsys|nios2_qsys|M_ctrl_mem~q\,
	datac => \u_qsys|nios2_qsys|M_alu_result\(6),
	combout => \u_qsys|nios2_qsys|M_inst_result[6]~13_combout\);

-- Location: FF_X22_Y11_N11
\u_qsys|nios2_qsys|A_inst_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_inst_result[6]~13_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|M_ctrl_rdctl_inst~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_inst_result\(6));

-- Location: LCCOMB_X22_Y11_N20
\u_qsys|nios2_qsys|A_wr_data_unfiltered[6]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_inst_result\(6),
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~29_combout\,
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~28_combout\,
	datad => \u_qsys|nios2_qsys|A_inst_result\(22),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[6]~33_combout\);

-- Location: LCCOMB_X25_Y11_N26
\u_qsys|nios2_qsys|A_slow_inst_result[6]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_readdata_d1\(22),
	datab => \u_qsys|nios2_qsys|A_ld_align_sh16~q\,
	datad => \u_qsys|nios2_qsys|d_readdata_d1\(6),
	combout => \u_qsys|nios2_qsys|A_slow_inst_result[6]~6_combout\);

-- Location: FF_X25_Y11_N27
\u_qsys|nios2_qsys|A_slow_inst_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_slow_inst_result[6]~6_combout\,
	asdata => \u_qsys|nios2_qsys|A_slow_inst_result[14]~14_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_ld_align_sh8~q\,
	ena => \u_qsys|nios2_qsys|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_slow_inst_result\(6));

-- Location: LCCOMB_X22_Y11_N14
\u_qsys|nios2_qsys|A_wr_data_unfiltered[6]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_data_ram_ld16_data[14]~4_combout\,
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[6]~33_combout\,
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~29_combout\,
	datad => \u_qsys|nios2_qsys|A_slow_inst_result\(6),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[6]~34_combout\);

-- Location: LCCOMB_X22_Y9_N10
\u_qsys|nios2_qsys|A_wr_data_unfiltered[6]~118\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_ctrl_mul_lsw~q\,
	datab => \u_qsys|nios2_qsys|A_ctrl_shift_rot~q\,
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[6]~32_combout\,
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[6]~34_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[6]~118_combout\);

-- Location: FF_X22_Y9_N11
\u_qsys|nios2_qsys|W_wr_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_wr_data_unfiltered[6]~118_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|W_wr_data\(6));

-- Location: LCCOMB_X22_Y9_N16
\u_qsys|nios2_qsys|D_src1_reg[6]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[6]~118_combout\,
	datab => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	datac => \u_qsys|nios2_qsys|M_alu_result\(6),
	datad => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[6]~14_combout\);

-- Location: LCCOMB_X22_Y9_N26
\u_qsys|nios2_qsys|D_src1_reg[6]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|W_wr_data\(6),
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(6),
	datac => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	datad => \u_qsys|nios2_qsys|D_src1_reg[6]~14_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[6]~15_combout\);

-- Location: LCCOMB_X22_Y9_N18
\u_qsys|nios2_qsys|D_src1_reg[6]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src1_reg[2]~2_combout\,
	datab => \u_qsys|nios2_qsys|D_src1_reg[2]~3_combout\,
	datac => \u_qsys|nios2_qsys|D_src1_reg[6]~15_combout\,
	datad => \u_qsys|nios2_qsys|E_alu_result\(6),
	combout => \u_qsys|nios2_qsys|D_src1_reg[6]~16_combout\);

-- Location: FF_X22_Y9_N19
\u_qsys|nios2_qsys|E_src1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src1_reg[6]~16_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src1\(6));

-- Location: LCCOMB_X17_Y8_N16
\u_qsys|nios2_qsys|E_logic_result[6]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_logic_op\(0),
	datab => \u_qsys|nios2_qsys|E_logic_op\(1),
	datac => \u_qsys|nios2_qsys|E_src1\(6),
	datad => \u_qsys|nios2_qsys|E_src2\(6),
	combout => \u_qsys|nios2_qsys|E_logic_result[6]~20_combout\);

-- Location: LCCOMB_X17_Y8_N0
\u_qsys|nios2_qsys|E_alu_result[6]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_ctrl_retaddr~q\,
	datab => \u_qsys|nios2_qsys|E_extra_pc\(4),
	datac => \u_qsys|nios2_qsys|E_ctrl_logic~q\,
	datad => \u_qsys|nios2_qsys|E_logic_result[6]~20_combout\,
	combout => \u_qsys|nios2_qsys|E_alu_result[6]~11_combout\);

-- Location: LCCOMB_X22_Y9_N20
\u_qsys|nios2_qsys|E_alu_result[6]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_alu_result~0_combout\,
	datac => \u_qsys|nios2_qsys|E_alu_result[6]~11_combout\,
	datad => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[7]~14_combout\,
	combout => \u_qsys|nios2_qsys|E_alu_result\(6));

-- Location: FF_X22_Y9_N21
\u_qsys|nios2_qsys|M_alu_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_alu_result\(6),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_alu_result\(6));

-- Location: FF_X14_Y12_N9
\u_qsys|nios2_qsys|A_mem_baddr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_alu_result\(6),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mem_baddr\(6));

-- Location: LCCOMB_X13_Y12_N8
\u_qsys|nios2_qsys|d_address_line_field[1]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_address_tag_field_nxt~0_combout\,
	datab => \u_qsys|nios2_qsys|A_mem_baddr\(6),
	datad => \u_qsys|nios2_qsys|M_alu_result\(6),
	combout => \u_qsys|nios2_qsys|d_address_line_field[1]~4_combout\);

-- Location: LCCOMB_X13_Y12_N30
\u_qsys|nios2_qsys|A_dc_wb_line[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|A_mem_baddr\(6),
	combout => \u_qsys|nios2_qsys|A_dc_wb_line[1]~feeder_combout\);

-- Location: FF_X13_Y12_N31
\u_qsys|nios2_qsys|A_dc_wb_line[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_wb_line[1]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_wb_line\(1));

-- Location: FF_X13_Y12_N9
\u_qsys|nios2_qsys|d_address_line_field[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_address_line_field[1]~4_combout\,
	asdata => \u_qsys|nios2_qsys|A_dc_wb_line\(1),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_address_line_field\(1));

-- Location: LCCOMB_X17_Y13_N28
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data[42]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(42) = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1) & ((\u_qsys|nios2_qsys|d_address_line_field\(1)) # ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0) & 
-- \u_qsys|nios2_qsys|ic_fill_line\(1))))) # (!\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1) & (((\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0) & \u_qsys|nios2_qsys|ic_fill_line\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	datab => \u_qsys|nios2_qsys|d_address_line_field\(1),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0),
	datad => \u_qsys|nios2_qsys|ic_fill_line\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(42));

-- Location: LCCOMB_X23_Y14_N10
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2402w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2402w[0]~0_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a52\))) # 
-- (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a20\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a20\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a52\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2402w[0]~0_combout\);

-- Location: LCCOMB_X23_Y14_N28
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result20w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result20w~0_combout\ = ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a116\)) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a84\)))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a116\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a84\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result20w~0_combout\);

-- Location: LCCOMB_X23_Y14_N30
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result20w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result20w~1_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a148\)))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2402w[0]~0_combout\ & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result20w~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2402w[0]~0_combout\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a148\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result20w~0_combout\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result20w~1_combout\);

-- Location: FF_X13_Y16_N27
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	asdata => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X24_Y16_N22
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~35_combout\ = (\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20)) # 
-- ((\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0) & \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30))))) # 
-- (!\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0) & 
-- (\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0),
	datac => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30),
	datad => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~35_combout\);

-- Location: LCCOMB_X24_Y14_N28
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~36_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~39_combout\) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(20))))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~39_combout\,
	datad => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(20),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~36_combout\);

-- Location: LCCOMB_X24_Y14_N10
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~37_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~35_combout\) # ((\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~36_combout\) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\ & \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result20w~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result20w~1_combout\,
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~35_combout\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~36_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~37_combout\);

-- Location: FF_X24_Y14_N11
\u_qsys|nios2_qsys|d_readdata_d1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~37_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_readdata_d1\(20));

-- Location: LCCOMB_X25_Y11_N22
\u_qsys|nios2_qsys|A_slow_inst_result[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_readdata_d1\(20),
	datab => \u_qsys|nios2_qsys|d_readdata_d1\(4),
	datad => \u_qsys|nios2_qsys|A_ld_align_sh16~q\,
	combout => \u_qsys|nios2_qsys|A_slow_inst_result[4]~4_combout\);

-- Location: FF_X25_Y11_N23
\u_qsys|nios2_qsys|A_slow_inst_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_slow_inst_result[4]~4_combout\,
	asdata => \u_qsys|nios2_qsys|A_slow_inst_result[12]~12_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_ld_align_sh8~q\,
	ena => \u_qsys|nios2_qsys|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_slow_inst_result\(4));

-- Location: LCCOMB_X24_Y12_N24
\u_qsys|nios2_qsys|M_inst_result[4]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_alu_result\(4),
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(4),
	datad => \u_qsys|nios2_qsys|M_ctrl_mem~q\,
	combout => \u_qsys|nios2_qsys|M_inst_result[4]~21_combout\);

-- Location: FF_X24_Y12_N25
\u_qsys|nios2_qsys|A_inst_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_inst_result[4]~21_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|M_ctrl_rdctl_inst~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_inst_result\(4));

-- Location: LCCOMB_X24_Y12_N0
\u_qsys|nios2_qsys|A_wr_data_unfiltered[4]~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_inst_result\(20),
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~29_combout\,
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~28_combout\,
	datad => \u_qsys|nios2_qsys|A_inst_result\(4),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[4]~39_combout\);

-- Location: LCCOMB_X24_Y10_N28
\u_qsys|nios2_qsys|A_wr_data_unfiltered[4]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_slow_inst_result\(4),
	datab => \u_qsys|nios2_qsys|A_data_ram_ld16_data[12]~6_combout\,
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~29_combout\,
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[4]~39_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[4]~40_combout\);

-- Location: LCCOMB_X23_Y5_N10
\u_qsys|nios2_qsys|M_rot[4]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_rn\(4),
	datab => \u_qsys|nios2_qsys|M_rot[20]~19_combout\,
	datad => \u_qsys|nios2_qsys|M_rot[20]~18_combout\,
	combout => \u_qsys|nios2_qsys|M_rot[4]~20_combout\);

-- Location: LCCOMB_X26_Y8_N2
\u_qsys|nios2_qsys|M_rot_lut0[4]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot_sel_fill0~q\,
	datad => \u_qsys|nios2_qsys|M_rot_mask\(4),
	combout => \u_qsys|nios2_qsys|M_rot_lut0[4]~3_combout\);

-- Location: LCCOMB_X18_Y8_N0
\u_qsys|nios2_qsys|A_shift_rot_result[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot_fill_bit~q\,
	datac => \u_qsys|nios2_qsys|M_rot[4]~20_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_lut0[4]~3_combout\,
	combout => \u_qsys|nios2_qsys|A_shift_rot_result[4]~4_combout\);

-- Location: FF_X18_Y8_N1
\u_qsys|nios2_qsys|A_shift_rot_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_shift_rot_result[4]~4_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot[4]~20_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|M_rot_pass0~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_shift_rot_result\(4));

-- Location: LCCOMB_X18_Y8_N2
\u_qsys|nios2_qsys|A_wr_data_unfiltered[4]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_result\(4),
	datab => \u_qsys|nios2_qsys|A_ctrl_shift_rot~q\,
	datac => \u_qsys|nios2_qsys|A_ctrl_mul_lsw~q\,
	datad => \u_qsys|nios2_qsys|A_shift_rot_result\(4),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[4]~38_combout\);

-- Location: LCCOMB_X18_Y8_N22
\u_qsys|nios2_qsys|A_wr_data_unfiltered[4]~120\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[4]~40_combout\,
	datab => \u_qsys|nios2_qsys|A_ctrl_shift_rot~q\,
	datac => \u_qsys|nios2_qsys|A_ctrl_mul_lsw~q\,
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[4]~38_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[4]~120_combout\);

-- Location: LCCOMB_X18_Y8_N12
\u_qsys|nios2_qsys|D_src1_reg[4]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	datab => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[4]~120_combout\,
	datad => \u_qsys|nios2_qsys|M_alu_result\(4),
	combout => \u_qsys|nios2_qsys|D_src1_reg[4]~20_combout\);

-- Location: LCCOMB_X18_Y8_N30
\u_qsys|nios2_qsys|D_src1_reg[4]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src1_reg[4]~20_combout\,
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(4),
	datac => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	datad => \u_qsys|nios2_qsys|W_wr_data\(4),
	combout => \u_qsys|nios2_qsys|D_src1_reg[4]~21_combout\);

-- Location: LCCOMB_X18_Y8_N26
\u_qsys|nios2_qsys|D_src1_reg[4]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src1_reg[4]~21_combout\,
	datab => \u_qsys|nios2_qsys|D_src1_reg[2]~2_combout\,
	datac => \u_qsys|nios2_qsys|E_alu_result\(4),
	datad => \u_qsys|nios2_qsys|D_src1_reg[2]~3_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[4]~22_combout\);

-- Location: FF_X18_Y8_N27
\u_qsys|nios2_qsys|E_src1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src1_reg[4]~22_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src1\(4));

-- Location: LCCOMB_X12_Y4_N6
\u_qsys|nios2_qsys|D_br_taken_waddr_partial[1]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc_plus_one[1]~2_combout\,
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(9),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|D_br_taken_waddr_partial[0]~12\,
	combout => \u_qsys|nios2_qsys|D_br_taken_waddr_partial[1]~13_combout\,
	cout => \u_qsys|nios2_qsys|D_br_taken_waddr_partial[1]~14\);

-- Location: LCCOMB_X12_Y4_N8
\u_qsys|nios2_qsys|D_br_taken_waddr_partial[2]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc_plus_one[2]~4_combout\,
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(10),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|D_br_taken_waddr_partial[1]~14\,
	combout => \u_qsys|nios2_qsys|D_br_taken_waddr_partial[2]~15_combout\,
	cout => \u_qsys|nios2_qsys|D_br_taken_waddr_partial[2]~16\);

-- Location: FF_X12_Y4_N9
\u_qsys|nios2_qsys|D_br_taken_waddr_partial[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_br_taken_waddr_partial[2]~15_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_br_taken_waddr_partial\(2));

-- Location: FF_X11_Y5_N5
\u_qsys|nios2_qsys|D_pc_plus_one[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_pc_plus_one[2]~4_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_pc_plus_one\(2));

-- Location: LCCOMB_X12_Y5_N10
\u_qsys|nios2_qsys|D_extra_pc[2]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_br_taken_waddr_partial\(2),
	datab => \u_qsys|nios2_qsys|D_pc_plus_one\(2),
	datac => \u_qsys|nios2_qsys|E_ctrl_br_cond_nxt~1_combout\,
	datad => \u_qsys|nios2_qsys|D_bht_data\(1),
	combout => \u_qsys|nios2_qsys|D_extra_pc[2]~12_combout\);

-- Location: FF_X12_Y5_N11
\u_qsys|nios2_qsys|E_extra_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_extra_pc[2]~12_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_extra_pc\(2));

-- Location: LCCOMB_X17_Y8_N2
\u_qsys|nios2_qsys|E_logic_result[4]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_logic_op\(0),
	datab => \u_qsys|nios2_qsys|E_src1\(4),
	datac => \u_qsys|nios2_qsys|E_logic_op\(1),
	datad => \u_qsys|nios2_qsys|E_src2\(4),
	combout => \u_qsys|nios2_qsys|E_logic_result[4]~18_combout\);

-- Location: LCCOMB_X17_Y8_N4
\u_qsys|nios2_qsys|E_alu_result[4]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_ctrl_retaddr~q\,
	datab => \u_qsys|nios2_qsys|E_ctrl_logic~q\,
	datac => \u_qsys|nios2_qsys|E_extra_pc\(2),
	datad => \u_qsys|nios2_qsys|E_logic_result[4]~18_combout\,
	combout => \u_qsys|nios2_qsys|E_alu_result[4]~13_combout\);

-- Location: LCCOMB_X18_Y8_N14
\u_qsys|nios2_qsys|E_alu_result[4]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[5]~10_combout\,
	datab => \u_qsys|nios2_qsys|E_alu_result[4]~13_combout\,
	datad => \u_qsys|nios2_qsys|E_alu_result~0_combout\,
	combout => \u_qsys|nios2_qsys|E_alu_result\(4));

-- Location: FF_X18_Y8_N15
\u_qsys|nios2_qsys|M_alu_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_alu_result\(4),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_alu_result\(4));

-- Location: LCCOMB_X13_Y11_N16
\u_qsys|nios2_qsys|d_address_offset_field_nxt[2]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_dcache_management_done_nxt~0_combout\,
	datab => \u_qsys|nios2_qsys|M_alu_result\(4),
	datac => \u_qsys|nios2_qsys|A_ctrl_ld_st_bypass~q\,
	datad => \u_qsys|nios2_qsys|A_mem_baddr\(4),
	combout => \u_qsys|nios2_qsys|d_address_offset_field_nxt[2]~7_combout\);

-- Location: LCCOMB_X24_Y13_N10
\u_qsys|nios2_qsys|Add14~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|d_address_offset_field\(1),
	datac => \u_qsys|nios2_qsys|d_address_offset_field\(0),
	datad => \u_qsys|nios2_qsys|d_address_offset_field\(2),
	combout => \u_qsys|nios2_qsys|Add14~1_combout\);

-- Location: LCCOMB_X24_Y13_N20
\u_qsys|nios2_qsys|d_address_offset_field_nxt[2]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_address_offset_field_nxt[2]~7_combout\,
	datab => \u_qsys|nios2_qsys|d_address_offset_field_nxt[0]~3_combout\,
	datac => \u_qsys|nios2_qsys|av_addr_accepted~combout\,
	datad => \u_qsys|nios2_qsys|Add14~1_combout\,
	combout => \u_qsys|nios2_qsys|d_address_offset_field_nxt[2]~8_combout\);

-- Location: FF_X24_Y13_N21
\u_qsys|nios2_qsys|d_address_offset_field[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_address_offset_field_nxt[2]~8_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|d_address_offset_field[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_address_offset_field\(2));

-- Location: LCCOMB_X28_Y14_N30
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data[40]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(40) = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0) & ((\u_qsys|nios2_qsys|ic_fill_ap_offset\(2)) # ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1) & 
-- \u_qsys|nios2_qsys|d_address_offset_field\(2))))) # (!\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0) & (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1) & ((\u_qsys|nios2_qsys|d_address_offset_field\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0),
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	datac => \u_qsys|nios2_qsys|ic_fill_ap_offset\(2),
	datad => \u_qsys|nios2_qsys|d_address_offset_field\(2),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(40));

-- Location: LCCOMB_X26_Y7_N26
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result9w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result9w~0_combout\ = ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a105\))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a73\))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a73\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a105\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result9w~0_combout\);

-- Location: LCCOMB_X26_Y7_N24
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1874w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1874w[0]~0_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a41\)) # 
-- (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a41\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a9\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1874w[0]~0_combout\);

-- Location: LCCOMB_X26_Y7_N4
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result9w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result9w~1_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a137\)) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result9w~0_combout\ & \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1874w[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a137\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result9w~0_combout\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1874w[0]~0_combout\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result9w~1_combout\);

-- Location: LCCOMB_X26_Y18_N26
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[9]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[9]~87_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~13_combout\) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(9))))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & (\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(9),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~13_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[9]~87_combout\);

-- Location: LCCOMB_X26_Y18_N30
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(9) = (\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[9]~87_combout\) # ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result9w~1_combout\ & 
-- (\u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0) & \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result9w~1_combout\,
	datab => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0),
	datac => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[9]~87_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(9));

-- Location: FF_X26_Y18_N31
\u_qsys|nios2_qsys|i_readdata_d1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(9),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|i_readdata_d1\(9));

-- Location: LCCOMB_X12_Y6_N12
\u_qsys|nios2_qsys|F_iw[9]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(9),
	datac => \u_qsys|nios2_qsys|F_iw[3]~7_combout\,
	combout => \u_qsys|nios2_qsys|F_iw[9]~30_combout\);

-- Location: FF_X12_Y6_N13
\u_qsys|nios2_qsys|D_iw[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_iw[9]~30_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_iw\(9));

-- Location: LCCOMB_X24_Y6_N12
\u_qsys|nios2_qsys|D_src2[3]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(9),
	datab => \u_qsys|nios2_qsys|D_ctrl_hi_imm16~q\,
	datac => \u_qsys|nios2_qsys|D_ctrl_src2_choose_imm~q\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[3]~29_combout\,
	combout => \u_qsys|nios2_qsys|D_src2[3]~9_combout\);

-- Location: FF_X24_Y6_N13
\u_qsys|nios2_qsys|E_src2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2[3]~9_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2\(3));

-- Location: LCCOMB_X16_Y9_N22
\u_qsys|nios2_qsys|E_logic_result[3]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_logic_op\(1),
	datab => \u_qsys|nios2_qsys|E_logic_op\(0),
	datac => \u_qsys|nios2_qsys|E_src1\(3),
	datad => \u_qsys|nios2_qsys|E_src2\(3),
	combout => \u_qsys|nios2_qsys|E_logic_result[3]~7_combout\);

-- Location: FF_X12_Y4_N7
\u_qsys|nios2_qsys|D_br_taken_waddr_partial[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_br_taken_waddr_partial[1]~13_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_br_taken_waddr_partial\(1));

-- Location: FF_X11_Y5_N3
\u_qsys|nios2_qsys|D_pc_plus_one[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_pc_plus_one[1]~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_pc_plus_one\(1));

-- Location: LCCOMB_X11_Y6_N20
\u_qsys|nios2_qsys|D_extra_pc[1]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_bht_data\(1),
	datab => \u_qsys|nios2_qsys|D_br_taken_waddr_partial\(1),
	datac => \u_qsys|nios2_qsys|E_ctrl_br_cond_nxt~1_combout\,
	datad => \u_qsys|nios2_qsys|D_pc_plus_one\(1),
	combout => \u_qsys|nios2_qsys|D_extra_pc[1]~13_combout\);

-- Location: FF_X11_Y6_N21
\u_qsys|nios2_qsys|E_extra_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_extra_pc[1]~13_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_extra_pc\(1));

-- Location: LCCOMB_X16_Y9_N24
\u_qsys|nios2_qsys|E_alu_result[3]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[4]~8_combout\,
	datab => \u_qsys|nios2_qsys|E_alu_result~0_combout\,
	datac => \u_qsys|nios2_qsys|E_ctrl_retaddr~q\,
	datad => \u_qsys|nios2_qsys|E_extra_pc\(1),
	combout => \u_qsys|nios2_qsys|E_alu_result[3]~14_combout\);

-- Location: LCCOMB_X16_Y9_N28
\u_qsys|nios2_qsys|E_alu_result[3]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_logic_result[3]~7_combout\,
	datac => \u_qsys|nios2_qsys|E_ctrl_logic~q\,
	datad => \u_qsys|nios2_qsys|E_alu_result[3]~14_combout\,
	combout => \u_qsys|nios2_qsys|E_alu_result\(3));

-- Location: FF_X16_Y9_N29
\u_qsys|nios2_qsys|M_alu_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_alu_result\(3),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_alu_result\(3));

-- Location: LCCOMB_X13_Y11_N30
\u_qsys|nios2_qsys|d_address_offset_field_nxt[1]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_dcache_management_done_nxt~0_combout\,
	datab => \u_qsys|nios2_qsys|A_ctrl_ld_st_bypass~q\,
	datac => \u_qsys|nios2_qsys|M_alu_result\(3),
	datad => \u_qsys|nios2_qsys|A_mem_baddr\(3),
	combout => \u_qsys|nios2_qsys|d_address_offset_field_nxt[1]~5_combout\);

-- Location: LCCOMB_X24_Y13_N24
\u_qsys|nios2_qsys|Add14~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|d_address_offset_field\(0),
	datad => \u_qsys|nios2_qsys|d_address_offset_field\(1),
	combout => \u_qsys|nios2_qsys|Add14~0_combout\);

-- Location: LCCOMB_X24_Y13_N26
\u_qsys|nios2_qsys|d_address_offset_field_nxt[1]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_address_offset_field_nxt[1]~5_combout\,
	datab => \u_qsys|nios2_qsys|d_address_offset_field_nxt[0]~3_combout\,
	datac => \u_qsys|nios2_qsys|av_addr_accepted~combout\,
	datad => \u_qsys|nios2_qsys|Add14~0_combout\,
	combout => \u_qsys|nios2_qsys|d_address_offset_field_nxt[1]~6_combout\);

-- Location: FF_X24_Y13_N27
\u_qsys|nios2_qsys|d_address_offset_field[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_address_offset_field_nxt[1]~6_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|d_address_offset_field[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_address_offset_field\(1));

-- Location: LCCOMB_X28_Y14_N4
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data[39]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(39) = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0) & ((\u_qsys|nios2_qsys|ic_fill_ap_offset\(1)) # ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1) & 
-- \u_qsys|nios2_qsys|d_address_offset_field\(1))))) # (!\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0) & (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1) & ((\u_qsys|nios2_qsys|d_address_offset_field\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0),
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	datac => \u_qsys|nios2_qsys|ic_fill_ap_offset\(1),
	datad => \u_qsys|nios2_qsys|d_address_offset_field\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(39));

-- Location: LCCOMB_X26_Y10_N6
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result2w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result2w~0_combout\ = ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a98\)) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a66\)))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a98\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a66\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result2w~0_combout\);

-- Location: LCCOMB_X26_Y10_N12
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1538w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1538w[0]~0_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a34\)) # 
-- (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a34\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a2\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1538w[0]~0_combout\);

-- Location: LCCOMB_X26_Y10_N16
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result2w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result2w~1_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a130\)))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result2w~0_combout\ & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1538w[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result2w~0_combout\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a130\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1538w[0]~0_combout\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result2w~1_combout\);

-- Location: LCCOMB_X26_Y14_N20
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[2]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[2]~74_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(2)) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~53_combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(2),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~53_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[2]~74_combout\);

-- Location: LCCOMB_X26_Y10_N30
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(2) = (\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[2]~74_combout\) # ((\u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result2w~1_combout\ & \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0),
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result2w~1_combout\,
	datac => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[2]~74_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(2));

-- Location: FF_X26_Y10_N31
\u_qsys|nios2_qsys|i_readdata_d1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(2),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|i_readdata_d1\(2));

-- Location: LCCOMB_X16_Y3_N2
\u_qsys|nios2_qsys|E_regnum_a_cmp_F~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_dst_regnum\(3),
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(30),
	datac => \u_qsys|nios2_qsys|E_dst_regnum\(2),
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(29),
	combout => \u_qsys|nios2_qsys|E_regnum_a_cmp_F~1_combout\);

-- Location: LCCOMB_X16_Y6_N0
\u_qsys|nios2_qsys|E_regnum_a_cmp_F~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(28),
	datab => \u_qsys|nios2_qsys|E_dst_regnum\(1),
	datac => \u_qsys|nios2_qsys|E_dst_regnum\(0),
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(27),
	combout => \u_qsys|nios2_qsys|E_regnum_a_cmp_F~0_combout\);

-- Location: LCCOMB_X16_Y6_N6
\u_qsys|nios2_qsys|Equal291~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|E_dst_regnum\(4),
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(31),
	combout => \u_qsys|nios2_qsys|Equal291~0_combout\);

-- Location: LCCOMB_X16_Y6_N12
\u_qsys|nios2_qsys|E_regnum_a_cmp_F\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_regnum_a_cmp_F~1_combout\,
	datab => \u_qsys|nios2_qsys|E_regnum_a_cmp_F~0_combout\,
	datac => \u_qsys|nios2_qsys|E_wr_dst_reg~0_combout\,
	datad => \u_qsys|nios2_qsys|Equal291~0_combout\,
	combout => \u_qsys|nios2_qsys|E_regnum_a_cmp_F~combout\);

-- Location: LCCOMB_X14_Y6_N8
\u_qsys|nios2_qsys|M_regnum_a_cmp_D~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_regnum_a_cmp_F~combout\,
	combout => \u_qsys|nios2_qsys|M_regnum_a_cmp_D~feeder_combout\);

-- Location: FF_X14_Y6_N9
\u_qsys|nios2_qsys|M_regnum_a_cmp_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_regnum_a_cmp_D~feeder_combout\,
	asdata => \u_qsys|nios2_qsys|E_regnum_a_cmp_D~q\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|F_stall~combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_regnum_a_cmp_D~q\);

-- Location: LCCOMB_X14_Y3_N12
\u_qsys|nios2_qsys|F_ctrl_a_not_src~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|F_ctrl_implicit_dst_retaddr~2_combout\,
	datac => \u_qsys|nios2_qsys|F_iw[3]~7_combout\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(1),
	combout => \u_qsys|nios2_qsys|F_ctrl_a_not_src~2_combout\);

-- Location: FF_X14_Y3_N13
\u_qsys|nios2_qsys|D_ctrl_a_not_src\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_ctrl_a_not_src~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_ctrl_a_not_src~q\);

-- Location: LCCOMB_X14_Y6_N16
\u_qsys|nios2_qsys|E_src1[20]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_regnum_a_cmp_D~q\,
	datac => \u_qsys|nios2_qsys|M_regnum_a_cmp_D~q\,
	datad => \u_qsys|nios2_qsys|D_ctrl_a_not_src~q\,
	combout => \u_qsys|nios2_qsys|E_src1[20]~0_combout\);

-- Location: LCCOMB_X14_Y9_N6
\u_qsys|nios2_qsys|D_src1_reg[10]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	datab => \u_qsys|nios2_qsys|M_alu_result\(10),
	datac => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[10]~20_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[10]~0_combout\);

-- Location: LCCOMB_X14_Y9_N0
\u_qsys|nios2_qsys|D_src1_reg[10]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	datab => \u_qsys|nios2_qsys|W_wr_data\(10),
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(10),
	datad => \u_qsys|nios2_qsys|D_src1_reg[10]~0_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[10]~1_combout\);

-- Location: LCCOMB_X18_Y5_N2
\u_qsys|nios2_qsys|D_src1_reg[10]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src1_reg[2]~2_combout\,
	datab => \u_qsys|nios2_qsys|E_alu_result\(10),
	datac => \u_qsys|nios2_qsys|D_src1_reg[2]~3_combout\,
	datad => \u_qsys|nios2_qsys|D_src1_reg[10]~1_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[10]~4_combout\);

-- Location: FF_X18_Y5_N3
\u_qsys|nios2_qsys|E_src1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src1_reg[10]~4_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src1\(10));

-- Location: FF_X11_Y5_N17
\u_qsys|nios2_qsys|D_pc_plus_one[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_pc_plus_one[8]~16_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_pc_plus_one\(8));

-- Location: LCCOMB_X12_Y4_N14
\u_qsys|nios2_qsys|D_br_taken_waddr_partial[5]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc_plus_one[5]~10_combout\,
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(13),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|D_br_taken_waddr_partial[4]~20\,
	combout => \u_qsys|nios2_qsys|D_br_taken_waddr_partial[5]~21_combout\,
	cout => \u_qsys|nios2_qsys|D_br_taken_waddr_partial[5]~22\);

-- Location: LCCOMB_X12_Y4_N16
\u_qsys|nios2_qsys|D_br_taken_waddr_partial[6]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(14),
	datab => \u_qsys|nios2_qsys|F_pc_plus_one[6]~12_combout\,
	datad => VCC,
	cin => \u_qsys|nios2_qsys|D_br_taken_waddr_partial[5]~22\,
	combout => \u_qsys|nios2_qsys|D_br_taken_waddr_partial[6]~23_combout\,
	cout => \u_qsys|nios2_qsys|D_br_taken_waddr_partial[6]~24\);

-- Location: LCCOMB_X12_Y4_N18
\u_qsys|nios2_qsys|D_br_taken_waddr_partial[7]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(15),
	datab => \u_qsys|nios2_qsys|F_pc_plus_one[7]~14_combout\,
	datad => VCC,
	cin => \u_qsys|nios2_qsys|D_br_taken_waddr_partial[6]~24\,
	combout => \u_qsys|nios2_qsys|D_br_taken_waddr_partial[7]~25_combout\,
	cout => \u_qsys|nios2_qsys|D_br_taken_waddr_partial[7]~26\);

-- Location: LCCOMB_X12_Y4_N20
\u_qsys|nios2_qsys|D_br_taken_waddr_partial[8]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(16),
	datab => \u_qsys|nios2_qsys|F_pc_plus_one[8]~16_combout\,
	datad => VCC,
	cin => \u_qsys|nios2_qsys|D_br_taken_waddr_partial[7]~26\,
	combout => \u_qsys|nios2_qsys|D_br_taken_waddr_partial[8]~27_combout\,
	cout => \u_qsys|nios2_qsys|D_br_taken_waddr_partial[8]~28\);

-- Location: FF_X12_Y4_N21
\u_qsys|nios2_qsys|D_br_taken_waddr_partial[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_br_taken_waddr_partial[8]~27_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_br_taken_waddr_partial\(8));

-- Location: LCCOMB_X11_Y6_N18
\u_qsys|nios2_qsys|D_extra_pc[8]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_pc_plus_one\(8),
	datab => \u_qsys|nios2_qsys|E_ctrl_br_cond_nxt~1_combout\,
	datac => \u_qsys|nios2_qsys|D_br_taken_waddr_partial\(8),
	datad => \u_qsys|nios2_qsys|D_bht_data\(1),
	combout => \u_qsys|nios2_qsys|D_extra_pc[8]~6_combout\);

-- Location: FF_X11_Y6_N19
\u_qsys|nios2_qsys|E_extra_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_extra_pc[8]~6_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_extra_pc\(8));

-- Location: LCCOMB_X16_Y7_N10
\u_qsys|nios2_qsys|E_logic_result[10]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src2\(10),
	datab => \u_qsys|nios2_qsys|E_logic_op\(1),
	datac => \u_qsys|nios2_qsys|E_logic_op\(0),
	datad => \u_qsys|nios2_qsys|E_src1\(10),
	combout => \u_qsys|nios2_qsys|E_logic_result[10]~24_combout\);

-- Location: LCCOMB_X16_Y7_N18
\u_qsys|nios2_qsys|E_alu_result[10]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_extra_pc\(8),
	datab => \u_qsys|nios2_qsys|E_ctrl_retaddr~q\,
	datac => \u_qsys|nios2_qsys|E_ctrl_logic~q\,
	datad => \u_qsys|nios2_qsys|E_logic_result[10]~24_combout\,
	combout => \u_qsys|nios2_qsys|E_alu_result[10]~7_combout\);

-- Location: LCCOMB_X18_Y5_N24
\u_qsys|nios2_qsys|E_alu_result[10]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[11]~22_combout\,
	datac => \u_qsys|nios2_qsys|E_alu_result~0_combout\,
	datad => \u_qsys|nios2_qsys|E_alu_result[10]~7_combout\,
	combout => \u_qsys|nios2_qsys|E_alu_result\(10));

-- Location: FF_X18_Y5_N25
\u_qsys|nios2_qsys|M_alu_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_alu_result\(10),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_alu_result\(10));

-- Location: LCCOMB_X13_Y12_N24
\u_qsys|nios2_qsys|d_address_line_field[5]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_alu_result\(10),
	datab => \u_qsys|nios2_qsys|d_address_tag_field_nxt~0_combout\,
	datad => \u_qsys|nios2_qsys|A_mem_baddr\(10),
	combout => \u_qsys|nios2_qsys|d_address_line_field[5]~0_combout\);

-- Location: FF_X14_Y12_N21
\u_qsys|nios2_qsys|A_dc_wb_line[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|A_mem_baddr\(10),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_wb_line\(5));

-- Location: FF_X13_Y12_N25
\u_qsys|nios2_qsys|d_address_line_field[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_address_line_field[5]~0_combout\,
	asdata => \u_qsys|nios2_qsys|A_dc_wb_line\(5),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_address_line_field\(5));

-- Location: LCCOMB_X28_Y14_N24
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data[46]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data\(46) = (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & ((\u_qsys|nios2_qsys|d_address_line_field\(5)) # ((\u_qsys|nios2_qsys|ic_fill_line\(5) & 
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0))))) # (!\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & (\u_qsys|nios2_qsys|ic_fill_line\(5) & ((\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datab => \u_qsys|nios2_qsys|ic_fill_line\(5),
	datac => \u_qsys|nios2_qsys|d_address_line_field\(5),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data\(46));

-- Location: FF_X28_Y14_N25
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(8));

-- Location: LCCOMB_X29_Y18_N30
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|read~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|waitrequest~q\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|read~q\,
	datad => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|read~0_combout\);

-- Location: FF_X29_Y18_N31
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|read~q\);

-- Location: LCCOMB_X29_Y18_N20
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|avalon_ociram_readdata_ready~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(8),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|read~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|write~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\);

-- Location: LCCOMB_X29_Y18_N16
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|avalon_ociram_readdata_ready~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|write~q\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|avalon_ociram_readdata_ready~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|waitrequest~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\);

-- Location: FF_X29_Y18_N17
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|avalon_ociram_readdata_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|avalon_ociram_readdata_ready~q\);

-- Location: LCCOMB_X29_Y18_N12
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|waitrequest~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(8),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|write~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|waitrequest~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|waitrequest~0_combout\);

-- Location: LCCOMB_X29_Y18_N18
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|waitrequest~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|write~q\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|avalon_ociram_readdata_ready~q\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|read~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|waitrequest~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|waitrequest~1_combout\);

-- Location: FF_X29_Y18_N19
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|waitrequest~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|waitrequest~q\);

-- Location: LCCOMB_X29_Y18_N28
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|read_latency_shift_reg~0_combout\ = (!\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & (\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ & 
-- !\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|waitrequest~q\,
	combout => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X29_Y18_N29
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|read_latency_shift_reg~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X29_Y18_N2
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCCOMB_X29_Y18_N14
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ = 
-- (\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\) # ((!\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) 
-- & (\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ & !\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|waitrequest~q\,
	combout => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: FF_X29_Y18_N15
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X29_Y18_N0
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((!\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)) # (!\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X29_Y14_N12
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (!\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X29_Y18_N6
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = 
-- (\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\) # 
-- ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ & 
-- (\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ & !\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\,
	datab => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|waitrequest~q\,
	combout => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X29_Y18_N7
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X30_Y17_N28
\u_qsys|mm_interconnect_0|cmd_xbar_demux|sink_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_demux|sink_ready~0_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & (!\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- !\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|waitrequest~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|waitrequest~q\,
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_demux|sink_ready~0_combout\);

-- Location: LCCOMB_X30_Y13_N28
\u_qsys|mm_interconnect_0|cmd_xbar_demux|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_demux|WideOr0~0_combout\ = (!\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & 
-- \u_qsys|mm_interconnect_0|addr_router|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \u_qsys|mm_interconnect_0|addr_router|Equal1~0_combout\,
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_demux|WideOr0~0_combout\);

-- Location: LCCOMB_X30_Y17_N2
\u_qsys|mm_interconnect_0|cmd_xbar_demux|WideOr0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_demux|WideOr0~1_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_demux|WideOr0~0_combout\) # ((!\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0) & \u_qsys|mm_interconnect_0|cmd_xbar_demux|src2_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_demux|src2_valid~0_combout\,
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_demux|WideOr0~0_combout\,
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_demux|WideOr0~1_combout\);

-- Location: LCCOMB_X30_Y17_N30
\u_qsys|mm_interconnect_0|cmd_xbar_demux|WideOr0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_demux|WideOr0~2_combout\ = (\u_qsys|mm_interconnect_0|addr_router|Equal2~1_combout\ & ((\u_qsys|mm_interconnect_0|cmd_xbar_demux|sink_ready~0_combout\) # 
-- ((\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & \u_qsys|mm_interconnect_0|cmd_xbar_demux|WideOr0~1_combout\)))) # (!\u_qsys|mm_interconnect_0|addr_router|Equal2~1_combout\ & 
-- (((\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & \u_qsys|mm_interconnect_0|cmd_xbar_demux|WideOr0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|addr_router|Equal2~1_combout\,
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_demux|sink_ready~0_combout\,
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_demux|WideOr0~1_combout\,
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_demux|WideOr0~2_combout\);

-- Location: LCCOMB_X29_Y10_N24
\u_qsys|mm_interconnect_0|limiter|last_dest_id[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|limiter|last_dest_id[1]~1_combout\ = !\u_qsys|mm_interconnect_0|addr_router|Equal2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|mm_interconnect_0|addr_router|Equal2~1_combout\,
	combout => \u_qsys|mm_interconnect_0|limiter|last_dest_id[1]~1_combout\);

-- Location: LCCOMB_X29_Y10_N14
\u_qsys|mm_interconnect_0|limiter|save_dest_id~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|limiter|save_dest_id~0_combout\ = (\u_qsys|nios2_qsys|i_read~q\ & !\u_qsys|mm_interconnect_0|limiter|suppress_change_dest_id~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|i_read~q\,
	datac => \u_qsys|mm_interconnect_0|limiter|suppress_change_dest_id~0_combout\,
	combout => \u_qsys|mm_interconnect_0|limiter|save_dest_id~0_combout\);

-- Location: FF_X29_Y10_N25
\u_qsys|mm_interconnect_0|limiter|last_dest_id[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|limiter|last_dest_id[1]~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|mm_interconnect_0|limiter|save_dest_id~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|limiter|last_dest_id\(1));

-- Location: LCCOMB_X29_Y10_N4
\u_qsys|mm_interconnect_0|limiter|last_dest_id[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|limiter|last_dest_id[0]~0_combout\ = !\u_qsys|mm_interconnect_0|cmd_xbar_demux|src2_valid~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_demux|src2_valid~0_combout\,
	combout => \u_qsys|mm_interconnect_0|limiter|last_dest_id[0]~0_combout\);

-- Location: FF_X29_Y10_N5
\u_qsys|mm_interconnect_0|limiter|last_dest_id[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|limiter|last_dest_id[0]~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|mm_interconnect_0|limiter|save_dest_id~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|limiter|last_dest_id\(0));

-- Location: LCCOMB_X29_Y10_N30
\u_qsys|mm_interconnect_0|limiter|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|limiter|Equal0~0_combout\ = \u_qsys|mm_interconnect_0|limiter|last_dest_id\(0) $ (!\u_qsys|mm_interconnect_0|cmd_xbar_demux|src2_valid~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|mm_interconnect_0|limiter|last_dest_id\(0),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_demux|src2_valid~0_combout\,
	combout => \u_qsys|mm_interconnect_0|limiter|Equal0~0_combout\);

-- Location: FF_X29_Y14_N5
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]~q\);

-- Location: LCCOMB_X29_Y14_N4
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]~q\)))) # (!\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]~q\,
	datad => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: FF_X29_Y14_N11
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\);

-- Location: LCCOMB_X29_Y15_N20
\u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src0_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src0_valid~combout\ = (\u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0) & \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0),
	datac => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src0_valid~combout\);

-- Location: FF_X29_Y15_N27
\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]~q\);

-- Location: LCCOMB_X29_Y15_N26
\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]~q\)))) # (!\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0)) # ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0),
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	datac => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]~q\,
	datad => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: FF_X29_Y15_N15
\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\);

-- Location: FF_X30_Y14_N9
\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]~q\);

-- Location: LCCOMB_X30_Y14_N8
\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]~q\)))) # (!\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)) # ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]~q\,
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCCOMB_X30_Y14_N14
\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\u_qsys|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg~0_combout\) # 
-- ((\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\u_qsys|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg\(0),
	datab => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg~0_combout\,
	combout => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X30_Y14_N15
\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X30_Y14_N0
\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (!\u_qsys|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg\(0) & 
-- \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg\(0),
	datac => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X30_Y14_N11
\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\);

-- Location: LCCOMB_X30_Y14_N10
\u_qsys|mm_interconnect_0|limiter|response_sink_accepted~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|limiter|response_sink_accepted~0_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src0_valid~combout\ & ((\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\) # 
-- ((\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\ & \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src0_valid~combout\ & 
-- (((\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\ & \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src0_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\,
	datac => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \u_qsys|mm_interconnect_0|limiter|response_sink_accepted~0_combout\);

-- Location: LCCOMB_X29_Y14_N6
\u_qsys|mm_interconnect_0|rsp_xbar_mux|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|WideOr1~combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\) # ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src0_valid~combout\) # 
-- ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src0_valid~combout\,
	datad => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|WideOr1~combout\);

-- Location: LCCOMB_X29_Y14_N20
\u_qsys|mm_interconnect_0|limiter|response_sink_accepted~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|limiter|response_sink_accepted~1_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_mux|WideOr1~combout\ & ((\u_qsys|mm_interconnect_0|limiter|response_sink_accepted~0_combout\) # 
-- ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\ & \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \u_qsys|mm_interconnect_0|limiter|response_sink_accepted~0_combout\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_mux|WideOr1~combout\,
	combout => \u_qsys|mm_interconnect_0|limiter|response_sink_accepted~1_combout\);

-- Location: LCCOMB_X29_Y10_N0
\u_qsys|mm_interconnect_0|limiter|nonposted_cmd_accepted\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|limiter|nonposted_cmd_accepted~combout\ = (\u_qsys|nios2_qsys|i_read~q\ & (\u_qsys|mm_interconnect_0|cmd_xbar_demux|WideOr0~2_combout\ & !\u_qsys|mm_interconnect_0|limiter|suppress_change_dest_id~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|i_read~q\,
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_demux|WideOr0~2_combout\,
	datac => \u_qsys|mm_interconnect_0|limiter|suppress_change_dest_id~0_combout\,
	combout => \u_qsys|mm_interconnect_0|limiter|nonposted_cmd_accepted~combout\);

-- Location: LCCOMB_X29_Y10_N2
\u_qsys|mm_interconnect_0|limiter|pending_response_count[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|limiter|pending_response_count[0]~0_combout\ = \u_qsys|mm_interconnect_0|limiter|response_sink_accepted~1_combout\ $ (\u_qsys|mm_interconnect_0|limiter|pending_response_count\(0) $ 
-- (\u_qsys|mm_interconnect_0|limiter|nonposted_cmd_accepted~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|limiter|response_sink_accepted~1_combout\,
	datac => \u_qsys|mm_interconnect_0|limiter|pending_response_count\(0),
	datad => \u_qsys|mm_interconnect_0|limiter|nonposted_cmd_accepted~combout\,
	combout => \u_qsys|mm_interconnect_0|limiter|pending_response_count[0]~0_combout\);

-- Location: FF_X29_Y10_N3
\u_qsys|mm_interconnect_0|limiter|pending_response_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|limiter|pending_response_count[0]~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|limiter|pending_response_count\(0));

-- Location: LCCOMB_X29_Y10_N12
\u_qsys|mm_interconnect_0|limiter|has_pending_responses~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|limiter|has_pending_responses~0_combout\ = (\u_qsys|mm_interconnect_0|limiter|response_sink_accepted~1_combout\ & (\u_qsys|mm_interconnect_0|limiter|has_pending_responses~q\ & 
-- ((\u_qsys|mm_interconnect_0|limiter|nonposted_cmd_accepted~combout\) # (!\u_qsys|mm_interconnect_0|limiter|pending_response_count\(0))))) # (!\u_qsys|mm_interconnect_0|limiter|response_sink_accepted~1_combout\ & 
-- ((\u_qsys|mm_interconnect_0|limiter|has_pending_responses~q\) # ((!\u_qsys|mm_interconnect_0|limiter|pending_response_count\(0) & \u_qsys|mm_interconnect_0|limiter|nonposted_cmd_accepted~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|limiter|response_sink_accepted~1_combout\,
	datab => \u_qsys|mm_interconnect_0|limiter|pending_response_count\(0),
	datac => \u_qsys|mm_interconnect_0|limiter|has_pending_responses~q\,
	datad => \u_qsys|mm_interconnect_0|limiter|nonposted_cmd_accepted~combout\,
	combout => \u_qsys|mm_interconnect_0|limiter|has_pending_responses~0_combout\);

-- Location: FF_X29_Y10_N13
\u_qsys|mm_interconnect_0|limiter|has_pending_responses\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|limiter|has_pending_responses~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|limiter|has_pending_responses~q\);

-- Location: LCCOMB_X29_Y10_N26
\u_qsys|mm_interconnect_0|limiter|suppress_change_dest_id~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|limiter|suppress_change_dest_id~0_combout\ = (\u_qsys|mm_interconnect_0|limiter|has_pending_responses~q\ & ((\u_qsys|mm_interconnect_0|limiter|Equal0~0_combout\) # (\u_qsys|mm_interconnect_0|addr_router|Equal2~1_combout\ $ 
-- (!\u_qsys|mm_interconnect_0|limiter|last_dest_id\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|addr_router|Equal2~1_combout\,
	datab => \u_qsys|mm_interconnect_0|limiter|last_dest_id\(1),
	datac => \u_qsys|mm_interconnect_0|limiter|Equal0~0_combout\,
	datad => \u_qsys|mm_interconnect_0|limiter|has_pending_responses~q\,
	combout => \u_qsys|mm_interconnect_0|limiter|suppress_change_dest_id~0_combout\);

-- Location: LCCOMB_X28_Y10_N16
\u_qsys|nios2_qsys|ic_fill_req_accepted~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_demux|WideOr0~2_combout\,
	datac => \u_qsys|nios2_qsys|i_read~q\,
	datad => \u_qsys|mm_interconnect_0|limiter|suppress_change_dest_id~0_combout\,
	combout => \u_qsys|nios2_qsys|ic_fill_req_accepted~0_combout\);

-- Location: LCCOMB_X28_Y10_N24
\u_qsys|nios2_qsys|ic_fill_ap_offset_nxt[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_pc\(0),
	datac => \u_qsys|nios2_qsys|ic_fill_ap_offset\(0),
	datad => \u_qsys|nios2_qsys|ic_fill_req_accepted~0_combout\,
	combout => \u_qsys|nios2_qsys|ic_fill_ap_offset_nxt[0]~0_combout\);

-- Location: FF_X28_Y10_N25
\u_qsys|nios2_qsys|ic_fill_ap_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|ic_fill_ap_offset_nxt[0]~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ic_fill_ap_offset[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|ic_fill_ap_offset\(0));

-- Location: LCCOMB_X28_Y14_N26
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data[38]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(38) = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0) & ((\u_qsys|nios2_qsys|ic_fill_ap_offset\(0)) # ((\u_qsys|nios2_qsys|d_address_offset_field\(0) & 
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1))))) # (!\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0) & (((\u_qsys|nios2_qsys|d_address_offset_field\(0) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0),
	datab => \u_qsys|nios2_qsys|ic_fill_ap_offset\(0),
	datac => \u_qsys|nios2_qsys|d_address_offset_field\(0),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(38));

-- Location: LCCOMB_X26_Y7_N16
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result8w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result8w~0_combout\ = ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104~portadataout\)) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72~portadataout\)))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a104~portadataout\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72~portadataout\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result8w~0_combout\);

-- Location: LCCOMB_X26_Y7_N6
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1826w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1826w[0]~0_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40~portadataout\)) # 
-- (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40~portadataout\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8~portadataout\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1826w[0]~0_combout\);

-- Location: LCCOMB_X26_Y7_N18
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result8w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result8w~1_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136~portadataout\)))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result8w~0_combout\ & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1826w[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result8w~0_combout\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a136~portadataout\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1826w[0]~0_combout\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result8w~1_combout\);

-- Location: LCCOMB_X26_Y14_N28
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[8]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[8]~88_combout\ = (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~17_combout\ & ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\) # 
-- ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(8) & \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))) # 
-- (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~17_combout\ & (((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(8) & 
-- \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~17_combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(8),
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[8]~88_combout\);

-- Location: LCCOMB_X25_Y14_N12
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(8) = (\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[8]~88_combout\) # ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result8w~1_combout\ & 
-- (\u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0) & \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result8w~1_combout\,
	datab => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0),
	datac => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[8]~88_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(8));

-- Location: FF_X25_Y14_N13
\u_qsys|nios2_qsys|i_readdata_d1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(8),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|i_readdata_d1\(8));

-- Location: LCCOMB_X17_Y3_N20
\u_qsys|nios2_qsys|D_regnum_b_cmp_F~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(24),
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(25),
	datac => \u_qsys|nios2_qsys|D_dst_regnum[3]~4_combout\,
	datad => \u_qsys|nios2_qsys|D_dst_regnum[2]~5_combout\,
	combout => \u_qsys|nios2_qsys|D_regnum_b_cmp_F~1_combout\);

-- Location: LCCOMB_X17_Y3_N2
\u_qsys|nios2_qsys|D_regnum_b_cmp_F~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(23),
	datab => \u_qsys|nios2_qsys|D_dst_regnum[0]~3_combout\,
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(22),
	datad => \u_qsys|nios2_qsys|D_dst_regnum[1]~1_combout\,
	combout => \u_qsys|nios2_qsys|D_regnum_b_cmp_F~0_combout\);

-- Location: LCCOMB_X17_Y3_N14
\u_qsys|nios2_qsys|D_regnum_b_cmp_F~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_regnum_b_cmp_F~1_combout\,
	datab => \u_qsys|nios2_qsys|D_dst_regnum[4]~6_combout\,
	datac => \u_qsys|nios2_qsys|D_regnum_b_cmp_F~0_combout\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(26),
	combout => \u_qsys|nios2_qsys|D_regnum_b_cmp_F~2_combout\);

-- Location: LCCOMB_X14_Y3_N26
\u_qsys|nios2_qsys|D_regnum_b_cmp_F~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Equal298~1_combout\,
	datab => \u_qsys|nios2_qsys|D_ctrl_ignore_dst~q\,
	datac => \u_qsys|nios2_qsys|D_regnum_b_cmp_F~2_combout\,
	datad => \u_qsys|nios2_qsys|D_valid~combout\,
	combout => \u_qsys|nios2_qsys|D_regnum_b_cmp_F~3_combout\);

-- Location: FF_X14_Y3_N27
\u_qsys|nios2_qsys|E_regnum_b_cmp_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_regnum_b_cmp_F~3_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|F_stall~combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_regnum_b_cmp_D~q\);

-- Location: LCCOMB_X17_Y3_N16
\u_qsys|nios2_qsys|Equal300~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(24),
	datab => \u_qsys|nios2_qsys|D_iw\(25),
	datac => \u_qsys|nios2_qsys|D_iw\(23),
	datad => \u_qsys|nios2_qsys|D_iw\(26),
	combout => \u_qsys|nios2_qsys|Equal300~0_combout\);

-- Location: LCCOMB_X19_Y5_N28
\u_qsys|nios2_qsys|D_src2_reg[2]~118\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(22),
	datab => \u_qsys|nios2_qsys|D_ctrl_b_is_dst~q\,
	datac => \u_qsys|nios2_qsys|E_regnum_b_cmp_D~q\,
	datad => \u_qsys|nios2_qsys|Equal300~0_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[2]~118_combout\);

-- Location: LCCOMB_X22_Y6_N18
\u_qsys|nios2_qsys|D_src2_reg[0]~109\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[2]~119_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[2]~118_combout\,
	datac => \u_qsys|nios2_qsys|E_alu_result[0]~16_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[0]~37_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[0]~109_combout\);

-- Location: LCCOMB_X22_Y6_N26
\u_qsys|nios2_qsys|D_src2_reg[0]~110\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_ctrl_cmp~q\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[2]~119_combout\,
	datac => \u_qsys|nios2_qsys|E_br_result~1_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[0]~109_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[0]~110_combout\);

-- Location: FF_X22_Y6_N27
\u_qsys|nios2_qsys|E_src2_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[0]~110_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2_reg\(0));

-- Location: LCCOMB_X17_Y14_N24
\u_qsys|nios2_qsys|M_st_data[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_src2_reg\(0),
	combout => \u_qsys|nios2_qsys|M_st_data[0]~feeder_combout\);

-- Location: FF_X17_Y14_N25
\u_qsys|nios2_qsys|M_st_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_st_data[0]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_st_data\(0));

-- Location: LCCOMB_X16_Y14_N8
\u_qsys|nios2_qsys|d_writedata[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_bypass_pending~combout\,
	datab => \u_qsys|nios2_qsys|M_st_data\(0),
	datad => \u_qsys|nios2_qsys|A_st_data\(0),
	combout => \u_qsys|nios2_qsys|d_writedata[0]~0_combout\);

-- Location: FF_X16_Y14_N9
\u_qsys|nios2_qsys|d_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_writedata[0]~0_combout\,
	asdata => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(0),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_update_av_writedata~combout\,
	ena => \u_qsys|nios2_qsys|d_writedata[6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_writedata\(0));

-- Location: LCCOMB_X18_Y17_N24
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~30_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(0),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~30_combout\);

-- Location: LCCOMB_X26_Y12_N22
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1490w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1490w[0]~0_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a33\))) # 
-- (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a1\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a33\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1490w[0]~0_combout\);

-- Location: LCCOMB_X26_Y12_N16
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result1w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result1w~0_combout\ = ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a97\)) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a65\)))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a97\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a65\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result1w~0_combout\);

-- Location: LCCOMB_X26_Y12_N10
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result1w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result1w~1_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a129\)))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1490w[0]~0_combout\ & (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result1w~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1490w[0]~0_combout\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result1w~0_combout\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a129\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result1w~1_combout\);

-- Location: LCCOMB_X26_Y12_N2
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[1]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[1]~73_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(1)) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~57_combout\ & \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~57_combout\ & ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~57_combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(1),
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[1]~73_combout\);

-- Location: LCCOMB_X26_Y12_N20
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(1) = (\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[1]~73_combout\) # ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result1w~1_combout\ & 
-- (\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result1w~1_combout\,
	datab => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[1]~73_combout\,
	datad => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(1));

-- Location: FF_X26_Y12_N21
\u_qsys|nios2_qsys|i_readdata_d1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(1),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|i_readdata_d1\(1));

-- Location: LCCOMB_X14_Y2_N8
\u_qsys|nios2_qsys|F_iw[22]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|F_iw[3]~7_combout\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(22),
	combout => \u_qsys|nios2_qsys|F_iw[22]~19_combout\);

-- Location: FF_X14_Y2_N9
\u_qsys|nios2_qsys|D_iw[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_iw[22]~19_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_iw\(22));

-- Location: LCCOMB_X19_Y5_N30
\u_qsys|nios2_qsys|D_src2_reg[2]~119\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(22),
	datab => \u_qsys|nios2_qsys|D_ctrl_b_is_dst~q\,
	datac => \u_qsys|nios2_qsys|E_regnum_b_cmp_D~q\,
	datad => \u_qsys|nios2_qsys|Equal300~0_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[2]~119_combout\);

-- Location: LCCOMB_X19_Y10_N22
\u_qsys|nios2_qsys|D_src2_reg[16]~117\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_alu_result\(16),
	datab => \u_qsys|nios2_qsys|D_src2_reg[2]~119_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[2]~118_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[16]~104_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[16]~117_combout\);

-- Location: FF_X19_Y10_N23
\u_qsys|nios2_qsys|E_src2_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2_reg[16]~117_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2_reg\(16));

-- Location: LCCOMB_X23_Y13_N10
\u_qsys|nios2_qsys|E_st_data[16]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_src2_reg\(16),
	datac => \u_qsys|nios2_qsys|E_iw\(4),
	datad => \u_qsys|nios2_qsys|E_src2_reg\(0),
	combout => \u_qsys|nios2_qsys|E_st_data[16]~7_combout\);

-- Location: FF_X23_Y13_N11
\u_qsys|nios2_qsys|M_st_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_st_data[16]~7_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_st_data\(16));

-- Location: LCCOMB_X16_Y14_N14
\u_qsys|nios2_qsys|d_writedata[16]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_bypass_pending~combout\,
	datab => \u_qsys|nios2_qsys|M_st_data\(16),
	datad => \u_qsys|nios2_qsys|A_st_data\(16),
	combout => \u_qsys|nios2_qsys|d_writedata[16]~10_combout\);

-- Location: FF_X16_Y14_N15
\u_qsys|nios2_qsys|d_writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_writedata[16]~10_combout\,
	asdata => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(16),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_update_av_writedata~combout\,
	ena => \u_qsys|nios2_qsys|d_writedata[6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_writedata\(16));

-- Location: LCCOMB_X16_Y14_N30
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~31_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	datac => \u_qsys|nios2_qsys|d_writedata\(16),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_payload~31_combout\);

-- Location: LCCOMB_X23_Y15_N4
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result19w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result19w~0_combout\ = ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a115\))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a83\))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a83\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a115\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result19w~0_combout\);

-- Location: LCCOMB_X23_Y15_N18
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2354w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2354w[0]~0_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a51\))) # 
-- (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a19\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a51\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2354w[0]~0_combout\);

-- Location: LCCOMB_X23_Y15_N30
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result19w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result19w~1_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a147\)) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result19w~0_combout\ & \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2354w[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a147\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result19w~0_combout\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs2354w[0]~0_combout\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result19w~1_combout\);

-- Location: LCCOMB_X25_Y18_N4
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[19]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[19]~94_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(19)) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~47_combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(19),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~47_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[19]~94_combout\);

-- Location: LCCOMB_X25_Y14_N10
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(19) = (\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[19]~94_combout\) # ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result19w~1_combout\ & 
-- (\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result19w~1_combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[19]~94_combout\,
	datac => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datad => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(19));

-- Location: FF_X25_Y14_N11
\u_qsys|nios2_qsys|i_readdata_d1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(19),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|i_readdata_d1\(19));

-- Location: LCCOMB_X12_Y4_N22
\u_qsys|nios2_qsys|D_br_taken_waddr_partial[9]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(17),
	datab => \u_qsys|nios2_qsys|F_pc_plus_one[9]~18_combout\,
	datad => VCC,
	cin => \u_qsys|nios2_qsys|D_br_taken_waddr_partial[8]~28\,
	combout => \u_qsys|nios2_qsys|D_br_taken_waddr_partial[9]~29_combout\,
	cout => \u_qsys|nios2_qsys|D_br_taken_waddr_partial[9]~30\);

-- Location: FF_X12_Y4_N23
\u_qsys|nios2_qsys|D_br_taken_waddr_partial[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_br_taken_waddr_partial[9]~29_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_br_taken_waddr_partial\(9));

-- Location: LCCOMB_X12_Y5_N22
\u_qsys|nios2_qsys|D_extra_pc[9]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_ctrl_br_cond_nxt~1_combout\,
	datab => \u_qsys|nios2_qsys|D_pc_plus_one\(9),
	datac => \u_qsys|nios2_qsys|D_br_taken_waddr_partial\(9),
	datad => \u_qsys|nios2_qsys|D_bht_data\(1),
	combout => \u_qsys|nios2_qsys|D_extra_pc[9]~0_combout\);

-- Location: FF_X12_Y5_N23
\u_qsys|nios2_qsys|E_extra_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_extra_pc[9]~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_extra_pc\(9));

-- Location: LCCOMB_X16_Y7_N12
\u_qsys|nios2_qsys|E_logic_result[11]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(11),
	datab => \u_qsys|nios2_qsys|E_logic_op\(1),
	datac => \u_qsys|nios2_qsys|E_logic_op\(0),
	datad => \u_qsys|nios2_qsys|E_src2\(11),
	combout => \u_qsys|nios2_qsys|E_logic_result[11]~25_combout\);

-- Location: LCCOMB_X16_Y7_N20
\u_qsys|nios2_qsys|E_alu_result[11]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_extra_pc\(9),
	datab => \u_qsys|nios2_qsys|E_ctrl_retaddr~q\,
	datac => \u_qsys|nios2_qsys|E_ctrl_logic~q\,
	datad => \u_qsys|nios2_qsys|E_logic_result[11]~25_combout\,
	combout => \u_qsys|nios2_qsys|E_alu_result[11]~1_combout\);

-- Location: LCCOMB_X17_Y9_N12
\u_qsys|nios2_qsys|E_alu_result[11]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_alu_result[11]~1_combout\,
	datab => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[12]~24_combout\,
	datad => \u_qsys|nios2_qsys|E_alu_result~0_combout\,
	combout => \u_qsys|nios2_qsys|E_alu_result\(11));

-- Location: FF_X17_Y9_N13
\u_qsys|nios2_qsys|M_alu_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_alu_result\(11),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_alu_result\(11));

-- Location: LCCOMB_X10_Y12_N10
\u_qsys|nios2_qsys|dc_tag_wr_port_data[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_alu_result\(11),
	datac => \u_qsys|nios2_qsys|A_mem_baddr\(11),
	datad => \u_qsys|nios2_qsys|dc_tag_wr_port_en~2_combout\,
	combout => \u_qsys|nios2_qsys|dc_tag_wr_port_data[0]~1_combout\);

-- Location: LCCOMB_X12_Y12_N12
\u_qsys|nios2_qsys|M_dc_hit~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_alu_result\(15),
	datab => \u_qsys|nios2_qsys|M_alu_result\(16),
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_tag|the_altsyncram|auto_generated|q_b\(5),
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_tag|the_altsyncram|auto_generated|q_b\(4),
	combout => \u_qsys|nios2_qsys|M_dc_hit~2_combout\);

-- Location: LCCOMB_X12_Y12_N0
\u_qsys|nios2_qsys|M_dc_hit~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_alu_result\(11),
	datab => \u_qsys|nios2_qsys|M_alu_result\(12),
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_tag|the_altsyncram|auto_generated|q_b\(0),
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_tag|the_altsyncram|auto_generated|q_b\(1),
	combout => \u_qsys|nios2_qsys|M_dc_hit~0_combout\);

-- Location: LCCOMB_X12_Y12_N10
\u_qsys|nios2_qsys|M_dc_hit~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_alu_result\(13),
	datab => \u_qsys|nios2_qsys|M_alu_result\(14),
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_tag|the_altsyncram|auto_generated|q_b\(2),
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_tag|the_altsyncram|auto_generated|q_b\(3),
	combout => \u_qsys|nios2_qsys|M_dc_hit~1_combout\);

-- Location: LCCOMB_X12_Y12_N22
\u_qsys|nios2_qsys|M_dc_hit~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_dc_hit~2_combout\,
	datab => \u_qsys|nios2_qsys|M_dc_hit~0_combout\,
	datac => \u_qsys|nios2_qsys|M_dc_hit~1_combout\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_tag|the_altsyncram|auto_generated|q_b\(6),
	combout => \u_qsys|nios2_qsys|M_dc_hit~3_combout\);

-- Location: FF_X12_Y12_N23
\u_qsys|nios2_qsys|A_dc_hit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_dc_hit~3_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_hit~q\);

-- Location: LCCOMB_X10_Y11_N8
\u_qsys|nios2_qsys|E_ctrl_dc_addr_inv~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_iw\(2),
	datab => \u_qsys|nios2_qsys|E_iw\(0),
	datac => \u_qsys|nios2_qsys|E_iw\(5),
	datad => \u_qsys|nios2_qsys|E_iw\(4),
	combout => \u_qsys|nios2_qsys|E_ctrl_dc_addr_inv~0_combout\);

-- Location: FF_X10_Y11_N9
\u_qsys|nios2_qsys|M_ctrl_dc_addr_inv\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_ctrl_dc_addr_inv~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_ctrl_dc_addr_inv~q\);

-- Location: LCCOMB_X11_Y11_N18
\u_qsys|nios2_qsys|A_ctrl_dc_addr_inv~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|M_ctrl_dc_addr_inv~q\,
	combout => \u_qsys|nios2_qsys|A_ctrl_dc_addr_inv~feeder_combout\);

-- Location: FF_X11_Y11_N19
\u_qsys|nios2_qsys|A_ctrl_dc_addr_inv\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_ctrl_dc_addr_inv~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_ctrl_dc_addr_inv~q\);

-- Location: LCCOMB_X10_Y11_N4
\u_qsys|nios2_qsys|E_ctrl_dc_index_inv~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_iw\(2),
	datab => \u_qsys|nios2_qsys|E_iw\(0),
	datac => \u_qsys|nios2_qsys|E_iw\(5),
	datad => \u_qsys|nios2_qsys|E_iw\(4),
	combout => \u_qsys|nios2_qsys|E_ctrl_dc_index_inv~0_combout\);

-- Location: FF_X10_Y11_N5
\u_qsys|nios2_qsys|M_ctrl_dc_index_inv\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_ctrl_dc_index_inv~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_ctrl_dc_index_inv~q\);

-- Location: FF_X11_Y11_N5
\u_qsys|nios2_qsys|A_ctrl_dc_index_inv\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_ctrl_dc_index_inv~q\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_ctrl_dc_index_inv~q\);

-- Location: LCCOMB_X11_Y11_N4
\u_qsys|nios2_qsys|A_dc_tag_dcache_management_wr_en~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_hit~q\,
	datab => \u_qsys|nios2_qsys|A_ctrl_dc_addr_inv~q\,
	datac => \u_qsys|nios2_qsys|A_ctrl_dc_index_inv~q\,
	datad => \u_qsys|nios2_qsys|A_en_d1~q\,
	combout => \u_qsys|nios2_qsys|A_dc_tag_dcache_management_wr_en~0_combout\);

-- Location: LCCOMB_X11_Y11_N0
\u_qsys|nios2_qsys|dc_tag_wr_port_en\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_fill_starting_d1~q\,
	datab => \u_qsys|nios2_qsys|A_dc_tag_dcache_management_wr_en~0_combout\,
	datac => \u_qsys|nios2_qsys|A_valid~q\,
	datad => \u_qsys|nios2_qsys|dc_data_wr_port_en~4_combout\,
	combout => \u_qsys|nios2_qsys|dc_tag_wr_port_en~combout\);

-- Location: LCCOMB_X12_Y12_N30
\u_qsys|nios2_qsys|A_dc_actual_tag[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_tag|the_altsyncram|auto_generated|q_b\(1),
	combout => \u_qsys|nios2_qsys|A_dc_actual_tag[1]~feeder_combout\);

-- Location: FF_X12_Y12_N31
\u_qsys|nios2_qsys|A_dc_actual_tag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_actual_tag[1]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_actual_tag\(1));

-- Location: FF_X12_Y12_N17
\u_qsys|nios2_qsys|A_dc_wb_tag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|A_dc_actual_tag\(1),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_wb_tag\(1));

-- Location: FF_X13_Y12_N19
\u_qsys|nios2_qsys|d_address_tag_field[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_address_tag_field[1]~4_combout\,
	asdata => \u_qsys|nios2_qsys|A_dc_wb_tag\(1),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_address_tag_field\(1));

-- Location: LCCOMB_X28_Y16_N16
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data[48]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(48) = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1) & ((\u_qsys|nios2_qsys|d_address_tag_field\(1)) # ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0) & 
-- \u_qsys|nios2_qsys|ic_fill_tag\(0))))) # (!\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1) & (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0) & (\u_qsys|nios2_qsys|ic_fill_tag\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0),
	datac => \u_qsys|nios2_qsys|ic_fill_tag\(0),
	datad => \u_qsys|nios2_qsys|d_address_tag_field\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(48));

-- Location: FF_X28_Y16_N17
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(48),
	ena => \u_qsys|rst_controller|ALT_INV_r_early_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0));

-- Location: LCCOMB_X26_Y11_N20
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1682w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1682w[0]~0_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a37\)) # 
-- (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a37\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a5\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1682w[0]~0_combout\);

-- Location: LCCOMB_X26_Y11_N30
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result5w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result5w~0_combout\ = ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a101\))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a69\))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a69\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a101\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result5w~0_combout\);

-- Location: LCCOMB_X26_Y11_N24
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result5w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result5w~1_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a133\)))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1682w[0]~0_combout\ & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result5w~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1682w[0]~0_combout\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a133\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result5w~0_combout\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result5w~1_combout\);

-- Location: LCCOMB_X25_Y16_N26
\u_qsys|jtag_uart|av_readdata[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|jtag_uart|av_readdata[5]~3_combout\ = (\u_qsys|jtag_uart|read_0~q\ & \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|jtag_uart|read_0~q\,
	datad => \u_qsys|jtag_uart|the_system_qsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5),
	combout => \u_qsys|jtag_uart|av_readdata[5]~3_combout\);

-- Location: FF_X25_Y16_N27
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|av_readdata[5]~3_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X25_Y16_N4
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[5]~23_combout\ = (\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30) & ((\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5))))) # 
-- (!\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30) & (\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre\(30),
	datab => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5),
	datad => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[5]~23_combout\);

-- Location: LCCOMB_X28_Y12_N26
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~28_combout\ = (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a37\)) # 
-- (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a5\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a37\,
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a5\,
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~28_combout\);

-- Location: LCCOMB_X28_Y12_N28
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~29_combout\ = (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~28_combout\) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a69\,
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~28_combout\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~29_combout\);

-- Location: LCCOMB_X19_Y18_N6
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(8),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable\(31),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|Equal1~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~14_combout\);

-- Location: FF_X19_Y18_N7
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(5));

-- Location: FF_X28_Y12_N23
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|readdata\(5),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X28_Y12_N16
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[5]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[5]~24_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(5)) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~29_combout\ & \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~29_combout\ & (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~29_combout\,
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(5),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[5]~24_combout\);

-- Location: LCCOMB_X28_Y12_N10
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[5]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[5]~25_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[5]~23_combout\) # ((\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[5]~24_combout\) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\ & \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result5w~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result5w~1_combout\,
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[5]~23_combout\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[5]~24_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[5]~25_combout\);

-- Location: FF_X28_Y12_N11
\u_qsys|nios2_qsys|d_readdata_d1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|src_data[5]~25_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_readdata_d1\(5));

-- Location: LCCOMB_X25_Y11_N28
\u_qsys|nios2_qsys|A_slow_inst_result[5]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_readdata_d1\(5),
	datab => \u_qsys|nios2_qsys|A_ld_align_sh16~q\,
	datad => \u_qsys|nios2_qsys|d_readdata_d1\(21),
	combout => \u_qsys|nios2_qsys|A_slow_inst_result[5]~5_combout\);

-- Location: FF_X25_Y11_N29
\u_qsys|nios2_qsys|A_slow_inst_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_slow_inst_result[5]~5_combout\,
	asdata => \u_qsys|nios2_qsys|A_slow_inst_result[13]~13_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_ld_align_sh8~q\,
	ena => \u_qsys|nios2_qsys|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_slow_inst_result\(5));

-- Location: LCCOMB_X23_Y11_N6
\u_qsys|nios2_qsys|M_inst_result[5]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_data|the_altsyncram|auto_generated|q_b\(5),
	datac => \u_qsys|nios2_qsys|M_ctrl_mem~q\,
	datad => \u_qsys|nios2_qsys|M_alu_result\(5),
	combout => \u_qsys|nios2_qsys|M_inst_result[5]~17_combout\);

-- Location: FF_X23_Y11_N7
\u_qsys|nios2_qsys|A_inst_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_inst_result[5]~17_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|M_ctrl_rdctl_inst~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_inst_result\(5));

-- Location: LCCOMB_X23_Y11_N18
\u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_inst_result\(5),
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~29_combout\,
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~28_combout\,
	datad => \u_qsys|nios2_qsys|A_data_ram_ld16_data[13]~5_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~36_combout\);

-- Location: LCCOMB_X23_Y11_N20
\u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_slow_inst_result\(5),
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~36_combout\,
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~28_combout\,
	datad => \u_qsys|nios2_qsys|A_inst_result\(21),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~37_combout\);

-- Location: LCCOMB_X23_Y5_N12
\u_qsys|nios2_qsys|M_rot[5]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_rot[21]~16_combout\,
	datab => \u_qsys|nios2_qsys|M_rot[21]~15_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_rn\(4),
	combout => \u_qsys|nios2_qsys|M_rot[5]~17_combout\);

-- Location: LCCOMB_X23_Y8_N28
\u_qsys|nios2_qsys|M_rot_lut0[5]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot_sel_fill0~q\,
	datac => \u_qsys|nios2_qsys|M_rot_mask\(5),
	combout => \u_qsys|nios2_qsys|M_rot_lut0[5]~2_combout\);

-- Location: LCCOMB_X19_Y8_N8
\u_qsys|nios2_qsys|A_shift_rot_result[5]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_rot_fill_bit~q\,
	datac => \u_qsys|nios2_qsys|M_rot[5]~17_combout\,
	datad => \u_qsys|nios2_qsys|M_rot_lut0[5]~2_combout\,
	combout => \u_qsys|nios2_qsys|A_shift_rot_result[5]~5_combout\);

-- Location: FF_X19_Y8_N9
\u_qsys|nios2_qsys|A_shift_rot_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_shift_rot_result[5]~5_combout\,
	asdata => \u_qsys|nios2_qsys|M_rot[5]~17_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|M_rot_pass0~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_shift_rot_result\(5));

-- Location: LCCOMB_X19_Y8_N6
\u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_ctrl_mul_lsw~q\,
	datab => \u_qsys|nios2_qsys|A_ctrl_shift_rot~q\,
	datac => \u_qsys|nios2_qsys|A_shift_rot_result\(5),
	datad => \u_qsys|nios2_qsys|A_mul_result\(5),
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~35_combout\);

-- Location: LCCOMB_X19_Y8_N2
\u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~119\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_ctrl_mul_lsw~q\,
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~37_combout\,
	datac => \u_qsys|nios2_qsys|A_ctrl_shift_rot~q\,
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~35_combout\,
	combout => \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~119_combout\);

-- Location: FF_X19_Y8_N3
\u_qsys|nios2_qsys|W_wr_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~119_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|W_wr_data\(5));

-- Location: LCCOMB_X19_Y8_N0
\u_qsys|nios2_qsys|D_src2_reg[5]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datab => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~119_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[5]~21_combout\);

-- Location: LCCOMB_X19_Y8_N4
\u_qsys|nios2_qsys|D_src2_reg[5]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_alu_result\(5),
	datab => \u_qsys|nios2_qsys|W_wr_data\(5),
	datac => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[5]~21_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[5]~22_combout\);

-- Location: LCCOMB_X19_Y11_N12
\u_qsys|nios2_qsys|D_src2_reg[5]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[5]~22_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[2]~119_combout\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[2]~118_combout\,
	datad => \u_qsys|nios2_qsys|E_alu_result\(5),
	combout => \u_qsys|nios2_qsys|D_src2_reg[5]~23_combout\);

-- Location: LCCOMB_X19_Y11_N8
\u_qsys|nios2_qsys|D_src2[5]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[5]~23_combout\,
	datab => \u_qsys|nios2_qsys|D_ctrl_src2_choose_imm~q\,
	datac => \u_qsys|nios2_qsys|D_ctrl_hi_imm16~q\,
	datad => \u_qsys|nios2_qsys|D_iw\(11),
	combout => \u_qsys|nios2_qsys|D_src2[5]~7_combout\);

-- Location: FF_X19_Y11_N9
\u_qsys|nios2_qsys|E_src2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2[5]~7_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2\(5));

-- Location: LCCOMB_X24_Y9_N8
\u_qsys|nios2_qsys|Add17|auto_generated|_~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_ctrl_alu_subtract~q\,
	datac => \u_qsys|nios2_qsys|E_src2\(5),
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|_~5_combout\);

-- Location: FF_X11_Y5_N7
\u_qsys|nios2_qsys|D_pc_plus_one[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_pc_plus_one[3]~6_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_pc_plus_one\(3));

-- Location: LCCOMB_X12_Y4_N10
\u_qsys|nios2_qsys|D_br_taken_waddr_partial[3]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(11),
	datab => \u_qsys|nios2_qsys|F_pc_plus_one[3]~6_combout\,
	datad => VCC,
	cin => \u_qsys|nios2_qsys|D_br_taken_waddr_partial[2]~16\,
	combout => \u_qsys|nios2_qsys|D_br_taken_waddr_partial[3]~17_combout\,
	cout => \u_qsys|nios2_qsys|D_br_taken_waddr_partial[3]~18\);

-- Location: FF_X12_Y4_N11
\u_qsys|nios2_qsys|D_br_taken_waddr_partial[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_br_taken_waddr_partial[3]~17_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_br_taken_waddr_partial\(3));

-- Location: LCCOMB_X12_Y5_N8
\u_qsys|nios2_qsys|D_extra_pc[3]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_pc_plus_one\(3),
	datab => \u_qsys|nios2_qsys|D_br_taken_waddr_partial\(3),
	datac => \u_qsys|nios2_qsys|E_ctrl_br_cond_nxt~1_combout\,
	datad => \u_qsys|nios2_qsys|D_bht_data\(1),
	combout => \u_qsys|nios2_qsys|D_extra_pc[3]~11_combout\);

-- Location: FF_X12_Y5_N9
\u_qsys|nios2_qsys|E_extra_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_extra_pc[3]~11_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_extra_pc\(3));

-- Location: LCCOMB_X17_Y8_N20
\u_qsys|nios2_qsys|E_logic_result[5]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src2\(5),
	datab => \u_qsys|nios2_qsys|E_logic_op\(1),
	datac => \u_qsys|nios2_qsys|E_logic_op\(0),
	datad => \u_qsys|nios2_qsys|E_src1\(5),
	combout => \u_qsys|nios2_qsys|E_logic_result[5]~19_combout\);

-- Location: LCCOMB_X17_Y8_N18
\u_qsys|nios2_qsys|E_alu_result[5]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_ctrl_retaddr~q\,
	datab => \u_qsys|nios2_qsys|E_extra_pc\(3),
	datac => \u_qsys|nios2_qsys|E_ctrl_logic~q\,
	datad => \u_qsys|nios2_qsys|E_logic_result[5]~19_combout\,
	combout => \u_qsys|nios2_qsys|E_alu_result[5]~12_combout\);

-- Location: LCCOMB_X18_Y8_N20
\u_qsys|nios2_qsys|E_alu_result[5]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_alu_result~0_combout\,
	datac => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[6]~12_combout\,
	datad => \u_qsys|nios2_qsys|E_alu_result[5]~12_combout\,
	combout => \u_qsys|nios2_qsys|E_alu_result\(5));

-- Location: FF_X18_Y8_N21
\u_qsys|nios2_qsys|M_alu_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_alu_result\(5),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_alu_result\(5));

-- Location: FF_X14_Y12_N7
\u_qsys|nios2_qsys|A_mem_baddr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_alu_result\(5),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mem_baddr\(5));

-- Location: LCCOMB_X13_Y12_N10
\u_qsys|nios2_qsys|d_address_line_field[0]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_baddr\(5),
	datab => \u_qsys|nios2_qsys|d_address_tag_field_nxt~0_combout\,
	datad => \u_qsys|nios2_qsys|M_alu_result\(5),
	combout => \u_qsys|nios2_qsys|d_address_line_field[0]~5_combout\);

-- Location: LCCOMB_X13_Y12_N22
\u_qsys|nios2_qsys|A_dc_wb_line[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|A_mem_baddr\(5),
	combout => \u_qsys|nios2_qsys|A_dc_wb_line[0]~feeder_combout\);

-- Location: FF_X13_Y12_N23
\u_qsys|nios2_qsys|A_dc_wb_line[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_wb_line[0]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_wb_line\(0));

-- Location: FF_X13_Y12_N11
\u_qsys|nios2_qsys|d_address_line_field[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_address_line_field[0]~5_combout\,
	asdata => \u_qsys|nios2_qsys|A_dc_wb_line\(0),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_address_line_field\(0));

-- Location: LCCOMB_X29_Y16_N16
\u_qsys|mm_interconnect_0|addr_router_001|Equal4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|addr_router_001|Equal4~4_combout\ = (!\u_qsys|nios2_qsys|d_address_line_field\(0) & (\u_qsys|mm_interconnect_0|addr_router_001|Equal4~0_combout\ & (\u_qsys|mm_interconnect_0|addr_router_001|Equal4~1_combout\ & 
-- \u_qsys|mm_interconnect_0|addr_router_001|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_address_line_field\(0),
	datab => \u_qsys|mm_interconnect_0|addr_router_001|Equal4~0_combout\,
	datac => \u_qsys|mm_interconnect_0|addr_router_001|Equal4~1_combout\,
	datad => \u_qsys|mm_interconnect_0|addr_router_001|Equal2~0_combout\,
	combout => \u_qsys|mm_interconnect_0|addr_router_001|Equal4~4_combout\);

-- Location: LCCOMB_X30_Y16_N8
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\ = (\u_qsys|mm_interconnect_0|addr_router_001|Equal4~4_combout\ & (\u_qsys|jtag_uart|av_waitrequest~q\ & 
-- (\u_qsys|nios2_qsys|d_address_offset_field\(1) & \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|addr_router_001|Equal4~4_combout\,
	datab => \u_qsys|jtag_uart|av_waitrequest~q\,
	datac => \u_qsys|nios2_qsys|d_address_offset_field\(1),
	datad => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	combout => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\);

-- Location: LCCOMB_X30_Y16_N2
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ = (\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))) # (!\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\) # ((\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- !\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\,
	datac => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: FF_X30_Y16_N3
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X30_Y16_N26
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\) # 
-- (\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # (!\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\,
	datac => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X30_Y16_N27
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X30_Y16_N28
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ = (!\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\ & \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\,
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\,
	combout => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X30_Y16_N29
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X29_Y15_N24
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~4_combout\ = (\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # ((\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0) & !\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0),
	datab => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datad => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~4_combout\);

-- Location: LCCOMB_X29_Y14_N28
\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~4_combout\) # ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # 
-- ((!\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~4_combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datad => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~combout\);

-- Location: LCCOMB_X29_Y14_N14
\u_qsys|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\ = (\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\) # 
-- ((!\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|read_latency_shift_reg\(0)) # (!\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	datad => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \u_qsys|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\);

-- Location: FF_X31_Y16_N5
\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\);

-- Location: LCCOMB_X31_Y16_N4
\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\))) # (!\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\u_qsys|nios2_qsys|d_write~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|d_write~q\,
	datac => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\,
	datad => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: FF_X31_Y16_N9
\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\);

-- Location: FF_X30_Y16_N19
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\);

-- Location: LCCOMB_X30_Y16_N18
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\)) # (!\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\u_qsys|nios2_qsys|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\,
	datad => \u_qsys|nios2_qsys|d_write~q\,
	combout => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCCOMB_X30_Y16_N12
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~feeder_combout\ = \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	combout => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~feeder_combout\);

-- Location: LCCOMB_X30_Y16_N0
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: FF_X30_Y16_N13
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\);

-- Location: LCCOMB_X31_Y16_N8
\u_qsys|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout\ = (\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0) & 
-- (!\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\ & ((!\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\) # 
-- (!\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0) & 
-- (((!\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\)) # (!\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0),
	datab => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	datad => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	combout => \u_qsys|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout\);

-- Location: FF_X30_Y14_N27
\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\);

-- Location: LCCOMB_X30_Y14_N26
\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\)))) # (!\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\u_qsys|nios2_qsys|d_write~q\ & 
-- ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_write~q\,
	datab => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\,
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: FF_X30_Y14_N13
\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\);

-- Location: FF_X29_Y15_N5
\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\);

-- Location: LCCOMB_X29_Y15_N4
\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\)))) # (!\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\u_qsys|nios2_qsys|d_write~q\ & 
-- (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_write~q\,
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	datac => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\,
	datad => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: FF_X29_Y15_N31
\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\);

-- Location: LCCOMB_X30_Y14_N12
\u_qsys|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (!\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\ & ((!\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\) # 
-- (!\u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & (((!\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\)) # 
-- (!\u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src1_valid~combout\,
	datac => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	datad => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	combout => \u_qsys|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\);

-- Location: LCCOMB_X29_Y14_N2
\u_qsys|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~3_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~combout\ & 
-- (\u_qsys|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\ & (\u_qsys|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout\ & 
-- \u_qsys|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~combout\,
	datab => \u_qsys|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout\,
	datad => \u_qsys|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	combout => \u_qsys|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~3_combout\);

-- Location: FF_X29_Y14_N3
\u_qsys|nios2_qsys|d_readdatavalid_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~3_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_readdatavalid_d1~q\);

-- Location: LCCOMB_X12_Y13_N16
\u_qsys|nios2_qsys|A_dc_rd_data_cnt_nxt[0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_fill_starting~0_combout\,
	datac => \u_qsys|nios2_qsys|A_dc_rd_data_cnt\(0),
	datad => \u_qsys|nios2_qsys|d_readdatavalid_d1~q\,
	combout => \u_qsys|nios2_qsys|A_dc_rd_data_cnt_nxt[0]~3_combout\);

-- Location: LCCOMB_X12_Y13_N4
\u_qsys|nios2_qsys|A_dc_rd_data_cnt[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	datad => \u_qsys|nios2_qsys|A_dc_rd_data_cnt[2]~0_combout\,
	combout => \u_qsys|nios2_qsys|A_dc_rd_data_cnt[2]~1_combout\);

-- Location: FF_X12_Y13_N17
\u_qsys|nios2_qsys|A_dc_rd_data_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_rd_data_cnt_nxt[0]~3_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|A_dc_rd_data_cnt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_rd_data_cnt\(0));

-- Location: LCCOMB_X12_Y13_N6
\u_qsys|nios2_qsys|A_dc_rd_data_cnt_nxt[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_readdatavalid_d1~q\,
	datac => \u_qsys|nios2_qsys|A_dc_rd_data_cnt\(1),
	datad => \u_qsys|nios2_qsys|A_dc_rd_data_cnt\(0),
	combout => \u_qsys|nios2_qsys|A_dc_rd_data_cnt_nxt[1]~2_combout\);

-- Location: FF_X12_Y13_N7
\u_qsys|nios2_qsys|A_dc_rd_data_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_rd_data_cnt_nxt[1]~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|A_dc_rd_data_cnt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_rd_data_cnt\(1));

-- Location: LCCOMB_X12_Y13_N12
\u_qsys|nios2_qsys|A_dc_rd_data_cnt_nxt[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_rd_data_cnt\(1),
	datab => \u_qsys|nios2_qsys|A_dc_rd_data_cnt\(0),
	datac => \u_qsys|nios2_qsys|A_dc_rd_data_cnt\(2),
	datad => \u_qsys|nios2_qsys|d_readdatavalid_d1~q\,
	combout => \u_qsys|nios2_qsys|A_dc_rd_data_cnt_nxt[2]~1_combout\);

-- Location: FF_X12_Y13_N13
\u_qsys|nios2_qsys|A_dc_rd_data_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_rd_data_cnt_nxt[2]~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|A_dc_rd_data_cnt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_rd_data_cnt\(2));

-- Location: LCCOMB_X12_Y13_N18
\u_qsys|nios2_qsys|Add12~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_rd_data_cnt\(2),
	datab => \u_qsys|nios2_qsys|A_dc_rd_data_cnt\(0),
	datac => \u_qsys|nios2_qsys|A_dc_rd_data_cnt\(3),
	datad => \u_qsys|nios2_qsys|A_dc_rd_data_cnt\(1),
	combout => \u_qsys|nios2_qsys|Add12~0_combout\);

-- Location: LCCOMB_X12_Y13_N24
\u_qsys|nios2_qsys|A_dc_rd_data_cnt_nxt[3]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_readdatavalid_d1~q\,
	datab => \u_qsys|nios2_qsys|Add12~0_combout\,
	datad => \u_qsys|nios2_qsys|A_dc_rd_data_cnt[2]~0_combout\,
	combout => \u_qsys|nios2_qsys|A_dc_rd_data_cnt_nxt[3]~0_combout\);

-- Location: FF_X12_Y13_N25
\u_qsys|nios2_qsys|A_dc_rd_data_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_rd_data_cnt_nxt[3]~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|A_dc_rd_data_cnt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_rd_data_cnt\(3));

-- Location: FF_X14_Y11_N25
\u_qsys|nios2_qsys|M_A_dc_line_match_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|Equal262~3_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_A_dc_line_match_d1~q\);

-- Location: FF_X13_Y10_N17
\u_qsys|nios2_qsys|M_ctrl_ld_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_ctrl_ld_st_nxt~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|ALT_INV_E_iw\(0),
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_ctrl_ld_st~q\);

-- Location: LCCOMB_X13_Y10_N14
\u_qsys|nios2_qsys|M_valid_mem_d1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_valid_from_E~q\,
	datad => \u_qsys|nios2_qsys|M_ctrl_ld_st~q\,
	combout => \u_qsys|nios2_qsys|M_valid_mem_d1~0_combout\);

-- Location: FF_X13_Y10_N15
\u_qsys|nios2_qsys|M_valid_mem_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_valid_mem_d1~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_valid_mem_d1~q\);

-- Location: LCCOMB_X13_Y10_N24
\u_qsys|nios2_qsys|A_dc_fill_need_extra_stall_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_A_dc_line_match_d1~q\,
	datab => \u_qsys|nios2_qsys|M_alu_result\(3),
	datac => \u_qsys|nios2_qsys|M_valid_mem_d1~q\,
	datad => \u_qsys|nios2_qsys|M_alu_result\(4),
	combout => \u_qsys|nios2_qsys|A_dc_fill_need_extra_stall_nxt~0_combout\);

-- Location: LCCOMB_X13_Y10_N4
\u_qsys|nios2_qsys|A_dc_fill_need_extra_stall_nxt\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_alu_result\(2),
	datad => \u_qsys|nios2_qsys|A_dc_fill_need_extra_stall_nxt~0_combout\,
	combout => \u_qsys|nios2_qsys|A_dc_fill_need_extra_stall_nxt~combout\);

-- Location: FF_X13_Y10_N5
\u_qsys|nios2_qsys|A_dc_fill_need_extra_stall\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_fill_need_extra_stall_nxt~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_fill_need_extra_stall~q\);

-- Location: LCCOMB_X12_Y11_N16
\u_qsys|nios2_qsys|A_ld_bypass_done\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_rd_data_cnt\(3),
	datad => \u_qsys|nios2_qsys|d_readdatavalid_d1~q\,
	combout => \u_qsys|nios2_qsys|A_ld_bypass_done~combout\);

-- Location: FF_X12_Y11_N17
\u_qsys|nios2_qsys|A_dc_rd_last_transfer_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_ld_bypass_done~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_rd_last_transfer_d1~q\);

-- Location: LCCOMB_X12_Y11_N24
\u_qsys|nios2_qsys|A_dc_fill_done~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_rd_data_cnt\(3),
	datab => \u_qsys|nios2_qsys|A_dc_fill_need_extra_stall~q\,
	datac => \u_qsys|nios2_qsys|A_dc_rd_last_transfer_d1~q\,
	datad => \u_qsys|nios2_qsys|d_readdatavalid_d1~q\,
	combout => \u_qsys|nios2_qsys|A_dc_fill_done~0_combout\);

-- Location: LCCOMB_X12_Y11_N10
\u_qsys|nios2_qsys|A_dc_fill_active_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_fill_starting~0_combout\,
	datac => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	datad => \u_qsys|nios2_qsys|A_dc_fill_done~0_combout\,
	combout => \u_qsys|nios2_qsys|A_dc_fill_active_nxt~0_combout\);

-- Location: FF_X12_Y11_N11
\u_qsys|nios2_qsys|A_dc_fill_active\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_fill_active_nxt~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_fill_active~q\);

-- Location: LCCOMB_X13_Y11_N4
\u_qsys|nios2_qsys|d_address_tag_field_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	datab => \u_qsys|nios2_qsys|A_dc_fill_starting~0_combout\,
	datac => \u_qsys|nios2_qsys|A_dc_dcache_management_done_nxt~0_combout\,
	datad => \u_qsys|nios2_qsys|A_ctrl_ld_st_bypass~q\,
	combout => \u_qsys|nios2_qsys|d_address_tag_field_nxt~0_combout\);

-- Location: LCCOMB_X13_Y12_N20
\u_qsys|nios2_qsys|d_address_tag_field[5]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_alu_result\(16),
	datab => \u_qsys|nios2_qsys|d_address_tag_field_nxt~0_combout\,
	datad => \u_qsys|nios2_qsys|A_mem_baddr\(16),
	combout => \u_qsys|nios2_qsys|d_address_tag_field[5]~0_combout\);

-- Location: LCCOMB_X13_Y6_N12
\u_qsys|nios2_qsys|A_dc_actual_tag[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_tag|the_altsyncram|auto_generated|q_b\(5),
	combout => \u_qsys|nios2_qsys|A_dc_actual_tag[5]~feeder_combout\);

-- Location: FF_X13_Y6_N13
\u_qsys|nios2_qsys|A_dc_actual_tag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_actual_tag[5]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_actual_tag\(5));

-- Location: LCCOMB_X13_Y6_N0
\u_qsys|nios2_qsys|A_dc_wb_tag[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|A_dc_actual_tag\(5),
	combout => \u_qsys|nios2_qsys|A_dc_wb_tag[5]~feeder_combout\);

-- Location: FF_X13_Y6_N1
\u_qsys|nios2_qsys|A_dc_wb_tag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_wb_tag[5]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_wb_tag\(5));

-- Location: FF_X13_Y12_N21
\u_qsys|nios2_qsys|d_address_tag_field[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_address_tag_field[5]~0_combout\,
	asdata => \u_qsys|nios2_qsys|A_dc_wb_tag\(5),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_address_tag_field\(5));

-- Location: LCCOMB_X28_Y16_N8
\u_qsys|mm_interconnect_0|addr_router_001|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|addr_router_001|Equal2~0_combout\ = (!\u_qsys|nios2_qsys|d_address_tag_field\(3) & (\u_qsys|nios2_qsys|d_address_tag_field\(4) & (\u_qsys|nios2_qsys|d_address_tag_field\(5) & !\u_qsys|nios2_qsys|d_address_tag_field\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_address_tag_field\(3),
	datab => \u_qsys|nios2_qsys|d_address_tag_field\(4),
	datac => \u_qsys|nios2_qsys|d_address_tag_field\(5),
	datad => \u_qsys|nios2_qsys|d_address_tag_field\(2),
	combout => \u_qsys|mm_interconnect_0|addr_router_001|Equal2~0_combout\);

-- Location: LCCOMB_X29_Y16_N0
\u_qsys|mm_interconnect_0|addr_router_001|always1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|addr_router_001|always1~0_combout\ = (\u_qsys|nios2_qsys|d_read~q\ & (!\u_qsys|nios2_qsys|d_address_line_field\(0) & !\u_qsys|nios2_qsys|d_address_offset_field\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|d_read~q\,
	datac => \u_qsys|nios2_qsys|d_address_line_field\(0),
	datad => \u_qsys|nios2_qsys|d_address_offset_field\(1),
	combout => \u_qsys|mm_interconnect_0|addr_router_001|always1~0_combout\);

-- Location: LCCOMB_X29_Y16_N10
\u_qsys|mm_interconnect_0|addr_router_001|always1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|addr_router_001|always1~1_combout\ = (\u_qsys|mm_interconnect_0|addr_router_001|Equal2~0_combout\ & (\u_qsys|mm_interconnect_0|addr_router_001|Equal4~0_combout\ & (\u_qsys|mm_interconnect_0|addr_router_001|Equal4~1_combout\ & 
-- \u_qsys|mm_interconnect_0|addr_router_001|always1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|addr_router_001|Equal2~0_combout\,
	datab => \u_qsys|mm_interconnect_0|addr_router_001|Equal4~0_combout\,
	datac => \u_qsys|mm_interconnect_0|addr_router_001|Equal4~1_combout\,
	datad => \u_qsys|mm_interconnect_0|addr_router_001|always1~0_combout\,
	combout => \u_qsys|mm_interconnect_0|addr_router_001|always1~1_combout\);

-- Location: LCCOMB_X29_Y16_N26
\u_qsys|mm_interconnect_0|addr_router_001|src_channel[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|addr_router_001|src_channel[2]~0_combout\ = (!\u_qsys|mm_interconnect_0|addr_router_001|Equal1~0_combout\ & (!\u_qsys|mm_interconnect_0|addr_router_001|always1~1_combout\ & 
-- (!\u_qsys|mm_interconnect_0|addr_router_001|Equal4~3_combout\ & !\u_qsys|mm_interconnect_0|addr_router_001|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|addr_router_001|Equal1~0_combout\,
	datab => \u_qsys|mm_interconnect_0|addr_router_001|always1~1_combout\,
	datac => \u_qsys|mm_interconnect_0|addr_router_001|Equal4~3_combout\,
	datad => \u_qsys|mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	combout => \u_qsys|mm_interconnect_0|addr_router_001|src_channel[2]~0_combout\);

-- Location: FF_X29_Y16_N27
\u_qsys|mm_interconnect_0|limiter_001|last_channel[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|addr_router_001|src_channel[2]~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|mm_interconnect_0|limiter_001|save_dest_id~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|limiter_001|last_channel\(2));

-- Location: LCCOMB_X29_Y16_N12
\u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src2_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src2_valid~0_combout\ = (\u_qsys|nios2_qsys|d_write~q\) # ((\u_qsys|nios2_qsys|d_read~q\ & ((\u_qsys|mm_interconnect_0|limiter_001|last_channel\(2)) # 
-- (!\u_qsys|mm_interconnect_0|limiter_001|has_pending_responses~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_write~q\,
	datab => \u_qsys|nios2_qsys|d_read~q\,
	datac => \u_qsys|mm_interconnect_0|limiter_001|last_channel\(2),
	datad => \u_qsys|mm_interconnect_0|limiter_001|has_pending_responses~q\,
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src2_valid~0_combout\);

-- Location: LCCOMB_X29_Y17_N6
\u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src2_valid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src2_valid~1_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src2_valid~0_combout\ & (\u_qsys|mm_interconnect_0|addr_router_001|src_data[78]~1_combout\ & 
-- !\u_qsys|mm_interconnect_0|addr_router_001|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src2_valid~0_combout\,
	datab => \u_qsys|mm_interconnect_0|addr_router_001|src_data[78]~1_combout\,
	datac => \u_qsys|mm_interconnect_0|addr_router_001|Equal1~0_combout\,
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src2_valid~1_combout\);

-- Location: LCCOMB_X29_Y17_N0
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|packet_in_progress~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|packet_in_progress~0_combout\ = !\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|update_grant~1_combout\,
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|packet_in_progress~0_combout\);

-- Location: FF_X29_Y17_N1
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|packet_in_progress~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|packet_in_progress~q\);

-- Location: LCCOMB_X29_Y17_N12
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|update_grant~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|update_grant~0_combout\ = (\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & (!\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1)) # (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	datab => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datac => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|update_grant~0_combout\);

-- Location: LCCOMB_X29_Y17_N2
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|update_grant~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|update_grant~1_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|WideOr1~combout\ & ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|update_grant~0_combout\))) # 
-- (!\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|WideOr1~combout\ & (!\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|packet_in_progress~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|packet_in_progress~q\,
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|WideOr1~combout\,
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|update_grant~0_combout\,
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|update_grant~1_combout\);

-- Location: LCCOMB_X29_Y17_N8
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|arb|top_priority_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|arb|top_priority_reg[0]~0_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|update_grant~1_combout\ & ((\u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src2_valid~1_combout\) # 
-- (\u_qsys|mm_interconnect_0|cmd_xbar_demux|src2_valid~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src2_valid~1_combout\,
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_demux|src2_valid~1_combout\,
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|update_grant~1_combout\,
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X29_Y17_N11
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|arb|top_priority_reg[0]~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|arb|top_priority_reg\(0));

-- Location: FF_X29_Y17_N25
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|arb|grant[0]~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|arb|top_priority_reg\(1));

-- Location: LCCOMB_X29_Y17_N24
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|arb|grant[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|arb|grant[0]~1_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_demux|src2_valid~1_combout\ & (((\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|arb|top_priority_reg\(1) & 
-- !\u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src2_valid~1_combout\)) # (!\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|arb|top_priority_reg\(0),
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_demux|src2_valid~1_combout\,
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|arb|top_priority_reg\(1),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src2_valid~1_combout\,
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|arb|grant[0]~1_combout\);

-- Location: FF_X28_Y17_N19
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|arb|grant[0]~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0));

-- Location: FF_X29_Y15_N9
\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~q\);

-- Location: LCCOMB_X29_Y15_N8
\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~q\))) # (!\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0),
	datac => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~q\,
	datad => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X29_Y15_N11
\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\);

-- Location: LCCOMB_X26_Y15_N28
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[18]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[18]~91_combout\ = (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~55_combout\ & ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(18))))) # 
-- (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~55_combout\ & (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- (\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~55_combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(18),
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[18]~91_combout\);

-- Location: LCCOMB_X26_Y15_N30
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(18) = (\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[18]~91_combout\) # ((\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & 
-- (\u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0) & \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result18w~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datab => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0),
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result18w~1_combout\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[18]~91_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(18));

-- Location: FF_X26_Y15_N31
\u_qsys|nios2_qsys|i_readdata_d1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(18),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|i_readdata_d1\(18));

-- Location: LCCOMB_X12_Y3_N20
\u_qsys|nios2_qsys|F_iw[20]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|F_iw[3]~7_combout\,
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(20),
	combout => \u_qsys|nios2_qsys|F_iw[20]~34_combout\);

-- Location: FF_X12_Y3_N21
\u_qsys|nios2_qsys|D_iw[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_iw[20]~34_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_iw\(20));

-- Location: LCCOMB_X11_Y5_N22
\u_qsys|nios2_qsys|F_pc_plus_one[11]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc\(11),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|F_pc_plus_one[10]~21\,
	combout => \u_qsys|nios2_qsys|F_pc_plus_one[11]~22_combout\,
	cout => \u_qsys|nios2_qsys|F_pc_plus_one[11]~23\);

-- Location: LCCOMB_X11_Y5_N24
\u_qsys|nios2_qsys|F_pc_plus_one[12]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|F_pc\(12),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|F_pc_plus_one[11]~23\,
	combout => \u_qsys|nios2_qsys|F_pc_plus_one[12]~24_combout\,
	cout => \u_qsys|nios2_qsys|F_pc_plus_one[12]~25\);

-- Location: FF_X11_Y5_N25
\u_qsys|nios2_qsys|D_pc_plus_one[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_pc_plus_one[12]~24_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_pc_plus_one\(12));

-- Location: LCCOMB_X11_Y5_N20
\u_qsys|nios2_qsys|F_pc_plus_one[10]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc\(10),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|F_pc_plus_one[9]~19\,
	combout => \u_qsys|nios2_qsys|F_pc_plus_one[10]~20_combout\,
	cout => \u_qsys|nios2_qsys|F_pc_plus_one[10]~21\);

-- Location: FF_X11_Y5_N21
\u_qsys|nios2_qsys|D_pc_plus_one[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_pc_plus_one[10]~20_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_pc_plus_one\(10));

-- Location: LCCOMB_X12_Y4_N24
\u_qsys|nios2_qsys|D_br_taken_waddr_partial[10]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u_qsys|nios2_qsys|D_br_taken_waddr_partial[9]~30\,
	combout => \u_qsys|nios2_qsys|D_br_taken_waddr_partial[10]~31_combout\);

-- Location: FF_X12_Y4_N25
\u_qsys|nios2_qsys|D_br_taken_waddr_partial[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_br_taken_waddr_partial[10]~31_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_br_taken_waddr_partial\(10));

-- Location: LCCOMB_X12_Y7_N10
\u_qsys|nios2_qsys|Add1~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_br_taken_waddr_partial\(10),
	datad => VCC,
	cout => \u_qsys|nios2_qsys|Add1~1_cout\);

-- Location: LCCOMB_X12_Y7_N12
\u_qsys|nios2_qsys|Add1~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(18),
	datab => \u_qsys|nios2_qsys|D_pc_plus_one\(10),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|Add1~1_cout\,
	combout => \u_qsys|nios2_qsys|Add1~2_combout\,
	cout => \u_qsys|nios2_qsys|Add1~3\);

-- Location: LCCOMB_X12_Y7_N14
\u_qsys|nios2_qsys|Add1~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_pc_plus_one\(11),
	datab => \u_qsys|nios2_qsys|D_iw\(19),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|Add1~3\,
	combout => \u_qsys|nios2_qsys|Add1~4_combout\,
	cout => \u_qsys|nios2_qsys|Add1~5\);

-- Location: LCCOMB_X12_Y7_N16
\u_qsys|nios2_qsys|Add1~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(20),
	datab => \u_qsys|nios2_qsys|D_pc_plus_one\(12),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|Add1~5\,
	combout => \u_qsys|nios2_qsys|Add1~6_combout\,
	cout => \u_qsys|nios2_qsys|Add1~7\);

-- Location: LCCOMB_X12_Y7_N2
\u_qsys|nios2_qsys|F_pc_nxt~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc[11]~1_combout\,
	datab => \u_qsys|nios2_qsys|Add1~6_combout\,
	datac => \u_qsys|nios2_qsys|D_pc\(12),
	datad => \u_qsys|nios2_qsys|F_pc[11]~0_combout\,
	combout => \u_qsys|nios2_qsys|F_pc_nxt~9_combout\);

-- Location: LCCOMB_X12_Y7_N28
\u_qsys|nios2_qsys|F_pc_nxt~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc[11]~1_combout\,
	datab => \u_qsys|nios2_qsys|F_pc_nxt~9_combout\,
	datac => \u_qsys|nios2_qsys|F_pc_plus_one[12]~24_combout\,
	datad => \u_qsys|nios2_qsys|D_iw\(18),
	combout => \u_qsys|nios2_qsys|F_pc_nxt~10_combout\);

-- Location: LCCOMB_X13_Y7_N26
\u_qsys|nios2_qsys|F_pc_nxt~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc_nxt~10_combout\,
	datab => \u_qsys|nios2_qsys|E_valid_jmp_indirect~q\,
	datad => \u_qsys|nios2_qsys|E_src1\(14),
	combout => \u_qsys|nios2_qsys|F_pc_nxt~11_combout\);

-- Location: LCCOMB_X13_Y7_N24
\u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[12]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_ctrl_crst~q\,
	datab => \u_qsys|nios2_qsys|E_ctrl_exception~q\,
	datac => \u_qsys|nios2_qsys|E_ctrl_break~q\,
	datad => \u_qsys|nios2_qsys|E_extra_pc\(12),
	combout => \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[12]~12_combout\);

-- Location: FF_X16_Y4_N15
\u_qsys|nios2_qsys|E_ctrl_jmp_indirect\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_ctrl_jmp_indirect_nxt~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_ctrl_jmp_indirect~q\);

-- Location: LCCOMB_X13_Y7_N10
\u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[12]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[12]~12_combout\,
	datab => \u_qsys|nios2_qsys|E_src1\(14),
	datac => \u_qsys|nios2_qsys|E_hbreak_req~combout\,
	datad => \u_qsys|nios2_qsys|E_ctrl_jmp_indirect~q\,
	combout => \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[12]~13_combout\);

-- Location: LCCOMB_X14_Y6_N0
\u_qsys|nios2_qsys|E_pc[12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|D_pc\(12),
	combout => \u_qsys|nios2_qsys|E_pc[12]~feeder_combout\);

-- Location: FF_X14_Y6_N1
\u_qsys|nios2_qsys|E_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_pc[12]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_pc\(12));

-- Location: LCCOMB_X13_Y7_N22
\u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[12]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[12]~13_combout\,
	datac => \u_qsys|nios2_qsys|E_hbreak_req~combout\,
	datad => \u_qsys|nios2_qsys|E_pc\(12),
	combout => \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[12]~14_combout\);

-- Location: FF_X13_Y7_N23
\u_qsys|nios2_qsys|M_pipe_flush_waddr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[12]~14_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_pipe_flush_waddr\(12));

-- Location: LCCOMB_X13_Y7_N4
\u_qsys|nios2_qsys|M_pipe_flush_waddr[12]~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|M_pipe_flush_waddr\(12),
	combout => \u_qsys|nios2_qsys|M_pipe_flush_waddr[12]~_wirecell_combout\);

-- Location: FF_X13_Y7_N27
\u_qsys|nios2_qsys|F_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_pc_nxt~11_combout\,
	asdata => \u_qsys|nios2_qsys|M_pipe_flush_waddr[12]~_wirecell_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|ALT_INV_M_pipe_flush~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|F_pc\(12));

-- Location: FF_X12_Y7_N3
\u_qsys|nios2_qsys|D_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|F_pc\(12),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_pc\(12));

-- Location: FF_X12_Y8_N11
\u_qsys|nios2_qsys|ic_fill_tag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|D_pc\(12),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|ic_fill_tag\(2));

-- Location: LCCOMB_X29_Y10_N16
\u_qsys|mm_interconnect_0|addr_router|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|addr_router|Equal1~0_combout\ = (\u_qsys|nios2_qsys|ic_fill_tag\(2) & (\u_qsys|nios2_qsys|ic_fill_tag\(4) & !\u_qsys|nios2_qsys|ic_fill_tag\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|ic_fill_tag\(2),
	datac => \u_qsys|nios2_qsys|ic_fill_tag\(4),
	datad => \u_qsys|nios2_qsys|ic_fill_tag\(3),
	combout => \u_qsys|mm_interconnect_0|addr_router|Equal1~0_combout\);

-- Location: FF_X29_Y10_N17
\u_qsys|mm_interconnect_0|limiter|last_channel[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|addr_router|Equal1~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|mm_interconnect_0|limiter|save_dest_id~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|limiter|last_channel\(1));

-- Location: LCCOMB_X29_Y10_N20
\u_qsys|mm_interconnect_0|cmd_xbar_demux|src1_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\ = (\u_qsys|nios2_qsys|i_read~q\ & (\u_qsys|mm_interconnect_0|addr_router|Equal1~0_combout\ & ((\u_qsys|mm_interconnect_0|limiter|last_channel\(1)) # 
-- (!\u_qsys|mm_interconnect_0|limiter|has_pending_responses~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|i_read~q\,
	datab => \u_qsys|mm_interconnect_0|addr_router|Equal1~0_combout\,
	datac => \u_qsys|mm_interconnect_0|limiter|last_channel\(1),
	datad => \u_qsys|mm_interconnect_0|limiter|has_pending_responses~q\,
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\);

-- Location: LCCOMB_X30_Y13_N30
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\ & (((\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(1) & 
-- !\u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\)) # (!\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\,
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(0),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(1),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\,
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1_combout\);

-- Location: FF_X30_Y13_N27
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0));

-- Location: LCCOMB_X30_Y14_N30
\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~q\)) # (!\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~q\,
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X30_Y14_N23
\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\);

-- Location: LCCOMB_X30_Y14_N24
\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ = (\u_qsys|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg\(0) & \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg\(0),
	datac => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\);

-- Location: LCCOMB_X25_Y18_N20
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[17]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[17]~92_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(17)) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~59_combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(17),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~59_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[17]~92_combout\);

-- Location: LCCOMB_X25_Y14_N8
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[17]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(17) = (\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[17]~92_combout\) # ((\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result17w~1_combout\ & \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[17]~92_combout\,
	datab => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result17w~1_combout\,
	datad => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(17));

-- Location: FF_X25_Y14_N9
\u_qsys|nios2_qsys|i_readdata_d1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(17),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|i_readdata_d1\(17));

-- Location: LCCOMB_X12_Y10_N4
\u_qsys|nios2_qsys|F_iw[18]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_iw[3]~7_combout\,
	datab => \u_qsys|nios2_qsys|hbreak_enabled~q\,
	datac => \u_qsys|nios2_qsys|latched_oci_tb_hbreak_req~q\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(18),
	combout => \u_qsys|nios2_qsys|F_iw[18]~38_combout\);

-- Location: FF_X12_Y10_N5
\u_qsys|nios2_qsys|D_iw[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_iw[18]~38_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_iw\(18));

-- Location: LCCOMB_X12_Y7_N6
\u_qsys|nios2_qsys|D_extra_pc[10]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add1~2_combout\,
	datab => \u_qsys|nios2_qsys|D_pc_plus_one\(10),
	datac => \u_qsys|nios2_qsys|E_ctrl_br_cond_nxt~1_combout\,
	datad => \u_qsys|nios2_qsys|D_bht_data\(1),
	combout => \u_qsys|nios2_qsys|D_extra_pc[10]~1_combout\);

-- Location: FF_X12_Y7_N7
\u_qsys|nios2_qsys|E_extra_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_extra_pc[10]~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_extra_pc\(10));

-- Location: LCCOMB_X16_Y7_N22
\u_qsys|nios2_qsys|E_logic_result[12]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src2\(12),
	datab => \u_qsys|nios2_qsys|E_logic_op\(1),
	datac => \u_qsys|nios2_qsys|E_logic_op\(0),
	datad => \u_qsys|nios2_qsys|E_src1\(12),
	combout => \u_qsys|nios2_qsys|E_logic_result[12]~26_combout\);

-- Location: LCCOMB_X16_Y7_N14
\u_qsys|nios2_qsys|E_alu_result[12]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_extra_pc\(10),
	datab => \u_qsys|nios2_qsys|E_ctrl_logic~q\,
	datac => \u_qsys|nios2_qsys|E_logic_result[12]~26_combout\,
	datad => \u_qsys|nios2_qsys|E_ctrl_retaddr~q\,
	combout => \u_qsys|nios2_qsys|E_alu_result[12]~2_combout\);

-- Location: LCCOMB_X16_Y10_N26
\u_qsys|nios2_qsys|E_alu_result[12]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_alu_result~0_combout\,
	datac => \u_qsys|nios2_qsys|E_alu_result[12]~2_combout\,
	datad => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[13]~26_combout\,
	combout => \u_qsys|nios2_qsys|E_alu_result\(12));

-- Location: LCCOMB_X16_Y10_N22
\u_qsys|nios2_qsys|D_src1_reg[12]~82\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_wr_data_unfiltered[12]~101_combout\,
	datab => \u_qsys|nios2_qsys|M_alu_result\(12),
	datac => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	datad => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[12]~82_combout\);

-- Location: LCCOMB_X16_Y10_N0
\u_qsys|nios2_qsys|D_src1_reg[12]~83\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|W_wr_data\(12),
	datab => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	datac => \u_qsys|nios2_qsys|D_src1_reg[12]~82_combout\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(12),
	combout => \u_qsys|nios2_qsys|D_src1_reg[12]~83_combout\);

-- Location: LCCOMB_X16_Y10_N14
\u_qsys|nios2_qsys|D_src1_reg[12]~84\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src1_reg[2]~3_combout\,
	datab => \u_qsys|nios2_qsys|D_src1_reg[2]~2_combout\,
	datac => \u_qsys|nios2_qsys|E_alu_result\(12),
	datad => \u_qsys|nios2_qsys|D_src1_reg[12]~83_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[12]~84_combout\);

-- Location: FF_X16_Y10_N15
\u_qsys|nios2_qsys|E_src1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src1_reg[12]~84_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src1\(12));

-- Location: LCCOMB_X12_Y7_N4
\u_qsys|nios2_qsys|F_pc_nxt~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc[11]~0_combout\,
	datab => \u_qsys|nios2_qsys|F_pc[11]~1_combout\,
	datac => \u_qsys|nios2_qsys|D_pc\(10),
	datad => \u_qsys|nios2_qsys|Add1~2_combout\,
	combout => \u_qsys|nios2_qsys|F_pc_nxt~3_combout\);

-- Location: LCCOMB_X12_Y10_N0
\u_qsys|nios2_qsys|F_pc_nxt~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc_nxt~3_combout\,
	datab => \u_qsys|nios2_qsys|F_pc_plus_one[10]~20_combout\,
	datac => \u_qsys|nios2_qsys|F_pc[11]~1_combout\,
	datad => \u_qsys|nios2_qsys|D_iw\(16),
	combout => \u_qsys|nios2_qsys|F_pc_nxt~4_combout\);

-- Location: LCCOMB_X13_Y8_N0
\u_qsys|nios2_qsys|F_pc_nxt~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(12),
	datab => \u_qsys|nios2_qsys|E_valid_jmp_indirect~q\,
	datad => \u_qsys|nios2_qsys|F_pc_nxt~4_combout\,
	combout => \u_qsys|nios2_qsys|F_pc_nxt~5_combout\);

-- Location: LCCOMB_X13_Y7_N12
\u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[10]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_extra_pc\(10),
	datab => \u_qsys|nios2_qsys|E_ctrl_exception~q\,
	datac => \u_qsys|nios2_qsys|E_ctrl_break~q\,
	datad => \u_qsys|nios2_qsys|E_ctrl_crst~q\,
	combout => \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[10]~3_combout\);

-- Location: LCCOMB_X13_Y9_N24
\u_qsys|nios2_qsys|M_pipe_flush_waddr[10]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_ctrl_jmp_indirect~q\,
	datab => \u_qsys|nios2_qsys|E_src1\(12),
	datad => \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[10]~3_combout\,
	combout => \u_qsys|nios2_qsys|M_pipe_flush_waddr[10]~10_combout\);

-- Location: LCCOMB_X13_Y9_N4
\u_qsys|nios2_qsys|E_pc[10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|D_pc\(10),
	combout => \u_qsys|nios2_qsys|E_pc[10]~feeder_combout\);

-- Location: FF_X13_Y9_N5
\u_qsys|nios2_qsys|E_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_pc[10]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_pc\(10));

-- Location: FF_X13_Y9_N25
\u_qsys|nios2_qsys|M_pipe_flush_waddr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_pipe_flush_waddr[10]~10_combout\,
	asdata => \u_qsys|nios2_qsys|E_pc\(10),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|E_hbreak_req~combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_pipe_flush_waddr\(10));

-- Location: FF_X13_Y8_N1
\u_qsys|nios2_qsys|F_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_pc_nxt~5_combout\,
	asdata => \u_qsys|nios2_qsys|M_pipe_flush_waddr\(10),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|ALT_INV_M_pipe_flush~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|F_pc\(10));

-- Location: FF_X11_Y5_N23
\u_qsys|nios2_qsys|D_pc_plus_one[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_pc_plus_one[11]~22_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_pc_plus_one\(11));

-- Location: LCCOMB_X12_Y7_N24
\u_qsys|nios2_qsys|D_extra_pc[11]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_ctrl_br_cond_nxt~1_combout\,
	datab => \u_qsys|nios2_qsys|D_pc_plus_one\(11),
	datac => \u_qsys|nios2_qsys|Add1~4_combout\,
	datad => \u_qsys|nios2_qsys|D_bht_data\(1),
	combout => \u_qsys|nios2_qsys|D_extra_pc[11]~2_combout\);

-- Location: FF_X12_Y7_N25
\u_qsys|nios2_qsys|E_extra_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_extra_pc[11]~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_extra_pc\(11));

-- Location: LCCOMB_X16_Y7_N0
\u_qsys|nios2_qsys|E_logic_result[13]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(13),
	datab => \u_qsys|nios2_qsys|E_src2\(13),
	datac => \u_qsys|nios2_qsys|E_logic_op\(1),
	datad => \u_qsys|nios2_qsys|E_logic_op\(0),
	combout => \u_qsys|nios2_qsys|E_logic_result[13]~27_combout\);

-- Location: LCCOMB_X16_Y7_N24
\u_qsys|nios2_qsys|E_alu_result[13]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_extra_pc\(11),
	datab => \u_qsys|nios2_qsys|E_ctrl_retaddr~q\,
	datac => \u_qsys|nios2_qsys|E_ctrl_logic~q\,
	datad => \u_qsys|nios2_qsys|E_logic_result[13]~27_combout\,
	combout => \u_qsys|nios2_qsys|E_alu_result[13]~3_combout\);

-- Location: LCCOMB_X18_Y11_N10
\u_qsys|nios2_qsys|E_alu_result[13]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_alu_result[13]~3_combout\,
	datac => \u_qsys|nios2_qsys|E_alu_result~0_combout\,
	datad => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[14]~28_combout\,
	combout => \u_qsys|nios2_qsys|E_alu_result\(13));

-- Location: LCCOMB_X18_Y11_N6
\u_qsys|nios2_qsys|D_src1_reg[13]~85\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	datab => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[13]~104_combout\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(13),
	combout => \u_qsys|nios2_qsys|D_src1_reg[13]~85_combout\);

-- Location: LCCOMB_X18_Y11_N8
\u_qsys|nios2_qsys|D_src1_reg[13]~86\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|W_wr_data\(13),
	datab => \u_qsys|nios2_qsys|M_alu_result\(13),
	datac => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	datad => \u_qsys|nios2_qsys|D_src1_reg[13]~85_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[13]~86_combout\);

-- Location: LCCOMB_X18_Y11_N16
\u_qsys|nios2_qsys|D_src1_reg[13]~87\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_alu_result\(13),
	datab => \u_qsys|nios2_qsys|D_src1_reg[2]~3_combout\,
	datac => \u_qsys|nios2_qsys|D_src1_reg[13]~86_combout\,
	datad => \u_qsys|nios2_qsys|D_src1_reg[2]~2_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[13]~87_combout\);

-- Location: FF_X18_Y11_N17
\u_qsys|nios2_qsys|E_src1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src1_reg[13]~87_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src1\(13));

-- Location: LCCOMB_X12_Y10_N18
\u_qsys|nios2_qsys|F_pc_nxt~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc[11]~1_combout\,
	datab => \u_qsys|nios2_qsys|D_iw\(17),
	datac => \u_qsys|nios2_qsys|D_pc\(11),
	datad => \u_qsys|nios2_qsys|F_pc[11]~0_combout\,
	combout => \u_qsys|nios2_qsys|F_pc_nxt~6_combout\);

-- Location: LCCOMB_X13_Y8_N28
\u_qsys|nios2_qsys|F_pc_nxt~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add1~4_combout\,
	datab => \u_qsys|nios2_qsys|F_pc[11]~0_combout\,
	datac => \u_qsys|nios2_qsys|F_pc_nxt~6_combout\,
	datad => \u_qsys|nios2_qsys|F_pc_plus_one[11]~22_combout\,
	combout => \u_qsys|nios2_qsys|F_pc_nxt~7_combout\);

-- Location: LCCOMB_X13_Y8_N18
\u_qsys|nios2_qsys|F_pc_nxt~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(13),
	datab => \u_qsys|nios2_qsys|E_valid_jmp_indirect~q\,
	datad => \u_qsys|nios2_qsys|F_pc_nxt~7_combout\,
	combout => \u_qsys|nios2_qsys|F_pc_nxt~8_combout\);

-- Location: LCCOMB_X11_Y7_N20
\u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[11]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_ctrl_break~q\,
	datab => \u_qsys|nios2_qsys|E_extra_pc\(11),
	datac => \u_qsys|nios2_qsys|E_ctrl_exception~q\,
	datad => \u_qsys|nios2_qsys|E_ctrl_crst~q\,
	combout => \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[11]~4_combout\);

-- Location: LCCOMB_X13_Y9_N18
\u_qsys|nios2_qsys|M_pipe_flush_waddr[11]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[11]~4_combout\,
	datab => \u_qsys|nios2_qsys|E_ctrl_jmp_indirect~q\,
	datad => \u_qsys|nios2_qsys|E_src1\(13),
	combout => \u_qsys|nios2_qsys|M_pipe_flush_waddr[11]~11_combout\);

-- Location: LCCOMB_X12_Y10_N20
\u_qsys|nios2_qsys|E_pc[11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|D_pc\(11),
	combout => \u_qsys|nios2_qsys|E_pc[11]~feeder_combout\);

-- Location: FF_X12_Y10_N21
\u_qsys|nios2_qsys|E_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_pc[11]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_pc\(11));

-- Location: FF_X13_Y9_N19
\u_qsys|nios2_qsys|M_pipe_flush_waddr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_pipe_flush_waddr[11]~11_combout\,
	asdata => \u_qsys|nios2_qsys|E_pc\(11),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|E_hbreak_req~combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_pipe_flush_waddr\(11));

-- Location: FF_X13_Y8_N19
\u_qsys|nios2_qsys|F_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_pc_nxt~8_combout\,
	asdata => \u_qsys|nios2_qsys|M_pipe_flush_waddr\(11),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|ALT_INV_M_pipe_flush~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|F_pc\(11));

-- Location: FF_X12_Y10_N19
\u_qsys|nios2_qsys|D_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|F_pc\(11),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_pc\(11));

-- Location: FF_X12_Y8_N29
\u_qsys|nios2_qsys|ic_fill_tag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|D_pc\(11),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|ic_fill_tag\(1));

-- Location: LCCOMB_X28_Y16_N30
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data[49]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(49) = (\u_qsys|nios2_qsys|ic_fill_tag\(1) & ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0)) # ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1) & 
-- \u_qsys|nios2_qsys|d_address_tag_field\(2))))) # (!\u_qsys|nios2_qsys|ic_fill_tag\(1) & (((\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1) & \u_qsys|nios2_qsys|d_address_tag_field\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|ic_fill_tag\(1),
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_address_tag_field\(2),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(49));

-- Location: LCCOMB_X28_Y16_N20
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1379w[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1379w[3]~1_combout\ = (!\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(49) & (!\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(48) & 
-- (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(50) & \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1379w[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(49),
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(48),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(50),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1379w[3]~0_combout\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode1379w[3]~1_combout\);

-- Location: LCCOMB_X26_Y9_N22
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result7w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result7w~0_combout\ = ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a103\)) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a71\)))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a103\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a71\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result7w~0_combout\);

-- Location: LCCOMB_X26_Y9_N20
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1778w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1778w[0]~0_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a39\)) # 
-- (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a39\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a7\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1778w[0]~0_combout\);

-- Location: LCCOMB_X26_Y9_N8
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result7w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result7w~1_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a135\)) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result7w~0_combout\ & \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1778w[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a135\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result7w~0_combout\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1778w[0]~0_combout\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result7w~1_combout\);

-- Location: LCCOMB_X26_Y12_N18
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[7]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[7]~89_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(7)) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~9_combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(7),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~9_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[7]~89_combout\);

-- Location: LCCOMB_X26_Y12_N28
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(7) = (\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[7]~89_combout\) # ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result7w~1_combout\ & 
-- (\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result7w~1_combout\,
	datab => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[7]~89_combout\,
	datad => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(7));

-- Location: FF_X26_Y12_N29
\u_qsys|nios2_qsys|i_readdata_d1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(7),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|i_readdata_d1\(7));

-- Location: LCCOMB_X16_Y3_N6
\u_qsys|nios2_qsys|A_regnum_b_cmp_F~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(25),
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(24),
	datac => \u_qsys|nios2_qsys|A_dst_regnum_from_M\(2),
	datad => \u_qsys|nios2_qsys|A_dst_regnum_from_M\(3),
	combout => \u_qsys|nios2_qsys|A_regnum_b_cmp_F~1_combout\);

-- Location: LCCOMB_X16_Y6_N20
\u_qsys|nios2_qsys|A_regnum_b_cmp_F~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dst_regnum_from_M\(4),
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(26),
	datac => \u_qsys|nios2_qsys|A_wr_dst_reg_from_M~q\,
	combout => \u_qsys|nios2_qsys|A_regnum_b_cmp_F~2_combout\);

-- Location: LCCOMB_X16_Y6_N22
\u_qsys|nios2_qsys|A_regnum_b_cmp_F~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(23),
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(22),
	datac => \u_qsys|nios2_qsys|A_dst_regnum_from_M\(0),
	datad => \u_qsys|nios2_qsys|A_dst_regnum_from_M\(1),
	combout => \u_qsys|nios2_qsys|A_regnum_b_cmp_F~0_combout\);

-- Location: LCCOMB_X17_Y6_N24
\u_qsys|nios2_qsys|A_regnum_b_cmp_F~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_regnum_b_cmp_F~1_combout\,
	datab => \u_qsys|nios2_qsys|A_regnum_b_cmp_F~2_combout\,
	datad => \u_qsys|nios2_qsys|A_regnum_b_cmp_F~0_combout\,
	combout => \u_qsys|nios2_qsys|A_regnum_b_cmp_F~3_combout\);

-- Location: FF_X17_Y6_N25
\u_qsys|nios2_qsys|W_regnum_b_cmp_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_regnum_b_cmp_F~3_combout\,
	asdata => \u_qsys|nios2_qsys|A_regnum_b_cmp_D~q\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|W_regnum_b_cmp_D~q\);

-- Location: LCCOMB_X14_Y6_N14
\u_qsys|nios2_qsys|D_src2_reg[24]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|W_regnum_b_cmp_D~q\,
	datab => \u_qsys|nios2_qsys|A_regnum_b_cmp_D~q\,
	datac => \u_qsys|nios2_qsys|D_ctrl_b_is_dst~q\,
	datad => \u_qsys|nios2_qsys|M_regnum_b_cmp_D~q\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\);

-- Location: LCCOMB_X17_Y11_N0
\u_qsys|nios2_qsys|D_src2_reg[31]~87\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	datab => \u_qsys|nios2_qsys|D_src2_reg[24]~4_combout\,
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[31]~92_combout\,
	datad => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	combout => \u_qsys|nios2_qsys|D_src2_reg[31]~87_combout\);

-- Location: FF_X17_Y11_N7
\u_qsys|nios2_qsys|W_wr_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_wr_data_unfiltered[31]~92_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|W_wr_data\(31));

-- Location: LCCOMB_X17_Y11_N26
\u_qsys|nios2_qsys|D_src2_reg[31]~88\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[24]~5_combout\,
	datab => \u_qsys|nios2_qsys|D_src2_reg[31]~87_combout\,
	datac => \u_qsys|nios2_qsys|M_alu_result\(31),
	datad => \u_qsys|nios2_qsys|W_wr_data\(31),
	combout => \u_qsys|nios2_qsys|D_src2_reg[31]~88_combout\);

-- Location: LCCOMB_X19_Y7_N22
\u_qsys|nios2_qsys|E_logic_result[31]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_logic_op\(1),
	datab => \u_qsys|nios2_qsys|E_src2\(31),
	datac => \u_qsys|nios2_qsys|E_src1\(31),
	datad => \u_qsys|nios2_qsys|E_logic_op\(0),
	combout => \u_qsys|nios2_qsys|E_logic_result[31]~13_combout\);

-- Location: LCCOMB_X19_Y5_N16
\u_qsys|nios2_qsys|D_src2[31]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_ctrl_logic~q\,
	datab => \u_qsys|nios2_qsys|E_alu_result~0_combout\,
	datac => \u_qsys|nios2_qsys|E_regnum_b_cmp_D~q\,
	datad => \u_qsys|nios2_qsys|E_logic_result[31]~13_combout\,
	combout => \u_qsys|nios2_qsys|D_src2[31]~40_combout\);

-- Location: LCCOMB_X19_Y5_N8
\u_qsys|nios2_qsys|D_src2[31]~60\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[31]~88_combout\,
	datab => \u_qsys|nios2_qsys|D_ctrl_b_is_dst~q\,
	datac => \u_qsys|nios2_qsys|E_regnum_b_cmp_D~q\,
	datad => \u_qsys|nios2_qsys|D_src2[31]~40_combout\,
	combout => \u_qsys|nios2_qsys|D_src2[31]~60_combout\);

-- Location: LCCOMB_X19_Y5_N26
\u_qsys|nios2_qsys|D_src2[31]~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|D_src2[31]~60_combout\,
	datac => \u_qsys|nios2_qsys|D_ctrl_src2_choose_imm~q\,
	datad => \u_qsys|nios2_qsys|D_ctrl_unsigned_lo_imm16~q\,
	combout => \u_qsys|nios2_qsys|D_src2[31]~41_combout\);

-- Location: LCCOMB_X19_Y5_N10
\u_qsys|nios2_qsys|D_src2[31]~61\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_ctrl_logic~q\,
	datab => \u_qsys|nios2_qsys|E_regnum_b_cmp_D~q\,
	datac => \u_qsys|nios2_qsys|D_src2_reg[31]~88_combout\,
	datad => \u_qsys|nios2_qsys|E_logic_result[31]~13_combout\,
	combout => \u_qsys|nios2_qsys|D_src2[31]~61_combout\);

-- Location: LCCOMB_X19_Y5_N4
\u_qsys|nios2_qsys|D_src2[31]~62\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2_reg[31]~88_combout\,
	datab => \u_qsys|nios2_qsys|D_ctrl_b_is_dst~q\,
	datac => \u_qsys|nios2_qsys|D_ctrl_src2_choose_imm~q\,
	datad => \u_qsys|nios2_qsys|D_src2[31]~61_combout\,
	combout => \u_qsys|nios2_qsys|D_src2[31]~62_combout\);

-- Location: LCCOMB_X19_Y5_N6
\u_qsys|nios2_qsys|D_src2[31]~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(22),
	datab => \u_qsys|nios2_qsys|D_iw\(21),
	datac => \u_qsys|nios2_qsys|D_ctrl_src2_choose_imm~q\,
	datad => \u_qsys|nios2_qsys|Equal300~0_combout\,
	combout => \u_qsys|nios2_qsys|D_src2[31]~39_combout\);

-- Location: LCCOMB_X19_Y5_N22
\u_qsys|nios2_qsys|D_src2[31]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src2[31]~41_combout\,
	datab => \u_qsys|nios2_qsys|D_src2[31]~62_combout\,
	datac => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[32]~64_combout\,
	datad => \u_qsys|nios2_qsys|D_src2[31]~39_combout\,
	combout => \u_qsys|nios2_qsys|D_src2[31]~42_combout\);

-- Location: FF_X19_Y5_N23
\u_qsys|nios2_qsys|E_src2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src2[31]~42_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src2\(31));

-- Location: LCCOMB_X22_Y7_N0
\u_qsys|nios2_qsys|Add17|auto_generated|_~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src2\(31),
	datab => \u_qsys|nios2_qsys|E_ctrl_alu_signed_comparison~q\,
	datac => \u_qsys|nios2_qsys|E_ctrl_alu_subtract~q\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|_~11_combout\);

-- Location: LCCOMB_X21_Y6_N14
\u_qsys|nios2_qsys|Add17|auto_generated|result_int[32]~64\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_arith_src1\(31),
	datab => \u_qsys|nios2_qsys|Add17|auto_generated|_~11_combout\,
	datad => VCC,
	cin => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[31]~63\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[32]~64_combout\,
	cout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[32]~65\);

-- Location: LCCOMB_X17_Y11_N8
\u_qsys|nios2_qsys|D_src1_reg[31]~72\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_ctrl_logic~q\,
	datab => \u_qsys|nios2_qsys|E_alu_result~0_combout\,
	datac => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[32]~64_combout\,
	datad => \u_qsys|nios2_qsys|E_logic_result[31]~13_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[31]~72_combout\);

-- Location: LCCOMB_X17_Y11_N4
\u_qsys|nios2_qsys|D_src1_reg[31]~73\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[31]~92_combout\,
	datac => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(31),
	combout => \u_qsys|nios2_qsys|D_src1_reg[31]~73_combout\);

-- Location: LCCOMB_X17_Y11_N22
\u_qsys|nios2_qsys|D_src1_reg[31]~74\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	datab => \u_qsys|nios2_qsys|M_alu_result\(31),
	datac => \u_qsys|nios2_qsys|D_src1_reg[31]~73_combout\,
	datad => \u_qsys|nios2_qsys|W_wr_data\(31),
	combout => \u_qsys|nios2_qsys|D_src1_reg[31]~74_combout\);

-- Location: LCCOMB_X18_Y11_N20
\u_qsys|nios2_qsys|D_src1_reg[31]~75\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src1_reg[31]~72_combout\,
	datab => \u_qsys|nios2_qsys|D_src1_reg[2]~2_combout\,
	datac => \u_qsys|nios2_qsys|D_src1_reg[2]~3_combout\,
	datad => \u_qsys|nios2_qsys|D_src1_reg[31]~74_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[31]~75_combout\);

-- Location: FF_X18_Y11_N21
\u_qsys|nios2_qsys|E_src1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src1_reg[31]~75_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src1\(31));

-- Location: LCCOMB_X18_Y11_N2
\u_qsys|nios2_qsys|E_arith_src1[31]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|E_ctrl_alu_signed_comparison~q\,
	datad => \u_qsys|nios2_qsys|E_src1\(31),
	combout => \u_qsys|nios2_qsys|E_arith_src1\(31));

-- Location: LCCOMB_X21_Y6_N16
\u_qsys|nios2_qsys|Add17|auto_generated|result_int[33]~66\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_ctrl_alu_subtract~q\,
	cin => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[32]~65\,
	combout => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[33]~66_combout\);

-- Location: LCCOMB_X17_Y8_N6
\u_qsys|nios2_qsys|Equal306~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_logic_result[2]~17_combout\,
	datab => \u_qsys|nios2_qsys|E_logic_result[4]~18_combout\,
	datac => \u_qsys|nios2_qsys|E_logic_result[1]~16_combout\,
	datad => \u_qsys|nios2_qsys|E_logic_result[5]~19_combout\,
	combout => \u_qsys|nios2_qsys|Equal306~5_combout\);

-- Location: LCCOMB_X18_Y7_N8
\u_qsys|nios2_qsys|E_logic_result[7]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(7),
	datab => \u_qsys|nios2_qsys|E_src2\(7),
	datac => \u_qsys|nios2_qsys|E_logic_op\(1),
	datad => \u_qsys|nios2_qsys|E_logic_op\(0),
	combout => \u_qsys|nios2_qsys|E_logic_result[7]~21_combout\);

-- Location: LCCOMB_X17_Y8_N28
\u_qsys|nios2_qsys|E_logic_result[9]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(9),
	datab => \u_qsys|nios2_qsys|E_logic_op\(1),
	datac => \u_qsys|nios2_qsys|E_src2\(9),
	datad => \u_qsys|nios2_qsys|E_logic_op\(0),
	combout => \u_qsys|nios2_qsys|E_logic_result[9]~23_combout\);

-- Location: LCCOMB_X17_Y8_N14
\u_qsys|nios2_qsys|Equal306~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_logic_result[7]~21_combout\,
	datab => \u_qsys|nios2_qsys|E_logic_result[9]~23_combout\,
	datac => \u_qsys|nios2_qsys|E_logic_result[8]~22_combout\,
	datad => \u_qsys|nios2_qsys|E_logic_result[6]~20_combout\,
	combout => \u_qsys|nios2_qsys|Equal306~6_combout\);

-- Location: LCCOMB_X16_Y7_N26
\u_qsys|nios2_qsys|Equal306~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_logic_result[10]~24_combout\,
	datab => \u_qsys|nios2_qsys|E_logic_result[13]~27_combout\,
	datac => \u_qsys|nios2_qsys|E_logic_result[12]~26_combout\,
	datad => \u_qsys|nios2_qsys|E_logic_result[11]~25_combout\,
	combout => \u_qsys|nios2_qsys|Equal306~7_combout\);

-- Location: LCCOMB_X18_Y7_N12
\u_qsys|nios2_qsys|E_logic_result[15]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_logic_op\(0),
	datab => \u_qsys|nios2_qsys|E_src2\(15),
	datac => \u_qsys|nios2_qsys|E_logic_op\(1),
	datad => \u_qsys|nios2_qsys|E_src1\(15),
	combout => \u_qsys|nios2_qsys|E_logic_result[15]~29_combout\);

-- Location: LCCOMB_X18_Y7_N22
\u_qsys|nios2_qsys|E_logic_result[16]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_logic_op\(0),
	datab => \u_qsys|nios2_qsys|E_src1\(16),
	datac => \u_qsys|nios2_qsys|E_logic_op\(1),
	datad => \u_qsys|nios2_qsys|E_src2\(16),
	combout => \u_qsys|nios2_qsys|E_logic_result[16]~30_combout\);

-- Location: LCCOMB_X18_Y7_N2
\u_qsys|nios2_qsys|E_logic_result[14]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_logic_op\(0),
	datab => \u_qsys|nios2_qsys|E_src2\(14),
	datac => \u_qsys|nios2_qsys|E_logic_op\(1),
	datad => \u_qsys|nios2_qsys|E_src1\(14),
	combout => \u_qsys|nios2_qsys|E_logic_result[14]~28_combout\);

-- Location: LCCOMB_X18_Y7_N18
\u_qsys|nios2_qsys|Equal306~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_logic_result[15]~29_combout\,
	datab => \u_qsys|nios2_qsys|E_logic_result[17]~31_combout\,
	datac => \u_qsys|nios2_qsys|E_logic_result[16]~30_combout\,
	datad => \u_qsys|nios2_qsys|E_logic_result[14]~28_combout\,
	combout => \u_qsys|nios2_qsys|Equal306~8_combout\);

-- Location: LCCOMB_X17_Y8_N8
\u_qsys|nios2_qsys|Equal306~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Equal306~5_combout\,
	datab => \u_qsys|nios2_qsys|Equal306~6_combout\,
	datac => \u_qsys|nios2_qsys|Equal306~7_combout\,
	datad => \u_qsys|nios2_qsys|Equal306~8_combout\,
	combout => \u_qsys|nios2_qsys|Equal306~9_combout\);

-- Location: LCCOMB_X19_Y7_N10
\u_qsys|nios2_qsys|Equal306~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_logic_result[31]~13_combout\,
	datab => \u_qsys|nios2_qsys|E_logic_result[0]~15_combout\,
	datac => \u_qsys|nios2_qsys|E_logic_result[25]~14_combout\,
	datad => \u_qsys|nios2_qsys|E_logic_result[30]~12_combout\,
	combout => \u_qsys|nios2_qsys|Equal306~3_combout\);

-- Location: LCCOMB_X18_Y9_N16
\u_qsys|nios2_qsys|Equal306~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_logic_result[29]~11_combout\,
	datab => \u_qsys|nios2_qsys|E_logic_result[28]~10_combout\,
	datac => \u_qsys|nios2_qsys|E_logic_result[27]~9_combout\,
	datad => \u_qsys|nios2_qsys|E_logic_result[26]~8_combout\,
	combout => \u_qsys|nios2_qsys|Equal306~2_combout\);

-- Location: LCCOMB_X19_Y7_N4
\u_qsys|nios2_qsys|Equal306~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_logic_result[23]~5_combout\,
	datab => \u_qsys|nios2_qsys|E_logic_result[24]~6_combout\,
	datac => \u_qsys|nios2_qsys|E_logic_result[3]~7_combout\,
	datad => \u_qsys|nios2_qsys|E_logic_result[22]~4_combout\,
	combout => \u_qsys|nios2_qsys|Equal306~1_combout\);

-- Location: LCCOMB_X23_Y10_N22
\u_qsys|nios2_qsys|Equal306~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_logic_result[19]~1_combout\,
	datab => \u_qsys|nios2_qsys|E_logic_result[20]~2_combout\,
	datac => \u_qsys|nios2_qsys|E_logic_result[21]~3_combout\,
	datad => \u_qsys|nios2_qsys|E_logic_result[18]~0_combout\,
	combout => \u_qsys|nios2_qsys|Equal306~0_combout\);

-- Location: LCCOMB_X19_Y7_N20
\u_qsys|nios2_qsys|Equal306~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Equal306~3_combout\,
	datab => \u_qsys|nios2_qsys|Equal306~2_combout\,
	datac => \u_qsys|nios2_qsys|Equal306~1_combout\,
	datad => \u_qsys|nios2_qsys|Equal306~0_combout\,
	combout => \u_qsys|nios2_qsys|Equal306~4_combout\);

-- Location: LCCOMB_X16_Y5_N2
\u_qsys|nios2_qsys|E_br_result~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_compare_op\(1),
	datab => \u_qsys|nios2_qsys|Equal306~9_combout\,
	datac => \u_qsys|nios2_qsys|Equal306~4_combout\,
	datad => \u_qsys|nios2_qsys|E_compare_op\(0),
	combout => \u_qsys|nios2_qsys|E_br_result~0_combout\);

-- Location: LCCOMB_X16_Y5_N28
\u_qsys|nios2_qsys|E_br_result~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_compare_op\(1),
	datab => \u_qsys|nios2_qsys|E_compare_op\(0),
	datac => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[33]~66_combout\,
	datad => \u_qsys|nios2_qsys|E_br_result~0_combout\,
	combout => \u_qsys|nios2_qsys|E_br_result~1_combout\);

-- Location: LCCOMB_X16_Y5_N20
\u_qsys|nios2_qsys|E_br_mispredict\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_valid~0_combout\,
	datab => \u_qsys|nios2_qsys|E_br_result~1_combout\,
	datac => \u_qsys|nios2_qsys|E_ctrl_br_cond~q\,
	datad => \u_qsys|nios2_qsys|E_bht_data\(1),
	combout => \u_qsys|nios2_qsys|E_br_mispredict~combout\);

-- Location: FF_X16_Y5_N21
\u_qsys|nios2_qsys|M_br_mispredict\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_br_mispredict~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_br_mispredict~q\);

-- Location: LCCOMB_X16_Y5_N6
\u_qsys|nios2_qsys|M_br_mispredict~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|M_br_mispredict~q\,
	combout => \u_qsys|nios2_qsys|M_br_mispredict~_wirecell_combout\);

-- Location: LCCOMB_X16_Y5_N4
\u_qsys|nios2_qsys|M_br_cond_taken_history[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_stall~combout\,
	datab => \u_qsys|nios2_qsys|E_valid~1_combout\,
	datac => \u_qsys|nios2_qsys|E_ctrl_br_cond~q\,
	datad => \u_qsys|nios2_qsys|E_hbreak_req~combout\,
	combout => \u_qsys|nios2_qsys|M_br_cond_taken_history[0]~0_combout\);

-- Location: FF_X16_Y5_N29
\u_qsys|nios2_qsys|M_br_cond_taken_history[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_br_result~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|M_br_cond_taken_history[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_br_cond_taken_history\(0));

-- Location: LCCOMB_X16_Y8_N10
\u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[0]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_ctrl_crst~q\,
	datab => \u_qsys|nios2_qsys|E_ctrl_break~q\,
	datac => \u_qsys|nios2_qsys|E_extra_pc\(0),
	datad => \u_qsys|nios2_qsys|E_ctrl_exception~q\,
	combout => \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[0]~16_combout\);

-- Location: LCCOMB_X16_Y8_N16
\u_qsys|nios2_qsys|M_pipe_flush_waddr[0]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[0]~16_combout\,
	datab => \u_qsys|nios2_qsys|E_src1\(2),
	datad => \u_qsys|nios2_qsys|E_ctrl_jmp_indirect~q\,
	combout => \u_qsys|nios2_qsys|M_pipe_flush_waddr[0]~8_combout\);

-- Location: LCCOMB_X16_Y8_N4
\u_qsys|nios2_qsys|E_pc[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|D_pc\(0),
	combout => \u_qsys|nios2_qsys|E_pc[0]~feeder_combout\);

-- Location: FF_X16_Y8_N5
\u_qsys|nios2_qsys|E_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_pc[0]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_pc\(0));

-- Location: FF_X16_Y8_N17
\u_qsys|nios2_qsys|M_pipe_flush_waddr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_pipe_flush_waddr[0]~8_combout\,
	asdata => \u_qsys|nios2_qsys|E_pc\(0),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|E_hbreak_req~combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_pipe_flush_waddr\(0));

-- Location: LCCOMB_X14_Y5_N12
\u_qsys|nios2_qsys|F_bht_ptr_nxt[0]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_br_cond_taken_history\(0),
	datab => \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[0]~2_combout\,
	datac => \u_qsys|nios2_qsys|M_pipe_flush~q\,
	datad => \u_qsys|nios2_qsys|M_pipe_flush_waddr\(0),
	combout => \u_qsys|nios2_qsys|F_bht_ptr_nxt\(0));

-- Location: FF_X14_Y5_N13
\u_qsys|nios2_qsys|F_bht_ptr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_bht_ptr_nxt\(0),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|F_bht_ptr\(0));

-- Location: LCCOMB_X14_Y5_N24
\u_qsys|nios2_qsys|D_bht_ptr[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|F_bht_ptr\(0),
	combout => \u_qsys|nios2_qsys|D_bht_ptr[0]~feeder_combout\);

-- Location: FF_X14_Y5_N25
\u_qsys|nios2_qsys|D_bht_ptr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_bht_ptr[0]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_bht_ptr\(0));

-- Location: LCCOMB_X14_Y5_N2
\u_qsys|nios2_qsys|E_bht_ptr[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|D_bht_ptr\(0),
	combout => \u_qsys|nios2_qsys|E_bht_ptr[0]~feeder_combout\);

-- Location: FF_X14_Y5_N3
\u_qsys|nios2_qsys|E_bht_ptr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_bht_ptr[0]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_bht_ptr\(0));

-- Location: LCCOMB_X14_Y5_N30
\u_qsys|nios2_qsys|M_bht_ptr_unfiltered[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_bht_ptr\(0),
	combout => \u_qsys|nios2_qsys|M_bht_ptr_unfiltered[0]~feeder_combout\);

-- Location: FF_X14_Y5_N31
\u_qsys|nios2_qsys|M_bht_ptr_unfiltered[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_bht_ptr_unfiltered[0]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_bht_ptr_unfiltered\(0));

-- Location: LCCOMB_X16_Y5_N30
\u_qsys|nios2_qsys|M_br_cond_taken_history[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|M_br_cond_taken_history\(0),
	combout => \u_qsys|nios2_qsys|M_br_cond_taken_history[1]~feeder_combout\);

-- Location: FF_X16_Y5_N31
\u_qsys|nios2_qsys|M_br_cond_taken_history[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_br_cond_taken_history[1]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|M_br_cond_taken_history[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_br_cond_taken_history\(1));

-- Location: LCCOMB_X16_Y9_N10
\u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[1]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_ctrl_crst~q\,
	datab => \u_qsys|nios2_qsys|E_extra_pc\(1),
	datac => \u_qsys|nios2_qsys|E_ctrl_exception~q\,
	datad => \u_qsys|nios2_qsys|E_ctrl_break~q\,
	combout => \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[1]~17_combout\);

-- Location: LCCOMB_X16_Y9_N8
\u_qsys|nios2_qsys|M_pipe_flush_waddr[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(3),
	datab => \u_qsys|nios2_qsys|E_ctrl_jmp_indirect~q\,
	datad => \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[1]~17_combout\,
	combout => \u_qsys|nios2_qsys|M_pipe_flush_waddr[1]~7_combout\);

-- Location: LCCOMB_X16_Y9_N4
\u_qsys|nios2_qsys|E_pc[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|D_pc\(1),
	combout => \u_qsys|nios2_qsys|E_pc[1]~feeder_combout\);

-- Location: FF_X16_Y9_N5
\u_qsys|nios2_qsys|E_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_pc[1]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_pc\(1));

-- Location: FF_X16_Y9_N9
\u_qsys|nios2_qsys|M_pipe_flush_waddr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_pipe_flush_waddr[1]~7_combout\,
	asdata => \u_qsys|nios2_qsys|E_pc\(1),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|E_hbreak_req~combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_pipe_flush_waddr\(1));

-- Location: LCCOMB_X14_Y5_N0
\u_qsys|nios2_qsys|F_bht_ptr_nxt[1]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[1]~6_combout\,
	datab => \u_qsys|nios2_qsys|M_br_cond_taken_history\(1),
	datac => \u_qsys|nios2_qsys|M_pipe_flush~q\,
	datad => \u_qsys|nios2_qsys|M_pipe_flush_waddr\(1),
	combout => \u_qsys|nios2_qsys|F_bht_ptr_nxt\(1));

-- Location: FF_X14_Y5_N1
\u_qsys|nios2_qsys|F_bht_ptr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_bht_ptr_nxt\(1),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|F_bht_ptr\(1));

-- Location: LCCOMB_X14_Y5_N18
\u_qsys|nios2_qsys|D_bht_ptr[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|F_bht_ptr\(1),
	combout => \u_qsys|nios2_qsys|D_bht_ptr[1]~feeder_combout\);

-- Location: FF_X14_Y5_N19
\u_qsys|nios2_qsys|D_bht_ptr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_bht_ptr[1]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_bht_ptr\(1));

-- Location: LCCOMB_X14_Y5_N22
\u_qsys|nios2_qsys|E_bht_ptr[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|D_bht_ptr\(1),
	combout => \u_qsys|nios2_qsys|E_bht_ptr[1]~feeder_combout\);

-- Location: FF_X14_Y5_N23
\u_qsys|nios2_qsys|E_bht_ptr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_bht_ptr[1]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_bht_ptr\(1));

-- Location: FF_X14_Y5_N9
\u_qsys|nios2_qsys|M_bht_ptr_unfiltered[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_bht_ptr\(1),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_bht_ptr_unfiltered\(1));

-- Location: FF_X16_Y5_N17
\u_qsys|nios2_qsys|M_br_cond_taken_history[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_br_cond_taken_history\(1),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|M_br_cond_taken_history[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_br_cond_taken_history\(2));

-- Location: LCCOMB_X11_Y7_N10
\u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[2]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_extra_pc\(2),
	datab => \u_qsys|nios2_qsys|E_ctrl_crst~q\,
	datac => \u_qsys|nios2_qsys|E_ctrl_exception~q\,
	datad => \u_qsys|nios2_qsys|E_ctrl_break~q\,
	combout => \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[2]~18_combout\);

-- Location: LCCOMB_X11_Y7_N8
\u_qsys|nios2_qsys|M_pipe_flush_waddr[2]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[2]~18_combout\,
	datab => \u_qsys|nios2_qsys|E_src1\(4),
	datad => \u_qsys|nios2_qsys|E_ctrl_jmp_indirect~q\,
	combout => \u_qsys|nios2_qsys|M_pipe_flush_waddr[2]~9_combout\);

-- Location: LCCOMB_X11_Y7_N26
\u_qsys|nios2_qsys|E_pc[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|D_pc\(2),
	combout => \u_qsys|nios2_qsys|E_pc[2]~feeder_combout\);

-- Location: FF_X11_Y7_N27
\u_qsys|nios2_qsys|E_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_pc[2]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_pc\(2));

-- Location: FF_X11_Y7_N9
\u_qsys|nios2_qsys|M_pipe_flush_waddr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_pipe_flush_waddr[2]~9_combout\,
	asdata => \u_qsys|nios2_qsys|E_pc\(2),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|E_hbreak_req~combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_pipe_flush_waddr\(2));

-- Location: LCCOMB_X14_Y7_N28
\u_qsys|nios2_qsys|F_bht_ptr_nxt[2]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[2]~10_combout\,
	datab => \u_qsys|nios2_qsys|M_br_cond_taken_history\(2),
	datac => \u_qsys|nios2_qsys|M_pipe_flush_waddr\(2),
	datad => \u_qsys|nios2_qsys|M_pipe_flush~q\,
	combout => \u_qsys|nios2_qsys|F_bht_ptr_nxt\(2));

-- Location: FF_X14_Y7_N29
\u_qsys|nios2_qsys|F_bht_ptr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_bht_ptr_nxt\(2),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|F_bht_ptr\(2));

-- Location: LCCOMB_X14_Y7_N10
\u_qsys|nios2_qsys|D_bht_ptr[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|F_bht_ptr\(2),
	combout => \u_qsys|nios2_qsys|D_bht_ptr[2]~feeder_combout\);

-- Location: FF_X14_Y7_N11
\u_qsys|nios2_qsys|D_bht_ptr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_bht_ptr[2]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_bht_ptr\(2));

-- Location: LCCOMB_X14_Y7_N22
\u_qsys|nios2_qsys|E_bht_ptr[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|D_bht_ptr\(2),
	combout => \u_qsys|nios2_qsys|E_bht_ptr[2]~feeder_combout\);

-- Location: FF_X14_Y7_N23
\u_qsys|nios2_qsys|E_bht_ptr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_bht_ptr[2]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_bht_ptr\(2));

-- Location: FF_X14_Y7_N9
\u_qsys|nios2_qsys|M_bht_ptr_unfiltered[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_bht_ptr\(2),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_bht_ptr_unfiltered\(2));

-- Location: LCCOMB_X16_Y5_N10
\u_qsys|nios2_qsys|M_br_cond_taken_history[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|M_br_cond_taken_history\(2),
	combout => \u_qsys|nios2_qsys|M_br_cond_taken_history[3]~feeder_combout\);

-- Location: FF_X16_Y5_N11
\u_qsys|nios2_qsys|M_br_cond_taken_history[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_br_cond_taken_history[3]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|M_br_cond_taken_history[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_br_cond_taken_history\(3));

-- Location: LCCOMB_X11_Y7_N6
\u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[3]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_extra_pc\(3),
	datab => \u_qsys|nios2_qsys|E_ctrl_crst~q\,
	datac => \u_qsys|nios2_qsys|E_ctrl_exception~q\,
	datad => \u_qsys|nios2_qsys|E_ctrl_break~q\,
	combout => \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[3]~5_combout\);

-- Location: LCCOMB_X11_Y7_N30
\u_qsys|nios2_qsys|M_pipe_flush_waddr[3]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[3]~5_combout\,
	datab => \u_qsys|nios2_qsys|E_src1\(5),
	datad => \u_qsys|nios2_qsys|E_ctrl_jmp_indirect~q\,
	combout => \u_qsys|nios2_qsys|M_pipe_flush_waddr[3]~0_combout\);

-- Location: LCCOMB_X11_Y7_N4
\u_qsys|nios2_qsys|E_pc[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|D_pc\(3),
	combout => \u_qsys|nios2_qsys|E_pc[3]~feeder_combout\);

-- Location: FF_X11_Y7_N5
\u_qsys|nios2_qsys|E_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_pc[3]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_pc\(3));

-- Location: FF_X11_Y7_N31
\u_qsys|nios2_qsys|M_pipe_flush_waddr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_pipe_flush_waddr[3]~0_combout\,
	asdata => \u_qsys|nios2_qsys|E_pc\(3),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|E_hbreak_req~combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_pipe_flush_waddr\(3));

-- Location: LCCOMB_X12_Y6_N14
\u_qsys|nios2_qsys|F_bht_ptr_nxt[3]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_br_cond_taken_history\(3),
	datab => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[0]~2_combout\,
	datac => \u_qsys|nios2_qsys|M_pipe_flush_waddr\(3),
	datad => \u_qsys|nios2_qsys|M_pipe_flush~q\,
	combout => \u_qsys|nios2_qsys|F_bht_ptr_nxt\(3));

-- Location: FF_X12_Y6_N15
\u_qsys|nios2_qsys|F_bht_ptr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_bht_ptr_nxt\(3),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|F_bht_ptr\(3));

-- Location: LCCOMB_X14_Y3_N28
\u_qsys|nios2_qsys|D_bht_ptr[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|F_bht_ptr\(3),
	combout => \u_qsys|nios2_qsys|D_bht_ptr[3]~feeder_combout\);

-- Location: FF_X14_Y3_N29
\u_qsys|nios2_qsys|D_bht_ptr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_bht_ptr[3]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_bht_ptr\(3));

-- Location: LCCOMB_X14_Y3_N2
\u_qsys|nios2_qsys|E_bht_ptr[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|D_bht_ptr\(3),
	combout => \u_qsys|nios2_qsys|E_bht_ptr[3]~feeder_combout\);

-- Location: FF_X14_Y3_N3
\u_qsys|nios2_qsys|E_bht_ptr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_bht_ptr[3]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_bht_ptr\(3));

-- Location: LCCOMB_X14_Y3_N24
\u_qsys|nios2_qsys|M_bht_ptr_unfiltered[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_bht_ptr\(3),
	combout => \u_qsys|nios2_qsys|M_bht_ptr_unfiltered[3]~feeder_combout\);

-- Location: FF_X14_Y3_N25
\u_qsys|nios2_qsys|M_bht_ptr_unfiltered[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_bht_ptr_unfiltered[3]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_bht_ptr_unfiltered\(3));

-- Location: LCCOMB_X16_Y5_N12
\u_qsys|nios2_qsys|M_br_cond_taken_history[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|M_br_cond_taken_history\(3),
	combout => \u_qsys|nios2_qsys|M_br_cond_taken_history[4]~feeder_combout\);

-- Location: FF_X16_Y5_N13
\u_qsys|nios2_qsys|M_br_cond_taken_history[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_br_cond_taken_history[4]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|M_br_cond_taken_history[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_br_cond_taken_history\(4));

-- Location: LCCOMB_X11_Y7_N28
\u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[4]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_extra_pc\(4),
	datab => \u_qsys|nios2_qsys|E_ctrl_crst~q\,
	datac => \u_qsys|nios2_qsys|E_ctrl_exception~q\,
	datad => \u_qsys|nios2_qsys|E_ctrl_break~q\,
	combout => \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[4]~6_combout\);

-- Location: LCCOMB_X11_Y7_N16
\u_qsys|nios2_qsys|M_pipe_flush_waddr[4]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[4]~6_combout\,
	datab => \u_qsys|nios2_qsys|E_src1\(6),
	datad => \u_qsys|nios2_qsys|E_ctrl_jmp_indirect~q\,
	combout => \u_qsys|nios2_qsys|M_pipe_flush_waddr[4]~1_combout\);

-- Location: LCCOMB_X11_Y12_N6
\u_qsys|nios2_qsys|E_pc[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|D_pc\(4),
	combout => \u_qsys|nios2_qsys|E_pc[4]~feeder_combout\);

-- Location: FF_X11_Y12_N7
\u_qsys|nios2_qsys|E_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_pc[4]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_pc\(4));

-- Location: FF_X11_Y7_N17
\u_qsys|nios2_qsys|M_pipe_flush_waddr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_pipe_flush_waddr[4]~1_combout\,
	asdata => \u_qsys|nios2_qsys|E_pc\(4),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|E_hbreak_req~combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_pipe_flush_waddr\(4));

-- Location: LCCOMB_X12_Y6_N2
\u_qsys|nios2_qsys|F_bht_ptr_nxt[4]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_br_cond_taken_history\(4),
	datab => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[1]~6_combout\,
	datac => \u_qsys|nios2_qsys|M_pipe_flush_waddr\(4),
	datad => \u_qsys|nios2_qsys|M_pipe_flush~q\,
	combout => \u_qsys|nios2_qsys|F_bht_ptr_nxt\(4));

-- Location: FF_X12_Y6_N3
\u_qsys|nios2_qsys|F_bht_ptr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_bht_ptr_nxt\(4),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|F_bht_ptr\(4));

-- Location: LCCOMB_X12_Y6_N20
\u_qsys|nios2_qsys|D_bht_ptr[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|F_bht_ptr\(4),
	combout => \u_qsys|nios2_qsys|D_bht_ptr[4]~feeder_combout\);

-- Location: FF_X12_Y6_N21
\u_qsys|nios2_qsys|D_bht_ptr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_bht_ptr[4]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_bht_ptr\(4));

-- Location: LCCOMB_X13_Y6_N18
\u_qsys|nios2_qsys|E_bht_ptr[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|D_bht_ptr\(4),
	combout => \u_qsys|nios2_qsys|E_bht_ptr[4]~feeder_combout\);

-- Location: FF_X13_Y6_N19
\u_qsys|nios2_qsys|E_bht_ptr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_bht_ptr[4]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_bht_ptr\(4));

-- Location: LCCOMB_X13_Y6_N30
\u_qsys|nios2_qsys|M_bht_ptr_unfiltered[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_bht_ptr\(4),
	combout => \u_qsys|nios2_qsys|M_bht_ptr_unfiltered[4]~feeder_combout\);

-- Location: FF_X13_Y6_N31
\u_qsys|nios2_qsys|M_bht_ptr_unfiltered[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_bht_ptr_unfiltered[4]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_bht_ptr_unfiltered\(4));

-- Location: LCCOMB_X11_Y7_N2
\u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[5]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_extra_pc\(5),
	datab => \u_qsys|nios2_qsys|E_ctrl_crst~q\,
	datac => \u_qsys|nios2_qsys|E_ctrl_exception~q\,
	datad => \u_qsys|nios2_qsys|E_ctrl_break~q\,
	combout => \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[5]~7_combout\);

-- Location: LCCOMB_X13_Y5_N12
\u_qsys|nios2_qsys|M_pipe_flush_waddr[5]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[5]~7_combout\,
	datab => \u_qsys|nios2_qsys|E_src1\(7),
	datad => \u_qsys|nios2_qsys|E_ctrl_jmp_indirect~q\,
	combout => \u_qsys|nios2_qsys|M_pipe_flush_waddr[5]~2_combout\);

-- Location: LCCOMB_X13_Y5_N26
\u_qsys|nios2_qsys|E_pc[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|D_pc\(5),
	combout => \u_qsys|nios2_qsys|E_pc[5]~feeder_combout\);

-- Location: FF_X13_Y5_N27
\u_qsys|nios2_qsys|E_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_pc[5]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_pc\(5));

-- Location: FF_X13_Y5_N13
\u_qsys|nios2_qsys|M_pipe_flush_waddr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_pipe_flush_waddr[5]~2_combout\,
	asdata => \u_qsys|nios2_qsys|E_pc\(5),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|E_hbreak_req~combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_pipe_flush_waddr\(5));

-- Location: LCCOMB_X16_Y5_N22
\u_qsys|nios2_qsys|M_br_cond_taken_history[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|M_br_cond_taken_history\(4),
	combout => \u_qsys|nios2_qsys|M_br_cond_taken_history[5]~feeder_combout\);

-- Location: FF_X16_Y5_N23
\u_qsys|nios2_qsys|M_br_cond_taken_history[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_br_cond_taken_history[5]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|M_br_cond_taken_history[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_br_cond_taken_history\(5));

-- Location: LCCOMB_X13_Y5_N24
\u_qsys|nios2_qsys|F_bht_ptr_nxt[5]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_pipe_flush_waddr\(5),
	datab => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[2]~10_combout\,
	datac => \u_qsys|nios2_qsys|M_pipe_flush~q\,
	datad => \u_qsys|nios2_qsys|M_br_cond_taken_history\(5),
	combout => \u_qsys|nios2_qsys|F_bht_ptr_nxt\(5));

-- Location: FF_X13_Y5_N25
\u_qsys|nios2_qsys|F_bht_ptr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_bht_ptr_nxt\(5),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|F_bht_ptr\(5));

-- Location: LCCOMB_X14_Y6_N12
\u_qsys|nios2_qsys|D_bht_ptr[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|F_bht_ptr\(5),
	combout => \u_qsys|nios2_qsys|D_bht_ptr[5]~feeder_combout\);

-- Location: FF_X14_Y6_N13
\u_qsys|nios2_qsys|D_bht_ptr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_bht_ptr[5]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_bht_ptr\(5));

-- Location: LCCOMB_X14_Y6_N26
\u_qsys|nios2_qsys|E_bht_ptr[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|D_bht_ptr\(5),
	combout => \u_qsys|nios2_qsys|E_bht_ptr[5]~feeder_combout\);

-- Location: FF_X14_Y6_N27
\u_qsys|nios2_qsys|E_bht_ptr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_bht_ptr[5]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_bht_ptr\(5));

-- Location: FF_X12_Y5_N7
\u_qsys|nios2_qsys|M_bht_ptr_unfiltered[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_bht_ptr\(5),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_bht_ptr_unfiltered\(5));

-- Location: LCCOMB_X12_Y5_N24
\u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[3]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc_plus_one[6]~12_combout\,
	datab => \u_qsys|nios2_qsys|F_pc[11]~0_combout\,
	datac => \u_qsys|nios2_qsys|F_pc[11]~1_combout\,
	datad => \u_qsys|nios2_qsys|D_br_taken_waddr_partial\(6),
	combout => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[3]~12_combout\);

-- Location: LCCOMB_X12_Y5_N20
\u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[3]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(12),
	datab => \u_qsys|nios2_qsys|F_pc[11]~0_combout\,
	datac => \u_qsys|nios2_qsys|D_pc\(6),
	datad => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[3]~12_combout\,
	combout => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[3]~13_combout\);

-- Location: LCCOMB_X13_Y5_N6
\u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[3]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_valid_jmp_indirect~q\,
	datab => \u_qsys|nios2_qsys|E_src1\(8),
	datac => \u_qsys|nios2_qsys|M_pipe_flush~q\,
	datad => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[3]~13_combout\,
	combout => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[3]~14_combout\);

-- Location: FF_X16_Y5_N9
\u_qsys|nios2_qsys|M_br_cond_taken_history[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_br_cond_taken_history\(5),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|M_br_cond_taken_history[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_br_cond_taken_history\(6));

-- Location: LCCOMB_X13_Y5_N4
\u_qsys|nios2_qsys|F_bht_ptr_nxt[6]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[3]~14_combout\,
	datab => \u_qsys|nios2_qsys|M_pipe_flush_waddr\(6),
	datac => \u_qsys|nios2_qsys|M_pipe_flush~q\,
	datad => \u_qsys|nios2_qsys|M_br_cond_taken_history\(6),
	combout => \u_qsys|nios2_qsys|F_bht_ptr_nxt\(6));

-- Location: FF_X13_Y5_N5
\u_qsys|nios2_qsys|F_bht_ptr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_bht_ptr_nxt\(6),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|F_bht_ptr\(6));

-- Location: FF_X14_Y7_N13
\u_qsys|nios2_qsys|D_bht_ptr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|F_bht_ptr\(6),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_bht_ptr\(6));

-- Location: LCCOMB_X14_Y7_N0
\u_qsys|nios2_qsys|E_bht_ptr[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|D_bht_ptr\(6),
	combout => \u_qsys|nios2_qsys|E_bht_ptr[6]~feeder_combout\);

-- Location: FF_X14_Y7_N1
\u_qsys|nios2_qsys|E_bht_ptr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_bht_ptr[6]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_bht_ptr\(6));

-- Location: LCCOMB_X14_Y7_N26
\u_qsys|nios2_qsys|M_bht_ptr_unfiltered[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_bht_ptr\(6),
	combout => \u_qsys|nios2_qsys|M_bht_ptr_unfiltered[6]~feeder_combout\);

-- Location: FF_X14_Y7_N27
\u_qsys|nios2_qsys|M_bht_ptr_unfiltered[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_bht_ptr_unfiltered[6]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_bht_ptr_unfiltered\(6));

-- Location: FF_X16_Y5_N19
\u_qsys|nios2_qsys|M_br_cond_taken_history[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_br_cond_taken_history\(6),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|M_br_cond_taken_history[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_br_cond_taken_history\(7));

-- Location: FF_X12_Y4_N19
\u_qsys|nios2_qsys|D_br_taken_waddr_partial[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_br_taken_waddr_partial[7]~25_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_br_taken_waddr_partial\(7));

-- Location: FF_X11_Y5_N15
\u_qsys|nios2_qsys|D_pc_plus_one[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_pc_plus_one[7]~14_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_pc_plus_one\(7));

-- Location: LCCOMB_X12_Y5_N16
\u_qsys|nios2_qsys|D_extra_pc[7]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_ctrl_br_cond_nxt~1_combout\,
	datab => \u_qsys|nios2_qsys|D_br_taken_waddr_partial\(7),
	datac => \u_qsys|nios2_qsys|D_pc_plus_one\(7),
	datad => \u_qsys|nios2_qsys|D_bht_data\(1),
	combout => \u_qsys|nios2_qsys|D_extra_pc[7]~7_combout\);

-- Location: FF_X12_Y5_N17
\u_qsys|nios2_qsys|E_extra_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_extra_pc[7]~7_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_extra_pc\(7));

-- Location: LCCOMB_X13_Y7_N14
\u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[7]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_extra_pc\(7),
	datab => \u_qsys|nios2_qsys|E_ctrl_exception~q\,
	datac => \u_qsys|nios2_qsys|E_ctrl_break~q\,
	datad => \u_qsys|nios2_qsys|E_ctrl_crst~q\,
	combout => \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[7]~9_combout\);

-- Location: LCCOMB_X13_Y5_N10
\u_qsys|nios2_qsys|M_pipe_flush_waddr[7]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[7]~9_combout\,
	datab => \u_qsys|nios2_qsys|E_src1\(9),
	datad => \u_qsys|nios2_qsys|E_ctrl_jmp_indirect~q\,
	combout => \u_qsys|nios2_qsys|M_pipe_flush_waddr[7]~4_combout\);

-- Location: LCCOMB_X13_Y5_N22
\u_qsys|nios2_qsys|E_pc[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|D_pc\(7),
	combout => \u_qsys|nios2_qsys|E_pc[7]~feeder_combout\);

-- Location: FF_X13_Y5_N23
\u_qsys|nios2_qsys|E_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_pc[7]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_pc\(7));

-- Location: FF_X13_Y5_N11
\u_qsys|nios2_qsys|M_pipe_flush_waddr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_pipe_flush_waddr[7]~4_combout\,
	asdata => \u_qsys|nios2_qsys|E_pc\(7),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|E_hbreak_req~combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_pipe_flush_waddr\(7));

-- Location: LCCOMB_X13_Y5_N18
\u_qsys|nios2_qsys|F_bht_ptr_nxt[7]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_br_cond_taken_history\(7),
	datab => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[4]~18_combout\,
	datac => \u_qsys|nios2_qsys|M_pipe_flush~q\,
	datad => \u_qsys|nios2_qsys|M_pipe_flush_waddr\(7),
	combout => \u_qsys|nios2_qsys|F_bht_ptr_nxt\(7));

-- Location: FF_X13_Y5_N19
\u_qsys|nios2_qsys|F_bht_ptr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_bht_ptr_nxt\(7),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|F_bht_ptr\(7));

-- Location: LCCOMB_X13_Y5_N20
\u_qsys|nios2_qsys|D_bht_ptr[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|F_bht_ptr\(7),
	combout => \u_qsys|nios2_qsys|D_bht_ptr[7]~feeder_combout\);

-- Location: FF_X13_Y5_N21
\u_qsys|nios2_qsys|D_bht_ptr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_bht_ptr[7]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_bht_ptr\(7));

-- Location: LCCOMB_X13_Y6_N28
\u_qsys|nios2_qsys|E_bht_ptr[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|D_bht_ptr\(7),
	combout => \u_qsys|nios2_qsys|E_bht_ptr[7]~feeder_combout\);

-- Location: FF_X13_Y6_N29
\u_qsys|nios2_qsys|E_bht_ptr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_bht_ptr[7]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_bht_ptr\(7));

-- Location: LCCOMB_X13_Y6_N16
\u_qsys|nios2_qsys|M_bht_ptr_unfiltered[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_bht_ptr\(7),
	combout => \u_qsys|nios2_qsys|M_bht_ptr_unfiltered[7]~feeder_combout\);

-- Location: FF_X13_Y6_N17
\u_qsys|nios2_qsys|M_bht_ptr_unfiltered[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_bht_ptr_unfiltered[7]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_bht_ptr_unfiltered\(7));

-- Location: LCCOMB_X16_Y5_N24
\u_qsys|nios2_qsys|M_bht_data[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_bht_data\(1),
	combout => \u_qsys|nios2_qsys|M_bht_data[1]~feeder_combout\);

-- Location: FF_X16_Y5_N25
\u_qsys|nios2_qsys|M_bht_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_bht_data[1]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_bht_data\(1));

-- Location: M9K_X15_Y1_N0
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_bht|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000010000000030000000010000000000000000010000000020000000020000000020000000020000000030000000020000000030000000030000000010000000020000000010000000010000000010000000010000000030000000030000000000000000010000000030000000020000000030000000020000000020000",
	mem_init3 => X"00003000000002000000001000000001000000002000000001000000002000000003000000000000000000000000003000000001000000001000000001000000000000000003000000001000000000000000003000000000000000000000000003000000000000000000000000002000000003000000002000000000000000002000000001000000002000000003000000001000000001000000003000000002000000002000000002000000002000000003000000002000000000000000003000000002000000001000000003000000003000000003000000002000000001000000001000000001000000000000000000000000002000000003000000002000",
	mem_init2 => X"00000100000000100000000200000000000000000000000000300000000100000000000000000000000000200000000200000000300000000200000000300000000300000000200000000200000000000000000300000000300000000000000000300000000300000000200000000100000000300000000200000000200000000100000000200000000000000000200000000100000000300000000000000000000000000000000000300000000300000000300000000300000000300000000000000000300000000300000000100000000100000000000000000300000000100000000000000000000000000100000000100000000000000000200000000200",
	mem_init1 => X"00000000000000000000000000000000020000000030000000020000000010000000020000000010000000030000000020000000010000000000000000010000000020000000030000000010000000010000000010000000030000000030000000000000000020000000020000000030000000020000000030000000000000000010000000020000000020000000030000000030000000000000000010000000020000000010000000030000000000000000030000000020000000010000000020000000010000000020000000030000000010000000010000000030000000020000000030000000000000000030000000020000000020000000000000000020",
	mem_init0 => X"00000002000000003000000002000000000000000000000000001000000000000000000000000000000000001000000002000000000000000001000000003000000003000000001000000001000000001000000001000000001000000003000000002000000000000000003000000002000000000000000002000000001000000002000000000000000002000000003000000000000000001000000003000000003000000001000000003000000000000000003000000002000000003000000001000000000000000001000000002000000003000000002000000000000000002000000002000000003000000001000000002000000003000000003000000001",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "system_qsys_nios2_qsys_bht_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "system_qsys:u_qsys|system_qsys_nios2_qsys:nios2_qsys|system_qsys_nios2_qsys_bht_module:system_qsys_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_gph1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 2,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 8,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 2,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|nios2_qsys|M_bht_wr_en_unfiltered~combout\,
	portbre => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	clr0 => \u_qsys|rst_controller|r_sync_rst~clkctrl_outclk\,
	portadatain => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_bht|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_bht|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X11_Y4_N0
\u_qsys|nios2_qsys|E_bht_data[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|D_bht_data\(0),
	combout => \u_qsys|nios2_qsys|E_bht_data[0]~feeder_combout\);

-- Location: FF_X11_Y4_N1
\u_qsys|nios2_qsys|E_bht_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_bht_data[0]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_bht_data\(0));

-- Location: FF_X16_Y5_N27
\u_qsys|nios2_qsys|M_bht_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_bht_data\(0),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_bht_data\(0));

-- Location: LCCOMB_X16_Y5_N26
\u_qsys|nios2_qsys|M_bht_wr_data_unfiltered[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_bht_data\(1),
	datab => \u_qsys|nios2_qsys|M_br_mispredict~q\,
	datac => \u_qsys|nios2_qsys|M_bht_data\(0),
	combout => \u_qsys|nios2_qsys|M_bht_wr_data_unfiltered[1]~0_combout\);

-- Location: LCCOMB_X12_Y7_N30
\u_qsys|nios2_qsys|D_extra_pc[12]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_bht_data\(1),
	datab => \u_qsys|nios2_qsys|D_pc_plus_one\(12),
	datac => \u_qsys|nios2_qsys|E_ctrl_br_cond_nxt~1_combout\,
	datad => \u_qsys|nios2_qsys|Add1~6_combout\,
	combout => \u_qsys|nios2_qsys|D_extra_pc[12]~3_combout\);

-- Location: FF_X12_Y7_N31
\u_qsys|nios2_qsys|E_extra_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_extra_pc[12]~3_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_extra_pc\(12));

-- Location: LCCOMB_X18_Y7_N10
\u_qsys|nios2_qsys|E_alu_result[14]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_ctrl_logic~q\,
	datab => \u_qsys|nios2_qsys|E_extra_pc\(12),
	datac => \u_qsys|nios2_qsys|E_ctrl_retaddr~q\,
	datad => \u_qsys|nios2_qsys|E_logic_result[14]~28_combout\,
	combout => \u_qsys|nios2_qsys|E_alu_result[14]~4_combout\);

-- Location: LCCOMB_X19_Y10_N16
\u_qsys|nios2_qsys|E_alu_result[14]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_alu_result[14]~4_combout\,
	datac => \u_qsys|nios2_qsys|E_alu_result~0_combout\,
	datad => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[15]~30_combout\,
	combout => \u_qsys|nios2_qsys|E_alu_result\(14));

-- Location: FF_X19_Y10_N17
\u_qsys|nios2_qsys|M_alu_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_alu_result\(14),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_alu_result\(14));

-- Location: LCCOMB_X13_Y12_N12
\u_qsys|nios2_qsys|d_address_tag_field[3]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_alu_result\(14),
	datab => \u_qsys|nios2_qsys|d_address_tag_field_nxt~0_combout\,
	datad => \u_qsys|nios2_qsys|A_mem_baddr\(14),
	combout => \u_qsys|nios2_qsys|d_address_tag_field[3]~2_combout\);

-- Location: LCCOMB_X12_Y12_N18
\u_qsys|nios2_qsys|A_dc_actual_tag[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_tag|the_altsyncram|auto_generated|q_b\(3),
	combout => \u_qsys|nios2_qsys|A_dc_actual_tag[3]~feeder_combout\);

-- Location: FF_X12_Y12_N19
\u_qsys|nios2_qsys|A_dc_actual_tag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_actual_tag[3]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_actual_tag\(3));

-- Location: LCCOMB_X12_Y12_N6
\u_qsys|nios2_qsys|A_dc_wb_tag[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|A_dc_actual_tag\(3),
	combout => \u_qsys|nios2_qsys|A_dc_wb_tag[3]~feeder_combout\);

-- Location: FF_X12_Y12_N7
\u_qsys|nios2_qsys|A_dc_wb_tag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_wb_tag[3]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_wb_tag\(3));

-- Location: FF_X13_Y12_N13
\u_qsys|nios2_qsys|d_address_tag_field[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_address_tag_field[3]~2_combout\,
	asdata => \u_qsys|nios2_qsys|A_dc_wb_tag\(3),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_address_tag_field\(3));

-- Location: LCCOMB_X28_Y16_N26
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data[50]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(50) = (\u_qsys|nios2_qsys|d_address_tag_field\(3) & ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1)) # ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0) & 
-- \u_qsys|nios2_qsys|ic_fill_tag\(2))))) # (!\u_qsys|nios2_qsys|d_address_tag_field\(3) & (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0) & ((\u_qsys|nios2_qsys|ic_fill_tag\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_address_tag_field\(3),
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|ic_fill_tag\(2),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(50));

-- Location: FF_X28_Y16_N27
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|src_data\(50),
	ena => \u_qsys|rst_controller|ALT_INV_r_early_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2));

-- Location: LCCOMB_X26_Y7_N22
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result4w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result4w~0_combout\ = ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a100\))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a68\))) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a68\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a100\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result4w~0_combout\);

-- Location: LCCOMB_X26_Y7_N12
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1634w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1634w[0]~0_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)) # 
-- ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a36\)) # 
-- (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a36\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a4\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1634w[0]~0_combout\);

-- Location: LCCOMB_X26_Y7_N8
\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result4w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result4w~1_combout\ = (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a132\)) # (!\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2) & 
-- (((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result4w~0_combout\ & \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1634w[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(2),
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a132\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result4w~0_combout\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|w_mux_outputs1634w[0]~0_combout\,
	combout => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result4w~1_combout\);

-- Location: LCCOMB_X26_Y15_N22
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[4]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[4]~71_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~37_combout\) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(4))))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & (\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(4),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~37_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[4]~71_combout\);

-- Location: LCCOMB_X29_Y15_N22
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(4) = (\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[4]~71_combout\) # ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result4w~1_combout\ & 
-- (\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result4w~1_combout\,
	datab => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datac => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0),
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[4]~71_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(4));

-- Location: FF_X29_Y15_N23
\u_qsys|nios2_qsys|i_readdata_d1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(4),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|i_readdata_d1\(4));

-- Location: LCCOMB_X28_Y12_N22
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[5]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[5]~70_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(5)) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~29_combout\ & \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~29_combout\ & ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~29_combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(5),
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[5]~70_combout\);

-- Location: LCCOMB_X28_Y12_N20
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(5) = (\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[5]~70_combout\) # ((\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result5w~1_combout\ & \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[5]~70_combout\,
	datab => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result5w~1_combout\,
	datad => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(5));

-- Location: FF_X28_Y12_N21
\u_qsys|nios2_qsys|i_readdata_d1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(5),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|i_readdata_d1\(5));

-- Location: LCCOMB_X25_Y15_N24
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[11]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[11]~69_combout\ = (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~49_combout\ & ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\) # 
-- ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(11) & \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))) # 
-- (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~49_combout\ & (((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(11) & 
-- \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~49_combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(11),
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[11]~69_combout\);

-- Location: LCCOMB_X25_Y15_N4
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(11) = (\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[11]~69_combout\) # ((\u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0) & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result11w~1_combout\ & \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0),
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result11w~1_combout\,
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[11]~69_combout\,
	datad => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(11));

-- Location: FF_X25_Y15_N5
\u_qsys|nios2_qsys|i_readdata_d1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(11),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|i_readdata_d1\(11));

-- Location: LCCOMB_X25_Y18_N28
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[12]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[12]~68_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(12)) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~41_combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(12),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~41_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[12]~68_combout\);

-- Location: LCCOMB_X25_Y14_N16
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(12) = (\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[12]~68_combout\) # ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result12w~1_combout\ & 
-- (\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[12]~68_combout\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result12w~1_combout\,
	datac => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datad => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(12));

-- Location: FF_X25_Y14_N17
\u_qsys|nios2_qsys|i_readdata_d1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(12),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|i_readdata_d1\(12));

-- Location: LCCOMB_X24_Y14_N2
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[13]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[13]~67_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(13)) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~33_combout\ & \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~33_combout\ & ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~33_combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(13),
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[13]~67_combout\);

-- Location: LCCOMB_X24_Y14_N4
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(13) = (\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[13]~67_combout\) # ((\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & 
-- (\u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0) & \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result13w~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datab => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0),
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result13w~1_combout\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[13]~67_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(13));

-- Location: FF_X24_Y14_N5
\u_qsys|nios2_qsys|i_readdata_d1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(13),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|i_readdata_d1\(13));

-- Location: LCCOMB_X24_Y16_N12
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[14]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[14]~64_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(14)) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~25_combout\ & \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~25_combout\ & ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~25_combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(14),
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[14]~64_combout\);

-- Location: LCCOMB_X24_Y16_N20
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(14) = (\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[14]~64_combout\) # ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result14w~1_combout\ & 
-- (\u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0) & \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result14w~1_combout\,
	datab => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0),
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[14]~64_combout\,
	datad => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(14));

-- Location: FF_X24_Y16_N21
\u_qsys|nios2_qsys|i_readdata_d1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(14),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|i_readdata_d1\(14));

-- Location: LCCOMB_X26_Y14_N12
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[15]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[15]~66_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(15)) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~5_combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(15),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~5_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[15]~66_combout\);

-- Location: LCCOMB_X26_Y10_N28
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(15) = (\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[15]~66_combout\) # ((\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result15w~1_combout\ & \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[15]~66_combout\,
	datab => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result15w~1_combout\,
	datad => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(15));

-- Location: FF_X26_Y10_N29
\u_qsys|nios2_qsys|i_readdata_d1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(15),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|i_readdata_d1\(15));

-- Location: LCCOMB_X24_Y14_N26
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[16]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[16]~65_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(16)) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~63_combout\ & \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~63_combout\ & ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~63_combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(16),
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[16]~65_combout\);

-- Location: LCCOMB_X23_Y13_N30
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(16) = (\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[16]~65_combout\) # ((\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result16w~1_combout\ & 
-- (\u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0) & \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[16]~65_combout\,
	datab => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result16w~1_combout\,
	datac => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0),
	datad => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(16));

-- Location: FF_X23_Y13_N31
\u_qsys|nios2_qsys|i_readdata_d1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(16),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|i_readdata_d1\(16));

-- Location: M9K_X15_Y4_N0
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "system_qsys:u_qsys|system_qsys_nios2_qsys:nios2_qsys|system_qsys_nios2_qsys_ic_data_module:system_qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|nios2_qsys|i_readdatavalid_d1~q\,
	portbre => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_qsys|nios2_qsys|i_readdatavalid_d1~q\,
	ena1 => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\,
	portadatain => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X13_Y4_N18
\u_qsys|nios2_qsys|F_iw[15]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|F_iw[3]~7_combout\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(15),
	combout => \u_qsys|nios2_qsys|F_iw[15]~9_combout\);

-- Location: FF_X13_Y4_N19
\u_qsys|nios2_qsys|D_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_iw[15]~9_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_iw\(15));

-- Location: FF_X12_Y9_N17
\u_qsys|nios2_qsys|E_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|D_iw\(15),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_iw\(15));

-- Location: LCCOMB_X12_Y9_N26
\u_qsys|nios2_qsys|E_ctrl_invalidate_i~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_iw\(15),
	datab => \u_qsys|nios2_qsys|E_iw\(11),
	datac => \u_qsys|nios2_qsys|E_iw\(13),
	datad => \u_qsys|nios2_qsys|E_iw\(16),
	combout => \u_qsys|nios2_qsys|E_ctrl_invalidate_i~1_combout\);

-- Location: LCCOMB_X12_Y9_N30
\u_qsys|nios2_qsys|E_ctrl_invalidate_i~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_iw\(14),
	datac => \u_qsys|nios2_qsys|E_iw\(12),
	datad => \u_qsys|nios2_qsys|E_iw\(15),
	combout => \u_qsys|nios2_qsys|E_ctrl_invalidate_i~0_combout\);

-- Location: LCCOMB_X12_Y9_N14
\u_qsys|nios2_qsys|E_ctrl_invalidate_i~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_ctrl_invalidate_i~1_combout\,
	datac => \u_qsys|nios2_qsys|E_ctrl_invalidate_i~0_combout\,
	datad => \u_qsys|nios2_qsys|Equal209~1_combout\,
	combout => \u_qsys|nios2_qsys|E_ctrl_invalidate_i~2_combout\);

-- Location: FF_X12_Y9_N15
\u_qsys|nios2_qsys|M_ctrl_invalidate_i\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_ctrl_invalidate_i~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_ctrl_invalidate_i~q\);

-- Location: LCCOMB_X11_Y12_N26
\u_qsys|nios2_qsys|ic_tag_clr_valid_bits_nxt\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_valid_from_E~q\,
	datab => \u_qsys|nios2_qsys|D_ic_fill_starting~1_combout\,
	datac => \u_qsys|nios2_qsys|M_ctrl_invalidate_i~q\,
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\,
	combout => \u_qsys|nios2_qsys|ic_tag_clr_valid_bits_nxt~combout\);

-- Location: FF_X11_Y12_N27
\u_qsys|nios2_qsys|ic_tag_clr_valid_bits\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|ic_tag_clr_valid_bits_nxt~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|ic_tag_clr_valid_bits~q\);

-- Location: LCCOMB_X11_Y12_N4
\u_qsys|nios2_qsys|ic_tag_wren\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|ic_tag_clr_valid_bits~q\,
	datad => \u_qsys|nios2_qsys|i_readdatavalid_d1~q\,
	combout => \u_qsys|nios2_qsys|ic_tag_wren~combout\);

-- Location: LCCOMB_X11_Y12_N22
\u_qsys|nios2_qsys|ic_tag_clr_valid_bits_nxt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|M_ctrl_invalidate_i~q\,
	datad => \u_qsys|nios2_qsys|M_valid_from_E~q\,
	combout => \u_qsys|nios2_qsys|ic_tag_clr_valid_bits_nxt~2_combout\);

-- Location: LCCOMB_X11_Y10_N28
\u_qsys|nios2_qsys|ic_tag_wraddress[6]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datac => \u_qsys|nios2_qsys|M_ctrl_crst~q\,
	datad => \u_qsys|nios2_qsys|M_valid_from_E~q\,
	combout => \u_qsys|nios2_qsys|ic_tag_wraddress[6]~5_combout\);

-- Location: LCCOMB_X14_Y8_N0
\u_qsys|nios2_qsys|ic_tag_wraddress_nxt[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|ic_tag_clr_valid_bits_nxt~2_combout\,
	datab => \u_qsys|nios2_qsys|M_alu_result\(5),
	datac => \u_qsys|nios2_qsys|ic_tag_wraddress[6]~5_combout\,
	datad => \u_qsys|nios2_qsys|ic_tag_wraddress_nxt~1_combout\,
	combout => \u_qsys|nios2_qsys|ic_tag_wraddress_nxt[0]~2_combout\);

-- Location: LCCOMB_X14_Y8_N28
\u_qsys|nios2_qsys|ic_tag_wraddress_nxt[0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datad => \u_qsys|nios2_qsys|ic_tag_wraddress_nxt[0]~2_combout\,
	combout => \u_qsys|nios2_qsys|ic_tag_wraddress_nxt[0]~3_combout\);

-- Location: FF_X14_Y8_N29
\u_qsys|nios2_qsys|ic_tag_wraddress[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|ic_tag_wraddress_nxt[0]~3_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|ic_tag_wraddress\(0));

-- Location: LCCOMB_X14_Y8_N14
\u_qsys|nios2_qsys|ic_tag_wraddress[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|ic_tag_wraddress[1]~0_combout\,
	combout => \u_qsys|nios2_qsys|ic_tag_wraddress[1]~feeder_combout\);

-- Location: FF_X14_Y8_N15
\u_qsys|nios2_qsys|ic_tag_wraddress[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|ic_tag_wraddress[1]~feeder_combout\,
	asdata => \u_qsys|nios2_qsys|M_alu_result\(6),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|ALT_INV_ic_tag_wraddress[6]~5_combout\,
	sload => \u_qsys|nios2_qsys|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|ic_tag_wraddress\(1));

-- Location: LCCOMB_X14_Y8_N16
\u_qsys|nios2_qsys|ic_tag_wraddress[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|ic_tag_wraddress[2]~1_combout\,
	combout => \u_qsys|nios2_qsys|ic_tag_wraddress[2]~feeder_combout\);

-- Location: FF_X14_Y8_N17
\u_qsys|nios2_qsys|ic_tag_wraddress[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|ic_tag_wraddress[2]~feeder_combout\,
	asdata => \u_qsys|nios2_qsys|M_alu_result\(7),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|ALT_INV_ic_tag_wraddress[6]~5_combout\,
	sload => \u_qsys|nios2_qsys|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|ic_tag_wraddress\(2));

-- Location: LCCOMB_X14_Y8_N10
\u_qsys|nios2_qsys|ic_tag_wraddress[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|ic_tag_wraddress[3]~2_combout\,
	combout => \u_qsys|nios2_qsys|ic_tag_wraddress[3]~feeder_combout\);

-- Location: FF_X14_Y8_N11
\u_qsys|nios2_qsys|ic_tag_wraddress[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|ic_tag_wraddress[3]~feeder_combout\,
	asdata => \u_qsys|nios2_qsys|M_alu_result\(8),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|ALT_INV_ic_tag_wraddress[6]~5_combout\,
	sload => \u_qsys|nios2_qsys|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|ic_tag_wraddress\(3));

-- Location: LCCOMB_X14_Y8_N4
\u_qsys|nios2_qsys|ic_tag_wraddress[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|ic_tag_wraddress[4]~3_combout\,
	combout => \u_qsys|nios2_qsys|ic_tag_wraddress[4]~feeder_combout\);

-- Location: FF_X14_Y8_N5
\u_qsys|nios2_qsys|ic_tag_wraddress[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|ic_tag_wraddress[4]~feeder_combout\,
	asdata => \u_qsys|nios2_qsys|M_alu_result\(9),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|ALT_INV_ic_tag_wraddress[6]~5_combout\,
	sload => \u_qsys|nios2_qsys|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|ic_tag_wraddress\(4));

-- Location: LCCOMB_X14_Y8_N22
\u_qsys|nios2_qsys|ic_tag_wraddress[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|ic_tag_wraddress[5]~4_combout\,
	combout => \u_qsys|nios2_qsys|ic_tag_wraddress[5]~feeder_combout\);

-- Location: FF_X14_Y8_N23
\u_qsys|nios2_qsys|ic_tag_wraddress[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|ic_tag_wraddress[5]~feeder_combout\,
	asdata => \u_qsys|nios2_qsys|M_alu_result\(10),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|ALT_INV_ic_tag_wraddress[6]~5_combout\,
	sload => \u_qsys|nios2_qsys|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|ic_tag_wraddress\(5));

-- Location: LCCOMB_X14_Y8_N18
\u_qsys|nios2_qsys|ic_tag_wraddress_nxt[6]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|ic_tag_wraddress[6]~5_combout\,
	datab => \u_qsys|nios2_qsys|M_alu_result\(11),
	datac => \u_qsys|nios2_qsys|ic_tag_clr_valid_bits_nxt~2_combout\,
	datad => \u_qsys|nios2_qsys|ic_tag_wraddress_nxt~0_combout\,
	combout => \u_qsys|nios2_qsys|ic_tag_wraddress_nxt[6]~4_combout\);

-- Location: LCCOMB_X14_Y8_N30
\u_qsys|nios2_qsys|ic_tag_wraddress_nxt[6]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datad => \u_qsys|nios2_qsys|ic_tag_wraddress_nxt[6]~4_combout\,
	combout => \u_qsys|nios2_qsys|ic_tag_wraddress_nxt[6]~5_combout\);

-- Location: FF_X14_Y8_N31
\u_qsys|nios2_qsys|ic_tag_wraddress[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|ic_tag_wraddress_nxt[6]~5_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|ic_tag_wraddress\(6));

-- Location: LCCOMB_X11_Y8_N20
\u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|ic_fill_dp_offset_nxt[0]~3_combout\,
	datac => \u_qsys|nios2_qsys|ic_fill_dp_offset_nxt[1]~0_combout\,
	datad => \u_qsys|nios2_qsys|ic_fill_dp_offset_nxt[2]~2_combout\,
	combout => \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[0]~11_combout\);

-- Location: LCCOMB_X11_Y8_N4
\u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[0]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ic_fill_starting_d1~q\,
	datab => \u_qsys|nios2_qsys|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \u_qsys|nios2_qsys|ic_fill_valid_bits\(0),
	datad => \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[0]~11_combout\,
	combout => \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[0]~12_combout\);

-- Location: LCCOMB_X12_Y8_N26
\u_qsys|nios2_qsys|ic_fill_dp_offset_en~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|i_readdatavalid_d1~q\,
	datad => \u_qsys|nios2_qsys|D_ic_fill_starting_d1~q\,
	combout => \u_qsys|nios2_qsys|ic_fill_dp_offset_en~0_combout\);

-- Location: LCCOMB_X11_Y12_N24
\u_qsys|nios2_qsys|ic_fill_valid_bits_en\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|ic_tag_clr_valid_bits_nxt~2_combout\,
	datab => \u_qsys|nios2_qsys|D_ic_fill_starting~1_combout\,
	datac => \u_qsys|nios2_qsys|ic_fill_dp_offset_en~0_combout\,
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\,
	combout => \u_qsys|nios2_qsys|ic_fill_valid_bits_en~combout\);

-- Location: FF_X11_Y8_N5
\u_qsys|nios2_qsys|ic_fill_valid_bits[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[0]~12_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|ic_fill_valid_bits\(0));

-- Location: LCCOMB_X11_Y8_N18
\u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[1]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|ic_fill_dp_offset_nxt[0]~3_combout\,
	datac => \u_qsys|nios2_qsys|ic_fill_dp_offset_nxt[1]~0_combout\,
	datad => \u_qsys|nios2_qsys|ic_fill_dp_offset_nxt[2]~2_combout\,
	combout => \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[1]~9_combout\);

-- Location: LCCOMB_X11_Y8_N2
\u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[1]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ic_fill_starting_d1~q\,
	datab => \u_qsys|nios2_qsys|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \u_qsys|nios2_qsys|ic_fill_valid_bits\(1),
	datad => \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[1]~9_combout\,
	combout => \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[1]~10_combout\);

-- Location: FF_X11_Y8_N3
\u_qsys|nios2_qsys|ic_fill_valid_bits[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[1]~10_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|ic_fill_valid_bits\(1));

-- Location: LCCOMB_X11_Y8_N24
\u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[2]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|ic_fill_dp_offset_nxt[0]~3_combout\,
	datac => \u_qsys|nios2_qsys|ic_fill_dp_offset_nxt[1]~0_combout\,
	datad => \u_qsys|nios2_qsys|ic_fill_dp_offset_nxt[2]~2_combout\,
	combout => \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[2]~7_combout\);

-- Location: LCCOMB_X11_Y8_N16
\u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[2]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ic_fill_starting_d1~q\,
	datab => \u_qsys|nios2_qsys|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \u_qsys|nios2_qsys|ic_fill_valid_bits\(2),
	datad => \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[2]~7_combout\,
	combout => \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[2]~8_combout\);

-- Location: FF_X11_Y8_N17
\u_qsys|nios2_qsys|ic_fill_valid_bits[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[2]~8_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|ic_fill_valid_bits\(2));

-- Location: LCCOMB_X11_Y8_N30
\u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[3]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|ic_fill_dp_offset_nxt[0]~3_combout\,
	datac => \u_qsys|nios2_qsys|ic_fill_dp_offset_nxt[1]~0_combout\,
	datad => \u_qsys|nios2_qsys|ic_fill_dp_offset_nxt[2]~2_combout\,
	combout => \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[3]~13_combout\);

-- Location: LCCOMB_X11_Y8_N22
\u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[3]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ic_fill_starting_d1~q\,
	datab => \u_qsys|nios2_qsys|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \u_qsys|nios2_qsys|ic_fill_valid_bits\(3),
	datad => \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[3]~13_combout\,
	combout => \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[3]~14_combout\);

-- Location: FF_X11_Y8_N23
\u_qsys|nios2_qsys|ic_fill_valid_bits[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[3]~14_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|ic_fill_valid_bits\(3));

-- Location: LCCOMB_X11_Y8_N12
\u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[4]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|ic_fill_dp_offset_nxt[0]~3_combout\,
	datac => \u_qsys|nios2_qsys|ic_fill_dp_offset_nxt[1]~0_combout\,
	datad => \u_qsys|nios2_qsys|ic_fill_dp_offset_nxt[2]~2_combout\,
	combout => \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[4]~3_combout\);

-- Location: LCCOMB_X11_Y8_N28
\u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ic_fill_starting_d1~q\,
	datab => \u_qsys|nios2_qsys|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \u_qsys|nios2_qsys|ic_fill_valid_bits\(4),
	datad => \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[4]~3_combout\,
	combout => \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[4]~4_combout\);

-- Location: FF_X11_Y8_N29
\u_qsys|nios2_qsys|ic_fill_valid_bits[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[4]~4_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|ic_fill_valid_bits\(4));

-- Location: LCCOMB_X11_Y8_N0
\u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[5]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|ic_fill_dp_offset_nxt[0]~3_combout\,
	datac => \u_qsys|nios2_qsys|ic_fill_dp_offset_nxt[1]~0_combout\,
	datad => \u_qsys|nios2_qsys|ic_fill_dp_offset_nxt[2]~2_combout\,
	combout => \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[5]~0_combout\);

-- Location: LCCOMB_X11_Y8_N8
\u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[5]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ic_fill_starting_d1~q\,
	datab => \u_qsys|nios2_qsys|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \u_qsys|nios2_qsys|ic_fill_valid_bits\(5),
	datad => \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[5]~0_combout\,
	combout => \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[5]~1_combout\);

-- Location: FF_X11_Y8_N9
\u_qsys|nios2_qsys|ic_fill_valid_bits[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[5]~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|ic_fill_valid_bits\(5));

-- Location: LCCOMB_X11_Y8_N26
\u_qsys|nios2_qsys|Equal239~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|ic_fill_dp_offset_nxt[0]~3_combout\,
	datac => \u_qsys|nios2_qsys|ic_fill_dp_offset_nxt[1]~0_combout\,
	datad => \u_qsys|nios2_qsys|ic_fill_dp_offset_nxt[2]~2_combout\,
	combout => \u_qsys|nios2_qsys|Equal239~0_combout\);

-- Location: LCCOMB_X11_Y8_N10
\u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[6]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ic_fill_starting_d1~q\,
	datab => \u_qsys|nios2_qsys|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \u_qsys|nios2_qsys|ic_fill_valid_bits\(6),
	datad => \u_qsys|nios2_qsys|Equal239~0_combout\,
	combout => \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[6]~2_combout\);

-- Location: FF_X11_Y8_N11
\u_qsys|nios2_qsys|ic_fill_valid_bits[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[6]~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|ic_fill_valid_bits\(6));

-- Location: LCCOMB_X11_Y8_N14
\u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[7]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|ic_fill_dp_offset_nxt[0]~3_combout\,
	datac => \u_qsys|nios2_qsys|ic_fill_dp_offset_nxt[1]~0_combout\,
	datad => \u_qsys|nios2_qsys|ic_fill_dp_offset_nxt[2]~2_combout\,
	combout => \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[7]~5_combout\);

-- Location: LCCOMB_X11_Y8_N6
\u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[7]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ic_fill_starting_d1~q\,
	datab => \u_qsys|nios2_qsys|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \u_qsys|nios2_qsys|ic_fill_valid_bits\(7),
	datad => \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[7]~5_combout\,
	combout => \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[7]~6_combout\);

-- Location: FF_X11_Y8_N7
\u_qsys|nios2_qsys|ic_fill_valid_bits[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|ic_fill_valid_bits_nxt[7]~6_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|ic_fill_valid_bits\(7));

-- Location: M9K_X15_Y8_N0
\u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"0000014F7000001D4E00000184D0000000FD0000012340000014510000014BA000000F2B00000043E000000B7F0000009A30000018AF000001D0B0000015B300",
	mem_init1 => X"0001C01000001BA8000000553000001ADA0000015D70000013970000009460000000FD000000A31000000C920000017540000001940000001CF0000007A8000001D4E00000116B00000150300000128900000080300000124D000000113000000F3E00000007F000000CE400000114300000077A0000008470000005D3000001C640000012F4000001BFB00000118B000001651000000DCC0000008AD000001EB0000001932000000FF10000016E70000016E1000001AE3000001E560000019B40000006BA000000F07000001AB9000000B5F000001801000000422000000D59000001D110000011F400000152D00000052B000000242000000F55000000D7C0",
	mem_init0 => X"0000065200000140F000001A0D0000013C5000000594000001762000001B92000000B05000000B7E0000002E9000000401000001125000001CCD0000014990000004EC0000009F3000000A13000000AE3000000D48000000A350000001DC000000471000000C1F000000041000001814000000E14000000A9700000150300000076100000139E000000AF70000018D00000001A3000000486000000830000001F6200000164D000001D6300000111D000001E85000000C8B000001E2A000001CD00000000280000011D9000001E5B000000B43000001A090000016A60000013C40000016610000004D10000002FD000001595000001BAA000000AF9000001899",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "system_qsys_nios2_qsys_ic_tag_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "system_qsys:u_qsys|system_qsys_nios2_qsys:nios2_qsys|system_qsys_nios2_qsys_ic_tag_module:system_qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_n5i1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 13,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 7,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 13,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_qsys|nios2_qsys|ic_tag_wren~combout\,
	portbre => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	clk0 => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X12_Y3_N10
\u_qsys|nios2_qsys|Equal235~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|F_pc\(14),
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|q_b\(4),
	combout => \u_qsys|nios2_qsys|Equal235~0_combout\);

-- Location: LCCOMB_X14_Y7_N30
\u_qsys|nios2_qsys|F_ic_valid~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc\(1),
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|q_b\(6),
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|q_b\(5),
	datad => \u_qsys|nios2_qsys|F_pc\(0),
	combout => \u_qsys|nios2_qsys|F_ic_valid~2_combout\);

-- Location: LCCOMB_X14_Y7_N16
\u_qsys|nios2_qsys|F_ic_valid~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc\(1),
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|q_b\(7),
	datac => \u_qsys|nios2_qsys|F_ic_valid~2_combout\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|q_b\(8),
	combout => \u_qsys|nios2_qsys|F_ic_valid~3_combout\);

-- Location: LCCOMB_X14_Y7_N18
\u_qsys|nios2_qsys|F_ic_valid~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc\(1),
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|q_b\(9),
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|q_b\(11),
	datad => \u_qsys|nios2_qsys|F_pc\(0),
	combout => \u_qsys|nios2_qsys|F_ic_valid~0_combout\);

-- Location: LCCOMB_X14_Y7_N20
\u_qsys|nios2_qsys|F_ic_valid~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|q_b\(12),
	datab => \u_qsys|nios2_qsys|F_ic_valid~0_combout\,
	datac => \u_qsys|nios2_qsys|F_pc\(0),
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|q_b\(10),
	combout => \u_qsys|nios2_qsys|F_ic_valid~1_combout\);

-- Location: LCCOMB_X14_Y7_N4
\u_qsys|nios2_qsys|F_ic_hit~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|F_ic_valid~3_combout\,
	datac => \u_qsys|nios2_qsys|F_pc\(2),
	datad => \u_qsys|nios2_qsys|F_ic_valid~1_combout\,
	combout => \u_qsys|nios2_qsys|F_ic_hit~2_combout\);

-- Location: LCCOMB_X13_Y8_N24
\u_qsys|nios2_qsys|F_ic_hit~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|q_b\(1),
	datab => \u_qsys|nios2_qsys|F_pc\(11),
	datac => \u_qsys|nios2_qsys|F_pc\(10),
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|q_b\(0),
	combout => \u_qsys|nios2_qsys|F_ic_hit~0_combout\);

-- Location: LCCOMB_X13_Y8_N2
\u_qsys|nios2_qsys|F_ic_hit~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc\(13),
	datab => \u_qsys|nios2_qsys|F_pc\(12),
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|q_b\(3),
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_tag|the_altsyncram|auto_generated|q_b\(2),
	combout => \u_qsys|nios2_qsys|F_ic_hit~1_combout\);

-- Location: LCCOMB_X13_Y8_N12
\u_qsys|nios2_qsys|F_ic_hit~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Equal235~0_combout\,
	datab => \u_qsys|nios2_qsys|F_ic_hit~2_combout\,
	datac => \u_qsys|nios2_qsys|F_ic_hit~0_combout\,
	datad => \u_qsys|nios2_qsys|F_ic_hit~1_combout\,
	combout => \u_qsys|nios2_qsys|F_ic_hit~3_combout\);

-- Location: FF_X13_Y8_N13
\u_qsys|nios2_qsys|D_iw_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_ic_hit~3_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_iw_valid~q\);

-- Location: LCCOMB_X13_Y8_N26
\u_qsys|nios2_qsys|F_pc[11]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_issue~q\,
	datab => \u_qsys|nios2_qsys|D_iw_valid~q\,
	datac => \u_qsys|nios2_qsys|D_br_pred_taken~0_combout\,
	datad => \u_qsys|nios2_qsys|D_kill~q\,
	combout => \u_qsys|nios2_qsys|F_pc[11]~1_combout\);

-- Location: LCCOMB_X12_Y5_N0
\u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[6]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_br_taken_waddr_partial\(9),
	datab => \u_qsys|nios2_qsys|F_pc[11]~0_combout\,
	datac => \u_qsys|nios2_qsys|D_pc\(9),
	datad => \u_qsys|nios2_qsys|F_pc[11]~1_combout\,
	combout => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[6]~24_combout\);

-- Location: LCCOMB_X12_Y5_N2
\u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[6]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc[11]~1_combout\,
	datab => \u_qsys|nios2_qsys|F_pc_plus_one[9]~18_combout\,
	datac => \u_qsys|nios2_qsys|D_iw\(15),
	datad => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[6]~24_combout\,
	combout => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[6]~25_combout\);

-- Location: LCCOMB_X16_Y7_N30
\u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[6]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[6]~25_combout\,
	datab => \u_qsys|nios2_qsys|E_valid_jmp_indirect~q\,
	datac => \u_qsys|nios2_qsys|E_src1\(11),
	datad => \u_qsys|nios2_qsys|M_pipe_flush~q\,
	combout => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[6]~26_combout\);

-- Location: LCCOMB_X16_Y7_N2
\u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[9]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_extra_pc\(9),
	datab => \u_qsys|nios2_qsys|E_ctrl_exception~q\,
	datac => \u_qsys|nios2_qsys|E_ctrl_crst~q\,
	datad => \u_qsys|nios2_qsys|E_ctrl_break~q\,
	combout => \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[9]~11_combout\);

-- Location: LCCOMB_X16_Y7_N8
\u_qsys|nios2_qsys|M_pipe_flush_waddr[9]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(11),
	datab => \u_qsys|nios2_qsys|E_ctrl_jmp_indirect~q\,
	datad => \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[9]~11_combout\,
	combout => \u_qsys|nios2_qsys|M_pipe_flush_waddr[9]~6_combout\);

-- Location: LCCOMB_X16_Y7_N4
\u_qsys|nios2_qsys|E_pc[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|D_pc\(9),
	combout => \u_qsys|nios2_qsys|E_pc[9]~feeder_combout\);

-- Location: FF_X16_Y7_N5
\u_qsys|nios2_qsys|E_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_pc[9]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_pc\(9));

-- Location: FF_X16_Y7_N9
\u_qsys|nios2_qsys|M_pipe_flush_waddr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_pipe_flush_waddr[9]~6_combout\,
	asdata => \u_qsys|nios2_qsys|E_pc\(9),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|E_hbreak_req~combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_pipe_flush_waddr\(9));

-- Location: LCCOMB_X16_Y7_N28
\u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[6]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[6]~26_combout\,
	datac => \u_qsys|nios2_qsys|M_pipe_flush_waddr\(9),
	datad => \u_qsys|nios2_qsys|M_pipe_flush~q\,
	combout => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[6]~27_combout\);

-- Location: FF_X16_Y7_N29
\u_qsys|nios2_qsys|F_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[6]~27_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|F_pc\(9));

-- Location: FF_X12_Y5_N1
\u_qsys|nios2_qsys|D_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|F_pc\(9),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_pc\(9));

-- Location: LCCOMB_X14_Y8_N8
\u_qsys|nios2_qsys|ic_tag_wraddress_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|D_ic_fill_starting~1_combout\,
	datac => \u_qsys|nios2_qsys|ic_fill_line\(6),
	datad => \u_qsys|nios2_qsys|D_pc\(9),
	combout => \u_qsys|nios2_qsys|ic_tag_wraddress_nxt~0_combout\);

-- Location: FF_X14_Y8_N9
\u_qsys|nios2_qsys|ic_fill_line[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|ic_tag_wraddress_nxt~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|ic_fill_line\(6));

-- Location: LCCOMB_X14_Y4_N30
\u_qsys|nios2_qsys|F_iw[1]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|F_iw[3]~7_combout\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(1),
	combout => \u_qsys|nios2_qsys|F_iw[1]~16_combout\);

-- Location: FF_X14_Y4_N31
\u_qsys|nios2_qsys|D_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_iw[1]~16_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_iw\(1));

-- Location: LCCOMB_X17_Y4_N0
\u_qsys|nios2_qsys|Equal171~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(3),
	datab => \u_qsys|nios2_qsys|D_iw\(4),
	datac => \u_qsys|nios2_qsys|D_iw\(1),
	datad => \u_qsys|nios2_qsys|D_iw\(5),
	combout => \u_qsys|nios2_qsys|Equal171~0_combout\);

-- Location: LCCOMB_X18_Y5_N28
\u_qsys|nios2_qsys|Equal171~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|D_iw\(2),
	datac => \u_qsys|nios2_qsys|Equal171~0_combout\,
	datad => \u_qsys|nios2_qsys|D_iw\(0),
	combout => \u_qsys|nios2_qsys|Equal171~1_combout\);

-- Location: LCCOMB_X18_Y4_N8
\u_qsys|nios2_qsys|D_ctrl_break~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(13),
	datab => \u_qsys|nios2_qsys|D_iw\(16),
	datac => \u_qsys|nios2_qsys|Equal171~1_combout\,
	datad => \u_qsys|nios2_qsys|D_iw\(15),
	combout => \u_qsys|nios2_qsys|D_ctrl_break~0_combout\);

-- Location: LCCOMB_X12_Y10_N8
\u_qsys|nios2_qsys|D_ctrl_break~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(12),
	datab => \u_qsys|nios2_qsys|D_iw\(14),
	datac => \u_qsys|nios2_qsys|D_ctrl_break~0_combout\,
	combout => \u_qsys|nios2_qsys|D_ctrl_break~1_combout\);

-- Location: FF_X12_Y10_N9
\u_qsys|nios2_qsys|E_ctrl_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_ctrl_break~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_ctrl_break~q\);

-- Location: LCCOMB_X11_Y7_N0
\u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[8]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_ctrl_break~q\,
	datab => \u_qsys|nios2_qsys|E_extra_pc\(8),
	datac => \u_qsys|nios2_qsys|E_ctrl_exception~q\,
	datad => \u_qsys|nios2_qsys|E_ctrl_crst~q\,
	combout => \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[8]~10_combout\);

-- Location: LCCOMB_X10_Y8_N10
\u_qsys|nios2_qsys|M_pipe_flush_waddr[8]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[8]~10_combout\,
	datab => \u_qsys|nios2_qsys|E_src1\(10),
	datad => \u_qsys|nios2_qsys|E_ctrl_jmp_indirect~q\,
	combout => \u_qsys|nios2_qsys|M_pipe_flush_waddr[8]~5_combout\);

-- Location: LCCOMB_X10_Y8_N20
\u_qsys|nios2_qsys|E_pc[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|D_pc\(8),
	combout => \u_qsys|nios2_qsys|E_pc[8]~feeder_combout\);

-- Location: FF_X10_Y8_N21
\u_qsys|nios2_qsys|E_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_pc[8]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_pc\(8));

-- Location: FF_X10_Y8_N11
\u_qsys|nios2_qsys|M_pipe_flush_waddr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_pipe_flush_waddr[8]~5_combout\,
	asdata => \u_qsys|nios2_qsys|E_pc\(8),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|E_hbreak_req~combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_pipe_flush_waddr\(8));

-- Location: LCCOMB_X12_Y4_N28
\u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[5]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc_plus_one[8]~16_combout\,
	datab => \u_qsys|nios2_qsys|F_pc[11]~1_combout\,
	datac => \u_qsys|nios2_qsys|D_br_taken_waddr_partial\(8),
	datad => \u_qsys|nios2_qsys|F_pc[11]~0_combout\,
	combout => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[5]~20_combout\);

-- Location: LCCOMB_X12_Y6_N10
\u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[5]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(14),
	datab => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[5]~20_combout\,
	datac => \u_qsys|nios2_qsys|D_pc\(8),
	datad => \u_qsys|nios2_qsys|F_pc[11]~0_combout\,
	combout => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[5]~21_combout\);

-- Location: LCCOMB_X12_Y6_N28
\u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[5]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[5]~21_combout\,
	datab => \u_qsys|nios2_qsys|E_src1\(10),
	datac => \u_qsys|nios2_qsys|E_valid_jmp_indirect~q\,
	datad => \u_qsys|nios2_qsys|M_pipe_flush~q\,
	combout => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[5]~22_combout\);

-- Location: LCCOMB_X12_Y6_N30
\u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[5]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_pipe_flush_waddr\(8),
	datab => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[5]~22_combout\,
	datad => \u_qsys|nios2_qsys|M_pipe_flush~q\,
	combout => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[5]~23_combout\);

-- Location: FF_X12_Y6_N31
\u_qsys|nios2_qsys|F_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[5]~23_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|F_pc\(8));

-- Location: FF_X12_Y6_N11
\u_qsys|nios2_qsys|D_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|F_pc\(8),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_pc\(8));

-- Location: LCCOMB_X10_Y8_N24
\u_qsys|nios2_qsys|ic_tag_wraddress[5]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ic_fill_starting~1_combout\,
	datab => \u_qsys|nios2_qsys|D_pc\(8),
	datac => \u_qsys|nios2_qsys|ic_fill_line\(5),
	combout => \u_qsys|nios2_qsys|ic_tag_wraddress[5]~4_combout\);

-- Location: FF_X10_Y8_N25
\u_qsys|nios2_qsys|ic_fill_line[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|ic_tag_wraddress[5]~4_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|ic_fill_line\(5));

-- Location: LCCOMB_X14_Y4_N28
\u_qsys|nios2_qsys|F_iw[3]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|F_iw[3]~7_combout\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(3),
	combout => \u_qsys|nios2_qsys|F_iw[3]~15_combout\);

-- Location: FF_X14_Y4_N29
\u_qsys|nios2_qsys|D_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_iw[3]~15_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_iw\(3));

-- Location: LCCOMB_X17_Y4_N2
\u_qsys|nios2_qsys|D_ctrl_cmp~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(3),
	datab => \u_qsys|nios2_qsys|D_iw\(4),
	datac => \u_qsys|nios2_qsys|D_iw\(1),
	datad => \u_qsys|nios2_qsys|D_iw\(5),
	combout => \u_qsys|nios2_qsys|D_ctrl_cmp~0_combout\);

-- Location: LCCOMB_X17_Y5_N4
\u_qsys|nios2_qsys|D_ctrl_cmp~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Equal171~2_combout\,
	datab => \u_qsys|nios2_qsys|D_ctrl_cmp~0_combout\,
	datac => \u_qsys|nios2_qsys|Equal171~0_combout\,
	datad => \u_qsys|nios2_qsys|D_ctrl_alu_subtract~1_combout\,
	combout => \u_qsys|nios2_qsys|D_ctrl_cmp~1_combout\);

-- Location: FF_X17_Y5_N5
\u_qsys|nios2_qsys|E_ctrl_cmp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_ctrl_cmp~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_ctrl_cmp~q\);

-- Location: LCCOMB_X16_Y8_N24
\u_qsys|nios2_qsys|E_alu_result~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_ctrl_cmp~q\,
	datab => \u_qsys|nios2_qsys|E_ctrl_logic~q\,
	datad => \u_qsys|nios2_qsys|E_ctrl_retaddr~q\,
	combout => \u_qsys|nios2_qsys|E_alu_result~0_combout\);

-- Location: LCCOMB_X17_Y8_N10
\u_qsys|nios2_qsys|E_alu_result[9]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_ctrl_retaddr~q\,
	datab => \u_qsys|nios2_qsys|E_ctrl_logic~q\,
	datac => \u_qsys|nios2_qsys|E_extra_pc\(7),
	datad => \u_qsys|nios2_qsys|E_logic_result[9]~23_combout\,
	combout => \u_qsys|nios2_qsys|E_alu_result[9]~8_combout\);

-- Location: LCCOMB_X16_Y12_N24
\u_qsys|nios2_qsys|E_alu_result[9]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_alu_result~0_combout\,
	datac => \u_qsys|nios2_qsys|E_alu_result[9]~8_combout\,
	datad => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[10]~20_combout\,
	combout => \u_qsys|nios2_qsys|E_alu_result\(9));

-- Location: LCCOMB_X17_Y10_N18
\u_qsys|nios2_qsys|D_src1_reg[9]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(9),
	datab => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[9]~23_combout\,
	datad => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[9]~5_combout\);

-- Location: LCCOMB_X17_Y10_N28
\u_qsys|nios2_qsys|D_src1_reg[9]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_alu_result\(9),
	datab => \u_qsys|nios2_qsys|W_wr_data\(9),
	datac => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	datad => \u_qsys|nios2_qsys|D_src1_reg[9]~5_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[9]~6_combout\);

-- Location: LCCOMB_X17_Y10_N26
\u_qsys|nios2_qsys|D_src1_reg[9]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src1_reg[2]~2_combout\,
	datab => \u_qsys|nios2_qsys|E_alu_result\(9),
	datac => \u_qsys|nios2_qsys|D_src1_reg[2]~3_combout\,
	datad => \u_qsys|nios2_qsys|D_src1_reg[9]~6_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[9]~7_combout\);

-- Location: FF_X17_Y10_N27
\u_qsys|nios2_qsys|E_src1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src1_reg[9]~7_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src1\(9));

-- Location: LCCOMB_X12_Y4_N0
\u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[4]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc[11]~0_combout\,
	datab => \u_qsys|nios2_qsys|F_pc[11]~1_combout\,
	datac => \u_qsys|nios2_qsys|D_pc\(7),
	datad => \u_qsys|nios2_qsys|D_br_taken_waddr_partial\(7),
	combout => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[4]~16_combout\);

-- Location: LCCOMB_X12_Y4_N2
\u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[4]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(13),
	datab => \u_qsys|nios2_qsys|F_pc[11]~1_combout\,
	datac => \u_qsys|nios2_qsys|F_pc_plus_one[7]~14_combout\,
	datad => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[4]~16_combout\,
	combout => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[4]~17_combout\);

-- Location: LCCOMB_X13_Y5_N0
\u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[4]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_valid_jmp_indirect~q\,
	datab => \u_qsys|nios2_qsys|E_src1\(9),
	datac => \u_qsys|nios2_qsys|M_pipe_flush~q\,
	datad => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[4]~17_combout\,
	combout => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[4]~18_combout\);

-- Location: LCCOMB_X13_Y5_N30
\u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[4]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[4]~18_combout\,
	datac => \u_qsys|nios2_qsys|M_pipe_flush~q\,
	datad => \u_qsys|nios2_qsys|M_pipe_flush_waddr\(7),
	combout => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[4]~19_combout\);

-- Location: FF_X13_Y5_N31
\u_qsys|nios2_qsys|F_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[4]~19_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|F_pc\(7));

-- Location: FF_X12_Y4_N1
\u_qsys|nios2_qsys|D_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|F_pc\(7),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_pc\(7));

-- Location: LCCOMB_X14_Y8_N12
\u_qsys|nios2_qsys|ic_tag_wraddress[4]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|D_ic_fill_starting~1_combout\,
	datac => \u_qsys|nios2_qsys|ic_fill_line\(4),
	datad => \u_qsys|nios2_qsys|D_pc\(7),
	combout => \u_qsys|nios2_qsys|ic_tag_wraddress[4]~3_combout\);

-- Location: FF_X14_Y8_N13
\u_qsys|nios2_qsys|ic_fill_line[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|ic_tag_wraddress[4]~3_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|ic_fill_line\(4));

-- Location: FF_X12_Y4_N17
\u_qsys|nios2_qsys|D_br_taken_waddr_partial[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_br_taken_waddr_partial[6]~23_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_br_taken_waddr_partial\(6));

-- Location: LCCOMB_X12_Y5_N26
\u_qsys|nios2_qsys|D_extra_pc[6]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_pc_plus_one\(6),
	datab => \u_qsys|nios2_qsys|D_br_taken_waddr_partial\(6),
	datac => \u_qsys|nios2_qsys|E_ctrl_br_cond_nxt~1_combout\,
	datad => \u_qsys|nios2_qsys|D_bht_data\(1),
	combout => \u_qsys|nios2_qsys|D_extra_pc[6]~8_combout\);

-- Location: FF_X12_Y5_N27
\u_qsys|nios2_qsys|E_extra_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_extra_pc[6]~8_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_extra_pc\(6));

-- Location: LCCOMB_X11_Y7_N18
\u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[6]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_extra_pc\(6),
	datab => \u_qsys|nios2_qsys|E_ctrl_crst~q\,
	datac => \u_qsys|nios2_qsys|E_ctrl_exception~q\,
	datad => \u_qsys|nios2_qsys|E_ctrl_break~q\,
	combout => \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[6]~8_combout\);

-- Location: LCCOMB_X13_Y5_N28
\u_qsys|nios2_qsys|M_pipe_flush_waddr[6]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[6]~8_combout\,
	datab => \u_qsys|nios2_qsys|E_src1\(8),
	datad => \u_qsys|nios2_qsys|E_ctrl_jmp_indirect~q\,
	combout => \u_qsys|nios2_qsys|M_pipe_flush_waddr[6]~3_combout\);

-- Location: LCCOMB_X12_Y5_N4
\u_qsys|nios2_qsys|E_pc[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|D_pc\(6),
	combout => \u_qsys|nios2_qsys|E_pc[6]~feeder_combout\);

-- Location: FF_X12_Y5_N5
\u_qsys|nios2_qsys|E_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_pc[6]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_pc\(6));

-- Location: FF_X13_Y5_N29
\u_qsys|nios2_qsys|M_pipe_flush_waddr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_pipe_flush_waddr[6]~3_combout\,
	asdata => \u_qsys|nios2_qsys|E_pc\(6),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|E_hbreak_req~combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_pipe_flush_waddr\(6));

-- Location: LCCOMB_X13_Y5_N16
\u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[3]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_pipe_flush_waddr\(6),
	datac => \u_qsys|nios2_qsys|M_pipe_flush~q\,
	datad => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[3]~14_combout\,
	combout => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[3]~15_combout\);

-- Location: FF_X13_Y5_N17
\u_qsys|nios2_qsys|F_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[3]~15_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|F_pc\(6));

-- Location: FF_X12_Y5_N21
\u_qsys|nios2_qsys|D_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|F_pc\(6),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_pc\(6));

-- Location: LCCOMB_X14_Y8_N26
\u_qsys|nios2_qsys|ic_tag_wraddress[3]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|D_ic_fill_starting~1_combout\,
	datac => \u_qsys|nios2_qsys|ic_fill_line\(3),
	datad => \u_qsys|nios2_qsys|D_pc\(6),
	combout => \u_qsys|nios2_qsys|ic_tag_wraddress[3]~2_combout\);

-- Location: FF_X14_Y8_N27
\u_qsys|nios2_qsys|ic_fill_line[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|ic_tag_wraddress[3]~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|ic_fill_line\(3));

-- Location: FF_X12_Y4_N15
\u_qsys|nios2_qsys|D_br_taken_waddr_partial[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_br_taken_waddr_partial[5]~21_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_br_taken_waddr_partial\(5));

-- Location: FF_X11_Y5_N11
\u_qsys|nios2_qsys|D_pc_plus_one[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_pc_plus_one[5]~10_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_pc_plus_one\(5));

-- Location: LCCOMB_X12_Y5_N12
\u_qsys|nios2_qsys|D_extra_pc[5]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_br_taken_waddr_partial\(5),
	datab => \u_qsys|nios2_qsys|D_pc_plus_one\(5),
	datac => \u_qsys|nios2_qsys|E_ctrl_br_cond_nxt~1_combout\,
	datad => \u_qsys|nios2_qsys|D_bht_data\(1),
	combout => \u_qsys|nios2_qsys|D_extra_pc[5]~9_combout\);

-- Location: FF_X12_Y5_N13
\u_qsys|nios2_qsys|E_extra_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_extra_pc[5]~9_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_extra_pc\(5));

-- Location: LCCOMB_X17_Y8_N22
\u_qsys|nios2_qsys|E_alu_result[7]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_extra_pc\(5),
	datab => \u_qsys|nios2_qsys|E_ctrl_logic~q\,
	datac => \u_qsys|nios2_qsys|E_ctrl_retaddr~q\,
	datad => \u_qsys|nios2_qsys|E_logic_result[7]~21_combout\,
	combout => \u_qsys|nios2_qsys|E_alu_result[7]~10_combout\);

-- Location: LCCOMB_X14_Y10_N18
\u_qsys|nios2_qsys|E_alu_result[7]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_alu_result[7]~10_combout\,
	datab => \u_qsys|nios2_qsys|E_alu_result~0_combout\,
	datac => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[8]~16_combout\,
	combout => \u_qsys|nios2_qsys|E_alu_result\(7));

-- Location: LCCOMB_X14_Y10_N6
\u_qsys|nios2_qsys|D_src1_reg[7]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(7),
	datac => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[7]~117_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[7]~11_combout\);

-- Location: LCCOMB_X14_Y10_N0
\u_qsys|nios2_qsys|D_src1_reg[7]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src1_reg[7]~11_combout\,
	datab => \u_qsys|nios2_qsys|M_alu_result\(7),
	datac => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	datad => \u_qsys|nios2_qsys|W_wr_data\(7),
	combout => \u_qsys|nios2_qsys|D_src1_reg[7]~12_combout\);

-- Location: LCCOMB_X14_Y10_N8
\u_qsys|nios2_qsys|D_src1_reg[7]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src1_reg[2]~2_combout\,
	datab => \u_qsys|nios2_qsys|D_src1_reg[2]~3_combout\,
	datac => \u_qsys|nios2_qsys|E_alu_result\(7),
	datad => \u_qsys|nios2_qsys|D_src1_reg[7]~12_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[7]~13_combout\);

-- Location: FF_X14_Y10_N9
\u_qsys|nios2_qsys|E_src1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src1_reg[7]~13_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src1\(7));

-- Location: LCCOMB_X12_Y5_N18
\u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[2]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc[11]~1_combout\,
	datab => \u_qsys|nios2_qsys|F_pc[11]~0_combout\,
	datac => \u_qsys|nios2_qsys|D_pc\(5),
	datad => \u_qsys|nios2_qsys|D_br_taken_waddr_partial\(5),
	combout => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[2]~8_combout\);

-- Location: LCCOMB_X12_Y5_N14
\u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[2]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc_plus_one[5]~10_combout\,
	datab => \u_qsys|nios2_qsys|D_iw\(11),
	datac => \u_qsys|nios2_qsys|F_pc[11]~1_combout\,
	datad => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[2]~8_combout\,
	combout => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[2]~9_combout\);

-- Location: LCCOMB_X13_Y5_N2
\u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[2]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_valid_jmp_indirect~q\,
	datab => \u_qsys|nios2_qsys|E_src1\(7),
	datac => \u_qsys|nios2_qsys|M_pipe_flush~q\,
	datad => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[2]~9_combout\,
	combout => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[2]~10_combout\);

-- Location: LCCOMB_X13_Y5_N14
\u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[2]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[2]~10_combout\,
	datac => \u_qsys|nios2_qsys|M_pipe_flush~q\,
	datad => \u_qsys|nios2_qsys|M_pipe_flush_waddr\(5),
	combout => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[2]~11_combout\);

-- Location: FF_X13_Y5_N15
\u_qsys|nios2_qsys|F_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[2]~11_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|F_pc\(5));

-- Location: FF_X12_Y5_N19
\u_qsys|nios2_qsys|D_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|F_pc\(5),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_pc\(5));

-- Location: LCCOMB_X14_Y8_N24
\u_qsys|nios2_qsys|ic_tag_wraddress[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|D_pc\(5),
	datac => \u_qsys|nios2_qsys|ic_fill_line\(2),
	datad => \u_qsys|nios2_qsys|D_ic_fill_starting~1_combout\,
	combout => \u_qsys|nios2_qsys|ic_tag_wraddress[2]~1_combout\);

-- Location: FF_X14_Y8_N25
\u_qsys|nios2_qsys|ic_fill_line[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|ic_tag_wraddress[2]~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|ic_fill_line\(2));

-- Location: LCCOMB_X18_Y3_N14
\u_qsys|nios2_qsys|F_iw[28]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|F_iw[3]~7_combout\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(28),
	combout => \u_qsys|nios2_qsys|F_iw[28]~28_combout\);

-- Location: FF_X18_Y3_N15
\u_qsys|nios2_qsys|D_iw[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_iw[28]~28_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_iw\(28));

-- Location: LCCOMB_X16_Y3_N0
\u_qsys|nios2_qsys|Equal299~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(28),
	datab => \u_qsys|nios2_qsys|D_iw\(31),
	datac => \u_qsys|nios2_qsys|D_iw\(29),
	datad => \u_qsys|nios2_qsys|D_iw\(30),
	combout => \u_qsys|nios2_qsys|Equal299~0_combout\);

-- Location: LCCOMB_X14_Y6_N30
\u_qsys|nios2_qsys|D_src1_reg[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_regnum_a_cmp_D~q\,
	datab => \u_qsys|nios2_qsys|D_iw\(27),
	datac => \u_qsys|nios2_qsys|Equal299~0_combout\,
	datad => \u_qsys|nios2_qsys|D_ctrl_a_not_src~q\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[2]~3_combout\);

-- Location: LCCOMB_X17_Y7_N20
\u_qsys|nios2_qsys|D_src1_reg[15]~91\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	datab => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	datac => \u_qsys|nios2_qsys|A_wr_data_unfiltered[15]~110_combout\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(15),
	combout => \u_qsys|nios2_qsys|D_src1_reg[15]~91_combout\);

-- Location: LCCOMB_X17_Y7_N22
\u_qsys|nios2_qsys|D_src1_reg[15]~92\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	datab => \u_qsys|nios2_qsys|M_alu_result\(15),
	datac => \u_qsys|nios2_qsys|W_wr_data\(15),
	datad => \u_qsys|nios2_qsys|D_src1_reg[15]~91_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[15]~92_combout\);

-- Location: LCCOMB_X17_Y7_N18
\u_qsys|nios2_qsys|D_src1_reg[15]~93\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src1_reg[2]~3_combout\,
	datab => \u_qsys|nios2_qsys|D_src1_reg[2]~2_combout\,
	datac => \u_qsys|nios2_qsys|D_src1_reg[15]~92_combout\,
	datad => \u_qsys|nios2_qsys|E_alu_result\(15),
	combout => \u_qsys|nios2_qsys|D_src1_reg[15]~93_combout\);

-- Location: FF_X17_Y7_N19
\u_qsys|nios2_qsys|E_src1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src1_reg[15]~93_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src1\(15));

-- Location: LCCOMB_X12_Y7_N18
\u_qsys|nios2_qsys|Add1~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_pc_plus_one\(13),
	datab => \u_qsys|nios2_qsys|D_iw\(21),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|Add1~7\,
	combout => \u_qsys|nios2_qsys|Add1~8_combout\,
	cout => \u_qsys|nios2_qsys|Add1~9\);

-- Location: LCCOMB_X12_Y7_N22
\u_qsys|nios2_qsys|F_pc_nxt~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc[11]~0_combout\,
	datab => \u_qsys|nios2_qsys|Add1~8_combout\,
	datac => \u_qsys|nios2_qsys|F_pc_plus_one[13]~26_combout\,
	datad => \u_qsys|nios2_qsys|F_pc[11]~1_combout\,
	combout => \u_qsys|nios2_qsys|F_pc_nxt~12_combout\);

-- Location: LCCOMB_X12_Y7_N8
\u_qsys|nios2_qsys|F_pc_nxt~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc_nxt~12_combout\,
	datab => \u_qsys|nios2_qsys|D_iw\(19),
	datac => \u_qsys|nios2_qsys|D_pc\(13),
	datad => \u_qsys|nios2_qsys|F_pc[11]~0_combout\,
	combout => \u_qsys|nios2_qsys|F_pc_nxt~13_combout\);

-- Location: LCCOMB_X13_Y7_N20
\u_qsys|nios2_qsys|F_pc_nxt~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(15),
	datab => \u_qsys|nios2_qsys|E_valid_jmp_indirect~q\,
	datad => \u_qsys|nios2_qsys|F_pc_nxt~13_combout\,
	combout => \u_qsys|nios2_qsys|F_pc_nxt~14_combout\);

-- Location: LCCOMB_X11_Y7_N24
\u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[13]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_extra_pc\(13),
	datab => \u_qsys|nios2_qsys|E_ctrl_crst~q\,
	datac => \u_qsys|nios2_qsys|E_ctrl_exception~q\,
	datad => \u_qsys|nios2_qsys|E_ctrl_break~q\,
	combout => \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[13]~15_combout\);

-- Location: LCCOMB_X11_Y7_N12
\u_qsys|nios2_qsys|M_pipe_flush_waddr[13]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(15),
	datab => \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[13]~15_combout\,
	datad => \u_qsys|nios2_qsys|E_ctrl_jmp_indirect~q\,
	combout => \u_qsys|nios2_qsys|M_pipe_flush_waddr[13]~12_combout\);

-- Location: LCCOMB_X11_Y7_N22
\u_qsys|nios2_qsys|E_pc[13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|D_pc\(13),
	combout => \u_qsys|nios2_qsys|E_pc[13]~feeder_combout\);

-- Location: FF_X11_Y7_N23
\u_qsys|nios2_qsys|E_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_pc[13]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_pc\(13));

-- Location: FF_X11_Y7_N13
\u_qsys|nios2_qsys|M_pipe_flush_waddr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_pipe_flush_waddr[13]~12_combout\,
	asdata => \u_qsys|nios2_qsys|E_pc\(13),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|E_hbreak_req~combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_pipe_flush_waddr\(13));

-- Location: FF_X13_Y7_N21
\u_qsys|nios2_qsys|F_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_pc_nxt~14_combout\,
	asdata => \u_qsys|nios2_qsys|M_pipe_flush_waddr\(13),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|ALT_INV_M_pipe_flush~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|F_pc\(13));

-- Location: LCCOMB_X11_Y5_N26
\u_qsys|nios2_qsys|F_pc_plus_one[13]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|F_pc\(13),
	datad => VCC,
	cin => \u_qsys|nios2_qsys|F_pc_plus_one[12]~25\,
	combout => \u_qsys|nios2_qsys|F_pc_plus_one[13]~26_combout\,
	cout => \u_qsys|nios2_qsys|F_pc_plus_one[13]~27\);

-- Location: FF_X11_Y5_N27
\u_qsys|nios2_qsys|D_pc_plus_one[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_pc_plus_one[13]~26_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_pc_plus_one\(13));

-- Location: LCCOMB_X12_Y7_N0
\u_qsys|nios2_qsys|D_extra_pc[13]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_pc_plus_one\(13),
	datab => \u_qsys|nios2_qsys|Add1~8_combout\,
	datac => \u_qsys|nios2_qsys|E_ctrl_br_cond_nxt~1_combout\,
	datad => \u_qsys|nios2_qsys|D_bht_data\(1),
	combout => \u_qsys|nios2_qsys|D_extra_pc[13]~4_combout\);

-- Location: FF_X12_Y7_N1
\u_qsys|nios2_qsys|E_extra_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_extra_pc[13]~4_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_extra_pc\(13));

-- Location: LCCOMB_X18_Y7_N28
\u_qsys|nios2_qsys|E_alu_result[15]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_ctrl_logic~q\,
	datab => \u_qsys|nios2_qsys|E_extra_pc\(13),
	datac => \u_qsys|nios2_qsys|E_ctrl_retaddr~q\,
	datad => \u_qsys|nios2_qsys|E_logic_result[15]~29_combout\,
	combout => \u_qsys|nios2_qsys|E_alu_result[15]~5_combout\);

-- Location: LCCOMB_X17_Y7_N8
\u_qsys|nios2_qsys|E_alu_result[15]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_alu_result[15]~5_combout\,
	datac => \u_qsys|nios2_qsys|E_alu_result~0_combout\,
	datad => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[16]~32_combout\,
	combout => \u_qsys|nios2_qsys|E_alu_result\(15));

-- Location: FF_X17_Y7_N9
\u_qsys|nios2_qsys|M_alu_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_alu_result\(15),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_alu_result\(15));

-- Location: FF_X12_Y12_N3
\u_qsys|nios2_qsys|A_mem_baddr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_alu_result\(15),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mem_baddr\(15));

-- Location: LCCOMB_X13_Y12_N14
\u_qsys|nios2_qsys|d_address_tag_field[4]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_baddr\(15),
	datab => \u_qsys|nios2_qsys|d_address_tag_field_nxt~0_combout\,
	datad => \u_qsys|nios2_qsys|M_alu_result\(15),
	combout => \u_qsys|nios2_qsys|d_address_tag_field[4]~1_combout\);

-- Location: LCCOMB_X12_Y12_N24
\u_qsys|nios2_qsys|A_dc_actual_tag[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_tag|the_altsyncram|auto_generated|q_b\(4),
	combout => \u_qsys|nios2_qsys|A_dc_actual_tag[4]~feeder_combout\);

-- Location: FF_X12_Y12_N25
\u_qsys|nios2_qsys|A_dc_actual_tag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_actual_tag[4]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_actual_tag\(4));

-- Location: LCCOMB_X13_Y12_N26
\u_qsys|nios2_qsys|A_dc_wb_tag[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|A_dc_actual_tag\(4),
	combout => \u_qsys|nios2_qsys|A_dc_wb_tag[4]~feeder_combout\);

-- Location: FF_X13_Y12_N27
\u_qsys|nios2_qsys|A_dc_wb_tag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_wb_tag[4]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_wb_tag\(4));

-- Location: FF_X13_Y12_N15
\u_qsys|nios2_qsys|d_address_tag_field[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_address_tag_field[4]~1_combout\,
	asdata => \u_qsys|nios2_qsys|A_dc_wb_tag\(4),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_address_tag_field\(4));

-- Location: LCCOMB_X28_Y16_N2
\u_qsys|mm_interconnect_0|addr_router_001|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|addr_router_001|Equal1~0_combout\ = (!\u_qsys|nios2_qsys|d_address_tag_field\(4) & (\u_qsys|nios2_qsys|d_address_tag_field\(5) & \u_qsys|nios2_qsys|d_address_tag_field\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_address_tag_field\(4),
	datac => \u_qsys|nios2_qsys|d_address_tag_field\(5),
	datad => \u_qsys|nios2_qsys|d_address_tag_field\(3),
	combout => \u_qsys|mm_interconnect_0|addr_router_001|Equal1~0_combout\);

-- Location: FF_X28_Y16_N3
\u_qsys|mm_interconnect_0|limiter_001|last_channel[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|addr_router_001|Equal1~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|mm_interconnect_0|limiter_001|save_dest_id~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|limiter_001|last_channel\(1));

-- Location: LCCOMB_X28_Y16_N12
\u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\ = (\u_qsys|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ & (\u_qsys|mm_interconnect_0|addr_router_001|Equal1~0_combout\ & 
-- ((\u_qsys|mm_interconnect_0|limiter_001|last_channel\(1)) # (!\u_qsys|mm_interconnect_0|limiter_001|suppress_change_dest_id~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|limiter_001|last_channel\(1),
	datab => \u_qsys|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datac => \u_qsys|mm_interconnect_0|addr_router_001|Equal1~0_combout\,
	datad => \u_qsys|mm_interconnect_0|limiter_001|suppress_change_dest_id~0_combout\,
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\);

-- Location: LCCOMB_X30_Y13_N4
\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\ & ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)) # 
-- ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \u_qsys|mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\)))) # (!\u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\ & 
-- (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (\u_qsys|mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\,
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\,
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\);

-- Location: LCCOMB_X30_Y14_N20
\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ = (\u_qsys|nios2_qsys|d_read~q\ & ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)) # 
-- ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \u_qsys|nios2_qsys|i_read~q\)))) # (!\u_qsys|nios2_qsys|d_read~q\ & (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (\u_qsys|nios2_qsys|i_read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_read~q\,
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \u_qsys|nios2_qsys|i_read~q\,
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\);

-- Location: LCCOMB_X30_Y14_N28
\u_qsys|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg~0_combout\ = (!\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ & \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\,
	datad => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\,
	combout => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X30_Y14_N29
\u_qsys|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X30_Y14_N18
\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & 
-- (\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ & (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ & 
-- \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datab => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\,
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\,
	datad => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	combout => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X30_Y14_N16
\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- ((\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((!\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)) # 
-- (!\u_qsys|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg\(0),
	datab => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	combout => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X30_Y14_N17
\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X28_Y15_N12
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode830w[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode830w[2]~0_combout\ = (!\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\u_qsys|nios2_qsys|d_write~q\ & 
-- (\u_qsys|nios2_qsys|hbreak_enabled~q\ & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \u_qsys|nios2_qsys|d_write~q\,
	datac => \u_qsys|nios2_qsys|hbreak_enabled~q\,
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode830w[2]~0_combout\);

-- Location: LCCOMB_X28_Y15_N26
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode838w[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode838w[2]~0_combout\ = (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode830w[2]~0_combout\ & 
-- (\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & (!\u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode830w[2]~0_combout\,
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\,
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode838w[2]~0_combout\);

-- Location: LCCOMB_X28_Y12_N2
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~20_combout\ = (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1) & 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a38\)) # 
-- (!\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0) & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a6\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a38\,
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a6\,
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(0),
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~20_combout\);

-- Location: LCCOMB_X28_Y12_N4
\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~21_combout\ = (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~20_combout\) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a70\ & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a70\,
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~20_combout\,
	datac => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a\(1),
	combout => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~21_combout\);

-- Location: LCCOMB_X28_Y12_N30
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[6]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[6]~90_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(6)) # 
-- ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~21_combout\ & \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- (\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~21_combout\ & ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~21_combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(6),
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[6]~90_combout\);

-- Location: LCCOMB_X28_Y12_N14
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(6) = (\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[6]~90_combout\) # ((\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result6w~1_combout\ & \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[6]~90_combout\,
	datab => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result6w~1_combout\,
	datad => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(6));

-- Location: FF_X28_Y12_N15
\u_qsys|nios2_qsys|i_readdata_d1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(6),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|i_readdata_d1\(6));

-- Location: LCCOMB_X14_Y2_N18
\u_qsys|nios2_qsys|F_iw[10]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(10),
	datad => \u_qsys|nios2_qsys|F_iw[3]~7_combout\,
	combout => \u_qsys|nios2_qsys|F_iw[10]~29_combout\);

-- Location: FF_X14_Y2_N19
\u_qsys|nios2_qsys|D_iw[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_iw[10]~29_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_iw\(10));

-- Location: LCCOMB_X12_Y4_N26
\u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[1]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc[11]~0_combout\,
	datab => \u_qsys|nios2_qsys|F_pc[11]~1_combout\,
	datac => \u_qsys|nios2_qsys|F_pc_plus_one[4]~8_combout\,
	datad => \u_qsys|nios2_qsys|D_br_taken_waddr_partial\(4),
	combout => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[1]~4_combout\);

-- Location: LCCOMB_X12_Y6_N6
\u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[1]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc[11]~0_combout\,
	datab => \u_qsys|nios2_qsys|D_iw\(10),
	datac => \u_qsys|nios2_qsys|D_pc\(4),
	datad => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[1]~4_combout\,
	combout => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[1]~5_combout\);

-- Location: LCCOMB_X12_Y6_N16
\u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[1]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[1]~5_combout\,
	datab => \u_qsys|nios2_qsys|E_src1\(6),
	datac => \u_qsys|nios2_qsys|E_valid_jmp_indirect~q\,
	datad => \u_qsys|nios2_qsys|M_pipe_flush~q\,
	combout => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[1]~6_combout\);

-- Location: LCCOMB_X12_Y6_N26
\u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[1]~6_combout\,
	datac => \u_qsys|nios2_qsys|M_pipe_flush_waddr\(4),
	datad => \u_qsys|nios2_qsys|M_pipe_flush~q\,
	combout => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[1]~7_combout\);

-- Location: FF_X12_Y6_N27
\u_qsys|nios2_qsys|F_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[1]~7_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|F_pc\(4));

-- Location: FF_X12_Y6_N7
\u_qsys|nios2_qsys|D_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|F_pc\(4),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_pc\(4));

-- Location: LCCOMB_X11_Y12_N10
\u_qsys|nios2_qsys|ic_tag_wraddress[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|D_ic_fill_starting~1_combout\,
	datac => \u_qsys|nios2_qsys|ic_fill_line\(1),
	datad => \u_qsys|nios2_qsys|D_pc\(4),
	combout => \u_qsys|nios2_qsys|ic_tag_wraddress[1]~0_combout\);

-- Location: FF_X11_Y12_N11
\u_qsys|nios2_qsys|ic_fill_line[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|ic_tag_wraddress[1]~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|ic_fill_line\(1));

-- Location: LCCOMB_X14_Y3_N30
\u_qsys|nios2_qsys|F_ctrl_b_is_dst~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(2),
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(1),
	datac => \u_qsys|nios2_qsys|F_iw[3]~7_combout\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(0),
	combout => \u_qsys|nios2_qsys|F_ctrl_b_is_dst~0_combout\);

-- Location: FF_X14_Y3_N31
\u_qsys|nios2_qsys|D_ctrl_b_is_dst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_ctrl_b_is_dst~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_ctrl_b_is_dst~q\);

-- Location: LCCOMB_X17_Y3_N12
\u_qsys|nios2_qsys|D_dst_regnum[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ctrl_b_is_dst~q\,
	datab => \u_qsys|nios2_qsys|D_ctrl_implicit_dst_eretaddr~q\,
	datac => \u_qsys|nios2_qsys|D_iw\(23),
	datad => \u_qsys|nios2_qsys|D_iw\(18),
	combout => \u_qsys|nios2_qsys|D_dst_regnum[1]~0_combout\);

-- Location: LCCOMB_X17_Y3_N22
\u_qsys|nios2_qsys|Equal298~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|D_dst_regnum[0]~3_combout\,
	datac => \u_qsys|nios2_qsys|D_dst_regnum[3]~4_combout\,
	datad => \u_qsys|nios2_qsys|D_dst_regnum[2]~5_combout\,
	combout => \u_qsys|nios2_qsys|Equal298~0_combout\);

-- Location: LCCOMB_X17_Y3_N8
\u_qsys|nios2_qsys|Equal298~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_dst_regnum[1]~0_combout\,
	datab => \u_qsys|nios2_qsys|D_dst_regnum[4]~6_combout\,
	datac => \u_qsys|nios2_qsys|Equal298~0_combout\,
	datad => \u_qsys|nios2_qsys|D_ctrl_implicit_dst_retaddr~q\,
	combout => \u_qsys|nios2_qsys|Equal298~1_combout\);

-- Location: LCCOMB_X17_Y3_N26
\u_qsys|nios2_qsys|D_regnum_a_cmp_F~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_dst_regnum[3]~4_combout\,
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(29),
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(30),
	datad => \u_qsys|nios2_qsys|D_dst_regnum[2]~5_combout\,
	combout => \u_qsys|nios2_qsys|D_regnum_a_cmp_F~1_combout\);

-- Location: LCCOMB_X17_Y3_N0
\u_qsys|nios2_qsys|D_regnum_a_cmp_F~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(28),
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(27),
	datac => \u_qsys|nios2_qsys|D_dst_regnum[0]~3_combout\,
	datad => \u_qsys|nios2_qsys|D_dst_regnum[1]~1_combout\,
	combout => \u_qsys|nios2_qsys|D_regnum_a_cmp_F~0_combout\);

-- Location: LCCOMB_X17_Y3_N28
\u_qsys|nios2_qsys|D_regnum_a_cmp_F~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(31),
	datab => \u_qsys|nios2_qsys|D_dst_regnum[4]~6_combout\,
	datac => \u_qsys|nios2_qsys|D_regnum_a_cmp_F~1_combout\,
	datad => \u_qsys|nios2_qsys|D_regnum_a_cmp_F~0_combout\,
	combout => \u_qsys|nios2_qsys|D_regnum_a_cmp_F~2_combout\);

-- Location: LCCOMB_X14_Y3_N0
\u_qsys|nios2_qsys|D_regnum_a_cmp_F~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Equal298~1_combout\,
	datab => \u_qsys|nios2_qsys|D_ctrl_ignore_dst~q\,
	datac => \u_qsys|nios2_qsys|D_regnum_a_cmp_F~2_combout\,
	datad => \u_qsys|nios2_qsys|D_valid~combout\,
	combout => \u_qsys|nios2_qsys|D_regnum_a_cmp_F~3_combout\);

-- Location: FF_X14_Y3_N1
\u_qsys|nios2_qsys|E_regnum_a_cmp_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_regnum_a_cmp_F~3_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|F_stall~combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_regnum_a_cmp_D~q\);

-- Location: LCCOMB_X14_Y6_N4
\u_qsys|nios2_qsys|D_src1_reg[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_regnum_a_cmp_D~q\,
	datab => \u_qsys|nios2_qsys|D_iw\(27),
	datac => \u_qsys|nios2_qsys|Equal299~0_combout\,
	datad => \u_qsys|nios2_qsys|D_ctrl_a_not_src~q\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[2]~2_combout\);

-- Location: LCCOMB_X19_Y8_N30
\u_qsys|nios2_qsys|D_src1_reg[5]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	datab => \u_qsys|nios2_qsys|A_wr_data_unfiltered[5]~119_combout\,
	datac => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(5),
	combout => \u_qsys|nios2_qsys|D_src1_reg[5]~17_combout\);

-- Location: LCCOMB_X19_Y8_N24
\u_qsys|nios2_qsys|D_src1_reg[5]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src1_reg[5]~17_combout\,
	datab => \u_qsys|nios2_qsys|W_wr_data\(5),
	datac => \u_qsys|nios2_qsys|M_alu_result\(5),
	datad => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[5]~18_combout\);

-- Location: LCCOMB_X19_Y8_N18
\u_qsys|nios2_qsys|D_src1_reg[5]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src1_reg[2]~2_combout\,
	datab => \u_qsys|nios2_qsys|E_alu_result\(5),
	datac => \u_qsys|nios2_qsys|D_src1_reg[2]~3_combout\,
	datad => \u_qsys|nios2_qsys|D_src1_reg[5]~18_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[5]~19_combout\);

-- Location: FF_X19_Y8_N19
\u_qsys|nios2_qsys|E_src1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src1_reg[5]~19_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src1\(5));

-- Location: LCCOMB_X12_Y6_N22
\u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc[11]~1_combout\,
	datab => \u_qsys|nios2_qsys|D_br_taken_waddr_partial\(3),
	datac => \u_qsys|nios2_qsys|D_pc\(3),
	datad => \u_qsys|nios2_qsys|F_pc[11]~0_combout\,
	combout => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[0]~0_combout\);

-- Location: LCCOMB_X12_Y6_N0
\u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc[11]~1_combout\,
	datab => \u_qsys|nios2_qsys|F_pc_plus_one[3]~6_combout\,
	datac => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[0]~0_combout\,
	datad => \u_qsys|nios2_qsys|D_iw\(9),
	combout => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[0]~1_combout\);

-- Location: LCCOMB_X12_Y6_N24
\u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(5),
	datab => \u_qsys|nios2_qsys|E_valid_jmp_indirect~q\,
	datac => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[0]~1_combout\,
	datad => \u_qsys|nios2_qsys|M_pipe_flush~q\,
	combout => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[0]~2_combout\);

-- Location: LCCOMB_X12_Y6_N4
\u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[0]~2_combout\,
	datac => \u_qsys|nios2_qsys|M_pipe_flush_waddr\(3),
	datad => \u_qsys|nios2_qsys|M_pipe_flush~q\,
	combout => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[0]~3_combout\);

-- Location: FF_X12_Y6_N5
\u_qsys|nios2_qsys|F_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_ic_tag_rd_addr_nxt[0]~3_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|F_pc\(3));

-- Location: FF_X12_Y6_N23
\u_qsys|nios2_qsys|D_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|F_pc\(3),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_pc\(3));

-- Location: LCCOMB_X14_Y8_N2
\u_qsys|nios2_qsys|ic_tag_wraddress_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|D_ic_fill_starting~1_combout\,
	datac => \u_qsys|nios2_qsys|ic_fill_line\(0),
	datad => \u_qsys|nios2_qsys|D_pc\(3),
	combout => \u_qsys|nios2_qsys|ic_tag_wraddress_nxt~1_combout\);

-- Location: FF_X14_Y8_N3
\u_qsys|nios2_qsys|ic_fill_line[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|ic_tag_wraddress_nxt~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|ic_fill_line\(0));

-- Location: LCCOMB_X14_Y4_N8
\u_qsys|nios2_qsys|F_iw[5]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|F_iw[3]~7_combout\,
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(5),
	combout => \u_qsys|nios2_qsys|F_iw[5]~13_combout\);

-- Location: LCCOMB_X14_Y4_N22
\u_qsys|nios2_qsys|F_ctrl_br_uncond~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_iw[4]~14_combout\,
	datab => \u_qsys|nios2_qsys|F_iw[5]~13_combout\,
	datac => \u_qsys|nios2_qsys|F_ctrl_br_uncond~0_combout\,
	datad => \u_qsys|nios2_qsys|F_iw[3]~15_combout\,
	combout => \u_qsys|nios2_qsys|F_ctrl_br_uncond~1_combout\);

-- Location: FF_X14_Y4_N23
\u_qsys|nios2_qsys|D_ctrl_br_uncond\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_ctrl_br_uncond~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_ctrl_br_uncond~q\);

-- Location: LCCOMB_X14_Y3_N4
\u_qsys|nios2_qsys|F_ctrl_br~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(2),
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(1),
	datac => \u_qsys|nios2_qsys|F_iw[3]~7_combout\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(0),
	combout => \u_qsys|nios2_qsys|F_ctrl_br~0_combout\);

-- Location: FF_X14_Y3_N5
\u_qsys|nios2_qsys|D_ctrl_br\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_ctrl_br~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_ctrl_br~q\);

-- Location: LCCOMB_X13_Y3_N0
\u_qsys|nios2_qsys|D_br_pred_taken~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|D_ctrl_br_uncond~q\,
	datac => \u_qsys|nios2_qsys|D_bht_data\(1),
	datad => \u_qsys|nios2_qsys|D_ctrl_br~q\,
	combout => \u_qsys|nios2_qsys|D_br_pred_taken~0_combout\);

-- Location: LCCOMB_X17_Y4_N26
\u_qsys|nios2_qsys|F_kill~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(5),
	datab => \u_qsys|nios2_qsys|D_iw\(2),
	datac => \u_qsys|nios2_qsys|D_iw\(1),
	datad => \u_qsys|nios2_qsys|D_op_rdctl~0_combout\,
	combout => \u_qsys|nios2_qsys|F_kill~3_combout\);

-- Location: LCCOMB_X18_Y4_N14
\u_qsys|nios2_qsys|F_kill~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(14),
	datab => \u_qsys|nios2_qsys|D_iw\(11),
	datac => \u_qsys|nios2_qsys|D_iw\(13),
	datad => \u_qsys|nios2_qsys|D_iw\(15),
	combout => \u_qsys|nios2_qsys|F_kill~0_combout\);

-- Location: LCCOMB_X18_Y4_N24
\u_qsys|nios2_qsys|F_kill~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|D_iw\(16),
	datac => \u_qsys|nios2_qsys|F_kill~0_combout\,
	datad => \u_qsys|nios2_qsys|D_iw\(12),
	combout => \u_qsys|nios2_qsys|F_kill~1_combout\);

-- Location: LCCOMB_X18_Y4_N20
\u_qsys|nios2_qsys|F_kill~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ctrl_shift_right_arith~0_combout\,
	datab => \u_qsys|nios2_qsys|Equal154~2_combout\,
	datac => \u_qsys|nios2_qsys|Equal171~1_combout\,
	datad => \u_qsys|nios2_qsys|F_kill~1_combout\,
	combout => \u_qsys|nios2_qsys|F_kill~2_combout\);

-- Location: LCCOMB_X13_Y8_N6
\u_qsys|nios2_qsys|F_kill~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_br_pred_taken~0_combout\,
	datab => \u_qsys|nios2_qsys|F_kill~3_combout\,
	datac => \u_qsys|nios2_qsys|D_issue~q\,
	datad => \u_qsys|nios2_qsys|F_kill~2_combout\,
	combout => \u_qsys|nios2_qsys|F_kill~4_combout\);

-- Location: LCCOMB_X13_Y8_N4
\u_qsys|nios2_qsys|D_refetch~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|D_iw_valid~q\,
	datad => \u_qsys|nios2_qsys|D_kill~q\,
	combout => \u_qsys|nios2_qsys|D_refetch~0_combout\);

-- Location: LCCOMB_X13_Y8_N22
\u_qsys|nios2_qsys|F_kill~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_kill~4_combout\,
	datab => \u_qsys|nios2_qsys|D_refetch~0_combout\,
	datac => \u_qsys|nios2_qsys|M_pipe_flush~q\,
	datad => \u_qsys|nios2_qsys|E_valid_jmp_indirect~q\,
	combout => \u_qsys|nios2_qsys|F_kill~5_combout\);

-- Location: LCCOMB_X13_Y8_N30
\u_qsys|nios2_qsys|F_issue\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|F_kill~5_combout\,
	datad => \u_qsys|nios2_qsys|F_ic_hit~3_combout\,
	combout => \u_qsys|nios2_qsys|F_issue~combout\);

-- Location: FF_X13_Y8_N31
\u_qsys|nios2_qsys|D_issue\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_issue~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_issue~q\);

-- Location: LCCOMB_X13_Y8_N16
\u_qsys|nios2_qsys|F_pc[11]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_issue~q\,
	datab => \u_qsys|nios2_qsys|D_refetch~0_combout\,
	datac => \u_qsys|nios2_qsys|D_br_pred_taken~0_combout\,
	datad => \u_qsys|nios2_qsys|D_ctrl_a_not_src~q\,
	combout => \u_qsys|nios2_qsys|F_pc[11]~0_combout\);

-- Location: LCCOMB_X12_Y4_N30
\u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[2]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc[11]~0_combout\,
	datab => \u_qsys|nios2_qsys|F_pc[11]~1_combout\,
	datac => \u_qsys|nios2_qsys|D_br_taken_waddr_partial\(2),
	datad => \u_qsys|nios2_qsys|F_pc_plus_one[2]~4_combout\,
	combout => \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[2]~8_combout\);

-- Location: LCCOMB_X14_Y7_N24
\u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[2]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[2]~8_combout\,
	datab => \u_qsys|nios2_qsys|F_pc[11]~0_combout\,
	datac => \u_qsys|nios2_qsys|D_pc\(2),
	datad => \u_qsys|nios2_qsys|D_iw\(8),
	combout => \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[2]~9_combout\);

-- Location: LCCOMB_X14_Y7_N6
\u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[2]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_valid_jmp_indirect~q\,
	datab => \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[2]~9_combout\,
	datac => \u_qsys|nios2_qsys|E_src1\(4),
	datad => \u_qsys|nios2_qsys|M_pipe_flush~q\,
	combout => \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[2]~10_combout\);

-- Location: LCCOMB_X14_Y7_N2
\u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[2]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[2]~10_combout\,
	datac => \u_qsys|nios2_qsys|M_pipe_flush_waddr\(2),
	datad => \u_qsys|nios2_qsys|M_pipe_flush~q\,
	combout => \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[2]~11_combout\);

-- Location: FF_X14_Y7_N3
\u_qsys|nios2_qsys|F_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[2]~11_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|F_pc\(2));

-- Location: FF_X14_Y7_N25
\u_qsys|nios2_qsys|D_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|F_pc\(2),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_pc\(2));

-- Location: FF_X12_Y8_N21
\u_qsys|nios2_qsys|ic_fill_initial_offset[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|D_pc\(2),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|ic_fill_initial_offset\(2));

-- Location: LCCOMB_X12_Y8_N16
\u_qsys|nios2_qsys|ic_fill_dp_offset_nxt[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|ic_fill_dp_offset\(1),
	datab => \u_qsys|nios2_qsys|D_ic_fill_starting_d1~q\,
	datac => \u_qsys|nios2_qsys|ic_fill_dp_offset\(0),
	datad => \u_qsys|nios2_qsys|ic_fill_dp_offset\(2),
	combout => \u_qsys|nios2_qsys|ic_fill_dp_offset_nxt[2]~1_combout\);

-- Location: LCCOMB_X12_Y8_N30
\u_qsys|nios2_qsys|ic_fill_dp_offset_nxt[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ic_fill_starting_d1~q\,
	datab => \u_qsys|nios2_qsys|ic_fill_initial_offset\(2),
	datad => \u_qsys|nios2_qsys|ic_fill_dp_offset_nxt[2]~1_combout\,
	combout => \u_qsys|nios2_qsys|ic_fill_dp_offset_nxt[2]~2_combout\);

-- Location: FF_X12_Y8_N31
\u_qsys|nios2_qsys|ic_fill_dp_offset[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|ic_fill_dp_offset_nxt[2]~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_ic_fill_dp_offset_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|ic_fill_dp_offset\(2));

-- Location: LCCOMB_X12_Y10_N28
\u_qsys|nios2_qsys|F_iw[16]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_iw[3]~7_combout\,
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(16),
	combout => \u_qsys|nios2_qsys|F_iw[16]~8_combout\);

-- Location: FF_X12_Y10_N29
\u_qsys|nios2_qsys|D_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_iw[16]~8_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_iw\(16));

-- Location: LCCOMB_X18_Y4_N22
\u_qsys|nios2_qsys|Equal154~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(12),
	datab => \u_qsys|nios2_qsys|D_iw\(16),
	datac => \u_qsys|nios2_qsys|D_iw\(13),
	datad => \u_qsys|nios2_qsys|D_iw\(11),
	combout => \u_qsys|nios2_qsys|Equal154~3_combout\);

-- Location: LCCOMB_X18_Y4_N4
\u_qsys|nios2_qsys|D_ctrl_mul_lsw\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Equal154~3_combout\,
	datab => \u_qsys|nios2_qsys|D_op_rdctl~1_combout\,
	datac => \u_qsys|nios2_qsys|Equal171~1_combout\,
	datad => \u_qsys|nios2_qsys|D_op_rdctl~0_combout\,
	combout => \u_qsys|nios2_qsys|D_ctrl_mul_lsw~combout\);

-- Location: FF_X18_Y4_N5
\u_qsys|nios2_qsys|E_ctrl_mul_lsw\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_ctrl_mul_lsw~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_ctrl_mul_lsw~q\);

-- Location: LCCOMB_X22_Y6_N8
\u_qsys|nios2_qsys|M_ctrl_mul_lsw~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_ctrl_mul_lsw~q\,
	combout => \u_qsys|nios2_qsys|M_ctrl_mul_lsw~feeder_combout\);

-- Location: FF_X22_Y6_N9
\u_qsys|nios2_qsys|M_ctrl_mul_lsw\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_ctrl_mul_lsw~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_ctrl_mul_lsw~q\);

-- Location: LCCOMB_X11_Y9_N16
\u_qsys|nios2_qsys|A_mul_cnt_nxt[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|A_mul_cnt\(0),
	datad => \u_qsys|nios2_qsys|A_mul_stall~q\,
	combout => \u_qsys|nios2_qsys|A_mul_cnt_nxt[0]~2_combout\);

-- Location: FF_X11_Y9_N17
\u_qsys|nios2_qsys|A_mul_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_cnt_nxt[0]~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_cnt\(0));

-- Location: LCCOMB_X11_Y9_N6
\u_qsys|nios2_qsys|A_mul_cnt_nxt[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datac => \u_qsys|nios2_qsys|A_mul_cnt\(1),
	datad => \u_qsys|nios2_qsys|A_mul_cnt\(0),
	combout => \u_qsys|nios2_qsys|A_mul_cnt_nxt[1]~1_combout\);

-- Location: FF_X11_Y9_N7
\u_qsys|nios2_qsys|A_mul_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_cnt_nxt[1]~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_cnt\(1));

-- Location: LCCOMB_X11_Y9_N12
\u_qsys|nios2_qsys|A_mul_cnt_nxt[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_cnt\(1),
	datab => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datac => \u_qsys|nios2_qsys|A_mul_cnt\(2),
	datad => \u_qsys|nios2_qsys|A_mul_cnt\(0),
	combout => \u_qsys|nios2_qsys|A_mul_cnt_nxt[2]~0_combout\);

-- Location: FF_X11_Y9_N13
\u_qsys|nios2_qsys|A_mul_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_cnt_nxt[2]~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_cnt\(2));

-- Location: LCCOMB_X11_Y9_N2
\u_qsys|nios2_qsys|A_mul_stall_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mul_cnt\(2),
	datab => \u_qsys|nios2_qsys|A_mul_cnt\(0),
	datac => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datad => \u_qsys|nios2_qsys|A_mul_cnt\(1),
	combout => \u_qsys|nios2_qsys|A_mul_stall_nxt~0_combout\);

-- Location: LCCOMB_X11_Y9_N24
\u_qsys|nios2_qsys|A_mul_stall_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|always122~0_combout\,
	datab => \u_qsys|nios2_qsys|M_ctrl_mul_lsw~q\,
	datac => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datad => \u_qsys|nios2_qsys|A_mul_stall_nxt~0_combout\,
	combout => \u_qsys|nios2_qsys|A_mul_stall_nxt~1_combout\);

-- Location: FF_X11_Y9_N25
\u_qsys|nios2_qsys|A_mul_stall\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mul_stall_nxt~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mul_stall~q\);

-- Location: LCCOMB_X13_Y11_N14
\u_qsys|nios2_qsys|A_mem_bypass_pending\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_stall~q\,
	datab => \u_qsys|nios2_qsys|A_valid~q\,
	datac => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datad => \u_qsys|nios2_qsys|A_ctrl_ld_st_bypass~q\,
	combout => \u_qsys|nios2_qsys|A_mem_bypass_pending~combout\);

-- Location: LCCOMB_X16_Y15_N20
\u_qsys|nios2_qsys|d_writedata[8]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_bypass_pending~combout\,
	datab => \u_qsys|nios2_qsys|M_st_data\(8),
	datad => \u_qsys|nios2_qsys|A_st_data\(8),
	combout => \u_qsys|nios2_qsys|d_writedata[8]~11_combout\);

-- Location: FF_X16_Y15_N21
\u_qsys|nios2_qsys|d_writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_writedata[8]~11_combout\,
	asdata => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_dc_victim|the_altsyncram|auto_generated|q_b\(8),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|A_dc_wb_update_av_writedata~combout\,
	ena => \u_qsys|nios2_qsys|d_writedata[6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_writedata\(8));

-- Location: LCCOMB_X16_Y15_N12
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~27_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(8),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~27_combout\);

-- Location: FF_X16_Y15_N13
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(8));

-- Location: LCCOMB_X16_Y15_N14
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[8]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(8),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(8),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_data[8]~26_combout\);

-- Location: LCCOMB_X13_Y18_N10
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[16]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|Equal0~3_combout\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[16]~5_combout\);

-- Location: FF_X13_Y18_N11
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[16]~5_combout\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(19),
	sload => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(16));

-- Location: LCCOMB_X14_Y17_N30
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(36),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(37),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(16),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~11_combout\);

-- Location: FF_X14_Y17_N31
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~11_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(16));

-- Location: LCCOMB_X12_Y16_N14
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(16),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(16),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~43_combout\);

-- Location: LCCOMB_X12_Y16_N8
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(18),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~43_combout\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~29_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~44_combout\);

-- Location: FF_X12_Y16_N9
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~44_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(17));

-- Location: FF_X12_Y16_N23
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(17),
	sload => VCC,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(17));

-- Location: LCCOMB_X17_Y17_N24
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(34),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(17),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg~8_combout\);

-- Location: FF_X17_Y17_N25
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg~8_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(10));

-- Location: LCCOMB_X16_Y17_N26
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[8]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonAReg\(10),
	cin => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[7]~15\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[8]~16_combout\);

-- Location: LCCOMB_X17_Y17_N28
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(17),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~1_combout\);

-- Location: FF_X17_Y17_N29
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\);

-- Location: LCCOMB_X29_Y18_N4
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_en~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|address\(8),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|write~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|debugaccess~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_en~0_combout\);

-- Location: LCCOMB_X16_Y19_N24
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_wr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_wr~0_combout\);

-- Location: FF_X16_Y19_N25
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_wr~0_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_wr~q\);

-- Location: LCCOMB_X16_Y19_N2
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_en~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_access~q\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_en~0_combout\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_wr~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|ociram_wr_en~1_combout\);

-- Location: LCCOMB_X14_Y17_N8
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(20),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~24_combout\);

-- Location: FF_X14_Y17_N9
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~24_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(17));

-- Location: LCCOMB_X12_Y17_N4
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(37),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(36),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(17),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~16_combout\);

-- Location: FF_X12_Y17_N5
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~16_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(17));

-- Location: LCCOMB_X12_Y16_N12
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~51\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(17),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(17),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~51_combout\);

-- Location: LCCOMB_X12_Y16_N0
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~51_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(19),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~29_combout\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~52_combout\);

-- Location: FF_X12_Y16_N1
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~52_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(18));

-- Location: LCCOMB_X12_Y16_N30
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(18),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[18]~feeder_combout\);

-- Location: FF_X12_Y16_N31
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[18]~feeder_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(18));

-- Location: LCCOMB_X10_Y15_N2
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|break_on_reset~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(18),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|break_on_reset~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(19),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|break_on_reset~0_combout\);

-- Location: FF_X10_Y15_N3
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|break_on_reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|break_on_reset~0_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|break_on_reset~q\);

-- Location: LCCOMB_X10_Y15_N24
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|jtag_break~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|break_on_reset~q\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|jtag_break~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|jtag_break~0_combout\);

-- Location: LCCOMB_X12_Y16_N20
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|jtag_break~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|jtag_break~q\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(20),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(21),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|jtag_break~1_combout\);

-- Location: FF_X10_Y15_N25
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|jtag_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|jtag_break~0_combout\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|jtag_break~1_combout\,
	sload => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|jtag_break~q\);

-- Location: LCCOMB_X14_Y13_N18
\u_qsys|nios2_qsys|wait_for_one_post_bret_inst~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_valid~1_combout\,
	datab => \u_qsys|nios2_qsys|hbreak_enabled~q\,
	datac => \u_qsys|nios2_qsys|A_stall~combout\,
	datad => \u_qsys|nios2_qsys|wait_for_one_post_bret_inst~q\,
	combout => \u_qsys|nios2_qsys|wait_for_one_post_bret_inst~0_combout\);

-- Location: LCCOMB_X14_Y13_N6
\u_qsys|nios2_qsys|wait_for_one_post_bret_inst~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|oci_single_step_mode~q\,
	datad => \u_qsys|nios2_qsys|wait_for_one_post_bret_inst~0_combout\,
	combout => \u_qsys|nios2_qsys|wait_for_one_post_bret_inst~1_combout\);

-- Location: FF_X14_Y13_N7
\u_qsys|nios2_qsys|wait_for_one_post_bret_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|wait_for_one_post_bret_inst~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|wait_for_one_post_bret_inst~q\);

-- Location: LCCOMB_X14_Y13_N8
\u_qsys|nios2_qsys|hbreak_req~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|latched_oci_tb_hbreak_req~q\,
	datab => \u_qsys|nios2_qsys|hbreak_enabled~q\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|jtag_break~q\,
	datad => \u_qsys|nios2_qsys|wait_for_one_post_bret_inst~q\,
	combout => \u_qsys|nios2_qsys|hbreak_req~0_combout\);

-- Location: LCCOMB_X12_Y9_N24
\u_qsys|nios2_qsys|E_hbreak_req~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_iw\(11),
	datab => \u_qsys|nios2_qsys|E_valid_from_D~q\,
	datac => \u_qsys|nios2_qsys|E_iw\(12),
	datad => \u_qsys|nios2_qsys|M_pipe_flush~q\,
	combout => \u_qsys|nios2_qsys|E_hbreak_req~1_combout\);

-- Location: LCCOMB_X12_Y9_N16
\u_qsys|nios2_qsys|E_hbreak_req~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_iw\(16),
	datab => \u_qsys|nios2_qsys|E_iw\(14),
	datac => \u_qsys|nios2_qsys|E_iw\(15),
	datad => \u_qsys|nios2_qsys|E_iw\(13),
	combout => \u_qsys|nios2_qsys|E_hbreak_req~0_combout\);

-- Location: LCCOMB_X12_Y9_N12
\u_qsys|nios2_qsys|E_hbreak_req\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|hbreak_req~0_combout\,
	datab => \u_qsys|nios2_qsys|E_hbreak_req~1_combout\,
	datac => \u_qsys|nios2_qsys|E_hbreak_req~0_combout\,
	datad => \u_qsys|nios2_qsys|Equal209~1_combout\,
	combout => \u_qsys|nios2_qsys|E_hbreak_req~combout\);

-- Location: LCCOMB_X12_Y9_N8
\u_qsys|nios2_qsys|E_valid~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_valid_from_D~q\,
	datac => \u_qsys|nios2_qsys|E_hbreak_req~combout\,
	datad => \u_qsys|nios2_qsys|M_pipe_flush~q\,
	combout => \u_qsys|nios2_qsys|E_valid~0_combout\);

-- Location: FF_X12_Y9_N9
\u_qsys|nios2_qsys|M_valid_from_E\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_valid~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_valid_from_E~q\);

-- Location: LCCOMB_X10_Y11_N24
\u_qsys|nios2_qsys|E_ld_st_cache~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_ctrl_ld_st_nxt~0_combout\,
	datab => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[32]~64_combout\,
	datac => \u_qsys|nios2_qsys|E_iw\(5),
	datad => \u_qsys|nios2_qsys|E_iw\(0),
	combout => \u_qsys|nios2_qsys|E_ld_st_cache~0_combout\);

-- Location: FF_X10_Y11_N25
\u_qsys|nios2_qsys|M_ctrl_ld_st_non_bypass\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_ld_st_cache~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_ctrl_ld_st_non_bypass~q\);

-- Location: LCCOMB_X11_Y11_N28
\u_qsys|nios2_qsys|M_dc_want_fill\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_valid_from_E~q\,
	datab => \u_qsys|nios2_qsys|M_dc_hit~3_combout\,
	datac => \u_qsys|nios2_qsys|M_ctrl_ld_st_non_bypass~q\,
	datad => \u_qsys|nios2_qsys|M_sel_data_master~q\,
	combout => \u_qsys|nios2_qsys|M_dc_want_fill~combout\);

-- Location: FF_X11_Y11_N29
\u_qsys|nios2_qsys|A_dc_want_fill\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_dc_want_fill~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_want_fill~q\);

-- Location: LCCOMB_X13_Y13_N4
\u_qsys|nios2_qsys|A_dc_fill_starting~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_want_fill~q\,
	datac => \u_qsys|nios2_qsys|A_dc_wb_active~q\,
	datad => \u_qsys|nios2_qsys|A_dc_fill_has_started~q\,
	combout => \u_qsys|nios2_qsys|A_dc_fill_starting~0_combout\);

-- Location: LCCOMB_X23_Y16_N8
\u_qsys|nios2_qsys|av_rd_addr_accepted\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|limiter_001|suppress_change_dest_id~2_combout\,
	datab => \u_qsys|nios2_qsys|d_read~q\,
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~combout\,
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\,
	combout => \u_qsys|nios2_qsys|av_rd_addr_accepted~combout\);

-- Location: LCCOMB_X12_Y13_N2
\u_qsys|nios2_qsys|A_dc_rd_addr_cnt_nxt[0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_fill_starting~0_combout\,
	datab => \u_qsys|nios2_qsys|av_rd_addr_accepted~combout\,
	datac => \u_qsys|nios2_qsys|A_dc_rd_addr_cnt\(0),
	combout => \u_qsys|nios2_qsys|A_dc_rd_addr_cnt_nxt[0]~3_combout\);

-- Location: LCCOMB_X12_Y13_N14
\u_qsys|nios2_qsys|A_dc_rd_addr_cnt[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	datac => \u_qsys|nios2_qsys|av_rd_addr_accepted~combout\,
	datad => \u_qsys|nios2_qsys|A_dc_fill_starting~0_combout\,
	combout => \u_qsys|nios2_qsys|A_dc_rd_addr_cnt[2]~0_combout\);

-- Location: FF_X12_Y13_N3
\u_qsys|nios2_qsys|A_dc_rd_addr_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_rd_addr_cnt_nxt[0]~3_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|A_dc_rd_addr_cnt[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_rd_addr_cnt\(0));

-- Location: LCCOMB_X12_Y13_N0
\u_qsys|nios2_qsys|A_dc_rd_addr_cnt_nxt[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|av_rd_addr_accepted~combout\,
	datac => \u_qsys|nios2_qsys|A_dc_rd_addr_cnt\(1),
	datad => \u_qsys|nios2_qsys|A_dc_rd_addr_cnt\(0),
	combout => \u_qsys|nios2_qsys|A_dc_rd_addr_cnt_nxt[1]~2_combout\);

-- Location: FF_X12_Y13_N1
\u_qsys|nios2_qsys|A_dc_rd_addr_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_rd_addr_cnt_nxt[1]~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|A_dc_rd_addr_cnt[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_rd_addr_cnt\(1));

-- Location: LCCOMB_X12_Y13_N22
\u_qsys|nios2_qsys|A_dc_rd_addr_cnt_nxt[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_rd_addr_cnt\(0),
	datab => \u_qsys|nios2_qsys|av_rd_addr_accepted~combout\,
	datac => \u_qsys|nios2_qsys|A_dc_rd_addr_cnt\(2),
	datad => \u_qsys|nios2_qsys|A_dc_rd_addr_cnt\(1),
	combout => \u_qsys|nios2_qsys|A_dc_rd_addr_cnt_nxt[2]~1_combout\);

-- Location: FF_X12_Y13_N23
\u_qsys|nios2_qsys|A_dc_rd_addr_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_rd_addr_cnt_nxt[2]~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|A_dc_rd_addr_cnt[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_rd_addr_cnt\(2));

-- Location: LCCOMB_X12_Y13_N28
\u_qsys|nios2_qsys|Add15~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_rd_addr_cnt\(3),
	datab => \u_qsys|nios2_qsys|A_dc_rd_addr_cnt\(0),
	datac => \u_qsys|nios2_qsys|A_dc_rd_addr_cnt\(2),
	datad => \u_qsys|nios2_qsys|A_dc_rd_addr_cnt\(1),
	combout => \u_qsys|nios2_qsys|Add15~0_combout\);

-- Location: LCCOMB_X12_Y13_N10
\u_qsys|nios2_qsys|A_dc_rd_addr_cnt_nxt[3]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_fill_starting~0_combout\,
	datac => \u_qsys|nios2_qsys|av_rd_addr_accepted~combout\,
	datad => \u_qsys|nios2_qsys|Add15~0_combout\,
	combout => \u_qsys|nios2_qsys|A_dc_rd_addr_cnt_nxt[3]~0_combout\);

-- Location: FF_X12_Y13_N11
\u_qsys|nios2_qsys|A_dc_rd_addr_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_rd_addr_cnt_nxt[3]~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|A_dc_rd_addr_cnt[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_rd_addr_cnt\(3));

-- Location: LCCOMB_X11_Y12_N20
\u_qsys|nios2_qsys|A_ld_bypass_delayed~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_valid_from_E~q\,
	datab => \u_qsys|nios2_qsys|A_dc_wb_active~q\,
	datad => \u_qsys|nios2_qsys|M_ctrl_ld_bypass~q\,
	combout => \u_qsys|nios2_qsys|A_ld_bypass_delayed~0_combout\);

-- Location: FF_X11_Y12_N21
\u_qsys|nios2_qsys|A_ld_bypass_delayed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_ld_bypass_delayed~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_ld_bypass_delayed~q\);

-- Location: LCCOMB_X13_Y13_N10
\u_qsys|nios2_qsys|A_ld_bypass_delayed_started~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_dc_wb_active~q\,
	datac => \u_qsys|nios2_qsys|A_ld_bypass_delayed_started~q\,
	datad => \u_qsys|nios2_qsys|A_ld_bypass_delayed~q\,
	combout => \u_qsys|nios2_qsys|A_ld_bypass_delayed_started~0_combout\);

-- Location: FF_X13_Y13_N11
\u_qsys|nios2_qsys|A_ld_bypass_delayed_started\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_ld_bypass_delayed_started~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_ld_bypass_delayed_started~q\);

-- Location: LCCOMB_X13_Y13_N0
\u_qsys|nios2_qsys|d_read_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_want_fill~q\,
	datab => \u_qsys|nios2_qsys|A_dc_fill_has_started~q\,
	datac => \u_qsys|nios2_qsys|A_ld_bypass_delayed_started~q\,
	datad => \u_qsys|nios2_qsys|A_ld_bypass_delayed~q\,
	combout => \u_qsys|nios2_qsys|d_read_nxt~0_combout\);

-- Location: LCCOMB_X13_Y13_N18
\u_qsys|nios2_qsys|d_read_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|always122~0_combout\,
	datab => \u_qsys|nios2_qsys|A_dc_wb_active~q\,
	datac => \u_qsys|nios2_qsys|M_ctrl_ld_bypass~q\,
	datad => \u_qsys|nios2_qsys|d_read_nxt~0_combout\,
	combout => \u_qsys|nios2_qsys|d_read_nxt~1_combout\);

-- Location: LCCOMB_X23_Y16_N0
\u_qsys|nios2_qsys|d_read_nxt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_rd_addr_cnt\(3),
	datab => \u_qsys|nios2_qsys|d_read_nxt~1_combout\,
	datac => \u_qsys|nios2_qsys|d_read~q\,
	datad => \u_qsys|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~combout\,
	combout => \u_qsys|nios2_qsys|d_read_nxt~2_combout\);

-- Location: FF_X23_Y16_N1
\u_qsys|nios2_qsys|d_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_read_nxt~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_read~q\);

-- Location: LCCOMB_X23_Y16_N26
\u_qsys|mm_interconnect_0|limiter_001|nonposted_cmd_accepted\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|limiter_001|nonposted_cmd_accepted~combout\ = (!\u_qsys|nios2_qsys|d_write~q\ & (\u_qsys|nios2_qsys|d_read~q\ & (\u_qsys|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~combout\ & 
-- !\u_qsys|mm_interconnect_0|limiter_001|suppress_change_dest_id~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_write~q\,
	datab => \u_qsys|nios2_qsys|d_read~q\,
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~combout\,
	datad => \u_qsys|mm_interconnect_0|limiter_001|suppress_change_dest_id~2_combout\,
	combout => \u_qsys|mm_interconnect_0|limiter_001|nonposted_cmd_accepted~combout\);

-- Location: FF_X31_Y16_N19
\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]~q\);

-- Location: LCCOMB_X31_Y16_N18
\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]~q\) # 
-- (!\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]~q\,
	datad => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X31_Y16_N12
\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~feeder_combout\ = \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	combout => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~feeder_combout\);

-- Location: FF_X31_Y16_N13
\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\);

-- Location: FF_X30_Y16_N31
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]~q\);

-- Location: LCCOMB_X30_Y16_N30
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]~q\) # 
-- (!\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]~q\,
	combout => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X30_Y16_N23
\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\);

-- Location: LCCOMB_X30_Y16_N22
\u_qsys|mm_interconnect_0|limiter_001|response_sink_accepted~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|limiter_001|response_sink_accepted~2_combout\ = (\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- ((\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\) # ((\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\ & 
-- \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0))))) # (!\u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\ & ((\u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\,
	datac => \u_qsys|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\,
	datad => \u_qsys|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg\(0),
	combout => \u_qsys|mm_interconnect_0|limiter_001|response_sink_accepted~2_combout\);

-- Location: LCCOMB_X29_Y15_N14
\u_qsys|mm_interconnect_0|limiter_001|response_sink_accepted~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|limiter_001|response_sink_accepted~1_combout\ = (\u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0) & 
-- (!\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0),
	datab => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datac => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\,
	combout => \u_qsys|mm_interconnect_0|limiter_001|response_sink_accepted~1_combout\);

-- Location: LCCOMB_X29_Y14_N10
\u_qsys|mm_interconnect_0|limiter_001|response_sink_accepted~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|limiter_001|response_sink_accepted~0_combout\ = (\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\ & ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\)))) # 
-- (!\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\ & (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \u_qsys|mm_interconnect_0|limiter_001|response_sink_accepted~0_combout\);

-- Location: LCCOMB_X29_Y14_N18
\u_qsys|mm_interconnect_0|limiter_001|response_sink_accepted~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|limiter_001|response_sink_accepted~3_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~combout\ & ((\u_qsys|mm_interconnect_0|limiter_001|response_sink_accepted~2_combout\) # 
-- ((\u_qsys|mm_interconnect_0|limiter_001|response_sink_accepted~1_combout\) # (\u_qsys|mm_interconnect_0|limiter_001|response_sink_accepted~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~combout\,
	datab => \u_qsys|mm_interconnect_0|limiter_001|response_sink_accepted~2_combout\,
	datac => \u_qsys|mm_interconnect_0|limiter_001|response_sink_accepted~1_combout\,
	datad => \u_qsys|mm_interconnect_0|limiter_001|response_sink_accepted~0_combout\,
	combout => \u_qsys|mm_interconnect_0|limiter_001|response_sink_accepted~3_combout\);

-- Location: LCCOMB_X29_Y14_N22
\u_qsys|mm_interconnect_0|limiter_001|pending_response_count[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|limiter_001|pending_response_count[0]~0_combout\ = \u_qsys|mm_interconnect_0|limiter_001|nonposted_cmd_accepted~combout\ $ (\u_qsys|mm_interconnect_0|limiter_001|pending_response_count\(0) $ 
-- (\u_qsys|mm_interconnect_0|limiter_001|response_sink_accepted~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|limiter_001|nonposted_cmd_accepted~combout\,
	datac => \u_qsys|mm_interconnect_0|limiter_001|pending_response_count\(0),
	datad => \u_qsys|mm_interconnect_0|limiter_001|response_sink_accepted~3_combout\,
	combout => \u_qsys|mm_interconnect_0|limiter_001|pending_response_count[0]~0_combout\);

-- Location: FF_X29_Y14_N23
\u_qsys|mm_interconnect_0|limiter_001|pending_response_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|limiter_001|pending_response_count[0]~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|limiter_001|pending_response_count\(0));

-- Location: LCCOMB_X29_Y14_N24
\u_qsys|mm_interconnect_0|limiter_001|has_pending_responses~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|limiter_001|has_pending_responses~0_combout\ = (\u_qsys|mm_interconnect_0|limiter_001|nonposted_cmd_accepted~combout\ & ((\u_qsys|mm_interconnect_0|limiter_001|has_pending_responses~q\) # 
-- ((!\u_qsys|mm_interconnect_0|limiter_001|response_sink_accepted~3_combout\ & !\u_qsys|mm_interconnect_0|limiter_001|pending_response_count\(0))))) # (!\u_qsys|mm_interconnect_0|limiter_001|nonposted_cmd_accepted~combout\ & 
-- (\u_qsys|mm_interconnect_0|limiter_001|has_pending_responses~q\ & ((!\u_qsys|mm_interconnect_0|limiter_001|pending_response_count\(0)) # (!\u_qsys|mm_interconnect_0|limiter_001|response_sink_accepted~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|limiter_001|nonposted_cmd_accepted~combout\,
	datab => \u_qsys|mm_interconnect_0|limiter_001|response_sink_accepted~3_combout\,
	datac => \u_qsys|mm_interconnect_0|limiter_001|has_pending_responses~q\,
	datad => \u_qsys|mm_interconnect_0|limiter_001|pending_response_count\(0),
	combout => \u_qsys|mm_interconnect_0|limiter_001|has_pending_responses~0_combout\);

-- Location: FF_X29_Y14_N25
\u_qsys|mm_interconnect_0|limiter_001|has_pending_responses\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|limiter_001|has_pending_responses~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|limiter_001|has_pending_responses~q\);

-- Location: LCCOMB_X29_Y16_N2
\u_qsys|mm_interconnect_0|limiter_001|suppress_change_dest_id~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|limiter_001|suppress_change_dest_id~0_combout\ = (!\u_qsys|nios2_qsys|d_write~q\ & \u_qsys|mm_interconnect_0|limiter_001|has_pending_responses~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_write~q\,
	datad => \u_qsys|mm_interconnect_0|limiter_001|has_pending_responses~q\,
	combout => \u_qsys|mm_interconnect_0|limiter_001|suppress_change_dest_id~0_combout\);

-- Location: FF_X29_Y16_N9
\u_qsys|mm_interconnect_0|limiter_001|last_channel[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|mm_interconnect_0|limiter_001|save_dest_id~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|limiter_001|last_channel\(0));

-- Location: LCCOMB_X29_Y16_N20
\u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\ = (\u_qsys|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ & (\u_qsys|mm_interconnect_0|addr_router_001|Equal2~1_combout\ & 
-- ((\u_qsys|mm_interconnect_0|limiter_001|last_channel\(0)) # (!\u_qsys|mm_interconnect_0|limiter_001|suppress_change_dest_id~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|limiter_001|suppress_change_dest_id~0_combout\,
	datab => \u_qsys|mm_interconnect_0|limiter_001|last_channel\(0),
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datad => \u_qsys|mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\);

-- Location: LCCOMB_X30_Y15_N28
\u_qsys|mm_interconnect_0|cmd_xbar_mux|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & ((\u_qsys|mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\) # ((\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & 
-- \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\)))) # (!\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & 
-- ((\u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\,
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\,
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\);

-- Location: LCCOMB_X30_Y17_N12
\u_qsys|mm_interconnect_0|cmd_xbar_mux|update_grant~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout\ = (!\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|waitrequest~q\ & ((\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1)) # (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|waitrequest~q\,
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout\);

-- Location: LCCOMB_X30_Y17_N8
\u_qsys|mm_interconnect_0|cmd_xbar_mux|update_grant~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\ & ((\u_qsys|mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout\))) # (!\u_qsys|mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\ & 
-- (!\u_qsys|mm_interconnect_0|cmd_xbar_mux|packet_in_progress~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux|packet_in_progress~q\,
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\,
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout\,
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\);

-- Location: FF_X30_Y15_N27
\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0));

-- Location: FF_X29_Y14_N27
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~q\);

-- Location: LCCOMB_X29_Y14_N26
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~q\))) # (!\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~q\,
	datad => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X29_Y14_N29
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\);

-- Location: LCCOMB_X29_Y14_N0
\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ = (\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & 
-- \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datad => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\);

-- Location: LCCOMB_X26_Y14_N4
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[0]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[0]~75_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(0)) # 
-- ((\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~61_combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(0),
	datad => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~61_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[0]~75_combout\);

-- Location: LCCOMB_X25_Y14_N18
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(0) = (\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[0]~75_combout\) # ((\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & 
-- (\u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result0w~1_combout\ & \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[0]~75_combout\,
	datab => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datac => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result0w~1_combout\,
	datad => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0),
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(0));

-- Location: FF_X25_Y14_N19
\u_qsys|nios2_qsys|i_readdata_d1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(0),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|i_readdata_d1\(0));

-- Location: LCCOMB_X16_Y6_N14
\u_qsys|nios2_qsys|M_regnum_a_cmp_F~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(27),
	datab => \u_qsys|nios2_qsys|M_dst_regnum\(1),
	datac => \u_qsys|nios2_qsys|M_dst_regnum\(0),
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(28),
	combout => \u_qsys|nios2_qsys|M_regnum_a_cmp_F~0_combout\);

-- Location: LCCOMB_X16_Y3_N30
\u_qsys|nios2_qsys|M_regnum_a_cmp_F~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(30),
	datab => \u_qsys|nios2_qsys|M_dst_regnum\(3),
	datac => \u_qsys|nios2_qsys|M_dst_regnum\(2),
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(29),
	combout => \u_qsys|nios2_qsys|M_regnum_a_cmp_F~1_combout\);

-- Location: LCCOMB_X16_Y6_N18
\u_qsys|nios2_qsys|M_regnum_a_cmp_F~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_wr_dst_reg_from_E~q\,
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(31),
	datac => \u_qsys|nios2_qsys|M_dst_regnum\(4),
	combout => \u_qsys|nios2_qsys|M_regnum_a_cmp_F~2_combout\);

-- Location: LCCOMB_X14_Y6_N6
\u_qsys|nios2_qsys|M_regnum_a_cmp_F~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_regnum_a_cmp_F~0_combout\,
	datab => \u_qsys|nios2_qsys|M_regnum_a_cmp_F~1_combout\,
	datad => \u_qsys|nios2_qsys|M_regnum_a_cmp_F~2_combout\,
	combout => \u_qsys|nios2_qsys|M_regnum_a_cmp_F~3_combout\);

-- Location: FF_X14_Y6_N7
\u_qsys|nios2_qsys|A_regnum_a_cmp_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_regnum_a_cmp_F~3_combout\,
	asdata => \u_qsys|nios2_qsys|M_regnum_a_cmp_D~q\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|F_stall~combout\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_regnum_a_cmp_D~q\);

-- Location: LCCOMB_X16_Y3_N16
\u_qsys|nios2_qsys|A_regnum_a_cmp_F~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dst_regnum_from_M\(2),
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(29),
	datac => \u_qsys|nios2_qsys|A_dst_regnum_from_M\(3),
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(30),
	combout => \u_qsys|nios2_qsys|A_regnum_a_cmp_F~1_combout\);

-- Location: LCCOMB_X16_Y6_N30
\u_qsys|nios2_qsys|A_regnum_a_cmp_F~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_wr_dst_reg_from_M~q\,
	datac => \u_qsys|nios2_qsys|A_dst_regnum_from_M\(4),
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(31),
	combout => \u_qsys|nios2_qsys|A_regnum_a_cmp_F~2_combout\);

-- Location: LCCOMB_X16_Y6_N2
\u_qsys|nios2_qsys|A_regnum_a_cmp_F~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dst_regnum_from_M\(0),
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(27),
	datac => \u_qsys|nios2_qsys|A_dst_regnum_from_M\(1),
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(28),
	combout => \u_qsys|nios2_qsys|A_regnum_a_cmp_F~0_combout\);

-- Location: LCCOMB_X17_Y6_N18
\u_qsys|nios2_qsys|A_regnum_a_cmp_F~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_regnum_a_cmp_F~1_combout\,
	datab => \u_qsys|nios2_qsys|A_regnum_a_cmp_F~2_combout\,
	datad => \u_qsys|nios2_qsys|A_regnum_a_cmp_F~0_combout\,
	combout => \u_qsys|nios2_qsys|A_regnum_a_cmp_F~3_combout\);

-- Location: FF_X17_Y6_N19
\u_qsys|nios2_qsys|W_regnum_a_cmp_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_regnum_a_cmp_F~3_combout\,
	asdata => \u_qsys|nios2_qsys|A_regnum_a_cmp_D~q\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|W_regnum_a_cmp_D~q\);

-- Location: LCCOMB_X14_Y6_N10
\u_qsys|nios2_qsys|E_src1[20]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_regnum_a_cmp_D~q\,
	datab => \u_qsys|nios2_qsys|M_regnum_a_cmp_D~q\,
	datac => \u_qsys|nios2_qsys|W_regnum_a_cmp_D~q\,
	datad => \u_qsys|nios2_qsys|D_ctrl_a_not_src~q\,
	combout => \u_qsys|nios2_qsys|E_src1[20]~1_combout\);

-- Location: LCCOMB_X16_Y9_N20
\u_qsys|nios2_qsys|D_src1_reg[3]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(3),
	datac => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[3]~121_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[3]~23_combout\);

-- Location: LCCOMB_X16_Y9_N6
\u_qsys|nios2_qsys|D_src1_reg[3]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	datab => \u_qsys|nios2_qsys|M_alu_result\(3),
	datac => \u_qsys|nios2_qsys|D_src1_reg[3]~23_combout\,
	datad => \u_qsys|nios2_qsys|W_wr_data\(3),
	combout => \u_qsys|nios2_qsys|D_src1_reg[3]~24_combout\);

-- Location: LCCOMB_X16_Y9_N26
\u_qsys|nios2_qsys|D_src1_reg[3]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src1_reg[3]~24_combout\,
	datab => \u_qsys|nios2_qsys|D_src1_reg[2]~3_combout\,
	datac => \u_qsys|nios2_qsys|D_src1_reg[2]~2_combout\,
	datad => \u_qsys|nios2_qsys|E_alu_result\(3),
	combout => \u_qsys|nios2_qsys|D_src1_reg[3]~25_combout\);

-- Location: FF_X16_Y9_N27
\u_qsys|nios2_qsys|E_src1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src1_reg[3]~25_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src1\(3));

-- Location: LCCOMB_X14_Y5_N16
\u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[1]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc[11]~1_combout\,
	datab => \u_qsys|nios2_qsys|F_pc[11]~0_combout\,
	datac => \u_qsys|nios2_qsys|D_pc\(1),
	datad => \u_qsys|nios2_qsys|D_br_taken_waddr_partial\(1),
	combout => \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[1]~4_combout\);

-- Location: LCCOMB_X14_Y5_N28
\u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[1]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(7),
	datab => \u_qsys|nios2_qsys|F_pc[11]~1_combout\,
	datac => \u_qsys|nios2_qsys|F_pc_plus_one[1]~2_combout\,
	datad => \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[1]~4_combout\,
	combout => \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[1]~5_combout\);

-- Location: LCCOMB_X14_Y5_N10
\u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[1]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(3),
	datab => \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[1]~5_combout\,
	datac => \u_qsys|nios2_qsys|M_pipe_flush~q\,
	datad => \u_qsys|nios2_qsys|E_valid_jmp_indirect~q\,
	combout => \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[1]~6_combout\);

-- Location: LCCOMB_X14_Y5_N4
\u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[1]~6_combout\,
	datac => \u_qsys|nios2_qsys|M_pipe_flush~q\,
	datad => \u_qsys|nios2_qsys|M_pipe_flush_waddr\(1),
	combout => \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[1]~7_combout\);

-- Location: FF_X14_Y5_N5
\u_qsys|nios2_qsys|F_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[1]~7_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|F_pc\(1));

-- Location: FF_X14_Y5_N17
\u_qsys|nios2_qsys|D_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|F_pc\(1),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_pc\(1));

-- Location: LCCOMB_X12_Y8_N0
\u_qsys|nios2_qsys|ic_fill_initial_offset[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|D_pc\(1),
	combout => \u_qsys|nios2_qsys|ic_fill_initial_offset[1]~feeder_combout\);

-- Location: FF_X12_Y8_N1
\u_qsys|nios2_qsys|ic_fill_initial_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|ic_fill_initial_offset[1]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|ic_fill_initial_offset\(1));

-- Location: LCCOMB_X12_Y8_N18
\u_qsys|nios2_qsys|ic_fill_dp_offset_nxt[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ic_fill_starting_d1~q\,
	datab => \u_qsys|nios2_qsys|ic_fill_dp_offset\(0),
	datac => \u_qsys|nios2_qsys|ic_fill_dp_offset\(1),
	datad => \u_qsys|nios2_qsys|ic_fill_initial_offset\(1),
	combout => \u_qsys|nios2_qsys|ic_fill_dp_offset_nxt[1]~0_combout\);

-- Location: FF_X12_Y8_N19
\u_qsys|nios2_qsys|ic_fill_dp_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|ic_fill_dp_offset_nxt[1]~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_ic_fill_dp_offset_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|ic_fill_dp_offset\(1));

-- Location: LCCOMB_X13_Y4_N12
\u_qsys|nios2_qsys|F_iw[13]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(13),
	datac => \u_qsys|nios2_qsys|F_iw[3]~7_combout\,
	combout => \u_qsys|nios2_qsys|F_iw[13]~10_combout\);

-- Location: FF_X13_Y4_N13
\u_qsys|nios2_qsys|D_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_iw[13]~10_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_iw\(13));

-- Location: LCCOMB_X16_Y4_N4
\u_qsys|nios2_qsys|D_ctrl_logic~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(12),
	datac => \u_qsys|nios2_qsys|D_iw\(16),
	datad => \u_qsys|nios2_qsys|D_iw\(11),
	combout => \u_qsys|nios2_qsys|D_ctrl_logic~1_combout\);

-- Location: LCCOMB_X17_Y4_N24
\u_qsys|nios2_qsys|D_ctrl_logic~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(2),
	datab => \u_qsys|nios2_qsys|D_iw\(0),
	datac => \u_qsys|nios2_qsys|D_iw\(1),
	datad => \u_qsys|nios2_qsys|D_op_rdctl~0_combout\,
	combout => \u_qsys|nios2_qsys|D_ctrl_logic~0_combout\);

-- Location: LCCOMB_X18_Y5_N0
\u_qsys|nios2_qsys|D_ctrl_logic~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(13),
	datab => \u_qsys|nios2_qsys|D_ctrl_logic~1_combout\,
	datac => \u_qsys|nios2_qsys|D_ctrl_logic~0_combout\,
	datad => \u_qsys|nios2_qsys|Equal171~1_combout\,
	combout => \u_qsys|nios2_qsys|D_ctrl_logic~2_combout\);

-- Location: FF_X18_Y5_N1
\u_qsys|nios2_qsys|E_ctrl_logic\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_ctrl_logic~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_ctrl_logic~q\);

-- Location: LCCOMB_X11_Y5_N28
\u_qsys|nios2_qsys|F_pc_plus_one[14]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|F_pc\(14),
	cin => \u_qsys|nios2_qsys|F_pc_plus_one[13]~27\,
	combout => \u_qsys|nios2_qsys|F_pc_plus_one[14]~28_combout\);

-- Location: FF_X11_Y5_N29
\u_qsys|nios2_qsys|D_pc_plus_one[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_pc_plus_one[14]~28_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_pc_plus_one\(14));

-- Location: LCCOMB_X12_Y7_N20
\u_qsys|nios2_qsys|Add1~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|D_iw\(21),
	datad => \u_qsys|nios2_qsys|D_pc_plus_one\(14),
	cin => \u_qsys|nios2_qsys|Add1~9\,
	combout => \u_qsys|nios2_qsys|Add1~10_combout\);

-- Location: LCCOMB_X12_Y7_N26
\u_qsys|nios2_qsys|D_extra_pc[14]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_pc_plus_one\(14),
	datab => \u_qsys|nios2_qsys|Add1~10_combout\,
	datac => \u_qsys|nios2_qsys|E_ctrl_br_cond_nxt~1_combout\,
	datad => \u_qsys|nios2_qsys|D_bht_data\(1),
	combout => \u_qsys|nios2_qsys|D_extra_pc[14]~5_combout\);

-- Location: FF_X12_Y7_N27
\u_qsys|nios2_qsys|E_extra_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_extra_pc[14]~5_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_extra_pc\(14));

-- Location: LCCOMB_X18_Y7_N14
\u_qsys|nios2_qsys|E_alu_result[16]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_ctrl_logic~q\,
	datab => \u_qsys|nios2_qsys|E_extra_pc\(14),
	datac => \u_qsys|nios2_qsys|E_logic_result[16]~30_combout\,
	datad => \u_qsys|nios2_qsys|E_ctrl_retaddr~q\,
	combout => \u_qsys|nios2_qsys|E_alu_result[16]~6_combout\);

-- Location: LCCOMB_X19_Y10_N26
\u_qsys|nios2_qsys|E_alu_result[16]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_alu_result[16]~6_combout\,
	datac => \u_qsys|nios2_qsys|E_alu_result~0_combout\,
	datad => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[17]~34_combout\,
	combout => \u_qsys|nios2_qsys|E_alu_result\(16));

-- Location: LCCOMB_X19_Y10_N24
\u_qsys|nios2_qsys|D_src1_reg[16]~94\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1[20]~1_combout\,
	datab => \u_qsys|nios2_qsys|M_alu_result\(16),
	datac => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	datad => \u_qsys|nios2_qsys|A_wr_data_unfiltered[16]~113_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[16]~94_combout\);

-- Location: LCCOMB_X19_Y10_N2
\u_qsys|nios2_qsys|D_src1_reg[16]~95\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_src1_reg[16]~94_combout\,
	datab => \u_qsys|nios2_qsys|W_wr_data\(16),
	datac => \u_qsys|nios2_qsys|E_src1[20]~0_combout\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|q_b\(16),
	combout => \u_qsys|nios2_qsys|D_src1_reg[16]~95_combout\);

-- Location: LCCOMB_X19_Y10_N14
\u_qsys|nios2_qsys|D_src1_reg[16]~96\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_alu_result\(16),
	datab => \u_qsys|nios2_qsys|D_src1_reg[2]~3_combout\,
	datac => \u_qsys|nios2_qsys|D_src1_reg[2]~2_combout\,
	datad => \u_qsys|nios2_qsys|D_src1_reg[16]~95_combout\,
	combout => \u_qsys|nios2_qsys|D_src1_reg[16]~96_combout\);

-- Location: FF_X19_Y10_N15
\u_qsys|nios2_qsys|E_src1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_src1_reg[16]~96_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_src1\(16));

-- Location: LCCOMB_X12_Y3_N6
\u_qsys|nios2_qsys|F_pc_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc[11]~0_combout\,
	datab => \u_qsys|nios2_qsys|F_pc_plus_one[14]~28_combout\,
	datac => \u_qsys|nios2_qsys|F_pc[11]~1_combout\,
	datad => \u_qsys|nios2_qsys|Add1~10_combout\,
	combout => \u_qsys|nios2_qsys|F_pc_nxt~0_combout\);

-- Location: LCCOMB_X12_Y3_N24
\u_qsys|nios2_qsys|F_pc_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc[11]~0_combout\,
	datab => \u_qsys|nios2_qsys|D_iw\(20),
	datac => \u_qsys|nios2_qsys|D_pc\(14),
	datad => \u_qsys|nios2_qsys|F_pc_nxt~0_combout\,
	combout => \u_qsys|nios2_qsys|F_pc_nxt~1_combout\);

-- Location: LCCOMB_X13_Y7_N16
\u_qsys|nios2_qsys|F_pc_nxt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(16),
	datab => \u_qsys|nios2_qsys|E_valid_jmp_indirect~q\,
	datad => \u_qsys|nios2_qsys|F_pc_nxt~1_combout\,
	combout => \u_qsys|nios2_qsys|F_pc_nxt~2_combout\);

-- Location: LCCOMB_X22_Y11_N18
\u_qsys|nios2_qsys|E_pc[14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|D_pc\(14),
	combout => \u_qsys|nios2_qsys|E_pc[14]~feeder_combout\);

-- Location: FF_X22_Y11_N19
\u_qsys|nios2_qsys|E_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_pc[14]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_pc\(14));

-- Location: LCCOMB_X13_Y7_N0
\u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[14]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_extra_pc\(14),
	datab => \u_qsys|nios2_qsys|E_ctrl_break~q\,
	datac => \u_qsys|nios2_qsys|E_ctrl_exception~q\,
	datad => \u_qsys|nios2_qsys|E_ctrl_crst~q\,
	combout => \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[14]~0_combout\);

-- Location: LCCOMB_X13_Y7_N2
\u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[14]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_src1\(16),
	datab => \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[14]~0_combout\,
	datac => \u_qsys|nios2_qsys|E_hbreak_req~combout\,
	datad => \u_qsys|nios2_qsys|E_ctrl_jmp_indirect~q\,
	combout => \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[14]~1_combout\);

-- Location: LCCOMB_X13_Y7_N28
\u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[14]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_pc\(14),
	datac => \u_qsys|nios2_qsys|E_hbreak_req~combout\,
	datad => \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[14]~1_combout\,
	combout => \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[14]~2_combout\);

-- Location: FF_X13_Y7_N29
\u_qsys|nios2_qsys|M_pipe_flush_waddr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_pipe_flush_waddr_nxt[14]~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_pipe_flush_waddr\(14));

-- Location: LCCOMB_X13_Y7_N30
\u_qsys|nios2_qsys|M_pipe_flush_waddr[14]~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|M_pipe_flush_waddr\(14),
	combout => \u_qsys|nios2_qsys|M_pipe_flush_waddr[14]~_wirecell_combout\);

-- Location: FF_X13_Y7_N17
\u_qsys|nios2_qsys|F_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_pc_nxt~2_combout\,
	asdata => \u_qsys|nios2_qsys|M_pipe_flush_waddr[14]~_wirecell_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u_qsys|nios2_qsys|ALT_INV_M_pipe_flush~q\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|F_pc\(14));

-- Location: FF_X12_Y3_N25
\u_qsys|nios2_qsys|D_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|F_pc\(14),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_pc\(14));

-- Location: FF_X12_Y8_N25
\u_qsys|nios2_qsys|ic_fill_tag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|D_pc\(14),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|ic_fill_tag\(4));

-- Location: LCCOMB_X12_Y8_N28
\u_qsys|mm_interconnect_0|addr_router|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|addr_router|Equal2~0_combout\ = (\u_qsys|nios2_qsys|ic_fill_tag\(4) & (!\u_qsys|nios2_qsys|ic_fill_tag\(2) & (!\u_qsys|nios2_qsys|ic_fill_tag\(1) & \u_qsys|nios2_qsys|ic_fill_tag\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|ic_fill_tag\(4),
	datab => \u_qsys|nios2_qsys|ic_fill_tag\(2),
	datac => \u_qsys|nios2_qsys|ic_fill_tag\(1),
	datad => \u_qsys|nios2_qsys|ic_fill_tag\(3),
	combout => \u_qsys|mm_interconnect_0|addr_router|Equal2~0_combout\);

-- Location: LCCOMB_X29_Y10_N18
\u_qsys|mm_interconnect_0|cmd_xbar_demux|src2_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_demux|src2_valid~0_combout\ = (!\u_qsys|mm_interconnect_0|addr_router|Equal1~0_combout\ & (((\u_qsys|nios2_qsys|ic_fill_tag\(0)) # (!\u_qsys|nios2_qsys|ic_fill_line\(6))) # 
-- (!\u_qsys|mm_interconnect_0|addr_router|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|addr_router|Equal2~0_combout\,
	datab => \u_qsys|nios2_qsys|ic_fill_line\(6),
	datac => \u_qsys|nios2_qsys|ic_fill_tag\(0),
	datad => \u_qsys|mm_interconnect_0|addr_router|Equal1~0_combout\,
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_demux|src2_valid~0_combout\);

-- Location: FF_X29_Y10_N19
\u_qsys|mm_interconnect_0|limiter|last_channel[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_demux|src2_valid~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|mm_interconnect_0|limiter|save_dest_id~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|limiter|last_channel\(2));

-- Location: LCCOMB_X29_Y10_N6
\u_qsys|mm_interconnect_0|cmd_xbar_demux|src2_valid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_demux|src2_valid~1_combout\ = (\u_qsys|nios2_qsys|i_read~q\ & (\u_qsys|mm_interconnect_0|cmd_xbar_demux|src2_valid~0_combout\ & ((\u_qsys|mm_interconnect_0|limiter|last_channel\(2)) # 
-- (!\u_qsys|mm_interconnect_0|limiter|has_pending_responses~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|i_read~q\,
	datab => \u_qsys|mm_interconnect_0|limiter|last_channel\(2),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_demux|src2_valid~0_combout\,
	datad => \u_qsys|mm_interconnect_0|limiter|has_pending_responses~q\,
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_demux|src2_valid~1_combout\);

-- Location: LCCOMB_X28_Y17_N8
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|arb|grant[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|arb|grant[1]~0_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src2_valid~1_combout\ & ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|arb|top_priority_reg\(1)) # 
-- ((!\u_qsys|mm_interconnect_0|cmd_xbar_demux|src2_valid~1_combout\ & !\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|arb|top_priority_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_demux|src2_valid~1_combout\,
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|arb|top_priority_reg\(1),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|arb|top_priority_reg\(0),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src2_valid~1_combout\,
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|arb|grant[1]~0_combout\);

-- Location: FF_X28_Y17_N9
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|arb|grant[1]~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1));

-- Location: LCCOMB_X29_Y17_N22
\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|WideOr1~combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1) & ((\u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src2_valid~1_combout\) # 
-- ((\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0) & \u_qsys|mm_interconnect_0|cmd_xbar_demux|src2_valid~1_combout\)))) # (!\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1) & (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0) 
-- & (\u_qsys|mm_interconnect_0|cmd_xbar_demux|src2_valid~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(1),
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|saved_grant\(0),
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_demux|src2_valid~1_combout\,
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src2_valid~1_combout\,
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|WideOr1~combout\);

-- Location: LCCOMB_X29_Y17_N20
\u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg~0_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux_002|WideOr1~combout\ & (!\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) 
-- & (\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux_002|WideOr1~combout\,
	datab => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datad => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\,
	combout => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X29_Y17_N21
\u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X26_Y16_N12
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[3]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[3]~72_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~45_combout\) # 
-- ((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(3) & \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- (((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(3) & \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \u_qsys|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~45_combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre\(3),
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[3]~72_combout\);

-- Location: LCCOMB_X26_Y16_N24
\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(3) = (\u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[3]~72_combout\) # ((\u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0) & 
-- (\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result3w~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg\(0),
	datab => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datac => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data[3]~72_combout\,
	datad => \u_qsys|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|muxlut_result3w~1_combout\,
	combout => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(3));

-- Location: FF_X26_Y16_N25
\u_qsys|nios2_qsys|i_readdata_d1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|rsp_xbar_mux|src_data\(3),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|i_readdata_d1\(3));

-- Location: LCCOMB_X14_Y4_N26
\u_qsys|nios2_qsys|F_iw[4]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|F_iw[3]~7_combout\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(4),
	combout => \u_qsys|nios2_qsys|F_iw[4]~14_combout\);

-- Location: FF_X14_Y4_N27
\u_qsys|nios2_qsys|D_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_iw[4]~14_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_iw\(4));

-- Location: FF_X10_Y11_N17
\u_qsys|nios2_qsys|E_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|D_iw\(4),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_iw\(4));

-- Location: LCCOMB_X10_Y11_N10
\u_qsys|nios2_qsys|E_ld_bus~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_iw\(2),
	datab => \u_qsys|nios2_qsys|E_iw\(4),
	datac => \u_qsys|nios2_qsys|E_iw\(1),
	datad => \u_qsys|nios2_qsys|E_iw\(0),
	combout => \u_qsys|nios2_qsys|E_ld_bus~0_combout\);

-- Location: LCCOMB_X9_Y11_N0
\u_qsys|nios2_qsys|E_ld_bus~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_ld_bus~0_combout\,
	datac => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[32]~64_combout\,
	datad => \u_qsys|nios2_qsys|E_iw\(5),
	combout => \u_qsys|nios2_qsys|E_ld_bus~1_combout\);

-- Location: FF_X9_Y11_N1
\u_qsys|nios2_qsys|M_ctrl_ld_bypass\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_ld_bus~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_ctrl_ld_bypass~q\);

-- Location: FF_X12_Y11_N23
\u_qsys|nios2_qsys|A_ctrl_ld_bypass\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_ctrl_ld_bypass~q\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_ctrl_ld_bypass~q\);

-- Location: LCCOMB_X14_Y11_N18
\u_qsys|nios2_qsys|A_dc_dcache_management_done_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_dirty~q\,
	datab => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_done~q\,
	datac => \u_qsys|nios2_qsys|A_ctrl_dc_addr_wb_inv~q\,
	datad => \u_qsys|nios2_qsys|A_ctrl_dc_index_wb_inv~q\,
	combout => \u_qsys|nios2_qsys|A_dc_dcache_management_done_nxt~1_combout\);

-- Location: LCCOMB_X14_Y11_N30
\u_qsys|nios2_qsys|Equal178~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_iw\(2),
	datab => \u_qsys|nios2_qsys|E_iw\(0),
	datac => \u_qsys|nios2_qsys|E_iw\(4),
	datad => \u_qsys|nios2_qsys|E_iw\(3),
	combout => \u_qsys|nios2_qsys|Equal178~0_combout\);

-- Location: FF_X14_Y11_N31
\u_qsys|nios2_qsys|M_ctrl_dc_nowb_inv\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|Equal178~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_ctrl_dc_nowb_inv~q\);

-- Location: FF_X14_Y11_N7
\u_qsys|nios2_qsys|A_ctrl_dc_nowb_inv\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_ctrl_dc_nowb_inv~q\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_ctrl_dc_nowb_inv~q\);

-- Location: LCCOMB_X14_Y11_N6
\u_qsys|nios2_qsys|A_dc_dcache_management_done_nxt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_hit~q\,
	datac => \u_qsys|nios2_qsys|A_ctrl_dc_nowb_inv~q\,
	datad => \u_qsys|nios2_qsys|A_ctrl_dc_addr_wb_inv~q\,
	combout => \u_qsys|nios2_qsys|A_dc_dcache_management_done_nxt~2_combout\);

-- Location: LCCOMB_X12_Y11_N0
\u_qsys|nios2_qsys|A_dc_dcache_management_done_nxt\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_dcache_management_done_nxt~0_combout\,
	datac => \u_qsys|nios2_qsys|A_dc_dcache_management_done_nxt~1_combout\,
	datad => \u_qsys|nios2_qsys|A_dc_dcache_management_done_nxt~2_combout\,
	combout => \u_qsys|nios2_qsys|A_dc_dcache_management_done_nxt~combout\);

-- Location: FF_X12_Y11_N1
\u_qsys|nios2_qsys|A_dc_dcache_management_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_dcache_management_done_nxt~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_dcache_management_done~q\);

-- Location: LCCOMB_X12_Y11_N18
\u_qsys|nios2_qsys|A_mem_stall_nxt~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_ctrl_ld_bypass~q\,
	datab => \u_qsys|nios2_qsys|d_readdatavalid_d1~q\,
	datac => \u_qsys|nios2_qsys|A_dc_rd_data_cnt\(3),
	datad => \u_qsys|nios2_qsys|A_dc_dcache_management_done~q\,
	combout => \u_qsys|nios2_qsys|A_mem_stall_nxt~5_combout\);

-- Location: LCCOMB_X13_Y10_N2
\u_qsys|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[3]~6_combout\,
	datab => \u_qsys|nios2_qsys|M_alu_result\(3),
	datac => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[4]~8_combout\,
	datad => \u_qsys|nios2_qsys|M_alu_result\(2),
	combout => \u_qsys|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~1_combout\);

-- Location: LCCOMB_X16_Y12_N4
\u_qsys|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_alu_result\(8),
	datab => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[9]~18_combout\,
	datac => \u_qsys|nios2_qsys|M_alu_result\(9),
	datad => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[10]~20_combout\,
	combout => \u_qsys|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~4_combout\);

-- Location: LCCOMB_X18_Y8_N8
\u_qsys|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[6]~12_combout\,
	datab => \u_qsys|nios2_qsys|M_alu_result\(5),
	datac => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[5]~10_combout\,
	datad => \u_qsys|nios2_qsys|M_alu_result\(4),
	combout => \u_qsys|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~2_combout\);

-- Location: LCCOMB_X14_Y10_N12
\u_qsys|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[7]~14_combout\,
	datab => \u_qsys|nios2_qsys|M_alu_result\(6),
	datac => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[8]~16_combout\,
	datad => \u_qsys|nios2_qsys|M_alu_result\(7),
	combout => \u_qsys|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~3_combout\);

-- Location: LCCOMB_X14_Y10_N30
\u_qsys|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~1_combout\,
	datab => \u_qsys|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~4_combout\,
	datac => \u_qsys|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~2_combout\,
	datad => \u_qsys|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~3_combout\,
	combout => \u_qsys|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~5_combout\);

-- Location: LCCOMB_X11_Y11_N8
\u_qsys|nios2_qsys|M_dc_valid_st_cache_hit~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_sel_data_master~q\,
	datac => \u_qsys|nios2_qsys|M_valid_from_E~q\,
	datad => \u_qsys|nios2_qsys|M_ctrl_st_non_bypass~q\,
	combout => \u_qsys|nios2_qsys|M_dc_valid_st_cache_hit~2_combout\);

-- Location: LCCOMB_X12_Y11_N2
\u_qsys|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_ctrl_mem_nxt~0_combout\,
	datab => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[11]~22_combout\,
	datac => \u_qsys|nios2_qsys|M_alu_result\(10),
	datad => \u_qsys|nios2_qsys|M_dc_valid_st_cache_hit~2_combout\,
	combout => \u_qsys|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~0_combout\);

-- Location: LCCOMB_X12_Y11_N12
\u_qsys|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~5_combout\,
	datab => \u_qsys|nios2_qsys|E_hbreak_req~combout\,
	datac => \u_qsys|nios2_qsys|E_valid~1_combout\,
	datad => \u_qsys|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~0_combout\,
	combout => \u_qsys|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~6_combout\);

-- Location: FF_X12_Y11_N13
\u_qsys|nios2_qsys|A_dc_potential_hazard_after_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~6_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_potential_hazard_after_st~q\);

-- Location: LCCOMB_X12_Y11_N30
\u_qsys|nios2_qsys|A_mem_stall_nxt~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_stall~q\,
	datab => \u_qsys|nios2_qsys|A_mem_stall_nxt~5_combout\,
	datac => \u_qsys|nios2_qsys|A_dc_valid_st_cache_hit~q\,
	datad => \u_qsys|nios2_qsys|A_dc_potential_hazard_after_st~q\,
	combout => \u_qsys|nios2_qsys|A_mem_stall_nxt~6_combout\);

-- Location: LCCOMB_X12_Y11_N28
\u_qsys|nios2_qsys|A_mem_stall_nxt~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_fill_active~q\,
	datab => \u_qsys|nios2_qsys|A_dc_fill_need_extra_stall~q\,
	datac => \u_qsys|nios2_qsys|A_ld_bypass_done~combout\,
	datad => \u_qsys|nios2_qsys|A_dc_rd_last_transfer_d1~q\,
	combout => \u_qsys|nios2_qsys|A_mem_stall_nxt~4_combout\);

-- Location: LCCOMB_X12_Y11_N20
\u_qsys|nios2_qsys|A_mem_stall_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~5_combout\,
	datab => \u_qsys|nios2_qsys|E_hbreak_req~combout\,
	datac => \u_qsys|nios2_qsys|E_valid~1_combout\,
	datad => \u_qsys|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~0_combout\,
	combout => \u_qsys|nios2_qsys|A_mem_stall_nxt~1_combout\);

-- Location: LCCOMB_X10_Y11_N16
\u_qsys|nios2_qsys|E_ld_st_dcache_management_bus~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_iw\(1),
	datab => \u_qsys|nios2_qsys|Add17|auto_generated|result_int[32]~64_combout\,
	datac => \u_qsys|nios2_qsys|E_iw\(4),
	datad => \u_qsys|nios2_qsys|E_iw\(2),
	combout => \u_qsys|nios2_qsys|E_ld_st_dcache_management_bus~0_combout\);

-- Location: LCCOMB_X11_Y11_N16
\u_qsys|nios2_qsys|E_ld_st_dcache_management_bus~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_ld_st_dcache_management_bus~0_combout\,
	datac => \u_qsys|nios2_qsys|E_iw\(0),
	datad => \u_qsys|nios2_qsys|E_iw\(5),
	combout => \u_qsys|nios2_qsys|E_ld_st_dcache_management_bus~1_combout\);

-- Location: FF_X11_Y11_N17
\u_qsys|nios2_qsys|M_ctrl_ld_st_bypass_or_dcache_management\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_ld_st_dcache_management_bus~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_ctrl_ld_st_bypass_or_dcache_management~q\);

-- Location: LCCOMB_X11_Y11_N14
\u_qsys|nios2_qsys|A_mem_stall_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_ctrl_ld_st_bypass_or_dcache_management~q\,
	datac => \u_qsys|nios2_qsys|M_valid_from_E~q\,
	datad => \u_qsys|nios2_qsys|M_dc_want_fill~combout\,
	combout => \u_qsys|nios2_qsys|A_mem_stall_nxt~0_combout\);

-- Location: LCCOMB_X12_Y11_N14
\u_qsys|nios2_qsys|A_mem_stall_nxt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_stall~q\,
	datab => \u_qsys|nios2_qsys|A_mem_stall_nxt~1_combout\,
	datac => \u_qsys|nios2_qsys|A_mul_stall~q\,
	datad => \u_qsys|nios2_qsys|A_mem_stall_nxt~0_combout\,
	combout => \u_qsys|nios2_qsys|A_mem_stall_nxt~2_combout\);

-- Location: LCCOMB_X22_Y16_N30
\u_qsys|nios2_qsys|A_st_bypass_transfer_done\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_wb_active~q\,
	datab => \u_qsys|nios2_qsys|d_write~q\,
	datac => \u_qsys|nios2_qsys|A_dc_wr_data_cnt\(3),
	datad => \u_qsys|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~combout\,
	combout => \u_qsys|nios2_qsys|A_st_bypass_transfer_done~combout\);

-- Location: FF_X22_Y16_N31
\u_qsys|nios2_qsys|A_st_bypass_transfer_done_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_st_bypass_transfer_done~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_st_bypass_transfer_done_d1~q\);

-- Location: FF_X11_Y11_N21
\u_qsys|nios2_qsys|A_ctrl_st_bypass\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|M_ctrl_st_bypass~q\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_ctrl_st_bypass~q\);

-- Location: LCCOMB_X11_Y11_N20
\u_qsys|nios2_qsys|A_mem_stall_nxt~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_st_bypass_transfer_done_d1~q\,
	datab => \u_qsys|nios2_qsys|A_st_bypass_transfer_done~combout\,
	datac => \u_qsys|nios2_qsys|A_ctrl_st_bypass~q\,
	datad => \u_qsys|nios2_qsys|A_dc_valid_st_bypass_hit~q\,
	combout => \u_qsys|nios2_qsys|A_mem_stall_nxt~3_combout\);

-- Location: LCCOMB_X12_Y11_N8
\u_qsys|nios2_qsys|A_mem_stall_nxt~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_mem_stall_nxt~6_combout\,
	datab => \u_qsys|nios2_qsys|A_mem_stall_nxt~4_combout\,
	datac => \u_qsys|nios2_qsys|A_mem_stall_nxt~2_combout\,
	datad => \u_qsys|nios2_qsys|A_mem_stall_nxt~3_combout\,
	combout => \u_qsys|nios2_qsys|A_mem_stall_nxt~7_combout\);

-- Location: FF_X12_Y11_N9
\u_qsys|nios2_qsys|A_mem_stall\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_mem_stall_nxt~7_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_mem_stall~q\);

-- Location: LCCOMB_X10_Y7_N16
\u_qsys|nios2_qsys|A_stall\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|A_mem_stall~q\,
	datac => \u_qsys|nios2_qsys|A_mul_stall~q\,
	combout => \u_qsys|nios2_qsys|A_stall~combout\);

-- Location: LCCOMB_X13_Y7_N8
\u_qsys|nios2_qsys|F_stall\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_data_depend~2_combout\,
	datab => \u_qsys|nios2_qsys|A_stall~combout\,
	datac => \u_qsys|nios2_qsys|D_issue~q\,
	datad => \u_qsys|nios2_qsys|M_pipe_flush~q\,
	combout => \u_qsys|nios2_qsys|F_stall~combout\);

-- Location: LCCOMB_X13_Y4_N14
\u_qsys|nios2_qsys|F_iw[12]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(12),
	datac => \u_qsys|nios2_qsys|F_iw[3]~7_combout\,
	combout => \u_qsys|nios2_qsys|F_iw[12]~11_combout\);

-- Location: FF_X13_Y4_N15
\u_qsys|nios2_qsys|D_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_iw[12]~11_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_iw\(12));

-- Location: LCCOMB_X16_Y4_N14
\u_qsys|nios2_qsys|E_ctrl_jmp_indirect_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(12),
	datab => \u_qsys|nios2_qsys|D_iw\(11),
	datac => \u_qsys|nios2_qsys|D_iw\(16),
	datad => \u_qsys|nios2_qsys|Equal171~1_combout\,
	combout => \u_qsys|nios2_qsys|E_ctrl_jmp_indirect_nxt~0_combout\);

-- Location: LCCOMB_X13_Y7_N18
\u_qsys|nios2_qsys|E_valid_jmp_indirect~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_data_depend~2_combout\,
	datab => \u_qsys|nios2_qsys|E_ctrl_jmp_indirect_nxt~0_combout\,
	datac => \u_qsys|nios2_qsys|D_issue~q\,
	datad => \u_qsys|nios2_qsys|M_pipe_flush~q\,
	combout => \u_qsys|nios2_qsys|E_valid_jmp_indirect~2_combout\);

-- Location: FF_X13_Y7_N19
\u_qsys|nios2_qsys|E_valid_jmp_indirect\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|E_valid_jmp_indirect~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_valid_jmp_indirect~q\);

-- Location: LCCOMB_X14_Y5_N6
\u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc_plus_one[0]~0_combout\,
	datab => \u_qsys|nios2_qsys|F_pc[11]~1_combout\,
	datac => \u_qsys|nios2_qsys|F_pc[11]~0_combout\,
	datad => \u_qsys|nios2_qsys|D_br_taken_waddr_partial\(0),
	combout => \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[0]~0_combout\);

-- Location: LCCOMB_X14_Y5_N20
\u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_pc[11]~0_combout\,
	datab => \u_qsys|nios2_qsys|D_iw\(6),
	datac => \u_qsys|nios2_qsys|D_pc\(0),
	datad => \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[0]~0_combout\,
	combout => \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[0]~1_combout\);

-- Location: LCCOMB_X14_Y5_N14
\u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_valid_jmp_indirect~q\,
	datab => \u_qsys|nios2_qsys|E_src1\(2),
	datac => \u_qsys|nios2_qsys|M_pipe_flush~q\,
	datad => \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[0]~1_combout\,
	combout => \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[0]~2_combout\);

-- Location: LCCOMB_X14_Y5_N26
\u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[0]~2_combout\,
	datac => \u_qsys|nios2_qsys|M_pipe_flush~q\,
	datad => \u_qsys|nios2_qsys|M_pipe_flush_waddr\(0),
	combout => \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[0]~3_combout\);

-- Location: FF_X14_Y5_N27
\u_qsys|nios2_qsys|F_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_ic_data_rd_addr_nxt[0]~3_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|F_pc\(0));

-- Location: FF_X14_Y5_N21
\u_qsys|nios2_qsys|D_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|F_pc\(0),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_pc\(0));

-- Location: FF_X12_Y8_N13
\u_qsys|nios2_qsys|ic_fill_initial_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|D_pc\(0),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|ic_fill_initial_offset\(0));

-- Location: LCCOMB_X12_Y8_N22
\u_qsys|nios2_qsys|ic_fill_dp_offset_nxt[0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|D_ic_fill_starting_d1~q\,
	datac => \u_qsys|nios2_qsys|ic_fill_dp_offset\(0),
	datad => \u_qsys|nios2_qsys|ic_fill_initial_offset\(0),
	combout => \u_qsys|nios2_qsys|ic_fill_dp_offset_nxt[0]~3_combout\);

-- Location: FF_X12_Y8_N23
\u_qsys|nios2_qsys|ic_fill_dp_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|ic_fill_dp_offset_nxt[0]~3_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_ic_fill_dp_offset_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|ic_fill_dp_offset\(0));

-- Location: LCCOMB_X12_Y8_N12
\u_qsys|nios2_qsys|ic_fill_active_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ic_fill_starting_d1~q\,
	datab => \u_qsys|nios2_qsys|ic_fill_dp_offset\(0),
	datac => \u_qsys|nios2_qsys|ic_fill_initial_offset\(0),
	datad => \u_qsys|nios2_qsys|i_readdatavalid_d1~q\,
	combout => \u_qsys|nios2_qsys|ic_fill_active_nxt~0_combout\);

-- Location: LCCOMB_X12_Y8_N20
\u_qsys|nios2_qsys|ic_fill_active_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|ic_fill_dp_offset_nxt[2]~2_combout\,
	datab => \u_qsys|nios2_qsys|ic_fill_initial_offset\(1),
	datac => \u_qsys|nios2_qsys|ic_fill_initial_offset\(2),
	datad => \u_qsys|nios2_qsys|ic_fill_dp_offset_nxt[1]~0_combout\,
	combout => \u_qsys|nios2_qsys|ic_fill_active_nxt~1_combout\);

-- Location: LCCOMB_X13_Y8_N10
\u_qsys|nios2_qsys|ic_fill_active_nxt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|ic_fill_active_nxt~0_combout\,
	datab => \u_qsys|nios2_qsys|D_ic_fill_starting~1_combout\,
	datac => \u_qsys|nios2_qsys|ic_fill_active~q\,
	datad => \u_qsys|nios2_qsys|ic_fill_active_nxt~1_combout\,
	combout => \u_qsys|nios2_qsys|ic_fill_active_nxt~2_combout\);

-- Location: FF_X13_Y8_N11
\u_qsys|nios2_qsys|ic_fill_active\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|ic_fill_active_nxt~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|ic_fill_active~q\);

-- Location: LCCOMB_X13_Y8_N20
\u_qsys|nios2_qsys|D_ic_fill_starting~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|ic_fill_active~q\,
	datab => \u_qsys|nios2_qsys|M_pipe_flush~q\,
	datac => \u_qsys|nios2_qsys|D_ic_fill_starting~0_combout\,
	combout => \u_qsys|nios2_qsys|D_ic_fill_starting~1_combout\);

-- Location: LCCOMB_X28_Y10_N0
\u_qsys|nios2_qsys|ic_fill_ap_cnt_nxt[0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|ic_fill_ap_cnt\(0),
	datad => \u_qsys|nios2_qsys|ic_fill_req_accepted~0_combout\,
	combout => \u_qsys|nios2_qsys|ic_fill_ap_cnt_nxt[0]~3_combout\);

-- Location: FF_X28_Y10_N1
\u_qsys|nios2_qsys|ic_fill_ap_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|ic_fill_ap_cnt_nxt[0]~3_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ic_fill_ap_offset[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|ic_fill_ap_cnt\(0));

-- Location: LCCOMB_X28_Y10_N22
\u_qsys|nios2_qsys|ic_fill_ap_cnt_nxt[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|ic_fill_req_accepted~0_combout\,
	datac => \u_qsys|nios2_qsys|ic_fill_ap_cnt\(1),
	datad => \u_qsys|nios2_qsys|ic_fill_ap_cnt\(0),
	combout => \u_qsys|nios2_qsys|ic_fill_ap_cnt_nxt[1]~2_combout\);

-- Location: FF_X28_Y10_N23
\u_qsys|nios2_qsys|ic_fill_ap_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|ic_fill_ap_cnt_nxt[1]~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ic_fill_ap_offset[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|ic_fill_ap_cnt\(1));

-- Location: LCCOMB_X28_Y10_N12
\u_qsys|nios2_qsys|ic_fill_ap_cnt_nxt[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|ic_fill_ap_cnt\(1),
	datab => \u_qsys|nios2_qsys|ic_fill_req_accepted~0_combout\,
	datac => \u_qsys|nios2_qsys|ic_fill_ap_cnt\(2),
	datad => \u_qsys|nios2_qsys|ic_fill_ap_cnt\(0),
	combout => \u_qsys|nios2_qsys|ic_fill_ap_cnt_nxt[2]~1_combout\);

-- Location: FF_X28_Y10_N13
\u_qsys|nios2_qsys|ic_fill_ap_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|ic_fill_ap_cnt_nxt[2]~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ic_fill_ap_offset[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|ic_fill_ap_cnt\(2));

-- Location: LCCOMB_X28_Y10_N10
\u_qsys|nios2_qsys|Add6~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|ic_fill_ap_cnt\(2),
	datab => \u_qsys|nios2_qsys|ic_fill_ap_cnt\(0),
	datac => \u_qsys|nios2_qsys|ic_fill_ap_cnt\(1),
	datad => \u_qsys|nios2_qsys|ic_fill_ap_cnt\(3),
	combout => \u_qsys|nios2_qsys|Add6~0_combout\);

-- Location: LCCOMB_X28_Y10_N6
\u_qsys|nios2_qsys|ic_fill_ap_cnt_nxt[3]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|ic_fill_req_accepted~0_combout\,
	datad => \u_qsys|nios2_qsys|Add6~0_combout\,
	combout => \u_qsys|nios2_qsys|ic_fill_ap_cnt_nxt[3]~0_combout\);

-- Location: FF_X28_Y10_N7
\u_qsys|nios2_qsys|ic_fill_ap_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|ic_fill_ap_cnt_nxt[3]~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ic_fill_ap_offset[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|ic_fill_ap_cnt\(3));

-- Location: LCCOMB_X29_Y10_N28
\u_qsys|nios2_qsys|i_read_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datab => \u_qsys|nios2_qsys|ic_fill_ap_cnt\(3),
	datac => \u_qsys|mm_interconnect_0|limiter|suppress_change_dest_id~0_combout\,
	datad => \u_qsys|nios2_qsys|ic_fill_active~q\,
	combout => \u_qsys|nios2_qsys|i_read_nxt~0_combout\);

-- Location: LCCOMB_X29_Y10_N10
\u_qsys|nios2_qsys|i_read_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ic_fill_starting~1_combout\,
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_demux|WideOr0~2_combout\,
	datac => \u_qsys|nios2_qsys|i_read~q\,
	datad => \u_qsys|nios2_qsys|i_read_nxt~0_combout\,
	combout => \u_qsys|nios2_qsys|i_read_nxt~1_combout\);

-- Location: FF_X29_Y10_N11
\u_qsys|nios2_qsys|i_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|i_read_nxt~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|i_read~q\);

-- Location: FF_X29_Y10_N9
\u_qsys|mm_interconnect_0|limiter|last_channel[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|addr_router|Equal2~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|mm_interconnect_0|limiter|save_dest_id~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|limiter|last_channel\(0));

-- Location: LCCOMB_X29_Y10_N22
\u_qsys|mm_interconnect_0|cmd_xbar_demux|src0_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\ = (\u_qsys|nios2_qsys|i_read~q\ & (\u_qsys|mm_interconnect_0|addr_router|Equal2~1_combout\ & ((\u_qsys|mm_interconnect_0|limiter|last_channel\(0)) # 
-- (!\u_qsys|mm_interconnect_0|limiter|has_pending_responses~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|i_read~q\,
	datab => \u_qsys|mm_interconnect_0|limiter|last_channel\(0),
	datac => \u_qsys|mm_interconnect_0|addr_router|Equal2~1_combout\,
	datad => \u_qsys|mm_interconnect_0|limiter|has_pending_responses~q\,
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\);

-- Location: LCCOMB_X30_Y15_N16
\u_qsys|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\ = !\u_qsys|mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\);

-- Location: LCCOMB_X30_Y15_N2
\u_qsys|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\ & ((\u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\) # 
-- (\u_qsys|mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\,
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\,
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\,
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X30_Y15_N17
\u_qsys|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(0));

-- Location: LCCOMB_X30_Y15_N30
\u_qsys|mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\ & (((!\u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\ & 
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(1))) # (!\u_qsys|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\,
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\,
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(1),
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(0),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout\);

-- Location: FF_X30_Y15_N31
\u_qsys|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(1));

-- Location: LCCOMB_X30_Y15_N0
\u_qsys|mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\ & ((\u_qsys|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(1)) # 
-- ((!\u_qsys|mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\ & !\u_qsys|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(1),
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\,
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\,
	datad => \u_qsys|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(0),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\);

-- Location: FF_X30_Y15_N1
\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1));

-- Location: LCCOMB_X18_Y18_N12
\u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~2_combout\ = (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \u_qsys|nios2_qsys|d_writedata\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \u_qsys|nios2_qsys|d_writedata\(1),
	combout => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~2_combout\);

-- Location: FF_X18_Y18_N13
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|cmd_xbar_mux|src_payload~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(1));

-- Location: LCCOMB_X18_Y18_N8
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|monitor_error~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|writedata\(1),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|always1~0_combout\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|monitor_error~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_avalon_reg|take_action_ocireg~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|monitor_error~0_combout\);

-- Location: FF_X18_Y18_N9
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|monitor_error\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|monitor_error~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|monitor_error~q\);

-- Location: LCCOMB_X11_Y18_N2
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|monitor_error~q\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(35),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|Mux37~0_combout\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~32_combout\);

-- Location: FF_X11_Y18_N3
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~32_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(34));

-- Location: FF_X11_Y18_N25
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(34),
	sload => VCC,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(34));

-- Location: LCCOMB_X12_Y16_N22
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(34),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(17),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd~0_combout\);

-- Location: LCCOMB_X19_Y18_N26
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd~0_combout\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd~1_combout\);

-- Location: FF_X19_Y18_N27
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd~q\);

-- Location: FF_X19_Y18_N9
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd_d1~q\);

-- Location: LCCOMB_X13_Y18_N28
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|system_qsys_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(24),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~29_combout\);

-- Location: FF_X13_Y18_N29
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg~29_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(21));

-- Location: LCCOMB_X12_Y17_N18
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(37),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(36),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(21),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~22_combout\);

-- Location: FF_X12_Y17_N19
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg~22_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(21));

-- Location: LCCOMB_X11_Y17_N28
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~63\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_ocimem|MonDReg\(21),
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_break|break_readreg\(21),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~63_combout\);

-- Location: LCCOMB_X11_Y17_N30
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~64\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~63_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~29_combout\,
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(23),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~64_combout\);

-- Location: FF_X11_Y17_N31
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~64_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[33]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(22));

-- Location: LCCOMB_X11_Y19_N30
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[22]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(22),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[22]~feeder_combout\);

-- Location: FF_X11_Y19_N31
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo[22]~feeder_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(22));

-- Location: FF_X8_Y18_N9
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|resetrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|jdo\(22),
	sload => VCC,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|resetrequest~q\);

-- Location: IOIBUF_X0_Y11_N22
\sys_rst_n~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sys_rst_n,
	o => \sys_rst_n~input_o\);

-- Location: LCCOMB_X8_Y18_N8
\u_qsys|rst_controller|merged_reset~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|rst_controller|merged_reset~0_combout\ = (\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|resetrequest~q\) # (!\sys_rst_n~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|resetrequest~q\,
	datad => \sys_rst_n~input_o\,
	combout => \u_qsys|rst_controller|merged_reset~0_combout\);

-- Location: CLKCTRL_G0
\u_qsys|rst_controller|merged_reset~0clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u_qsys|rst_controller|merged_reset~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u_qsys|rst_controller|merged_reset~0clkctrl_outclk\);

-- Location: FF_X18_Y21_N31
\u_qsys|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: FF_X18_Y21_N29
\u_qsys|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	clrn => \u_qsys|rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X18_Y21_N10
\u_qsys|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \u_qsys|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \u_qsys|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X18_Y21_N11
\u_qsys|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: LCCOMB_X18_Y21_N24
\u_qsys|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \u_qsys|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \u_qsys|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X18_Y21_N25
\u_qsys|rst_controller|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|rst_controller|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X18_Y21_N20
\u_qsys|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = \u_qsys|rst_controller|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|rst_controller|altera_reset_synchronizer_int_chain\(0),
	combout => \u_qsys|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: FF_X18_Y21_N21
\u_qsys|rst_controller|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|rst_controller|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X18_Y21_N6
\u_qsys|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\ = \u_qsys|rst_controller|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|rst_controller|altera_reset_synchronizer_int_chain\(1),
	combout => \u_qsys|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\);

-- Location: FF_X18_Y21_N7
\u_qsys|rst_controller|altera_reset_synchronizer_int_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|rst_controller|altera_reset_synchronizer_int_chain\(2));

-- Location: LCCOMB_X18_Y21_N22
\u_qsys|rst_controller|r_sync_rst_chain~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|rst_controller|r_sync_rst_chain~0_combout\ = (\u_qsys|rst_controller|altera_reset_synchronizer_int_chain\(2) & \u_qsys|rst_controller|r_sync_rst_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|rst_controller|altera_reset_synchronizer_int_chain\(2),
	datad => \u_qsys|rst_controller|r_sync_rst_chain\(2),
	combout => \u_qsys|rst_controller|r_sync_rst_chain~0_combout\);

-- Location: FF_X18_Y21_N23
\u_qsys|rst_controller|r_sync_rst_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|rst_controller|r_sync_rst_chain~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|rst_controller|r_sync_rst_chain\(1));

-- Location: LCCOMB_X18_Y21_N4
\u_qsys|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\ = \u_qsys|rst_controller|altera_reset_synchronizer_int_chain\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \u_qsys|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\);

-- Location: FF_X18_Y21_N5
\u_qsys|rst_controller|altera_reset_synchronizer_int_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|rst_controller|altera_reset_synchronizer_int_chain\(3));

-- Location: LCCOMB_X18_Y21_N12
\u_qsys|rst_controller|altera_reset_synchronizer_int_chain[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\ = !\u_qsys|rst_controller|altera_reset_synchronizer_int_chain\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|rst_controller|altera_reset_synchronizer_int_chain\(3),
	combout => \u_qsys|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\);

-- Location: FF_X18_Y21_N13
\u_qsys|rst_controller|altera_reset_synchronizer_int_chain[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|rst_controller|altera_reset_synchronizer_int_chain\(4));

-- Location: LCCOMB_X18_Y21_N16
\u_qsys|rst_controller|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|rst_controller|WideOr0~0_combout\ = (\u_qsys|rst_controller|altera_reset_synchronizer_int_chain\(4)) # ((!\u_qsys|rst_controller|r_sync_rst_chain\(1) & \u_qsys|rst_controller|r_sync_rst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|rst_controller|r_sync_rst_chain\(1),
	datac => \u_qsys|rst_controller|r_sync_rst~q\,
	datad => \u_qsys|rst_controller|altera_reset_synchronizer_int_chain\(4),
	combout => \u_qsys|rst_controller|WideOr0~0_combout\);

-- Location: FF_X18_Y21_N17
\u_qsys|rst_controller|r_sync_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|rst_controller|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|rst_controller|r_sync_rst~q\);

-- Location: CLKCTRL_G9
\u_qsys|rst_controller|r_sync_rst~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u_qsys|rst_controller|r_sync_rst~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u_qsys|rst_controller|r_sync_rst~clkctrl_outclk\);

-- Location: FF_X19_Y20_N27
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\);

-- Location: LCCOMB_X23_Y16_N4
\u_qsys|nios2_qsys|av_wr_data_transfer~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_write~q\,
	datab => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datac => \u_qsys|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~combout\,
	datad => \u_qsys|mm_interconnect_0|limiter_001|suppress_change_dest_id~2_combout\,
	combout => \u_qsys|nios2_qsys|av_wr_data_transfer~0_combout\);

-- Location: LCCOMB_X22_Y16_N10
\u_qsys|nios2_qsys|A_dc_wb_active_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|av_wr_data_transfer~0_combout\,
	datab => \u_qsys|nios2_qsys|A_dc_xfer_rd_addr_starting~2_combout\,
	datac => \u_qsys|nios2_qsys|A_dc_wb_active~q\,
	datad => \u_qsys|nios2_qsys|A_dc_wr_data_cnt\(3),
	combout => \u_qsys|nios2_qsys|A_dc_wb_active_nxt~0_combout\);

-- Location: FF_X22_Y16_N11
\u_qsys|nios2_qsys|A_dc_wb_active\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_dc_wb_active_nxt~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_dc_wb_active~q\);

-- Location: LCCOMB_X11_Y12_N30
\u_qsys|nios2_qsys|A_st_bypass_delayed~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_ctrl_st_bypass~q\,
	datac => \u_qsys|nios2_qsys|A_dc_wb_active~q\,
	datad => \u_qsys|nios2_qsys|M_valid_from_E~q\,
	combout => \u_qsys|nios2_qsys|A_st_bypass_delayed~0_combout\);

-- Location: FF_X11_Y12_N31
\u_qsys|nios2_qsys|A_st_bypass_delayed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_st_bypass_delayed~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_st_bypass_delayed~q\);

-- Location: LCCOMB_X11_Y12_N0
\u_qsys|nios2_qsys|A_st_bypass_delayed_started~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_st_bypass_delayed~q\,
	datab => \u_qsys|nios2_qsys|A_dc_wb_active~q\,
	datac => \u_qsys|nios2_qsys|A_st_bypass_delayed_started~q\,
	combout => \u_qsys|nios2_qsys|A_st_bypass_delayed_started~0_combout\);

-- Location: FF_X11_Y12_N1
\u_qsys|nios2_qsys|A_st_bypass_delayed_started\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_st_bypass_delayed_started~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_st_bypass_delayed_started~q\);

-- Location: LCCOMB_X11_Y12_N8
\u_qsys|nios2_qsys|d_write_nxt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|A_st_bypass_delayed~q\,
	datad => \u_qsys|nios2_qsys|A_st_bypass_delayed_started~q\,
	combout => \u_qsys|nios2_qsys|d_write_nxt~2_combout\);

-- Location: LCCOMB_X11_Y12_N18
\u_qsys|nios2_qsys|d_write_nxt~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_ctrl_st_bypass~q\,
	datab => \u_qsys|nios2_qsys|A_stall~combout\,
	datac => \u_qsys|nios2_qsys|d_write_nxt~2_combout\,
	datad => \u_qsys|nios2_qsys|M_valid_from_E~q\,
	combout => \u_qsys|nios2_qsys|d_write_nxt~3_combout\);

-- Location: LCCOMB_X22_Y16_N12
\u_qsys|nios2_qsys|d_write_nxt~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|A_dc_wb_active~q\,
	datab => \u_qsys|nios2_qsys|d_write_nxt~3_combout\,
	datac => \u_qsys|nios2_qsys|d_read~q\,
	datad => \u_qsys|nios2_qsys|A_dc_wb_rd_data_first~q\,
	combout => \u_qsys|nios2_qsys|d_write_nxt~5_combout\);

-- Location: LCCOMB_X22_Y16_N16
\u_qsys|nios2_qsys|d_write_nxt~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_write_nxt~5_combout\,
	datab => \u_qsys|nios2_qsys|A_dc_wr_data_cnt\(3),
	datac => \u_qsys|nios2_qsys|d_write~q\,
	datad => \u_qsys|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~combout\,
	combout => \u_qsys|nios2_qsys|d_write_nxt~4_combout\);

-- Location: FF_X22_Y16_N17
\u_qsys|nios2_qsys|d_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|d_write_nxt~4_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|d_write~q\);

-- Location: FF_X29_Y14_N31
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\);

-- Location: LCCOMB_X29_Y14_N30
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\)))) # (!\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\u_qsys|nios2_qsys|d_write~q\ & (\u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|d_write~q\,
	datab => \u_qsys|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\,
	datad => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: FF_X29_Y14_N15
\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\);

-- Location: LCCOMB_X29_Y15_N30
\u_qsys|mm_interconnect_0|nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ = (\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- (!\u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\ & ((!\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\) # 
-- (!\u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src0_valid~combout\)))) # (!\u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (((!\u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\)) # 
-- (!\u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux_002|src0_valid~combout\,
	datac => \u_qsys|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	datad => \u_qsys|mm_interconnect_0|onchip_rom_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	combout => \u_qsys|mm_interconnect_0|nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\);

-- Location: LCCOMB_X29_Y14_N16
\u_qsys|mm_interconnect_0|nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_qsys|mm_interconnect_0|nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\ = 
-- (\u_qsys|mm_interconnect_0|nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ & (\u_qsys|mm_interconnect_0|rsp_xbar_mux|WideOr1~combout\ & ((!\u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\) # 
-- (!\u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	datab => \u_qsys|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \u_qsys|mm_interconnect_0|nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	datad => \u_qsys|mm_interconnect_0|rsp_xbar_mux|WideOr1~combout\,
	combout => \u_qsys|mm_interconnect_0|nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\);

-- Location: FF_X29_Y14_N17
\u_qsys|nios2_qsys|i_readdatavalid_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|mm_interconnect_0|nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|i_readdatavalid_d1~q\);

-- Location: LCCOMB_X14_Y4_N10
\u_qsys|nios2_qsys|F_iw[0]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|F_iw[3]~7_combout\,
	datac => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(0),
	combout => \u_qsys|nios2_qsys|F_iw[0]~18_combout\);

-- Location: FF_X14_Y4_N11
\u_qsys|nios2_qsys|D_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_iw[0]~18_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_iw\(0));

-- Location: LCCOMB_X17_Y4_N30
\u_qsys|nios2_qsys|D_op_rdctl~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(2),
	datab => \u_qsys|nios2_qsys|D_iw\(0),
	datac => \u_qsys|nios2_qsys|D_iw\(1),
	datad => \u_qsys|nios2_qsys|D_iw\(5),
	combout => \u_qsys|nios2_qsys|D_op_rdctl~1_combout\);

-- Location: LCCOMB_X17_Y4_N28
\u_qsys|nios2_qsys|D_ctrl_late_result~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(2),
	datab => \u_qsys|nios2_qsys|D_iw\(0),
	datac => \u_qsys|nios2_qsys|D_iw\(1),
	datad => \u_qsys|nios2_qsys|D_iw\(4),
	combout => \u_qsys|nios2_qsys|D_ctrl_late_result~2_combout\);

-- Location: LCCOMB_X17_Y4_N12
\u_qsys|nios2_qsys|D_ctrl_late_result~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_op_rdctl~1_combout\,
	datab => \u_qsys|nios2_qsys|D_iw\(4),
	datac => \u_qsys|nios2_qsys|D_iw\(3),
	datad => \u_qsys|nios2_qsys|D_ctrl_late_result~2_combout\,
	combout => \u_qsys|nios2_qsys|D_ctrl_late_result~6_combout\);

-- Location: LCCOMB_X18_Y4_N0
\u_qsys|nios2_qsys|Equal154~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(12),
	datab => \u_qsys|nios2_qsys|D_iw\(16),
	datac => \u_qsys|nios2_qsys|D_iw\(13),
	datad => \u_qsys|nios2_qsys|D_iw\(11),
	combout => \u_qsys|nios2_qsys|Equal154~4_combout\);

-- Location: LCCOMB_X18_Y4_N2
\u_qsys|nios2_qsys|D_ctrl_late_result~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_iw\(14),
	datab => \u_qsys|nios2_qsys|Equal154~4_combout\,
	datac => \u_qsys|nios2_qsys|Equal154~3_combout\,
	datad => \u_qsys|nios2_qsys|D_iw\(15),
	combout => \u_qsys|nios2_qsys|D_ctrl_late_result~3_combout\);

-- Location: LCCOMB_X18_Y4_N10
\u_qsys|nios2_qsys|D_ctrl_late_result~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ctrl_late_result~6_combout\,
	datab => \u_qsys|nios2_qsys|D_ctrl_late_result~3_combout\,
	datac => \u_qsys|nios2_qsys|Equal171~1_combout\,
	datad => \u_qsys|nios2_qsys|D_ctrl_late_result~4_combout\,
	combout => \u_qsys|nios2_qsys|D_ctrl_late_result~5_combout\);

-- Location: FF_X18_Y4_N11
\u_qsys|nios2_qsys|E_ctrl_late_result\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_ctrl_late_result~5_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_ctrl_late_result~q\);

-- Location: LCCOMB_X14_Y6_N24
\u_qsys|nios2_qsys|D_data_depend~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ctrl_a_not_src~q\,
	datab => \u_qsys|nios2_qsys|M_regnum_a_cmp_D~q\,
	datac => \u_qsys|nios2_qsys|D_ctrl_b_is_dst~q\,
	datad => \u_qsys|nios2_qsys|M_regnum_b_cmp_D~q\,
	combout => \u_qsys|nios2_qsys|D_data_depend~0_combout\);

-- Location: FF_X10_Y7_N11
\u_qsys|nios2_qsys|M_ctrl_late_result\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_ctrl_late_result~q\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_ctrl_late_result~q\);

-- Location: LCCOMB_X14_Y6_N2
\u_qsys|nios2_qsys|D_data_depend~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_ctrl_b_is_dst~q\,
	datab => \u_qsys|nios2_qsys|E_regnum_a_cmp_D~q\,
	datac => \u_qsys|nios2_qsys|E_regnum_b_cmp_D~q\,
	datad => \u_qsys|nios2_qsys|D_ctrl_a_not_src~q\,
	combout => \u_qsys|nios2_qsys|D_data_depend~1_combout\);

-- Location: LCCOMB_X10_Y7_N10
\u_qsys|nios2_qsys|D_data_depend~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_ctrl_late_result~q\,
	datab => \u_qsys|nios2_qsys|D_data_depend~0_combout\,
	datac => \u_qsys|nios2_qsys|M_ctrl_late_result~q\,
	datad => \u_qsys|nios2_qsys|D_data_depend~1_combout\,
	combout => \u_qsys|nios2_qsys|D_data_depend~2_combout\);

-- Location: LCCOMB_X13_Y7_N6
\u_qsys|nios2_qsys|D_valid\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|D_data_depend~2_combout\,
	datac => \u_qsys|nios2_qsys|D_issue~q\,
	datad => \u_qsys|nios2_qsys|M_pipe_flush~q\,
	combout => \u_qsys|nios2_qsys|D_valid~combout\);

-- Location: FF_X13_Y7_N7
\u_qsys|nios2_qsys|E_valid_from_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|D_valid~combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_valid_from_D~q\);

-- Location: LCCOMB_X12_Y9_N6
\u_qsys|nios2_qsys|E_valid~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|E_valid_from_D~q\,
	datad => \u_qsys|nios2_qsys|M_pipe_flush~q\,
	combout => \u_qsys|nios2_qsys|E_valid~1_combout\);

-- Location: LCCOMB_X14_Y13_N20
\u_qsys|nios2_qsys|latched_oci_tb_hbreak_req_next~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|E_valid~1_combout\,
	datab => \u_qsys|nios2_qsys|hbreak_enabled~q\,
	datac => \u_qsys|nios2_qsys|latched_oci_tb_hbreak_req~q\,
	datad => \u_qsys|nios2_qsys|hbreak_req~0_combout\,
	combout => \u_qsys|nios2_qsys|latched_oci_tb_hbreak_req_next~2_combout\);

-- Location: FF_X14_Y13_N21
\u_qsys|nios2_qsys|latched_oci_tb_hbreak_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|latched_oci_tb_hbreak_req_next~2_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|latched_oci_tb_hbreak_req~q\);

-- Location: LCCOMB_X12_Y10_N22
\u_qsys|nios2_qsys|F_iw~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|latched_oci_tb_hbreak_req~q\,
	datad => \u_qsys|nios2_qsys|hbreak_enabled~q\,
	combout => \u_qsys|nios2_qsys|F_iw~6_combout\);

-- Location: FF_X12_Y10_N17
\u_qsys|nios2_qsys|A_valid_wrctl_ienable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|A_ienable_reg_irq0_nxt~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|A_valid_wrctl_ienable~q\);

-- Location: LCCOMB_X12_Y10_N10
\u_qsys|nios2_qsys|F_iw[3]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|F_iw~6_combout\,
	datab => \u_qsys|nios2_qsys|A_status_reg_pie~q\,
	datac => \u_qsys|nios2_qsys|A_ipending_reg_irq0~q\,
	datad => \u_qsys|nios2_qsys|A_valid_wrctl_ienable~q\,
	combout => \u_qsys|nios2_qsys|F_iw[3]~7_combout\);

-- Location: LCCOMB_X14_Y4_N16
\u_qsys|nios2_qsys|F_iw[2]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|F_iw[3]~7_combout\,
	datad => \u_qsys|nios2_qsys|system_qsys_nios2_qsys_ic_data|the_altsyncram|auto_generated|q_b\(2),
	combout => \u_qsys|nios2_qsys|F_iw[2]~17_combout\);

-- Location: FF_X14_Y4_N17
\u_qsys|nios2_qsys|D_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|F_iw[2]~17_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|D_iw\(2));

-- Location: FF_X10_Y11_N21
\u_qsys|nios2_qsys|E_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|D_iw\(2),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|E_iw\(2));

-- Location: FF_X14_Y11_N21
\u_qsys|nios2_qsys|M_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_iw\(2),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_iw\(2));

-- Location: FF_X14_Y11_N3
\u_qsys|nios2_qsys|M_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_iw\(0),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_iw\(0));

-- Location: FF_X14_Y11_N1
\u_qsys|nios2_qsys|M_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_iw\(1),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_iw\(1));

-- Location: LCCOMB_X14_Y11_N2
\u_qsys|nios2_qsys|M_op_eret~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_qsys|nios2_qsys|M_iw\(2),
	datac => \u_qsys|nios2_qsys|M_iw\(0),
	datad => \u_qsys|nios2_qsys|M_iw\(1),
	combout => \u_qsys|nios2_qsys|M_op_eret~2_combout\);

-- Location: LCCOMB_X11_Y10_N22
\u_qsys|nios2_qsys|M_iw[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_iw\(5),
	combout => \u_qsys|nios2_qsys|M_iw[5]~feeder_combout\);

-- Location: FF_X11_Y10_N23
\u_qsys|nios2_qsys|M_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_iw[5]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_iw\(5));

-- Location: LCCOMB_X23_Y13_N26
\u_qsys|nios2_qsys|M_iw[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_qsys|nios2_qsys|E_iw\(4),
	combout => \u_qsys|nios2_qsys|M_iw[4]~feeder_combout\);

-- Location: FF_X23_Y13_N27
\u_qsys|nios2_qsys|M_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_iw[4]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_iw\(4));

-- Location: FF_X11_Y10_N17
\u_qsys|nios2_qsys|M_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_iw\(3),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_iw\(3));

-- Location: FF_X11_Y10_N21
\u_qsys|nios2_qsys|M_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_iw\(11),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_iw\(11));

-- Location: LCCOMB_X11_Y10_N16
\u_qsys|nios2_qsys|M_op_eret~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_iw\(5),
	datab => \u_qsys|nios2_qsys|M_iw\(4),
	datac => \u_qsys|nios2_qsys|M_iw\(3),
	datad => \u_qsys|nios2_qsys|M_iw\(11),
	combout => \u_qsys|nios2_qsys|M_op_eret~1_combout\);

-- Location: LCCOMB_X12_Y9_N18
\u_qsys|nios2_qsys|M_iw[16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_iw\(16),
	combout => \u_qsys|nios2_qsys|M_iw[16]~feeder_combout\);

-- Location: FF_X12_Y9_N19
\u_qsys|nios2_qsys|M_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_iw[16]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_iw\(16));

-- Location: LCCOMB_X12_Y9_N20
\u_qsys|nios2_qsys|M_iw[13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_iw\(13),
	combout => \u_qsys|nios2_qsys|M_iw[13]~feeder_combout\);

-- Location: FF_X12_Y9_N21
\u_qsys|nios2_qsys|M_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_iw[13]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_iw\(13));

-- Location: FF_X12_Y9_N5
\u_qsys|nios2_qsys|M_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|E_iw\(12),
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_iw\(12));

-- Location: LCCOMB_X12_Y9_N2
\u_qsys|nios2_qsys|M_iw[15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|E_iw\(15),
	combout => \u_qsys|nios2_qsys|M_iw[15]~feeder_combout\);

-- Location: FF_X12_Y9_N3
\u_qsys|nios2_qsys|M_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|M_iw[15]~feeder_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|ALT_INV_A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|M_iw\(15));

-- Location: LCCOMB_X12_Y9_N4
\u_qsys|nios2_qsys|M_op_eret~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_iw\(16),
	datab => \u_qsys|nios2_qsys|M_iw\(13),
	datac => \u_qsys|nios2_qsys|M_iw\(12),
	datad => \u_qsys|nios2_qsys|M_iw\(15),
	combout => \u_qsys|nios2_qsys|M_op_eret~0_combout\);

-- Location: LCCOMB_X11_Y10_N18
\u_qsys|nios2_qsys|M_op_eret~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_op_eret~2_combout\,
	datab => \u_qsys|nios2_qsys|M_op_eret~1_combout\,
	datac => \u_qsys|nios2_qsys|M_op_eret~0_combout\,
	combout => \u_qsys|nios2_qsys|M_op_eret~3_combout\);

-- Location: LCCOMB_X11_Y10_N24
\u_qsys|nios2_qsys|hbreak_enabled~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|M_op_eret~3_combout\,
	datab => \u_qsys|nios2_qsys|M_ctrl_break~q\,
	datac => \u_qsys|nios2_qsys|hbreak_enabled~q\,
	datad => \u_qsys|nios2_qsys|M_iw\(14),
	combout => \u_qsys|nios2_qsys|hbreak_enabled~0_combout\);

-- Location: FF_X11_Y10_N25
\u_qsys|nios2_qsys|hbreak_enabled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_qsys|nios2_qsys|hbreak_enabled~0_combout\,
	clrn => \u_qsys|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u_qsys|nios2_qsys|always122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|hbreak_enabled~q\);

-- Location: FF_X13_Y15_N11
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|hbreak_enabled~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\);

-- Location: LCCOMB_X13_Y15_N22
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\);

-- Location: FF_X13_Y15_N23
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0));

-- Location: FF_X13_Y15_N25
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|ir_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|ir_out\(1));

-- Location: LCCOMB_X17_Y19_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	datab => \u_qsys|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|ir_out\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\);

-- Location: LCCOMB_X17_Y19_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	datab => \u_qsys|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datad => \u_qsys|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout\);

-- Location: LCCOMB_X17_Y19_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	datab => \u_qsys|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \u_qsys|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout\);

-- Location: LCCOMB_X13_Y15_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout\);

-- Location: LCCOMB_X17_Y19_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout\);

-- Location: FF_X17_Y19_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4));

-- Location: FF_X17_Y19_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3));

-- Location: LCCOMB_X17_Y19_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\);

-- Location: LCCOMB_X17_Y19_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\);

-- Location: FF_X17_Y19_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1));

-- Location: LCCOMB_X17_Y19_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\);

-- Location: LCCOMB_X17_Y19_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\);

-- Location: FF_X17_Y19_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1));

-- Location: LCCOMB_X17_Y20_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\);

-- Location: LCCOMB_X18_Y20_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\);

-- Location: LCCOMB_X17_Y20_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\);

-- Location: FF_X17_Y20_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\);

-- Location: LCCOMB_X17_Y20_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\);

-- Location: LCCOMB_X18_Y20_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\);

-- Location: FF_X17_Y20_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\);

-- Location: LCCOMB_X11_Y15_N24
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_nios2_oci_debug|monitor_ready~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\);

-- Location: FF_X11_Y15_N25
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\);

-- Location: LCCOMB_X11_Y15_N4
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\);

-- Location: FF_X11_Y15_N5
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0));

-- Location: FF_X11_Y15_N17
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|ir_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|ir_out\(0));

-- Location: LCCOMB_X17_Y19_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|ir_out\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout\);

-- Location: FF_X17_Y19_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0));

-- Location: LCCOMB_X17_Y19_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\);

-- Location: LCCOMB_X17_Y19_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6_combout\);

-- Location: FF_X17_Y19_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0));

-- Location: LCCOMB_X17_Y19_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\);

-- Location: LCCOMB_X17_Y19_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	datab => \u_qsys|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datad => \u_qsys|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\);

-- Location: FF_X17_Y19_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2));

-- Location: LCCOMB_X17_Y19_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout\);

-- Location: FF_X18_Y19_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\);

-- Location: LCCOMB_X18_Y19_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\);

-- Location: FF_X18_Y19_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2));

-- Location: LCCOMB_X18_Y19_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\);

-- Location: FF_X18_Y19_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\);

-- Location: FF_X18_Y20_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6));

-- Location: LCCOMB_X18_Y20_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\);

-- Location: LCCOMB_X18_Y20_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\);

-- Location: LCCOMB_X18_Y20_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\);

-- Location: FF_X18_Y20_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\);

-- Location: LCCOMB_X13_Y21_N24
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_uir~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_uir~0_combout\);

-- Location: FF_X11_Y15_N27
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|DRsize.000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|DRsize.000~feeder_combout\,
	ena => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|DRsize.000~q\);

-- Location: LCCOMB_X12_Y15_N0
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[0]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|DRsize.000~q\,
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(1),
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[0]~5_combout\);

-- Location: LCCOMB_X11_Y15_N16
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|Mux37~0_combout\,
	datab => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(0),
	datac => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0),
	datad => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|virtual_state_cdr~combout\,
	combout => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~10_combout\);

-- Location: FF_X12_Y15_N1
\u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr[0]~5_combout\,
	asdata => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr~10_combout\,
	sload => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|system_qsys_nios2_qsys_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(0));

-- Location: LCCOMB_X19_Y20_N8
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|td_shift\(0),
	combout => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0feeder_combout\);

-- Location: FF_X19_Y20_N9
\u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0_q\);

-- Location: LCCOMB_X19_Y19_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_qsys|nios2_qsys|the_system_qsys_nios2_qsys_nios2_oci|the_system_qsys_nios2_qsys_jtag_debug_module_wrapper|the_system_qsys_nios2_qsys_jtag_debug_module_tck|sr\(0),
	datab => \u_qsys|jtag_uart|system_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\);

-- Location: LCCOMB_X29_Y13_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6\);

-- Location: LCCOMB_X29_Y13_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14\);

-- Location: LCCOMB_X29_Y13_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout\);

-- Location: LCCOMB_X26_Y13_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8_combout\);

-- Location: FF_X29_Y13_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4));

-- Location: LCCOMB_X29_Y13_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\);

-- Location: LCCOMB_X29_Y13_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\);

-- Location: LCCOMB_X26_Y13_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X29_Y13_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\);

-- Location: FF_X29_Y13_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0));

-- Location: LCCOMB_X29_Y13_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10\);

-- Location: FF_X29_Y13_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1));

-- Location: LCCOMB_X29_Y13_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12\);

-- Location: FF_X29_Y13_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2));

-- Location: FF_X29_Y13_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3));

-- Location: LCCOMB_X28_Y13_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8_combout\);

-- Location: LCCOMB_X28_Y13_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~9_combout\);

-- Location: LCCOMB_X28_Y13_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout\);

-- Location: LCCOMB_X28_Y13_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22_combout\);

-- Location: LCCOMB_X28_Y13_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\);

-- Location: LCCOMB_X19_Y19_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\);

-- Location: LCCOMB_X19_Y19_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\);

-- Location: FF_X28_Y13_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3));

-- Location: FF_X28_Y13_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2));

-- Location: FF_X28_Y13_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1));

-- Location: LCCOMB_X28_Y13_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\);

-- Location: FF_X28_Y13_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0));

-- Location: LCCOMB_X28_Y13_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\);

-- Location: LCCOMB_X19_Y19_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\);

-- Location: LCCOMB_X19_Y19_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\);

-- Location: FF_X28_Y13_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0));

-- Location: LCCOMB_X26_Y13_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~9_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\);

-- Location: LCCOMB_X28_Y13_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\);

-- Location: FF_X28_Y13_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1));

-- Location: LCCOMB_X29_Y13_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout\);

-- Location: LCCOMB_X29_Y13_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\);

-- Location: LCCOMB_X29_Y13_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout\);

-- Location: LCCOMB_X26_Y13_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~9_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\);

-- Location: FF_X28_Y13_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2));

-- Location: LCCOMB_X29_Y13_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\);

-- Location: LCCOMB_X29_Y13_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\);

-- Location: LCCOMB_X29_Y13_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\);

-- Location: LCCOMB_X26_Y13_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~9_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\);

-- Location: LCCOMB_X28_Y13_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout\);

-- Location: LCCOMB_X29_Y13_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout\);

-- Location: LCCOMB_X28_Y13_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\);

-- Location: FF_X28_Y13_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3));

-- Location: LCCOMB_X28_Y13_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout\);

-- Location: LCCOMB_X29_Y13_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\);

-- Location: LCCOMB_X26_Y13_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\);

-- Location: LCCOMB_X26_Y13_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\);

-- Location: LCCOMB_X26_Y13_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\);

-- Location: FF_X26_Y13_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3));

-- Location: FF_X26_Y13_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2));

-- Location: FF_X26_Y13_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1));

-- Location: FF_X26_Y13_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0));

-- Location: LCCOMB_X18_Y19_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\);

-- Location: FF_X18_Y19_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3));

-- Location: LCCOMB_X18_Y19_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\);

-- Location: FF_X18_Y19_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2));

-- Location: LCCOMB_X18_Y19_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\);

-- Location: FF_X18_Y19_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1));

-- Location: LCCOMB_X18_Y19_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\);

-- Location: FF_X18_Y19_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0));

-- Location: LCCOMB_X19_Y19_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\);

-- Location: LCCOMB_X19_Y19_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\);

-- Location: LCCOMB_X19_Y19_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\);

-- Location: LCCOMB_X19_Y19_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\);

-- Location: FF_X19_Y19_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\);

-- Location: LCCOMB_X19_Y19_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\);

-- Location: LCCOMB_X25_Y13_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\);

-- Location: LCCOMB_X25_Y13_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\);

-- Location: LCCOMB_X26_Y13_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\);

-- Location: FF_X25_Y13_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1));

-- Location: LCCOMB_X25_Y13_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17\);

-- Location: FF_X25_Y13_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2));

-- Location: LCCOMB_X25_Y13_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19\);

-- Location: FF_X25_Y13_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3));

-- Location: LCCOMB_X25_Y13_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\);

-- Location: FF_X25_Y13_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4));

-- Location: LCCOMB_X25_Y13_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15_combout\);

-- Location: LCCOMB_X25_Y13_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\);

-- Location: FF_X25_Y13_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0));

-- Location: LCCOMB_X25_Y13_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\);

-- Location: LCCOMB_X25_Y13_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\);

-- Location: LCCOMB_X25_Y13_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\);

-- Location: LCCOMB_X25_Y13_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout\);

-- Location: LCCOMB_X26_Y13_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout\);

-- Location: LCCOMB_X26_Y13_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20_combout\);

-- Location: FF_X26_Y13_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X25_Y13_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\);

-- Location: LCCOMB_X25_Y13_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\);

-- Location: LCCOMB_X26_Y13_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X26_Y13_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\);

-- Location: FF_X26_Y13_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X26_Y13_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\);

-- Location: FF_X26_Y13_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X25_Y13_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCCOMB_X25_Y13_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~19_combout\);

-- Location: LCCOMB_X25_Y13_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\);

-- Location: LCCOMB_X26_Y13_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~19_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\);

-- Location: FF_X26_Y13_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X19_Y19_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\);

-- Location: LCCOMB_X19_Y19_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\);

-- Location: LCCOMB_X19_Y19_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\);

-- Location: FF_X19_Y19_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\);

-- Location: LCCOMB_X19_Y19_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\);

-- Location: LCCOMB_X28_Y7_N0
\auto_hub|~GND\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X17_Y20_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X22_Y20_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\);
END structure;


