/* Generated by Yosys 0.9+3710 (git sha1 2116c585, clang 12.0.0 -fPIC -Os) */

(* top =  1  *)
(* src = "bram_rom.v:1.1-42.10" *)
module top();
  (* ROUTING = "BramTILE(03,08):IMUX32;BramTILE(03,08):IMUX32:I19 <= BramTILE(03,08):RMUX58:O0;1;LogicTILE(02,08):alta_slice11:LutOut;;1;BramTILE(03,08):alta_bram00:AsyncReset0;BramTILE(03,08):alta_bram00:AsyncReset0 <= BramTILE(03,08):TileAsyncMUX00:O0;1;LogicTILE(02,08):OMUX33;LogicTILE(02,08):OMUX33:I0 <= LogicTILE(02,08):alta_slice11:LutOut;1;BramTILE(03,08):RMUX58;BramTILE(03,08):RMUX58:I3 <= LogicTILE(02,08):OMUX33:O0;1;BramTILE(03,08):CtrlMUX00;BramTILE(03,08):CtrlMUX00:I25 <= BramTILE(03,08):RMUX58:O0;1;BramTILE(03,08):TileWeRenMUX00;BramTILE(03,08):TileWeRenMUX00:I1 <= BramTILE(03,08):CtrlMUX00:O0;1;BramTILE(03,08):TileAsyncMUX00;BramTILE(03,08):TileAsyncMUX00:I2 <= BramTILE(03,08):IMUX32:O0;1;BramTILE(03,08):alta_bram00:WeRenA;BramTILE(03,08):alta_bram00:WeRenA <= BramTILE(03,08):TileWeRenMUX00:O0;1" *)
  wire _00_;
  (* ROUTING = "LogicTILE(00,06):alta_slice04:D;LogicTILE(00,06):alta_slice04:D <= LogicTILE(00,06):IMUX19:O0;1;LogicTILE(00,07):alta_slice00:D;LogicTILE(00,07):alta_slice00:D <= LogicTILE(00,07):IMUX03:O0;1;LogicTILE(02,08):IMUX27;LogicTILE(02,08):IMUX27:I18 <= LogicTILE(02,08):RMUX47:O0;1;LogicTILE(02,08):alta_slice06:D;LogicTILE(02,08):alta_slice06:D <= LogicTILE(02,08):IMUX27:O0;1;LogicTILE(01,08):RMUX94;LogicTILE(01,08):RMUX94:I5 <= LogicTILE(02,08):RMUX43:O0;1;LogicTILE(01,08):IMUX42;LogicTILE(01,08):IMUX42:I26 <= LogicTILE(01,08):RMUX94:O0;1;LogicTILE(00,07):IMUX45;LogicTILE(00,07):IMUX45:I13 <= LogicTILE(00,07):RMUX17:O0;1;LogicTILE(00,07):alta_slice11:B;LogicTILE(00,07):alta_slice11:B <= LogicTILE(00,07):IMUX45:O0;1;LogicTILE(00,06):IMUX39;LogicTILE(00,06):IMUX39:I14 <= LogicTILE(00,06):RMUX23:O0;1;LogicTILE(00,06):alta_slice09:D;LogicTILE(00,06):alta_slice09:D <= LogicTILE(00,06):IMUX39:O0;1;LogicTILE(00,06):IMUX55;LogicTILE(00,06):IMUX55:I14 <= LogicTILE(00,06):RMUX23:O0;1;LogicTILE(00,07):IMUX11;LogicTILE(00,07):IMUX11:I13 <= LogicTILE(00,07):RMUX17:O0;1;LogicTILE(00,07):alta_slice02:D;LogicTILE(00,07):alta_slice02:D <= LogicTILE(00,07):IMUX11:O0;1;LogicTILE(00,06):IMUX07;LogicTILE(00,06):IMUX07:I14 <= LogicTILE(00,06):RMUX23:O0;1;LogicTILE(00,07):alta_slice11:D;LogicTILE(00,07):alta_slice11:D <= LogicTILE(00,07):IMUX47:O0;1;LogicTILE(00,06):alta_slice04:C;LogicTILE(00,06):alta_slice04:C <= LogicTILE(00,06):IMUX18:O0;1;LogicTILE(01,08):IMUX23;LogicTILE(01,08):IMUX23:I9 <= LogicTILE(02,08):RMUX42:O0;1;LogicTILE(00,06):alta_slice01:D;LogicTILE(00,06):alta_slice01:D <= LogicTILE(00,06):IMUX07:O0;1;LogicTILE(01,08):alta_slice03:D;LogicTILE(01,08):alta_slice03:D <= LogicTILE(01,08):IMUX15:O0;1;LogicTILE(00,07):IMUX10;LogicTILE(00,07):IMUX10:I13 <= LogicTILE(00,07):RMUX16:O0;1;LogicTILE(00,06):alta_slice14:D;LogicTILE(00,06):alta_slice14:D <= LogicTILE(00,06):IMUX59:O0;1;LogicTILE(00,07):alta_slice02:C;LogicTILE(00,07):alta_slice02:C <= LogicTILE(00,07):IMUX10:O0;1;LogicTILE(00,06):alta_slice13:D;LogicTILE(00,06):alta_slice13:D <= LogicTILE(00,06):IMUX55:O0;1;LogicTILE(00,06):alta_slice01:C;LogicTILE(00,06):alta_slice01:C <= LogicTILE(00,06):IMUX06:O0;1;LogicTILE(02,08):RMUX37;LogicTILE(02,08):RMUX37:I0 <= LogicTILE(02,08):OMUX14:O0;1;LogicTILE(01,08):alta_slice00:D;LogicTILE(01,08):alta_slice00:D <= LogicTILE(01,08):IMUX03:O0;1;LogicTILE(02,08):IMUX26;LogicTILE(02,08):IMUX26:I2 <= LogicTILE(02,08):OMUX13:O0;1;LogicTILE(01,08):IMUX63;LogicTILE(01,08):IMUX63:I9 <= LogicTILE(02,08):RMUX42:O0;1;LogicTILE(01,08):alta_slice05:D;LogicTILE(01,08):alta_slice05:D <= LogicTILE(01,08):IMUX23:O0;1;LogicTILE(01,08):IMUX14;LogicTILE(01,08):IMUX14:I9 <= LogicTILE(02,08):RMUX36:O0;1;LogicTILE(02,08):alta_slice06:C;LogicTILE(02,08):alta_slice06:C <= LogicTILE(02,08):IMUX26:O0;1;LogicTILE(00,06):IMUX18;LogicTILE(00,06):IMUX18:I14 <= LogicTILE(00,06):RMUX22:O0;1;LogicTILE(01,08):IMUX62;LogicTILE(01,08):IMUX62:I9 <= LogicTILE(02,08):RMUX36:O0;1;LogicTILE(02,08):OMUX13;LogicTILE(02,08):OMUX13:I0 <= LogicTILE(02,08):alta_slice04:LutOut;1;LogicTILE(00,07):IMUX50;LogicTILE(00,07):IMUX50:I13 <= LogicTILE(00,07):RMUX16:O0;1;LogicTILE(01,08):IMUX15;LogicTILE(01,08):IMUX15:I9 <= LogicTILE(02,08):RMUX42:O0;1;LogicTILE(01,08):alta_slice10:C;LogicTILE(01,08):alta_slice10:C <= LogicTILE(01,08):IMUX42:O0;1;LogicTILE(00,06):RMUX22;LogicTILE(00,06):RMUX22:I18 <= LogicTILE(00,08):RMUX73:O0;1;LogicTILE(01,08):IMUX43;LogicTILE(01,08):IMUX43:I26 <= LogicTILE(01,08):RMUX95:O0;1;LogicTILE(02,08):OMUX14;LogicTILE(02,08):OMUX14:I0 <= LogicTILE(02,08):alta_slice04:LutOut;1;LogicTILE(00,06):RMUX23;LogicTILE(00,06):RMUX23:I18 <= LogicTILE(00,08):RMUX73:O0;1;LogicTILE(00,07):IMUX47;LogicTILE(00,07):IMUX47:I13 <= LogicTILE(00,07):RMUX17:O0;1;LogicTILE(02,08):alta_slice10:D;LogicTILE(02,08):alta_slice10:D <= LogicTILE(02,08):IMUX43:O0;1;LogicTILE(01,08):alta_slice03:C;LogicTILE(01,08):alta_slice03:C <= LogicTILE(01,08):IMUX14:O0;1;LogicTILE(01,08):alta_slice15:D;LogicTILE(01,08):alta_slice15:D <= LogicTILE(01,08):IMUX63:O0;1;LogicTILE(02,08):RMUX36;LogicTILE(02,08):RMUX36:I4 <= LogicTILE(02,08):RMUX37:O0;1;LogicTILE(00,07):alta_slice12:D;LogicTILE(00,07):alta_slice12:D <= LogicTILE(00,07):IMUX51:O0;1;LogicTILE(01,08):IMUX03;LogicTILE(01,08):IMUX03:I26 <= LogicTILE(01,08):RMUX95:O0;1;LogicTILE(00,07):RMUX17;LogicTILE(00,07):RMUX17:I17 <= LogicTILE(00,08):RMUX73:O0;1;LogicTILE(02,08):RMUX47;LogicTILE(02,08):RMUX47:I0 <= LogicTILE(02,08):OMUX14:O0;1;LogicTILE(00,07):RMUX16;LogicTILE(00,07):RMUX16:I17 <= LogicTILE(00,08):RMUX73:O0;1;LogicTILE(02,08):alta_slice04:LutOut;;1;LogicTILE(02,08):RMUX42;LogicTILE(02,08):RMUX42:I4 <= LogicTILE(02,08):RMUX43:O0;1;LogicTILE(00,07):IMUX51;LogicTILE(00,07):IMUX51:I13 <= LogicTILE(00,07):RMUX17:O0;1;LogicTILE(02,08):IMUX43;LogicTILE(02,08):IMUX43:I18 <= LogicTILE(02,08):RMUX47:O0;1;LogicTILE(00,06):IMUX19;LogicTILE(00,06):IMUX19:I14 <= LogicTILE(00,06):RMUX23:O0;1;LogicTILE(01,08):RMUX95;LogicTILE(01,08):RMUX95:I5 <= LogicTILE(02,08):RMUX43:O0;1;LogicTILE(00,07):IMUX46;LogicTILE(00,07):IMUX46:I13 <= LogicTILE(00,07):RMUX16:O0;1;LogicTILE(00,08):RMUX73;LogicTILE(00,08):RMUX73:I6 <= LogicTILE(02,08):RMUX43:O0;1;LogicTILE(01,08):alta_slice10:D;LogicTILE(01,08):alta_slice10:D <= LogicTILE(01,08):IMUX43:O0;1;LogicTILE(01,08):IMUX51;LogicTILE(01,08):IMUX51:I26 <= LogicTILE(01,08):RMUX95:O0;1;LogicTILE(00,06):IMUX06;LogicTILE(00,06):IMUX06:I14 <= LogicTILE(00,06):RMUX22:O0;1;LogicTILE(01,08):alta_slice12:D;LogicTILE(01,08):alta_slice12:D <= LogicTILE(01,08):IMUX51:O0;1;LogicTILE(00,06):IMUX59;LogicTILE(00,06):IMUX59:I14 <= LogicTILE(00,06):RMUX23:O0;1;LogicTILE(00,07):alta_slice11:C;LogicTILE(00,07):alta_slice11:C <= LogicTILE(00,07):IMUX46:O0;1;LogicTILE(02,08):RMUX43;LogicTILE(02,08):RMUX43:I0 <= LogicTILE(02,08):OMUX14:O0;1;LogicTILE(01,08):alta_slice15:C;LogicTILE(01,08):alta_slice15:C <= LogicTILE(01,08):IMUX62:O0;1;LogicTILE(00,07):IMUX03;LogicTILE(00,07):IMUX03:I13 <= LogicTILE(00,07):RMUX17:O0;1;LogicTILE(00,07):alta_slice12:C;LogicTILE(00,07):alta_slice12:C <= LogicTILE(00,07):IMUX50:O0;1" *)
  wire _01_;
  (* ROUTING = "LogicTILE(01,08):IMUX16;LogicTILE(01,08):IMUX16:I21 <= LogicTILE(01,08):RMUX64:O0;1;LogicTILE(01,08):alta_slice04:A;LogicTILE(01,08):alta_slice04:A <= LogicTILE(01,08):IMUX16:O0;1;LogicTILE(01,08):IMUX12;LogicTILE(01,08):IMUX12:I21 <= LogicTILE(01,08):RMUX64:O0;1;LogicTILE(01,08):alta_slice03:A;LogicTILE(01,08):alta_slice03:A <= LogicTILE(01,08):IMUX12:O0;1;LogicTILE(01,08):IMUX00;LogicTILE(01,08):IMUX00:I21 <= LogicTILE(01,08):RMUX64:O0;1;LogicTILE(01,08):alta_slice00:A;LogicTILE(01,08):alta_slice00:A <= LogicTILE(01,08):IMUX00:O0;1;LogicTILE(00,07):alta_slice15:LutOut;;1;LogicTILE(00,07):OMUX45;LogicTILE(00,07):OMUX45:I0 <= LogicTILE(00,07):alta_slice15:LutOut;1;LogicTILE(01,07):RMUX85;LogicTILE(01,07):RMUX85:I3 <= LogicTILE(00,07):OMUX45:O0;1;LogicTILE(01,08):IMUX28;LogicTILE(01,08):IMUX28:I21 <= LogicTILE(01,08):RMUX64:O0;1;LogicTILE(01,08):RMUX64;LogicTILE(01,08):RMUX64:I13 <= LogicTILE(01,07):RMUX85:O0;1;LogicTILE(01,08):alta_slice07:A;LogicTILE(01,08):alta_slice07:A <= LogicTILE(01,08):IMUX28:O0;1" *)
  (* src = "bram_rom.v:27.9-27.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25" *)
  wire _02_;
  (* ROUTING = "LogicTILE(01,08):alta_slice10:A;LogicTILE(01,08):alta_slice10:A <= LogicTILE(01,08):IMUX40:O0;1;LogicTILE(01,08):IMUX44;LogicTILE(01,08):IMUX44:I17 <= LogicTILE(01,08):RMUX40:O0;1;LogicTILE(01,08):alta_slice11:A;LogicTILE(01,08):alta_slice11:A <= LogicTILE(01,08):IMUX44:O0;1;LogicTILE(01,08):alta_slice05:A;LogicTILE(01,08):alta_slice05:A <= LogicTILE(01,08):IMUX20:O0;1;LogicTILE(01,08):OMUX23;LogicTILE(01,08):OMUX23:I0 <= LogicTILE(01,08):alta_slice07:LutOut;1;LogicTILE(01,08):alta_slice07:LutOut;;1;LogicTILE(01,08):IMUX40;LogicTILE(01,08):IMUX40:I17 <= LogicTILE(01,08):RMUX40:O0;1;LogicTILE(01,08):RMUX40;LogicTILE(01,08):RMUX40:I3 <= LogicTILE(01,08):OMUX23:O0;1;LogicTILE(01,08):IMUX52;LogicTILE(01,08):IMUX52:I17 <= LogicTILE(01,08):RMUX40:O0;1;LogicTILE(01,08):IMUX20;LogicTILE(01,08):IMUX20:I17 <= LogicTILE(01,08):RMUX40:O0;1;LogicTILE(01,08):alta_slice13:A;LogicTILE(01,08):alta_slice13:A <= LogicTILE(01,08):IMUX52:O0;1" *)
  (* src = "bram_rom.v:27.9-27.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25" *)
  wire _03_;
  (* ROUTING = "LogicTILE(01,08):IMUX48;LogicTILE(01,08):IMUX48:I22 <= LogicTILE(01,08):RMUX70:O0;1;LogicTILE(01,08):IMUX32;LogicTILE(01,08):IMUX32:I22 <= LogicTILE(01,08):RMUX70:O0;1;LogicTILE(01,08):alta_slice08:A;LogicTILE(01,08):alta_slice08:A <= LogicTILE(01,08):IMUX32:O0;1;LogicTILE(01,08):OMUX33;LogicTILE(01,08):OMUX33:I0 <= LogicTILE(01,08):alta_slice11:LutOut;1;LogicTILE(01,08):alta_slice11:LutOut;;1;LogicTILE(02,08):RMUX52;LogicTILE(02,08):RMUX52:I3 <= LogicTILE(01,08):OMUX33:O0;1;LogicTILE(02,08):IMUX04;LogicTILE(02,08):IMUX04:I19 <= LogicTILE(02,08):RMUX52:O0;1;LogicTILE(01,08):IMUX60;LogicTILE(01,08):IMUX60:I22 <= LogicTILE(01,08):RMUX70:O0;1;LogicTILE(01,08):OMUX35;LogicTILE(01,08):OMUX35:I0 <= LogicTILE(01,08):alta_slice11:LutOut;1;LogicTILE(01,08):alta_slice12:A;LogicTILE(01,08):alta_slice12:A <= LogicTILE(01,08):IMUX48:O0;1;LogicTILE(02,08):alta_slice01:A;LogicTILE(02,08):alta_slice01:A <= LogicTILE(02,08):IMUX04:O0;1;LogicTILE(01,08):RMUX70;LogicTILE(01,08):RMUX70:I3 <= LogicTILE(01,08):OMUX35:O0;1;LogicTILE(01,08):alta_slice15:A;LogicTILE(01,08):alta_slice15:A <= LogicTILE(01,08):IMUX60:O0;1" *)
  (* src = "bram_rom.v:27.9-27.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25" *)
  wire _04_;
  (* ROUTING = "LogicTILE(02,08):alta_slice10:A;LogicTILE(02,08):alta_slice10:A <= LogicTILE(02,08):IMUX40:O0;1;LogicTILE(02,08):OMUX05;LogicTILE(02,08):OMUX05:I0 <= LogicTILE(02,08):alta_slice01:LutOut;1;LogicTILE(02,08):alta_slice06:A;LogicTILE(02,08):alta_slice06:A <= LogicTILE(02,08):IMUX24:O0;1;LogicTILE(02,08):IMUX40;LogicTILE(02,08):IMUX40:I12 <= LogicTILE(02,08):RMUX10:O0;1;LogicTILE(02,08):alta_slice01:LutOut;;1;LogicTILE(02,08):RMUX10;LogicTILE(02,08):RMUX10:I1 <= LogicTILE(02,08):OMUX05:O0;1;LogicTILE(02,08):OMUX04;LogicTILE(02,08):OMUX04:I0 <= LogicTILE(02,08):alta_slice01:LutOut;1;LogicTILE(02,08):IMUX00;LogicTILE(02,08):IMUX00:I1 <= LogicTILE(02,08):OMUX04:O0;1;LogicTILE(02,08):IMUX24;LogicTILE(02,08):IMUX24:I12 <= LogicTILE(02,08):RMUX10:O0;1;LogicTILE(02,08):alta_slice00:A;LogicTILE(02,08):alta_slice00:A <= LogicTILE(02,08):IMUX00:O0;1" *)
  (* src = "bram_rom.v:27.9-27.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25" *)
  wire _05_;
  (* ROUTING = "LogicTILE(00,06):IMUX00;LogicTILE(00,06):IMUX00:I17 <= LogicTILE(00,06):RMUX40:O0;1;LogicTILE(00,06):alta_slice04:A;LogicTILE(00,06):alta_slice04:A <= LogicTILE(00,06):IMUX16:O0;1;LogicTILE(00,06):IMUX16;LogicTILE(00,06):IMUX16:I17 <= LogicTILE(00,06):RMUX40:O0;1;LogicTILE(00,06):alta_slice00:A;LogicTILE(00,06):alta_slice00:A <= LogicTILE(00,06):IMUX00:O0;1;LogicTILE(00,06):OMUX23;LogicTILE(00,06):OMUX23:I0 <= LogicTILE(00,06):alta_slice07:LutOut;1;LogicTILE(00,06):IMUX52;LogicTILE(00,06):IMUX52:I17 <= LogicTILE(00,06):RMUX40:O0;1;LogicTILE(00,06):OMUX22;LogicTILE(00,06):OMUX22:I0 <= LogicTILE(00,06):alta_slice07:LutOut;1;LogicTILE(00,06):alta_slice13:A;LogicTILE(00,06):alta_slice13:A <= LogicTILE(00,06):IMUX52:O0;1;LogicTILE(00,06):alta_slice07:LutOut;;1;LogicTILE(00,06):RMUX40;LogicTILE(00,06):RMUX40:I3 <= LogicTILE(00,06):OMUX23:O0;1;LogicTILE(00,06):IMUX24;LogicTILE(00,06):IMUX24:I4 <= LogicTILE(00,06):OMUX22:O0;1;LogicTILE(00,06):alta_slice06:A;LogicTILE(00,06):alta_slice06:A <= LogicTILE(00,06):IMUX24:O0;1" *)
  (* src = "bram_rom.v:27.9-27.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25" *)
  wire _06_;
  (* ROUTING = "LogicTILE(00,06):IMUX40;LogicTILE(00,06):IMUX40:I0 <= LogicTILE(00,06):OMUX01:O0;1;LogicTILE(00,06):alta_slice10:A;LogicTILE(00,06):alta_slice10:A <= LogicTILE(00,06):IMUX40:O0;1;LogicTILE(00,06):IMUX04;LogicTILE(00,06):IMUX04:I0 <= LogicTILE(00,06):OMUX01:O0;1;LogicTILE(00,06):alta_slice01:A;LogicTILE(00,06):alta_slice01:A <= LogicTILE(00,06):IMUX04:O0;1;LogicTILE(00,06):IMUX56;LogicTILE(00,06):IMUX56:I0 <= LogicTILE(00,06):OMUX01:O0;1;LogicTILE(00,06):alta_slice03:A;LogicTILE(00,06):alta_slice03:A <= LogicTILE(00,06):IMUX12:O0;1;LogicTILE(00,06):IMUX12;LogicTILE(00,06):IMUX12:I0 <= LogicTILE(00,06):OMUX01:O0;1;LogicTILE(00,06):alta_slice14:A;LogicTILE(00,06):alta_slice14:A <= LogicTILE(00,06):IMUX56:O0;1;LogicTILE(00,06):OMUX01;LogicTILE(00,06):OMUX01:I0 <= LogicTILE(00,06):alta_slice00:LutOut;1;LogicTILE(00,06):alta_slice00:LutOut;;1" *)
  (* src = "bram_rom.v:27.9-27.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25" *)
  wire _07_;
  (* ROUTING = "LogicTILE(00,07):IMUX60;LogicTILE(00,07):IMUX60:I16 <= LogicTILE(00,07):RMUX34:O0;1;LogicTILE(00,07):alta_slice15:A;LogicTILE(00,07):alta_slice15:A <= LogicTILE(00,07):IMUX60:O0;1;LogicTILE(00,07):IMUX08;LogicTILE(00,07):IMUX08:I16 <= LogicTILE(00,07):RMUX34:O0;1;LogicTILE(00,06):alta_slice03:LutOut;;1;LogicTILE(00,07):alta_slice08:A;LogicTILE(00,07):alta_slice08:A <= LogicTILE(00,07):IMUX32:O0;1;LogicTILE(00,06):RMUX09;LogicTILE(00,06):RMUX09:I3 <= LogicTILE(00,06):OMUX11:O0;1;LogicTILE(00,06):OMUX11;LogicTILE(00,06):OMUX11:I0 <= LogicTILE(00,06):alta_slice03:LutOut;1;LogicTILE(00,07):alta_slice02:A;LogicTILE(00,07):alta_slice02:A <= LogicTILE(00,07):IMUX08:O0;1;LogicTILE(00,07):IMUX00;LogicTILE(00,07):IMUX00:I16 <= LogicTILE(00,07):RMUX34:O0;1;LogicTILE(00,07):RMUX34;LogicTILE(00,07):RMUX34:I13 <= LogicTILE(00,06):RMUX09:O0;1;LogicTILE(00,07):IMUX32;LogicTILE(00,07):IMUX32:I16 <= LogicTILE(00,07):RMUX34:O0;1;LogicTILE(00,07):alta_slice00:A;LogicTILE(00,07):alta_slice00:A <= LogicTILE(00,07):IMUX00:O0;1" *)
  (* src = "bram_rom.v:27.9-27.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25" *)
  wire _08_;
  (* ROUTING = {0{1'b0}} *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9" *)
  wire _09_;
  (* ROUTING = {0{1'b0}} *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9" *)
  wire _10_;
  (* ROUTING = {0{1'b0}} *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9" *)
  wire _11_;
  (* ROUTING = {0{1'b0}} *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9" *)
  wire _12_;
  (* ROUTING = {0{1'b0}} *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9" *)
  wire _13_;
  (* ROUTING = {0{1'b0}} *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9" *)
  wire _14_;
  (* ROUTING = {0{1'b0}} *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9" *)
  wire _15_;
  (* ROUTING = {0{1'b0}} *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9" *)
  wire _16_;
  (* ROUTING = {0{1'b0}} *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9" *)
  wire _17_;
  (* ROUTING = {0{1'b0}} *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9" *)
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  (* ROUTING = "LogicTILE(01,08):ClkMUX15;LogicTILE(01,08):ClkMUX15:I0 <= LogicTILE(01,08):alta_clkenctrl00:ClkOut;1;LogicTILE(02,08):ClkMUX06;LogicTILE(02,08):ClkMUX06:I0 <= LogicTILE(02,08):alta_clkenctrl00:ClkOut;1;LogicTILE(02,08):ClkMUX10;LogicTILE(02,08):ClkMUX10:I0 <= LogicTILE(02,08):alta_clkenctrl00:ClkOut;1;LogicTILE(01,08):ClkMUX12;LogicTILE(01,08):ClkMUX12:I0 <= LogicTILE(01,08):alta_clkenctrl00:ClkOut;1;LogicTILE(01,08):ClkMUX03;LogicTILE(01,08):ClkMUX03:I0 <= LogicTILE(01,08):alta_clkenctrl00:ClkOut;1;LogicTILE(01,08):ClkMUX04;LogicTILE(01,08):ClkMUX04:I0 <= LogicTILE(01,08):alta_clkenctrl00:ClkOut;1;LogicTILE(01,08):ClkMUX05;LogicTILE(01,08):ClkMUX05:I0 <= LogicTILE(01,08):alta_clkenctrl00:ClkOut;1;LogicTILE(01,08):ClkMUX13;LogicTILE(01,08):ClkMUX13:I0 <= LogicTILE(01,08):alta_clkenctrl00:ClkOut;1;LogicTILE(04,08):RMUX03;LogicTILE(04,08):RMUX03:I17 <= IOTILE(04,09):InputMUX01:O0;1;LogicTILE(01,08):ClkMUX08;LogicTILE(01,08):ClkMUX08:I0 <= LogicTILE(01,08):alta_clkenctrl00:ClkOut;1;LogicTILE(00,06):ClkMUX04;LogicTILE(00,06):ClkMUX04:I0 <= LogicTILE(00,06):alta_clkenctrl00:ClkOut;1;LogicTILE(00,06):ClkMUX09;LogicTILE(00,06):ClkMUX09:I0 <= LogicTILE(00,06):alta_clkenctrl00:ClkOut;1;LogicTILE(00,06):ClkMUX14;LogicTILE(00,06):ClkMUX14:I0 <= LogicTILE(00,06):alta_clkenctrl00:ClkOut;1;LogicTILE(00,06):ClkMUX11;LogicTILE(00,06):ClkMUX11:I0 <= LogicTILE(00,06):alta_clkenctrl00:ClkOut;1;LogicTILE(00,07):ClkMUX11;LogicTILE(00,07):ClkMUX11:I0 <= LogicTILE(00,07):alta_clkenctrl00:ClkOut;1;LogicTILE(00,06):ClkMUX10;LogicTILE(00,06):ClkMUX10:I0 <= LogicTILE(00,06):alta_clkenctrl00:ClkOut;1;LogicTILE(00,07):ClkMUX12;LogicTILE(00,07):ClkMUX12:I0 <= LogicTILE(00,07):alta_clkenctrl00:ClkOut;1;LogicTILE(02,08):RMUX05;LogicTILE(02,08):RMUX05:I6 <= LogicTILE(04,08):RMUX03:O0;1;LogicTILE(02,08):TileClkMUX00;LogicTILE(02,08):TileClkMUX00:I2 <= LogicTILE(02,08):CtrlMUX01:O0;1;LogicTILE(04,07):RMUX03;LogicTILE(04,07):RMUX03:I18 <= IOTILE(04,09):InputMUX01:O0;1;LogicTILE(02,08):alta_clkenctrl00:ClkIn;LogicTILE(02,08):alta_clkenctrl00:ClkIn <= LogicTILE(02,08):TileClkMUX00:O0;1;LogicTILE(02,08):alta_clkenctrl00:ClkOut;LogicTILE(02,08):alta_clkenctrl00:ClkIn <= LogicTILE(02,08):alta_clkenctrl00:ClkOut;1;LogicTILE(01,08):ClkMUX00;LogicTILE(01,08):ClkMUX00:I0 <= LogicTILE(01,08):alta_clkenctrl00:ClkOut;1;LogicTILE(01,08):CtrlMUX00;LogicTILE(01,08):CtrlMUX00:I16 <= LogicTILE(01,08):RMUX04:O0;1;LogicTILE(02,08):ClkMUX00;LogicTILE(02,08):ClkMUX00:I0 <= LogicTILE(02,08):alta_clkenctrl00:ClkOut;1;LogicTILE(01,08):RMUX04;LogicTILE(01,08):RMUX04:I7 <= LogicTILE(04,08):RMUX03:O0;1;LogicTILE(00,07):ClkMUX00;LogicTILE(00,07):ClkMUX00:I0 <= LogicTILE(00,07):alta_clkenctrl00:ClkOut;1;LogicTILE(02,08):CtrlMUX01;LogicTILE(02,08):CtrlMUX01:I16 <= LogicTILE(02,08):RMUX05:O0;1;LogicTILE(01,08):alta_clkenctrl00:ClkOut;LogicTILE(01,08):alta_clkenctrl00:ClkIn <= LogicTILE(01,08):alta_clkenctrl00:ClkOut;1;LogicTILE(04,08):RMUX00;LogicTILE(04,08):RMUX00:I17 <= IOTILE(04,09):InputMUX00:O0;1;LogicTILE(04,06):RMUX03;LogicTILE(04,06):RMUX03:I19 <= IOTILE(04,09):InputMUX01:O0;1;LogicTILE(00,06):alta_clkenctrl00:ClkOut;LogicTILE(00,06):alta_clkenctrl00:ClkIn <= LogicTILE(00,06):alta_clkenctrl00:ClkOut;1;LogicTILE(00,07):alta_clkenctrl00:ClkOut;LogicTILE(00,07):alta_clkenctrl00:ClkIn <= LogicTILE(00,07):alta_clkenctrl00:ClkOut;1;LogicTILE(00,06):RMUX10;LogicTILE(00,06):RMUX10:I8 <= LogicTILE(04,06):RMUX03:O0;1;LogicTILE(00,06):CtrlMUX00;LogicTILE(00,06):CtrlMUX00:I17 <= LogicTILE(00,06):RMUX10:O0;1;LogicTILE(00,06):ClkMUX13;LogicTILE(00,06):ClkMUX13:I0 <= LogicTILE(00,06):alta_clkenctrl00:ClkOut;1;LogicTILE(00,06):TileClkMUX00;LogicTILE(00,06):TileClkMUX00:I1 <= LogicTILE(00,06):CtrlMUX00:O0;1;LogicTILE(01,08):TileClkMUX00;LogicTILE(01,08):TileClkMUX00:I1 <= LogicTILE(01,08):CtrlMUX00:O0;1;BramTILE(03,08):alta_bram00:Clk0;BramTILE(03,08):alta_bram00:Clk0 <= BramTILE(03,08):BramClkMUX00:O0;1;LogicTILE(00,06):ClkMUX01;LogicTILE(00,06):ClkMUX01:I0 <= LogicTILE(00,06):alta_clkenctrl00:ClkOut;1;BramTILE(03,08):BramClkMUX00;BramTILE(03,08):BramClkMUX00:I2 <= BramTILE(03,08):IMUX30:O0;1;LogicTILE(00,07):CtrlMUX00;LogicTILE(00,07):CtrlMUX00:I17 <= LogicTILE(00,07):RMUX10:O0;1;LogicTILE(00,07):TileClkMUX00;LogicTILE(00,07):TileClkMUX00:I1 <= LogicTILE(00,07):CtrlMUX00:O0;1;LogicTILE(01,08):alta_clkenctrl00:ClkIn;LogicTILE(01,08):alta_clkenctrl00:ClkIn <= LogicTILE(01,08):TileClkMUX00:O0;1;BramTILE(03,08):IMUX30;BramTILE(03,08):IMUX30:I4 <= LogicTILE(04,08):RMUX00:O0;1;LogicTILE(01,08):ClkMUX10;LogicTILE(01,08):ClkMUX10:I0 <= LogicTILE(01,08):alta_clkenctrl00:ClkOut;1;IOTILE(04,09):alta_ioreg00;;1;IOTILE(04,09):InputMUX00;IOTILE(04,09):InputMUX00:I0 <= IOTILE(04,09):alta_ioreg00:combout;1;LogicTILE(00,07):RMUX10;LogicTILE(00,07):RMUX10:I8 <= LogicTILE(04,07):RMUX03:O0;1;LogicTILE(00,07):ClkMUX02;LogicTILE(00,07):ClkMUX02:I0 <= LogicTILE(00,07):alta_clkenctrl00:ClkOut;1;LogicTILE(00,07):alta_clkenctrl00:ClkIn;LogicTILE(00,07):alta_clkenctrl00:ClkIn <= LogicTILE(00,07):TileClkMUX00:O0;1;LogicTILE(00,06):alta_clkenctrl00:ClkIn;LogicTILE(00,06):alta_clkenctrl00:ClkIn <= LogicTILE(00,06):TileClkMUX00:O0;1;LogicTILE(00,06):ClkMUX06;LogicTILE(00,06):ClkMUX06:I0 <= LogicTILE(00,06):alta_clkenctrl00:ClkOut;1;IOTILE(04,09):InputMUX01;IOTILE(04,09):InputMUX01:I0 <= IOTILE(04,09):alta_ioreg00:combout;1;LogicTILE(00,07):ClkMUX08;LogicTILE(00,07):ClkMUX08:I0 <= LogicTILE(00,07):alta_clkenctrl00:ClkOut;1" *)
  (* src = "bram_rom.v:3.7-3.10" *)
  wire clk;
  (* ROUTING = "LogicTILE(00,06):IMUX36;LogicTILE(00,06):IMUX36:I15 <= LogicTILE(00,06):RMUX28:O0;1;LogicTILE(00,06):alta_slice09:A;LogicTILE(00,06):alta_slice09:A <= LogicTILE(00,06):IMUX36:O0;1;LogicTILE(00,06):alta_slice07:A;LogicTILE(00,06):alta_slice07:A <= LogicTILE(00,06):IMUX28:O0;1;LogicTILE(00,07):RMUX57;LogicTILE(00,07):RMUX57:I3 <= LogicTILE(00,07):OMUX35:O0;1;LogicTILE(00,06):alta_slice11:A;LogicTILE(00,06):alta_slice11:A <= LogicTILE(00,06):IMUX44:O0;1;LogicTILE(00,07):OMUX35;LogicTILE(00,07):OMUX35:I1 <= LogicTILE(00,07):alta_slice11:Q;1;LogicTILE(00,07):OMUX34;LogicTILE(00,07):OMUX34:I1 <= LogicTILE(00,07):alta_slice11:Q;1;LogicTILE(00,07):RMUX64;LogicTILE(00,07):RMUX64:I3 <= LogicTILE(00,07):OMUX35:O0;1;LogicTILE(00,07):IMUX48;LogicTILE(00,07):IMUX48:I21 <= LogicTILE(00,07):RMUX64:O0;1;LogicTILE(00,06):RMUX28;LogicTILE(00,06):RMUX28:I17 <= LogicTILE(00,07):RMUX57:O0;1;LogicTILE(00,07):alta_slice11:Q;;1;LogicTILE(00,07):alta_slice12:A;LogicTILE(00,07):alta_slice12:A <= LogicTILE(00,07):IMUX48:O0;1;LogicTILE(00,06):IMUX44;LogicTILE(00,06):IMUX44:I15 <= LogicTILE(00,06):RMUX28:O0;1;LogicTILE(00,07):IMUX44;LogicTILE(00,07):IMUX44:I6 <= LogicTILE(00,07):OMUX34:O0;1;LogicTILE(00,06):IMUX28;LogicTILE(00,06):IMUX28:I15 <= LogicTILE(00,06):RMUX28:O0;1;LogicTILE(00,07):alta_slice11:A;LogicTILE(00,07):alta_slice11:A <= LogicTILE(00,07):IMUX44:O0;1" *)
  (* src = "bram_rom.v:25.12-25.15" *)
  (* unused_bits = "25" *)
  wire \ctr[0] ;
  (* ROUTING = "LogicTILE(00,07):OMUX07;LogicTILE(00,07):OMUX07:I1 <= LogicTILE(00,07):alta_slice02:Q;1;LogicTILE(00,07):IMUX09;LogicTILE(00,07):IMUX09:I1 <= LogicTILE(00,07):OMUX07:O0;1;LogicTILE(00,07):IMUX33;LogicTILE(00,07):IMUX33:I12 <= LogicTILE(00,07):RMUX11:O0;1;LogicTILE(00,07):alta_slice02:B;LogicTILE(00,07):alta_slice02:B <= LogicTILE(00,07):IMUX09:O0;1;LogicTILE(00,07):IMUX61;LogicTILE(00,07):IMUX61:I12 <= LogicTILE(00,07):RMUX11:O0;1;LogicTILE(00,07):alta_slice15:B;LogicTILE(00,07):alta_slice15:B <= LogicTILE(00,07):IMUX61:O0;1;LogicTILE(00,07):alta_slice08:B;LogicTILE(00,07):alta_slice08:B <= LogicTILE(00,07):IMUX33:O0;1;LogicTILE(00,07):alta_slice02:Q;;1;LogicTILE(00,07):OMUX08;LogicTILE(00,07):OMUX08:I1 <= LogicTILE(00,07):alta_slice02:Q;1;LogicTILE(00,07):RMUX11;LogicTILE(00,07):RMUX11:I2 <= LogicTILE(00,07):OMUX08:O0;1;LogicTILE(00,07):IMUX01;LogicTILE(00,07):IMUX01:I12 <= LogicTILE(00,07):RMUX11:O0;1;LogicTILE(00,07):alta_slice00:B;LogicTILE(00,07):alta_slice00:B <= LogicTILE(00,07):IMUX01:O0;1" *)
  (* force_downto = 32'd1 *)
  (* src = "bram_rom.v:25.12-25.15" *)
  (* unused_bits = "25" *)
  wire \ctr[10] ;
  (* ROUTING = "LogicTILE(00,07):IMUX02;LogicTILE(00,07):IMUX02:I0 <= LogicTILE(00,07):OMUX01:O0;1;LogicTILE(00,07):alta_slice00:C;LogicTILE(00,07):alta_slice00:C <= LogicTILE(00,07):IMUX02:O0;1;LogicTILE(00,07):IMUX34;LogicTILE(00,07):IMUX34:I0 <= LogicTILE(00,07):OMUX01:O0;1;LogicTILE(00,07):OMUX01;LogicTILE(00,07):OMUX01:I1 <= LogicTILE(00,07):alta_slice00:Q;1;LogicTILE(00,07):alta_slice08:C;LogicTILE(00,07):alta_slice08:C <= LogicTILE(00,07):IMUX34:O0;1;LogicTILE(00,07):alta_slice00:Q;;1;LogicTILE(00,07):IMUX62;LogicTILE(00,07):IMUX62:I0 <= LogicTILE(00,07):OMUX01:O0;1;LogicTILE(00,07):alta_slice15:C;LogicTILE(00,07):alta_slice15:C <= LogicTILE(00,07):IMUX62:O0;1" *)
  (* force_downto = 32'd1 *)
  (* src = "bram_rom.v:25.12-25.15" *)
  (* unused_bits = "25" *)
  wire \ctr[11] ;
  (* ROUTING = "LogicTILE(00,07):OMUX26;LogicTILE(00,07):OMUX26:I1 <= LogicTILE(00,07):alta_slice08:Q;1;LogicTILE(00,07):RMUX65;LogicTILE(00,07):RMUX65:I0 <= LogicTILE(00,07):OMUX26:O0;1;LogicTILE(00,07):IMUX63;LogicTILE(00,07):IMUX63:I21 <= LogicTILE(00,07):RMUX65:O0;1;LogicTILE(00,07):alta_slice15:D;LogicTILE(00,07):alta_slice15:D <= LogicTILE(00,07):IMUX63:O0;1;LogicTILE(00,07):alta_slice08:Q;;1;LogicTILE(00,07):IMUX35;LogicTILE(00,07):IMUX35:I4 <= LogicTILE(00,07):OMUX25:O0;1;LogicTILE(00,07):OMUX25;LogicTILE(00,07):OMUX25:I1 <= LogicTILE(00,07):alta_slice08:Q;1;LogicTILE(00,07):alta_slice08:D;LogicTILE(00,07):alta_slice08:D <= LogicTILE(00,07):IMUX35:O0;1" *)
  (* force_downto = 32'd1 *)
  (* src = "bram_rom.v:25.12-25.15" *)
  (* unused_bits = "25" *)
  wire \ctr[12] ;
  (* ROUTING = "LogicTILE(01,08):alta_slice00:B;LogicTILE(01,08):alta_slice00:B <= LogicTILE(01,08):IMUX01:O0;1;LogicTILE(01,08):IMUX01;LogicTILE(01,08):IMUX01:I2 <= LogicTILE(01,08):OMUX10:O0;1;LogicTILE(01,08):OMUX11;LogicTILE(01,08):OMUX11:I1 <= LogicTILE(01,08):alta_slice03:Q;1;LogicTILE(01,08):RMUX01;LogicTILE(01,08):RMUX01:I3 <= LogicTILE(01,08):OMUX11:O0;1;BramTILE(03,08):RMUX00;BramTILE(03,08):RMUX00:I10 <= LogicTILE(01,08):RMUX01:O0;1;BramTILE(03,08):IMUX00;BramTILE(03,08):IMUX00:I8 <= BramTILE(03,08):RMUX00:O0;1;LogicTILE(01,08):IMUX29;LogicTILE(01,08):IMUX29:I1 <= LogicTILE(01,08):OMUX10:O0;1;LogicTILE(01,08):alta_slice03:B;LogicTILE(01,08):alta_slice03:B <= LogicTILE(01,08):IMUX13:O0;1;LogicTILE(01,08):OMUX10;LogicTILE(01,08):OMUX10:I1 <= LogicTILE(01,08):alta_slice03:Q;1;LogicTILE(01,08):alta_slice07:B;LogicTILE(01,08):alta_slice07:B <= LogicTILE(01,08):IMUX29:O0;1;LogicTILE(01,08):IMUX17;LogicTILE(01,08):IMUX17:I1 <= LogicTILE(01,08):OMUX10:O0;1;LogicTILE(01,08):alta_slice03:Q;;1;LogicTILE(01,08):IMUX13;LogicTILE(01,08):IMUX13:I2 <= LogicTILE(01,08):OMUX10:O0;1;LogicTILE(01,08):alta_slice04:B;LogicTILE(01,08):alta_slice04:B <= LogicTILE(01,08):IMUX17:O0;1" *)
  (* force_downto = 32'd1 *)
  (* src = "bram_rom.v:25.12-25.15" *)
  (* unused_bits = "25" *)
  wire \ctr[13] ;
  (* ROUTING = "LogicTILE(01,08):OMUX01;LogicTILE(01,08):OMUX01:I1 <= LogicTILE(01,08):alta_slice00:Q;1;LogicTILE(01,08):alta_slice04:C;LogicTILE(01,08):alta_slice04:C <= LogicTILE(01,08):IMUX18:O0;1;LogicTILE(01,08):OMUX00;LogicTILE(01,08):OMUX00:I1 <= LogicTILE(01,08):alta_slice00:Q;1;LogicTILE(01,08):alta_slice07:C;LogicTILE(01,08):alta_slice07:C <= LogicTILE(01,08):IMUX30:O0;1;LogicTILE(02,08):RMUX01;LogicTILE(02,08):RMUX01:I0 <= LogicTILE(01,08):OMUX00:O0;1;BramTILE(03,08):RMUX23;BramTILE(03,08):RMUX23:I9 <= LogicTILE(02,08):RMUX01:O0;1;BramTILE(03,08):IMUX01;BramTILE(03,08):IMUX01:I13 <= BramTILE(03,08):RMUX23:O0;1;LogicTILE(01,08):IMUX18;LogicTILE(01,08):IMUX18:I0 <= LogicTILE(01,08):OMUX01:O0;1;LogicTILE(01,08):IMUX30;LogicTILE(01,08):IMUX30:I0 <= LogicTILE(01,08):OMUX01:O0;1;LogicTILE(01,08):alta_slice00:C;LogicTILE(01,08):alta_slice00:C <= LogicTILE(01,08):IMUX02:O0;1;LogicTILE(01,08):alta_slice00:Q;;1;LogicTILE(01,08):IMUX02;LogicTILE(01,08):IMUX02:I0 <= LogicTILE(01,08):OMUX01:O0;1" *)
  (* force_downto = 32'd1 *)
  (* src = "bram_rom.v:25.12-25.15" *)
  (* unused_bits = "25" *)
  wire \ctr[14] ;
  (* ROUTING = "LogicTILE(01,08):RMUX41;LogicTILE(01,08):RMUX41:I0 <= LogicTILE(01,08):OMUX14:O0;1;LogicTILE(01,08):IMUX31;LogicTILE(01,08):IMUX31:I17 <= LogicTILE(01,08):RMUX41:O0;1;LogicTILE(01,08):alta_slice07:D;LogicTILE(01,08):alta_slice07:D <= LogicTILE(01,08):IMUX31:O0;1;LogicTILE(01,08):OMUX14;LogicTILE(01,08):OMUX14:I1 <= LogicTILE(01,08):alta_slice04:Q;1;BramTILE(03,08):RMUX82;BramTILE(03,08):RMUX82:I10 <= LogicTILE(01,08):RMUX45:O0;1;LogicTILE(01,08):RMUX45;LogicTILE(01,08):RMUX45:I0 <= LogicTILE(01,08):OMUX14:O0;1;BramTILE(03,08):IMUX02;BramTILE(03,08):IMUX02:I23 <= BramTILE(03,08):RMUX82:O0;1;LogicTILE(01,08):alta_slice04:Q;;1;LogicTILE(01,08):OMUX13;LogicTILE(01,08):OMUX13:I1 <= LogicTILE(01,08):alta_slice04:Q;1;LogicTILE(01,08):IMUX19;LogicTILE(01,08):IMUX19:I2 <= LogicTILE(01,08):OMUX13:O0;1;LogicTILE(01,08):alta_slice04:D;LogicTILE(01,08):alta_slice04:D <= LogicTILE(01,08):IMUX19:O0;1" *)
  (* force_downto = 32'd1 *)
  (* src = "bram_rom.v:25.12-25.15" *)
  (* unused_bits = "25" *)
  wire \ctr[15] ;
  (* ROUTING = "LogicTILE(01,08):IMUX53;LogicTILE(01,08):IMUX53:I20 <= LogicTILE(01,08):RMUX59:O0;1;LogicTILE(01,08):OMUX30;LogicTILE(01,08):OMUX30:I1 <= LogicTILE(01,08):alta_slice10:Q;1;LogicTILE(02,08):RMUX61;LogicTILE(02,08):RMUX61:I2 <= LogicTILE(01,08):OMUX30:O0;1;LogicTILE(01,08):IMUX41;LogicTILE(01,08):IMUX41:I5 <= LogicTILE(01,08):OMUX31:O0;1;LogicTILE(01,08):OMUX31;LogicTILE(01,08):OMUX31:I1 <= LogicTILE(01,08):alta_slice10:Q;1;BramTILE(03,08):RMUX65;BramTILE(03,08):RMUX65:I9 <= LogicTILE(02,08):RMUX61:O0;1;LogicTILE(01,08):alta_slice10:Q;;1;LogicTILE(01,08):alta_slice10:B;LogicTILE(01,08):alta_slice10:B <= LogicTILE(01,08):IMUX41:O0;1;LogicTILE(01,08):IMUX45;LogicTILE(01,08):IMUX45:I5 <= LogicTILE(01,08):OMUX31:O0;1;LogicTILE(01,08):RMUX59;LogicTILE(01,08):RMUX59:I2 <= LogicTILE(01,08):OMUX32:O0;1;LogicTILE(01,08):alta_slice11:B;LogicTILE(01,08):alta_slice11:B <= LogicTILE(01,08):IMUX45:O0;1;LogicTILE(01,08):alta_slice13:B;LogicTILE(01,08):alta_slice13:B <= LogicTILE(01,08):IMUX53:O0;1;LogicTILE(01,08):IMUX21;LogicTILE(01,08):IMUX21:I20 <= LogicTILE(01,08):RMUX59:O0;1;LogicTILE(01,08):OMUX32;LogicTILE(01,08):OMUX32:I1 <= LogicTILE(01,08):alta_slice10:Q;1;BramTILE(03,08):IMUX03;BramTILE(03,08):IMUX03:I20 <= BramTILE(03,08):RMUX65:O0;1;LogicTILE(01,08):alta_slice05:B;LogicTILE(01,08):alta_slice05:B <= LogicTILE(01,08):IMUX21:O0;1" *)
  (* force_downto = 32'd1 *)
  (* src = "bram_rom.v:25.12-25.15" *)
  (* unused_bits = "25" *)
  wire \ctr[16] ;
  (* ROUTING = "LogicTILE(02,08):RMUX31;LogicTILE(02,08):RMUX31:I1 <= LogicTILE(01,08):OMUX15:O0;1;BramTILE(03,08):IMUX04;BramTILE(03,08):IMUX04:I17 <= BramTILE(03,08):RMUX46:O0;1;LogicTILE(01,08):alta_slice13:C;LogicTILE(01,08):alta_slice13:C <= LogicTILE(01,08):IMUX54:O0;1;LogicTILE(01,08):OMUX17;LogicTILE(01,08):OMUX17:I1 <= LogicTILE(01,08):alta_slice05:Q;1;LogicTILE(01,08):OMUX15;LogicTILE(01,08):OMUX15:I1 <= LogicTILE(01,08):alta_slice05:Q;1;LogicTILE(01,08):alta_slice05:Q;;1;LogicTILE(01,08):alta_slice11:C;LogicTILE(01,08):alta_slice11:C <= LogicTILE(01,08):IMUX46:O0;1;LogicTILE(01,08):IMUX46;LogicTILE(01,08):IMUX46:I15 <= LogicTILE(01,08):RMUX28:O0;1;BramTILE(03,08):RMUX46;BramTILE(03,08):RMUX46:I9 <= LogicTILE(02,08):RMUX31:O0;1;LogicTILE(01,08):IMUX54;LogicTILE(01,08):IMUX54:I15 <= LogicTILE(01,08):RMUX28:O0;1;LogicTILE(01,08):RMUX28;LogicTILE(01,08):RMUX28:I1 <= LogicTILE(01,08):OMUX17:O0;1;LogicTILE(01,08):OMUX16;LogicTILE(01,08):OMUX16:I1 <= LogicTILE(01,08):alta_slice05:Q;1;LogicTILE(01,08):IMUX22;LogicTILE(01,08):IMUX22:I3 <= LogicTILE(01,08):OMUX16:O0;1;LogicTILE(01,08):alta_slice05:C;LogicTILE(01,08):alta_slice05:C <= LogicTILE(01,08):IMUX22:O0;1" *)
  (* force_downto = 32'd1 *)
  (* src = "bram_rom.v:25.12-25.15" *)
  (* unused_bits = "25" *)
  wire \ctr[17] ;
  (* ROUTING = "LogicTILE(01,08):IMUX55;LogicTILE(01,08):IMUX55:I7 <= LogicTILE(01,08):OMUX40:O0;1;LogicTILE(01,08):alta_slice13:D;LogicTILE(01,08):alta_slice13:D <= LogicTILE(01,08):IMUX55:O0;1;LogicTILE(01,08):OMUX41;LogicTILE(01,08):OMUX41:I1 <= LogicTILE(01,08):alta_slice13:Q;1;BramTILE(03,08):RMUX89;BramTILE(03,08):RMUX89:I10 <= LogicTILE(01,08):RMUX91:O0;1;BramTILE(03,08):IMUX05;BramTILE(03,08):IMUX05:I24 <= BramTILE(03,08):RMUX89:O0;1;LogicTILE(01,08):OMUX40;LogicTILE(01,08):OMUX40:I1 <= LogicTILE(01,08):alta_slice13:Q;1;LogicTILE(01,08):alta_slice11:D;LogicTILE(01,08):alta_slice11:D <= LogicTILE(01,08):IMUX47:O0;1;LogicTILE(01,08):RMUX91;LogicTILE(01,08):RMUX91:I1 <= LogicTILE(01,08):OMUX41:O0;1;LogicTILE(01,08):alta_slice13:Q;;1;LogicTILE(01,08):IMUX47;LogicTILE(01,08):IMUX47:I7 <= LogicTILE(01,08):OMUX40:O0;1" *)
  (* force_downto = 32'd1 *)
  (* src = "bram_rom.v:25.12-25.15" *)
  (* unused_bits = "25" *)
  wire \ctr[18] ;
  (* ROUTING = "LogicTILE(01,08):alta_slice15:B;LogicTILE(01,08):alta_slice15:B <= LogicTILE(01,08):IMUX61:O0;1;LogicTILE(01,08):IMUX33;LogicTILE(01,08):IMUX33:I8 <= LogicTILE(01,08):OMUX46:O0;1;LogicTILE(01,08):alta_slice15:Q;;1;LogicTILE(02,08):IMUX05;LogicTILE(02,08):IMUX05:I25 <= LogicTILE(02,08):RMUX89:O0;1;LogicTILE(01,08):IMUX49;LogicTILE(01,08):IMUX49:I8 <= LogicTILE(01,08):OMUX46:O0;1;LogicTILE(01,08):OMUX45;LogicTILE(01,08):OMUX45:I1 <= LogicTILE(01,08):alta_slice15:Q;1;LogicTILE(01,08):alta_slice08:B;LogicTILE(01,08):alta_slice08:B <= LogicTILE(01,08):IMUX33:O0;1;LogicTILE(02,08):RMUX91;LogicTILE(02,08):RMUX91:I3 <= LogicTILE(01,08):OMUX45:O0;1;BramTILE(03,08):RMUX94;BramTILE(03,08):RMUX94:I9 <= LogicTILE(02,08):RMUX91:O0;1;LogicTILE(01,08):IMUX61;LogicTILE(01,08):IMUX61:I8 <= LogicTILE(01,08):OMUX46:O0;1;LogicTILE(01,08):OMUX46;LogicTILE(01,08):OMUX46:I1 <= LogicTILE(01,08):alta_slice15:Q;1;LogicTILE(01,08):alta_slice12:B;LogicTILE(01,08):alta_slice12:B <= LogicTILE(01,08):IMUX49:O0;1;LogicTILE(02,08):alta_slice01:B;LogicTILE(02,08):alta_slice01:B <= LogicTILE(02,08):IMUX05:O0;1;BramTILE(03,08):IMUX06;BramTILE(03,08):IMUX06:I25 <= BramTILE(03,08):RMUX94:O0;1;LogicTILE(02,08):RMUX89;LogicTILE(02,08):RMUX89:I3 <= LogicTILE(01,08):OMUX45:O0;1" *)
  (* force_downto = 32'd1 *)
  (* src = "bram_rom.v:25.12-25.15" *)
  (* unused_bits = "25" *)
  wire \ctr[19] ;
  (* ROUTING = "LogicTILE(00,06):alta_slice11:B;LogicTILE(00,06):alta_slice11:B <= LogicTILE(00,06):IMUX45:O0;1;LogicTILE(00,06):IMUX45;LogicTILE(00,06):IMUX45:I19 <= LogicTILE(00,06):RMUX53:O0;1;LogicTILE(00,06):alta_slice09:B;LogicTILE(00,06):alta_slice09:B <= LogicTILE(00,06):IMUX37:O0;1;LogicTILE(00,07):OMUX37;LogicTILE(00,07):OMUX37:I1 <= LogicTILE(00,07):alta_slice12:Q;1;LogicTILE(00,06):alta_slice07:B;LogicTILE(00,06):alta_slice07:B <= LogicTILE(00,06):IMUX29:O0;1;LogicTILE(00,07):alta_slice12:B;LogicTILE(00,07):alta_slice12:B <= LogicTILE(00,07):IMUX49:O0;1;LogicTILE(00,06):IMUX29;LogicTILE(00,06):IMUX29:I19 <= LogicTILE(00,06):RMUX53:O0;1;LogicTILE(00,06):IMUX37;LogicTILE(00,06):IMUX37:I19 <= LogicTILE(00,06):RMUX53:O0;1;LogicTILE(00,07):alta_slice12:Q;;1;LogicTILE(00,07):RMUX87;LogicTILE(00,07):RMUX87:I0 <= LogicTILE(00,07):OMUX38:O0;1;LogicTILE(00,06):RMUX53;LogicTILE(00,06):RMUX53:I17 <= LogicTILE(00,07):RMUX87:O0;1;LogicTILE(00,07):IMUX49;LogicTILE(00,07):IMUX49:I6 <= LogicTILE(00,07):OMUX37:O0;1;LogicTILE(00,07):OMUX38;LogicTILE(00,07):OMUX38:I1 <= LogicTILE(00,07):alta_slice12:Q;1" *)
  (* force_downto = 32'd1 *)
  (* src = "bram_rom.v:25.12-25.15" *)
  (* unused_bits = "25" *)
  wire \ctr[1] ;
  (* ROUTING = "LogicTILE(01,08):IMUX34;LogicTILE(01,08):IMUX34:I7 <= LogicTILE(01,08):OMUX37:O0;1;LogicTILE(01,08):alta_slice08:C;LogicTILE(01,08):alta_slice08:C <= LogicTILE(01,08):IMUX34:O0;1;LogicTILE(02,08):IMUX06;LogicTILE(02,08):IMUX06:I26 <= LogicTILE(02,08):RMUX94:O0;1;LogicTILE(02,08):RMUX81;LogicTILE(02,08):RMUX81:I0 <= LogicTILE(01,08):OMUX36:O0;1;LogicTILE(01,08):alta_slice12:C;LogicTILE(01,08):alta_slice12:C <= LogicTILE(01,08):IMUX50:O0;1;LogicTILE(02,08):alta_slice01:C;LogicTILE(02,08):alta_slice01:C <= LogicTILE(02,08):IMUX06:O0;1;LogicTILE(01,08):OMUX37;LogicTILE(01,08):OMUX37:I1 <= LogicTILE(01,08):alta_slice12:Q;1;BramTILE(03,08):IMUX07;BramTILE(03,08):IMUX07:I14 <= BramTILE(03,08):RMUX29:O0;1;LogicTILE(01,08):alta_slice12:Q;;1;LogicTILE(01,08):OMUX36;LogicTILE(01,08):OMUX36:I1 <= LogicTILE(01,08):alta_slice12:Q;1;LogicTILE(01,08):IMUX50;LogicTILE(01,08):IMUX50:I6 <= LogicTILE(01,08):OMUX37:O0;1;LogicTILE(02,08):RMUX94;LogicTILE(02,08):RMUX94:I0 <= LogicTILE(01,08):OMUX36:O0;1;BramTILE(03,08):RMUX29;BramTILE(03,08):RMUX29:I9 <= LogicTILE(02,08):RMUX81:O0;1" *)
  (* force_downto = 32'd1 *)
  (* src = "bram_rom.v:25.12-25.15" *)
  (* unused_bits = "25" *)
  wire \ctr[20] ;
  (* ROUTING = "BramTILE(03,08):RMUX04;BramTILE(03,08):RMUX04:I9 <= LogicTILE(02,08):RMUX51:O0;1;LogicTILE(01,08):OMUX24;LogicTILE(01,08):OMUX24:I1 <= LogicTILE(01,08):alta_slice08:Q;1;LogicTILE(02,08):RMUX59;LogicTILE(02,08):RMUX59:I0 <= LogicTILE(01,08):OMUX24:O0;1;LogicTILE(02,08):RMUX51;LogicTILE(02,08):RMUX51:I0 <= LogicTILE(01,08):OMUX24:O0;1;BramTILE(03,08):IMUX08;BramTILE(03,08):IMUX08:I9 <= BramTILE(03,08):RMUX04:O0;1;LogicTILE(02,08):alta_slice01:D;LogicTILE(02,08):alta_slice01:D <= LogicTILE(02,08):IMUX07:O0;1;LogicTILE(01,08):alta_slice08:Q;;1;LogicTILE(02,08):IMUX07;LogicTILE(02,08):IMUX07:I20 <= LogicTILE(02,08):RMUX59:O0;1;LogicTILE(01,08):OMUX25;LogicTILE(01,08):OMUX25:I1 <= LogicTILE(01,08):alta_slice08:Q;1;LogicTILE(01,08):IMUX35;LogicTILE(01,08):IMUX35:I4 <= LogicTILE(01,08):OMUX25:O0;1;LogicTILE(01,08):alta_slice08:D;LogicTILE(01,08):alta_slice08:D <= LogicTILE(01,08):IMUX35:O0;1" *)
  (* force_downto = 32'd1 *)
  (* src = "bram_rom.v:25.12-25.15" *)
  (* unused_bits = "25" *)
  wire \ctr[21] ;
  (* ROUTING = "LogicTILE(02,08):OMUX19;LogicTILE(02,08):OMUX19:I1 <= LogicTILE(02,08):alta_slice06:Q;1;LogicTILE(02,08):IMUX25;LogicTILE(02,08):IMUX25:I3 <= LogicTILE(02,08):OMUX19:O0;1;LogicTILE(02,08):alta_slice06:B;LogicTILE(02,08):alta_slice06:B <= LogicTILE(02,08):IMUX25:O0;1;LogicTILE(02,08):IMUX41;LogicTILE(02,08):IMUX41:I15 <= LogicTILE(02,08):RMUX29:O0;1;BramTILE(03,08):RMUX47;BramTILE(03,08):RMUX47:I2 <= LogicTILE(02,08):OMUX18:O0;1;LogicTILE(02,08):OMUX20;LogicTILE(02,08):OMUX20:I1 <= LogicTILE(02,08):alta_slice06:Q;1;LogicTILE(02,08):RMUX29;LogicTILE(02,08):RMUX29:I2 <= LogicTILE(02,08):OMUX20:O0;1;LogicTILE(02,08):alta_slice10:B;LogicTILE(02,08):alta_slice10:B <= LogicTILE(02,08):IMUX41:O0;1;LogicTILE(02,08):IMUX01;LogicTILE(02,08):IMUX01:I15 <= LogicTILE(02,08):RMUX29:O0;1;LogicTILE(02,08):alta_slice06:Q;;1;BramTILE(03,08):IMUX09;BramTILE(03,08):IMUX09:I17 <= BramTILE(03,08):RMUX47:O0;1;LogicTILE(02,08):alta_slice00:B;LogicTILE(02,08):alta_slice00:B <= LogicTILE(02,08):IMUX01:O0;1;LogicTILE(02,08):OMUX18;LogicTILE(02,08):OMUX18:I1 <= LogicTILE(02,08):alta_slice06:Q;1" *)
  (* force_downto = 32'd1 *)
  (* src = "bram_rom.v:25.12-25.15" *)
  (* unused_bits = "25" *)
  wire \ctr[22] ;
  (* ROUTING = "LogicTILE(02,08):OMUX30;LogicTILE(02,08):OMUX30:I1 <= LogicTILE(02,08):alta_slice10:Q;1;BramTILE(03,08):RMUX52;BramTILE(03,08):RMUX52:I2 <= LogicTILE(02,08):OMUX30:O0;1;LogicTILE(02,08):alta_slice00:C;LogicTILE(02,08):alta_slice00:C <= LogicTILE(02,08):IMUX02:O0;1;BramTILE(03,08):IMUX10;BramTILE(03,08):IMUX10:I18 <= BramTILE(03,08):RMUX52:O0;1;LogicTILE(02,08):alta_slice10:Q;;1;LogicTILE(02,08):IMUX02;LogicTILE(02,08):IMUX02:I6 <= LogicTILE(02,08):OMUX31:O0;1;LogicTILE(02,08):OMUX31;LogicTILE(02,08):OMUX31:I1 <= LogicTILE(02,08):alta_slice10:Q;1;LogicTILE(02,08):IMUX42;LogicTILE(02,08):IMUX42:I5 <= LogicTILE(02,08):OMUX31:O0;1;LogicTILE(02,08):alta_slice10:C;LogicTILE(02,08):alta_slice10:C <= LogicTILE(02,08):IMUX42:O0;1" *)
  (* force_downto = 32'd1 *)
  (* src = "bram_rom.v:25.12-25.15" *)
  (* unused_bits = "25" *)
  wire \ctr[23] ;
  (* ROUTING = "LogicTILE(02,08):IMUX03;LogicTILE(02,08):IMUX03:I0 <= LogicTILE(02,08):OMUX01:O0;1;LogicTILE(02,08):OMUX01;LogicTILE(02,08):OMUX01:I1 <= LogicTILE(02,08):alta_slice00:Q;1;BramTILE(03,08):IMUX11;BramTILE(03,08):IMUX11:I12 <= BramTILE(03,08):RMUX18:O0;1;LogicTILE(02,08):alta_slice00:D;LogicTILE(02,08):alta_slice00:D <= LogicTILE(02,08):IMUX03:O0;1;LogicTILE(02,08):alta_slice00:Q;;1;LogicTILE(02,08):OMUX00;LogicTILE(02,08):OMUX00:I1 <= LogicTILE(02,08):alta_slice00:Q;1;BramTILE(03,08):RMUX18;BramTILE(03,08):RMUX18:I0 <= LogicTILE(02,08):OMUX00:O0;1" *)
  (* force_downto = 32'd1 *)
  (* src = "bram_rom.v:25.12-25.15" *)
  (* unused_bits = "25" *)
  wire \ctr[24] ;
  (* ROUTING = "LogicTILE(00,06):IMUX46;LogicTILE(00,06):IMUX46:I20 <= LogicTILE(00,06):RMUX58:O0;1;LogicTILE(00,06):alta_slice11:C;LogicTILE(00,06):alta_slice11:C <= LogicTILE(00,06):IMUX46:O0;1;LogicTILE(00,06):alta_slice09:Q;;1;LogicTILE(00,06):IMUX30;LogicTILE(00,06):IMUX30:I20 <= LogicTILE(00,06):RMUX58:O0;1;LogicTILE(00,06):RMUX58;LogicTILE(00,06):RMUX58:I1 <= LogicTILE(00,06):OMUX29:O0;1;LogicTILE(00,06):OMUX28;LogicTILE(00,06):OMUX28:I1 <= LogicTILE(00,06):alta_slice09:Q;1;LogicTILE(00,06):IMUX38;LogicTILE(00,06):IMUX38:I5 <= LogicTILE(00,06):OMUX28:O0;1;LogicTILE(00,06):alta_slice09:C;LogicTILE(00,06):alta_slice09:C <= LogicTILE(00,06):IMUX38:O0;1;LogicTILE(00,06):OMUX29;LogicTILE(00,06):OMUX29:I1 <= LogicTILE(00,06):alta_slice09:Q;1;LogicTILE(00,06):alta_slice07:C;LogicTILE(00,06):alta_slice07:C <= LogicTILE(00,06):IMUX30:O0;1" *)
  (* force_downto = 32'd1 *)
  (* src = "bram_rom.v:25.12-25.15" *)
  (* unused_bits = "25" *)
  wire \ctr[2] ;
  (* ROUTING = "LogicTILE(00,06):alta_slice07:D;LogicTILE(00,06):alta_slice07:D <= LogicTILE(00,06):IMUX31:O0;1;LogicTILE(00,06):alta_slice11:Q;;1;LogicTILE(00,06):OMUX34;LogicTILE(00,06):OMUX34:I1 <= LogicTILE(00,06):alta_slice11:Q;1;LogicTILE(00,06):IMUX47;LogicTILE(00,06):IMUX47:I6 <= LogicTILE(00,06):OMUX34:O0;1;LogicTILE(00,06):IMUX31;LogicTILE(00,06):IMUX31:I6 <= LogicTILE(00,06):OMUX34:O0;1;LogicTILE(00,06):alta_slice11:D;LogicTILE(00,06):alta_slice11:D <= LogicTILE(00,06):IMUX47:O0;1" *)
  (* force_downto = 32'd1 *)
  (* src = "bram_rom.v:25.12-25.15" *)
  (* unused_bits = "25" *)
  wire \ctr[3] ;
  (* ROUTING = "LogicTILE(00,06):IMUX25;LogicTILE(00,06):IMUX25:I18 <= LogicTILE(00,06):RMUX47:O0;1;LogicTILE(00,06):alta_slice06:B;LogicTILE(00,06):alta_slice06:B <= LogicTILE(00,06):IMUX25:O0;1;LogicTILE(00,06):alta_slice04:Q;;1;LogicTILE(00,06):alta_slice13:B;LogicTILE(00,06):alta_slice13:B <= LogicTILE(00,06):IMUX53:O0;1;LogicTILE(00,06):OMUX13;LogicTILE(00,06):OMUX13:I1 <= LogicTILE(00,06):alta_slice04:Q;1;LogicTILE(00,06):OMUX14;LogicTILE(00,06):OMUX14:I1 <= LogicTILE(00,06):alta_slice04:Q;1;LogicTILE(00,06):IMUX17;LogicTILE(00,06):IMUX17:I2 <= LogicTILE(00,06):OMUX13:O0;1;LogicTILE(00,06):alta_slice04:B;LogicTILE(00,06):alta_slice04:B <= LogicTILE(00,06):IMUX17:O0;1;LogicTILE(00,06):alta_slice00:B;LogicTILE(00,06):alta_slice00:B <= LogicTILE(00,06):IMUX01:O0;1;LogicTILE(00,06):RMUX47;LogicTILE(00,06):RMUX47:I0 <= LogicTILE(00,06):OMUX14:O0;1;LogicTILE(00,06):IMUX01;LogicTILE(00,06):IMUX01:I18 <= LogicTILE(00,06):RMUX47:O0;1;LogicTILE(00,06):IMUX53;LogicTILE(00,06):IMUX53:I18 <= LogicTILE(00,06):RMUX47:O0;1" *)
  (* force_downto = 32'd1 *)
  (* src = "bram_rom.v:25.12-25.15" *)
  (* unused_bits = "25" *)
  wire \ctr[4] ;
  (* ROUTING = "LogicTILE(00,06):alta_slice00:C;LogicTILE(00,06):alta_slice00:C <= LogicTILE(00,06):IMUX02:O0;1;LogicTILE(00,06):OMUX41;LogicTILE(00,06):OMUX41:I1 <= LogicTILE(00,06):alta_slice13:Q;1;LogicTILE(00,06):RMUX76;LogicTILE(00,06):RMUX76:I1 <= LogicTILE(00,06):OMUX41:O0;1;LogicTILE(00,06):IMUX26;LogicTILE(00,06):IMUX26:I23 <= LogicTILE(00,06):RMUX76:O0;1;LogicTILE(00,06):IMUX02;LogicTILE(00,06):IMUX02:I23 <= LogicTILE(00,06):RMUX76:O0;1;LogicTILE(00,06):alta_slice13:Q;;1;LogicTILE(00,06):OMUX40;LogicTILE(00,06):OMUX40:I1 <= LogicTILE(00,06):alta_slice13:Q;1;LogicTILE(00,06):alta_slice06:C;LogicTILE(00,06):alta_slice06:C <= LogicTILE(00,06):IMUX26:O0;1;LogicTILE(00,06):IMUX54;LogicTILE(00,06):IMUX54:I7 <= LogicTILE(00,06):OMUX40:O0;1;LogicTILE(00,06):alta_slice13:C;LogicTILE(00,06):alta_slice13:C <= LogicTILE(00,06):IMUX54:O0;1" *)
  (* force_downto = 32'd1 *)
  (* src = "bram_rom.v:25.12-25.15" *)
  (* unused_bits = "25" *)
  wire \ctr[5] ;
  (* ROUTING = "LogicTILE(00,06):alta_slice06:D;LogicTILE(00,06):alta_slice06:D <= LogicTILE(00,06):IMUX27:O0;1;LogicTILE(00,06):IMUX27;LogicTILE(00,06):IMUX27:I3 <= LogicTILE(00,06):OMUX19:O0;1;LogicTILE(00,06):alta_slice06:Q;;1;LogicTILE(00,06):OMUX20;LogicTILE(00,06):OMUX20:I1 <= LogicTILE(00,06):alta_slice06:Q;1;LogicTILE(00,06):RMUX35;LogicTILE(00,06):RMUX35:I2 <= LogicTILE(00,06):OMUX20:O0;1;LogicTILE(00,06):OMUX19;LogicTILE(00,06):OMUX19:I1 <= LogicTILE(00,06):alta_slice06:Q;1;LogicTILE(00,06):IMUX03;LogicTILE(00,06):IMUX03:I16 <= LogicTILE(00,06):RMUX35:O0;1;LogicTILE(00,06):alta_slice00:D;LogicTILE(00,06):alta_slice00:D <= LogicTILE(00,06):IMUX03:O0;1" *)
  (* force_downto = 32'd1 *)
  (* src = "bram_rom.v:25.12-25.15" *)
  (* unused_bits = "25" *)
  wire \ctr[6] ;
  (* ROUTING = "LogicTILE(00,06):IMUX41;LogicTILE(00,06):IMUX41:I0 <= LogicTILE(00,06):OMUX04:O0;1;LogicTILE(00,06):alta_slice10:B;LogicTILE(00,06):alta_slice10:B <= LogicTILE(00,06):IMUX41:O0;1;LogicTILE(00,06):IMUX05;LogicTILE(00,06):IMUX05:I1 <= LogicTILE(00,06):OMUX04:O0;1;LogicTILE(00,06):IMUX57;LogicTILE(00,06):IMUX57:I0 <= LogicTILE(00,06):OMUX04:O0;1;LogicTILE(00,06):IMUX13;LogicTILE(00,06):IMUX13:I0 <= LogicTILE(00,06):OMUX04:O0;1;LogicTILE(00,06):alta_slice01:B;LogicTILE(00,06):alta_slice01:B <= LogicTILE(00,06):IMUX05:O0;1;LogicTILE(00,06):alta_slice01:Q;;1;LogicTILE(00,06):OMUX04;LogicTILE(00,06):OMUX04:I1 <= LogicTILE(00,06):alta_slice01:Q;1;LogicTILE(00,06):alta_slice14:B;LogicTILE(00,06):alta_slice14:B <= LogicTILE(00,06):IMUX57:O0;1;LogicTILE(00,06):alta_slice03:B;LogicTILE(00,06):alta_slice03:B <= LogicTILE(00,06):IMUX13:O0;1" *)
  (* force_downto = 32'd1 *)
  (* src = "bram_rom.v:25.12-25.15" *)
  (* unused_bits = "25" *)
  wire \ctr[7] ;
  (* ROUTING = "LogicTILE(00,06):IMUX42;LogicTILE(00,06):IMUX42:I8 <= LogicTILE(00,06):OMUX43:O0;1;LogicTILE(00,06):alta_slice14:Q;;1;LogicTILE(00,06):IMUX14;LogicTILE(00,06):IMUX14:I8 <= LogicTILE(00,06):OMUX43:O0;1;LogicTILE(00,06):IMUX58;LogicTILE(00,06):IMUX58:I7 <= LogicTILE(00,06):OMUX43:O0;1;LogicTILE(00,06):alta_slice10:C;LogicTILE(00,06):alta_slice10:C <= LogicTILE(00,06):IMUX42:O0;1;LogicTILE(00,06):OMUX43;LogicTILE(00,06):OMUX43:I1 <= LogicTILE(00,06):alta_slice14:Q;1;LogicTILE(00,06):alta_slice03:C;LogicTILE(00,06):alta_slice03:C <= LogicTILE(00,06):IMUX14:O0;1;LogicTILE(00,06):alta_slice14:C;LogicTILE(00,06):alta_slice14:C <= LogicTILE(00,06):IMUX58:O0;1" *)
  (* force_downto = 32'd1 *)
  (* src = "bram_rom.v:25.12-25.15" *)
  (* unused_bits = "25" *)
  wire \ctr[8] ;
  (* ROUTING = "LogicTILE(00,06):OMUX32;LogicTILE(00,06):OMUX32:I1 <= LogicTILE(00,06):alta_slice10:Q;1;LogicTILE(00,06):RMUX59;LogicTILE(00,06):RMUX59:I2 <= LogicTILE(00,06):OMUX32:O0;1;LogicTILE(00,06):IMUX15;LogicTILE(00,06):IMUX15:I20 <= LogicTILE(00,06):RMUX59:O0;1;LogicTILE(00,06):alta_slice03:D;LogicTILE(00,06):alta_slice03:D <= LogicTILE(00,06):IMUX15:O0;1;LogicTILE(00,06):alta_slice10:Q;;1;LogicTILE(00,06):OMUX31;LogicTILE(00,06):OMUX31:I1 <= LogicTILE(00,06):alta_slice10:Q;1;LogicTILE(00,06):IMUX43;LogicTILE(00,06):IMUX43:I5 <= LogicTILE(00,06):OMUX31:O0;1;LogicTILE(00,06):alta_slice10:D;LogicTILE(00,06):alta_slice10:D <= LogicTILE(00,06):IMUX43:O0;1" *)
  (* force_downto = 32'd1 *)
  (* src = "bram_rom.v:25.12-25.15" *)
  (* unused_bits = "25" *)
  wire \ctr[9] ;
  (* ROUTING = "BramTILE(03,08):BufMUX00;;1;LogicTILE(04,08):RMUX14;LogicTILE(04,08):RMUX14:I0 <= BramTILE(03,08):BufMUX00:O0;1;LogicTILE(04,07):RMUX56;LogicTILE(04,07):RMUX56:I17 <= LogicTILE(04,08):RMUX14:O0;1;LogicTILE(02,07):RMUX32;LogicTILE(02,07):RMUX32:I6 <= LogicTILE(04,07):RMUX56:O0;1;IOTILE(02,09):RMUX08;IOTILE(02,09):RMUX08:I5 <= LogicTILE(02,07):RMUX32:O0;1;IOTILE(02,09):IOMUX00;IOTILE(02,09):IOMUX00:I2 <= IOTILE(02,09):RMUX08:O0;1" *)
  (* src = "bram_rom.v:7.13-7.17" *)
  wire \leds[0] ;
  (* ROUTING = "BramTILE(03,08):BufMUX01;;1;LogicTILE(04,08):RMUX20;LogicTILE(04,08):RMUX20:I1 <= BramTILE(03,08):BufMUX01:O0;1;LogicTILE(01,08):RMUX85;LogicTILE(01,08):RMUX85:I7 <= LogicTILE(04,08):RMUX20:O0;1;IOTILE(01,09):RMUX16;IOTILE(01,09):RMUX16:I0 <= LogicTILE(01,08):RMUX85:O0;1;IOTILE(01,09):IOMUX03;IOTILE(01,09):IOMUX03:I4 <= IOTILE(01,09):RMUX16:O0;1" *)
  (* src = "bram_rom.v:7.13-7.17" *)
  wire \leds[1] ;
  (* ROUTING = "BramTILE(03,08):BufMUX02;;1;LogicTILE(00,08):RMUX55;LogicTILE(00,08):RMUX55:I8 <= LogicTILE(04,08):RMUX13:O0;1;LogicTILE(04,08):RMUX13;LogicTILE(04,08):RMUX13:I2 <= BramTILE(03,08):BufMUX02:O0;1;IOTILE(00,09):RMUX08;IOTILE(00,09):RMUX08:I0 <= LogicTILE(00,08):RMUX55:O0;1;IOTILE(00,09):IOMUX02;IOTILE(00,09):IOMUX02:I2 <= IOTILE(00,09):RMUX08:O0;1" *)
  (* src = "bram_rom.v:7.13-7.17" *)
  wire \leds[2] ;
  (* ROUTING = "BramTILE(03,08):BufMUX03;;1;LogicTILE(04,08):RMUX21;LogicTILE(04,08):RMUX21:I3 <= BramTILE(03,08):BufMUX03:O0;1;LogicTILE(04,07):RMUX93;LogicTILE(04,07):RMUX93:I17 <= LogicTILE(04,08):RMUX21:O0;1;LogicTILE(00,07):RMUX92;LogicTILE(00,07):RMUX92:I8 <= LogicTILE(04,07):RMUX93:O0;1;IOTILE(00,09):RMUX24;IOTILE(00,09):RMUX24:I5 <= LogicTILE(00,07):RMUX92:O0;1;IOTILE(00,09):IOMUX00;IOTILE(00,09):IOMUX00:I6 <= IOTILE(00,09):RMUX24:O0;1" *)
  (* src = "bram_rom.v:7.13-7.17" *)
  wire \leds[3] ;
  (* ROUTING = "BramTILE(03,08):BufMUX04;;1;LogicTILE(04,08):RMUX33;LogicTILE(04,08):RMUX33:I0 <= BramTILE(03,08):BufMUX04:O0;1;IOTILE(01,09):RMUX20;IOTILE(01,09):RMUX20:I2 <= LogicTILE(01,08):RMUX39:O0;1;LogicTILE(01,08):RMUX39;LogicTILE(01,08):RMUX39:I7 <= LogicTILE(04,08):RMUX33:O0;1;IOTILE(01,09):IOMUX01;IOTILE(01,09):IOMUX01:I5 <= IOTILE(01,09):RMUX20:O0;1" *)
  (* src = "bram_rom.v:7.13-7.17" *)
  wire \leds[4] ;
  (* ROUTING = "BramTILE(03,08):BufMUX05;;1;IOTILE(06,09):RMUX00;IOTILE(06,09):RMUX00:I0 <= LogicTILE(06,08):RMUX25:O0;1;LogicTILE(04,08):RMUX31;LogicTILE(04,08):RMUX31:I1 <= BramTILE(03,08):BufMUX05:O0;1;LogicTILE(06,08):RMUX25;LogicTILE(06,08):RMUX25:I10 <= LogicTILE(04,08):RMUX31:O0;1;IOTILE(06,09):IOMUX02;IOTILE(06,09):IOMUX02:I0 <= IOTILE(06,09):RMUX00:O0;1" *)
  (* src = "bram_rom.v:7.13-7.17" *)
  wire \leds[5] ;
  (* ROUTING = "BramTILE(03,08):BufMUX06;;1;LogicTILE(04,08):RMUX45;LogicTILE(04,08):RMUX45:I2 <= BramTILE(03,08):BufMUX06:O0;1;LogicTILE(06,08):RMUX87;LogicTILE(06,08):RMUX87:I10 <= LogicTILE(04,08):RMUX45:O0;1;LogicTILE(07,04):RMUX80;LogicTILE(07,04):RMUX80:I9 <= LogicTILE(06,04):RMUX68:O0;1;LogicTILE(06,04):RMUX68;LogicTILE(06,04):RMUX68:I20 <= LogicTILE(06,08):RMUX87:O0;1;IOTILE(07,01):RMUX12;IOTILE(07,01):RMUX12:I0 <= LogicTILE(07,04):RMUX80:O0;1;IOTILE(07,01):IOMUX00;IOTILE(07,01):IOMUX00:I3 <= IOTILE(07,01):RMUX12:O0;1" *)
  (* src = "bram_rom.v:7.13-7.17" *)
  wire \leds[6] ;
  (* ROUTING = "LogicTILE(02,04):RMUX07;LogicTILE(02,04):RMUX07:I6 <= LogicTILE(04,04):RMUX49:O0;1;LogicTILE(04,08):RMUX37;LogicTILE(04,08):RMUX37:I3 <= BramTILE(03,08):BufMUX07:O0;1;IOTILE(02,01):RMUX08;IOTILE(02,01):RMUX08:I2 <= LogicTILE(02,04):RMUX07:O0;1;BramTILE(03,08):BufMUX07;;1;LogicTILE(04,04):RMUX49;LogicTILE(04,04):RMUX49:I20 <= LogicTILE(04,08):RMUX37:O0;1;IOTILE(02,01):IOMUX02;IOTILE(02,01):IOMUX02:I2 <= IOTILE(02,01):RMUX08:O0;1" *)
  (* src = "bram_rom.v:7.13-7.17" *)
  wire \leds[7] ;
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(02,08):alta_slice11" *)
  GENERIC_SLICE #(
    .FF_USED(32'd0),
    .INIT(16'h0000),
    .K(32'd4)
  ) _27_ (
    .CLK(),
    .F(_00_),
    .I({ _22_, _21_, _20_, _19_ }),
    .Q()
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(02,08):alta_slice04" *)
  GENERIC_SLICE #(
    .FF_USED(32'd0),
    .INIT(16'hffff),
    .K(32'd4)
  ) _28_ (
    .CLK(),
    .F(_01_),
    .I({ _26_, _25_, _24_, _23_ }),
    .Q()
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(00,07):alta_slice12" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h6666),
    .K(32'd4)
  ) _29_ (
    .CLK(clk),
    .F(),
    .I({ _01_, _01_, \ctr[1] , \ctr[0]  }),
    .Q(\ctr[1] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(00,06):alta_slice09" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7878),
    .K(32'd4)
  ) _30_ (
    .CLK(clk),
    .F(),
    .I({ _01_, \ctr[2] , \ctr[1] , \ctr[0]  }),
    .Q(\ctr[2] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(00,06):alta_slice11" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7f80),
    .K(32'd4)
  ) _31_ (
    .CLK(clk),
    .F(),
    .I({ \ctr[3] , \ctr[2] , \ctr[1] , \ctr[0]  }),
    .Q(\ctr[3] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(00,06):alta_slice04" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h6666),
    .K(32'd4)
  ) _32_ (
    .CLK(clk),
    .F(),
    .I({ _01_, _01_, \ctr[4] , _06_ }),
    .Q(\ctr[4] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(00,06):alta_slice07" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd0),
    .INIT(16'h8000),
    .K(32'd4)
  ) _33_ (
    .CLK(),
    .F(_06_),
    .I({ \ctr[3] , \ctr[2] , \ctr[1] , \ctr[0]  }),
    .Q()
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(00,06):alta_slice13" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7878),
    .K(32'd4)
  ) _34_ (
    .CLK(clk),
    .F(),
    .I({ _01_, \ctr[5] , \ctr[4] , _06_ }),
    .Q(\ctr[5] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(00,06):alta_slice06" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7f80),
    .K(32'd4)
  ) _35_ (
    .CLK(clk),
    .F(),
    .I({ \ctr[6] , \ctr[5] , \ctr[4] , _06_ }),
    .Q(\ctr[6] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(00,06):alta_slice01" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h6666),
    .K(32'd4)
  ) _36_ (
    .CLK(clk),
    .F(),
    .I({ _01_, _01_, \ctr[7] , _07_ }),
    .Q(\ctr[7] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(00,06):alta_slice00" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd0),
    .INIT(16'h8000),
    .K(32'd4)
  ) _37_ (
    .CLK(),
    .F(_07_),
    .I({ \ctr[6] , \ctr[5] , \ctr[4] , _06_ }),
    .Q()
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(00,06):alta_slice14" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7878),
    .K(32'd4)
  ) _38_ (
    .CLK(clk),
    .F(),
    .I({ _01_, \ctr[8] , \ctr[7] , _07_ }),
    .Q(\ctr[8] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(00,06):alta_slice10" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7f80),
    .K(32'd4)
  ) _39_ (
    .CLK(clk),
    .F(),
    .I({ \ctr[9] , \ctr[8] , \ctr[7] , _07_ }),
    .Q(\ctr[9] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(00,07):alta_slice02" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h6666),
    .K(32'd4)
  ) _40_ (
    .CLK(clk),
    .F(),
    .I({ _01_, _01_, \ctr[10] , _08_ }),
    .Q(\ctr[10] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(00,06):alta_slice03" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd0),
    .INIT(16'h8000),
    .K(32'd4)
  ) _41_ (
    .CLK(),
    .F(_08_),
    .I({ \ctr[9] , \ctr[8] , \ctr[7] , _07_ }),
    .Q()
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(00,07):alta_slice00" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7878),
    .K(32'd4)
  ) _42_ (
    .CLK(clk),
    .F(),
    .I({ _01_, \ctr[11] , \ctr[10] , _08_ }),
    .Q(\ctr[11] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(00,07):alta_slice08" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7f80),
    .K(32'd4)
  ) _43_ (
    .CLK(clk),
    .F(),
    .I({ \ctr[12] , \ctr[11] , \ctr[10] , _08_ }),
    .Q(\ctr[12] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(01,08):alta_slice03" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h6666),
    .K(32'd4)
  ) _44_ (
    .CLK(clk),
    .F(),
    .I({ _01_, _01_, \ctr[13] , _02_ }),
    .Q(\ctr[13] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(00,07):alta_slice15" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd0),
    .INIT(16'h8000),
    .K(32'd4)
  ) _45_ (
    .CLK(),
    .F(_02_),
    .I({ \ctr[12] , \ctr[11] , \ctr[10] , _08_ }),
    .Q()
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(01,08):alta_slice00" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7878),
    .K(32'd4)
  ) _46_ (
    .CLK(clk),
    .F(),
    .I({ _01_, \ctr[14] , \ctr[13] , _02_ }),
    .Q(\ctr[14] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(01,08):alta_slice04" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7f80),
    .K(32'd4)
  ) _47_ (
    .CLK(clk),
    .F(),
    .I({ \ctr[15] , \ctr[14] , \ctr[13] , _02_ }),
    .Q(\ctr[15] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(01,08):alta_slice10" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h6666),
    .K(32'd4)
  ) _48_ (
    .CLK(clk),
    .F(),
    .I({ _01_, _01_, \ctr[16] , _03_ }),
    .Q(\ctr[16] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(01,08):alta_slice07" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd0),
    .INIT(16'h8000),
    .K(32'd4)
  ) _49_ (
    .CLK(),
    .F(_03_),
    .I({ \ctr[15] , \ctr[14] , \ctr[13] , _02_ }),
    .Q()
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(01,08):alta_slice05" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7878),
    .K(32'd4)
  ) _50_ (
    .CLK(clk),
    .F(),
    .I({ _01_, \ctr[17] , \ctr[16] , _03_ }),
    .Q(\ctr[17] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(01,08):alta_slice13" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7f80),
    .K(32'd4)
  ) _51_ (
    .CLK(clk),
    .F(),
    .I({ \ctr[18] , \ctr[17] , \ctr[16] , _03_ }),
    .Q(\ctr[18] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(01,08):alta_slice15" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h6666),
    .K(32'd4)
  ) _52_ (
    .CLK(clk),
    .F(),
    .I({ _01_, _01_, \ctr[19] , _04_ }),
    .Q(\ctr[19] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(01,08):alta_slice11" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd0),
    .INIT(16'h8000),
    .K(32'd4)
  ) _53_ (
    .CLK(),
    .F(_04_),
    .I({ \ctr[18] , \ctr[17] , \ctr[16] , _03_ }),
    .Q()
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(01,08):alta_slice12" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7878),
    .K(32'd4)
  ) _54_ (
    .CLK(clk),
    .F(),
    .I({ _01_, \ctr[20] , \ctr[19] , _04_ }),
    .Q(\ctr[20] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(01,08):alta_slice08" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7f80),
    .K(32'd4)
  ) _55_ (
    .CLK(clk),
    .F(),
    .I({ \ctr[21] , \ctr[20] , \ctr[19] , _04_ }),
    .Q(\ctr[21] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(02,08):alta_slice06" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h6666),
    .K(32'd4)
  ) _56_ (
    .CLK(clk),
    .F(),
    .I({ _01_, _01_, \ctr[22] , _05_ }),
    .Q(\ctr[22] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(02,08):alta_slice01" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd0),
    .INIT(16'h8000),
    .K(32'd4)
  ) _57_ (
    .CLK(),
    .F(_05_),
    .I({ \ctr[21] , \ctr[20] , \ctr[19] , _04_ }),
    .Q()
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(02,08):alta_slice10" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7878),
    .K(32'd4)
  ) _58_ (
    .CLK(clk),
    .F(),
    .I({ _01_, \ctr[23] , \ctr[22] , _05_ }),
    .Q(\ctr[23] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(02,08):alta_slice00" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7f80),
    .K(32'd4)
  ) _59_ (
    .CLK(clk),
    .F(),
    .I({ \ctr[24] , \ctr[23] , \ctr[22] , _05_ }),
    .Q(\ctr[24] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(00,07):alta_slice11" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:9.33-9.88" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h5555),
    .K(32'd4)
  ) _60_ (
    .CLK(clk),
    .F(),
    .I({ _01_, _01_, _01_, \ctr[0]  }),
    .Q(\ctr[0] )
  );
  (* BEL_STRENGTH = 32'd5 *)
  (* NEXTPNR_BEL = "IOTILE(04,09):alta_rio00" *)
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "bram_rom.v:5.49-5.67" *)
  GENERIC_IOB #(
    .INPUT_USED(32'd1),
    .OUTPUT_USED(32'd0)
  ) clk_ibuf (
    .O(clk)
  );
  (* BEL_STRENGTH = 32'd5 *)
  (* NEXTPNR_BEL = "IOTILE(02,09):alta_rio00" *)
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "bram_rom.v:23.49-23.72" *)
  GENERIC_IOB #(
    .INPUT_USED(32'd0),
    .OUTPUT_USED(32'd1)
  ) led0_obuf (
    .I(\leds[0] )
  );
  (* BEL_STRENGTH = 32'd5 *)
  (* NEXTPNR_BEL = "IOTILE(01,09):alta_rio03" *)
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "bram_rom.v:21.49-21.72" *)
  GENERIC_IOB #(
    .INPUT_USED(32'd0),
    .OUTPUT_USED(32'd1)
  ) led1_obuf (
    .I(\leds[1] )
  );
  (* BEL_STRENGTH = 32'd5 *)
  (* NEXTPNR_BEL = "IOTILE(00,09):alta_rio02" *)
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "bram_rom.v:19.49-19.72" *)
  GENERIC_IOB #(
    .INPUT_USED(32'd0),
    .OUTPUT_USED(32'd1)
  ) led2_obuf (
    .I(\leds[2] )
  );
  (* BEL_STRENGTH = 32'd5 *)
  (* NEXTPNR_BEL = "IOTILE(00,09):alta_rio00" *)
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "bram_rom.v:17.49-17.72" *)
  GENERIC_IOB #(
    .INPUT_USED(32'd0),
    .OUTPUT_USED(32'd1)
  ) led3_obuf (
    .I(\leds[3] )
  );
  (* BEL_STRENGTH = 32'd5 *)
  (* NEXTPNR_BEL = "IOTILE(01,09):alta_rio01" *)
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "bram_rom.v:15.49-15.72" *)
  GENERIC_IOB #(
    .INPUT_USED(32'd0),
    .OUTPUT_USED(32'd1)
  ) led4_obuf (
    .I(\leds[4] )
  );
  (* BEL_STRENGTH = 32'd5 *)
  (* NEXTPNR_BEL = "IOTILE(06,09):alta_rio02" *)
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "bram_rom.v:13.49-13.72" *)
  GENERIC_IOB #(
    .INPUT_USED(32'd0),
    .OUTPUT_USED(32'd1)
  ) led5_obuf (
    .I(\leds[5] )
  );
  (* BEL_STRENGTH = 32'd5 *)
  (* NEXTPNR_BEL = "IOTILE(07,01):alta_rio00" *)
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "bram_rom.v:11.49-11.72" *)
  GENERIC_IOB #(
    .INPUT_USED(32'd0),
    .OUTPUT_USED(32'd1)
  ) led6_obuf (
    .I(\leds[6] )
  );
  (* BEL_STRENGTH = 32'd5 *)
  (* NEXTPNR_BEL = "IOTILE(02,01):alta_rio02" *)
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "bram_rom.v:9.49-9.72" *)
  GENERIC_IOB #(
    .INPUT_USED(32'd0),
    .OUTPUT_USED(32'd1)
  ) led7_obuf (
    .I(\leds[7] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "BramTILE(03,08)" *)
  (* module_not_derived = 32'd1 *)
  (* src = "bram_rom.v:31.14-37.2" *)
  GENERIC_BRAM #(
    .INIT_VAL(4608'h6e93bf3c9bf8682a93d25743848ead9740b8f17ac014fb9ed4e363fb1a4e642656b182cb2e112035e1934293ccc05dcfa9129651934418c75e414fbb01620186b08359d7b0d0c8559b74709a375663f2b2797a8031ac70efeba215af27f225e025392fc139a9f439ac83d9172f252d585fcf0a56d1df0ae7477ff14e39ca3b217d0a5b9a368f3ba5e6df4fce77b10f0608d68bc637532df080e7c96952c33a191b776170163aedca063c3a5cb83ece379df68e77990fd0478aadc4ba45bc8242206fbd69bc1b16de0f45a5e86c784cb35c4da160f82ecf6d560707e1c2d3762653a3084f2808befe855ebdf44d56b47a067cf89c900880ddd32529ba729ae84f36ed473d73b4fe36d17fae1e6909203234bcf1d78c38e8cc297073614ce0ab6e62ed0962b54df273826aa92e1f7097cd96604df89c77419d9fe7d3eeb64ec14867ba0c5f09bd13fd0aaee9585a251c6223d0f18ddec939a30dcbc60b8daa69d1ecb58ab240ceb89ef8d01c2749eb0a36534aca135f1c329c96e2a85346d745c273d91639b3204dd5bf42a0fd213487423fcf82660b10f1b22681ab6f43a78a4c1131dd33f52374b5b4296936cebdf7125e5feec55d285e3db973fce42936e4e88ebc28871350632c887e3a73b9c2c36ae977d08b71c7f2b950961e13179db38d00a7015106fb4c2f370e7dd54024f47db71370edc546dd00fa43c6be28e8ed9ca4c5d530217d451ac8a91e59303dcc6abb5e6135c0cf73b3400bb63d77f8ff1cc440dba04b59e4b5725a58fbc37e19cd88744e2725695d5782228301b8c10743)
  ) ram_inst (
    .AddressA({ \ctr[24] , \ctr[23] , \ctr[22] , \ctr[21] , \ctr[20] , \ctr[19] , \ctr[18] , \ctr[17] , \ctr[16] , \ctr[15] , \ctr[14] , \ctr[13]  }),
    .AsyncReset0(_00_),
    .Clk0(clk),
    .DataOutA({ _18_, _17_, _16_, _15_, _14_, _13_, _12_, _11_, _10_, _09_, \leds[7] , \leds[6] , \leds[5] , \leds[4] , \leds[3] , \leds[2] , \leds[1] , \leds[0]  }),
    .WeRenA(_00_)
  );
endmodule
