/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* LED */
#define LED__0__INTTYPE CYREG_PICU5_INTTYPE4
#define LED__0__MASK 0x10u
#define LED__0__PC CYREG_PRT5_PC4
#define LED__0__PORT 5u
#define LED__0__SHIFT 4u
#define LED__AG CYREG_PRT5_AG
#define LED__AMUX CYREG_PRT5_AMUX
#define LED__BIE CYREG_PRT5_BIE
#define LED__BIT_MASK CYREG_PRT5_BIT_MASK
#define LED__BYP CYREG_PRT5_BYP
#define LED__CTL CYREG_PRT5_CTL
#define LED__DM0 CYREG_PRT5_DM0
#define LED__DM1 CYREG_PRT5_DM1
#define LED__DM2 CYREG_PRT5_DM2
#define LED__DR CYREG_PRT5_DR
#define LED__INP_DIS CYREG_PRT5_INP_DIS
#define LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define LED__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT5_LCD_EN
#define LED__MASK 0x10u
#define LED__PORT 5u
#define LED__PRT CYREG_PRT5_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define LED__PS CYREG_PRT5_PS
#define LED__SHIFT 4u
#define LED__SLW CYREG_PRT5_SLW

/* I2C1 */
#define I2C1_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define I2C1_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define I2C1_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define I2C1_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define I2C1_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define I2C1_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define I2C1_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define I2C1_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define I2C1_bI2C_UDB_Master_ClkGen_u0__A0_REG CYREG_B1_UDB04_A0
#define I2C1_bI2C_UDB_Master_ClkGen_u0__A1_REG CYREG_B1_UDB04_A1
#define I2C1_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define I2C1_bI2C_UDB_Master_ClkGen_u0__D0_REG CYREG_B1_UDB04_D0
#define I2C1_bI2C_UDB_Master_ClkGen_u0__D1_REG CYREG_B1_UDB04_D1
#define I2C1_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define I2C1_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define I2C1_bI2C_UDB_Master_ClkGen_u0__F0_REG CYREG_B1_UDB04_F0
#define I2C1_bI2C_UDB_Master_ClkGen_u0__F1_REG CYREG_B1_UDB04_F1
#define I2C1_bI2C_UDB_Shifter_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define I2C1_bI2C_UDB_Shifter_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define I2C1_bI2C_UDB_Shifter_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define I2C1_bI2C_UDB_Shifter_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define I2C1_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define I2C1_bI2C_UDB_Shifter_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define I2C1_bI2C_UDB_Shifter_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define I2C1_bI2C_UDB_Shifter_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define I2C1_bI2C_UDB_Shifter_u0__A0_REG CYREG_B0_UDB07_A0
#define I2C1_bI2C_UDB_Shifter_u0__A1_REG CYREG_B0_UDB07_A1
#define I2C1_bI2C_UDB_Shifter_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define I2C1_bI2C_UDB_Shifter_u0__D0_REG CYREG_B0_UDB07_D0
#define I2C1_bI2C_UDB_Shifter_u0__D1_REG CYREG_B0_UDB07_D1
#define I2C1_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define I2C1_bI2C_UDB_Shifter_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define I2C1_bI2C_UDB_Shifter_u0__F0_REG CYREG_B0_UDB07_F0
#define I2C1_bI2C_UDB_Shifter_u0__F1_REG CYREG_B0_UDB07_F1
#define I2C1_bI2C_UDB_StsReg__0__MASK 0x01u
#define I2C1_bI2C_UDB_StsReg__0__POS 0
#define I2C1_bI2C_UDB_StsReg__1__MASK 0x02u
#define I2C1_bI2C_UDB_StsReg__1__POS 1
#define I2C1_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define I2C1_bI2C_UDB_StsReg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define I2C1_bI2C_UDB_StsReg__2__MASK 0x04u
#define I2C1_bI2C_UDB_StsReg__2__POS 2
#define I2C1_bI2C_UDB_StsReg__3__MASK 0x08u
#define I2C1_bI2C_UDB_StsReg__3__POS 3
#define I2C1_bI2C_UDB_StsReg__4__MASK 0x10u
#define I2C1_bI2C_UDB_StsReg__4__POS 4
#define I2C1_bI2C_UDB_StsReg__5__MASK 0x20u
#define I2C1_bI2C_UDB_StsReg__5__POS 5
#define I2C1_bI2C_UDB_StsReg__MASK 0x3Fu
#define I2C1_bI2C_UDB_StsReg__MASK_REG CYREG_B0_UDB04_MSK
#define I2C1_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define I2C1_bI2C_UDB_StsReg__STATUS_REG CYREG_B0_UDB04_ST
#define I2C1_bI2C_UDB_SyncCtl_CtrlReg__1__MASK 0x02u
#define I2C1_bI2C_UDB_SyncCtl_CtrlReg__1__POS 1
#define I2C1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define I2C1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define I2C1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define I2C1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define I2C1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define I2C1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define I2C1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define I2C1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define I2C1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define I2C1_bI2C_UDB_SyncCtl_CtrlReg__2__MASK 0x04u
#define I2C1_bI2C_UDB_SyncCtl_CtrlReg__2__POS 2
#define I2C1_bI2C_UDB_SyncCtl_CtrlReg__4__MASK 0x10u
#define I2C1_bI2C_UDB_SyncCtl_CtrlReg__4__POS 4
#define I2C1_bI2C_UDB_SyncCtl_CtrlReg__5__MASK 0x20u
#define I2C1_bI2C_UDB_SyncCtl_CtrlReg__5__POS 5
#define I2C1_bI2C_UDB_SyncCtl_CtrlReg__6__MASK 0x40u
#define I2C1_bI2C_UDB_SyncCtl_CtrlReg__6__POS 6
#define I2C1_bI2C_UDB_SyncCtl_CtrlReg__7__MASK 0x80u
#define I2C1_bI2C_UDB_SyncCtl_CtrlReg__7__POS 7
#define I2C1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define I2C1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB06_CTL
#define I2C1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define I2C1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB06_CTL
#define I2C1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define I2C1_bI2C_UDB_SyncCtl_CtrlReg__MASK 0xF6u
#define I2C1_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define I2C1_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define I2C1_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB06_MSK
#define I2C1_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C1_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C1_I2C_IRQ__INTC_MASK 0x01u
#define I2C1_I2C_IRQ__INTC_NUMBER 0u
#define I2C1_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C1_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define I2C1_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C1_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* IO_2 */
#define IO_2__0__INTTYPE CYREG_PICU0_INTTYPE0
#define IO_2__0__MASK 0x01u
#define IO_2__0__PC CYREG_PRT0_PC0
#define IO_2__0__PORT 0u
#define IO_2__0__SHIFT 0u
#define IO_2__AG CYREG_PRT0_AG
#define IO_2__AMUX CYREG_PRT0_AMUX
#define IO_2__BIE CYREG_PRT0_BIE
#define IO_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define IO_2__BYP CYREG_PRT0_BYP
#define IO_2__CTL CYREG_PRT0_CTL
#define IO_2__DM0 CYREG_PRT0_DM0
#define IO_2__DM1 CYREG_PRT0_DM1
#define IO_2__DM2 CYREG_PRT0_DM2
#define IO_2__DR CYREG_PRT0_DR
#define IO_2__INP_DIS CYREG_PRT0_INP_DIS
#define IO_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define IO_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define IO_2__LCD_EN CYREG_PRT0_LCD_EN
#define IO_2__MASK 0x01u
#define IO_2__PORT 0u
#define IO_2__PRT CYREG_PRT0_PRT
#define IO_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define IO_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define IO_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define IO_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define IO_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define IO_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define IO_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define IO_2__PS CYREG_PRT0_PS
#define IO_2__SHIFT 0u
#define IO_2__SLW CYREG_PRT0_SLW

/* IO_3 */
#define IO_3__0__INTTYPE CYREG_PICU0_INTTYPE1
#define IO_3__0__MASK 0x02u
#define IO_3__0__PC CYREG_PRT0_PC1
#define IO_3__0__PORT 0u
#define IO_3__0__SHIFT 1u
#define IO_3__AG CYREG_PRT0_AG
#define IO_3__AMUX CYREG_PRT0_AMUX
#define IO_3__BIE CYREG_PRT0_BIE
#define IO_3__BIT_MASK CYREG_PRT0_BIT_MASK
#define IO_3__BYP CYREG_PRT0_BYP
#define IO_3__CTL CYREG_PRT0_CTL
#define IO_3__DM0 CYREG_PRT0_DM0
#define IO_3__DM1 CYREG_PRT0_DM1
#define IO_3__DM2 CYREG_PRT0_DM2
#define IO_3__DR CYREG_PRT0_DR
#define IO_3__INP_DIS CYREG_PRT0_INP_DIS
#define IO_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define IO_3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define IO_3__LCD_EN CYREG_PRT0_LCD_EN
#define IO_3__MASK 0x02u
#define IO_3__PORT 0u
#define IO_3__PRT CYREG_PRT0_PRT
#define IO_3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define IO_3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define IO_3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define IO_3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define IO_3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define IO_3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define IO_3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define IO_3__PS CYREG_PRT0_PS
#define IO_3__SHIFT 1u
#define IO_3__SLW CYREG_PRT0_SLW

/* IO_4 */
#define IO_4__0__INTTYPE CYREG_PICU5_INTTYPE5
#define IO_4__0__MASK 0x20u
#define IO_4__0__PC CYREG_PRT5_PC5
#define IO_4__0__PORT 5u
#define IO_4__0__SHIFT 5u
#define IO_4__AG CYREG_PRT5_AG
#define IO_4__AMUX CYREG_PRT5_AMUX
#define IO_4__BIE CYREG_PRT5_BIE
#define IO_4__BIT_MASK CYREG_PRT5_BIT_MASK
#define IO_4__BYP CYREG_PRT5_BYP
#define IO_4__CTL CYREG_PRT5_CTL
#define IO_4__DM0 CYREG_PRT5_DM0
#define IO_4__DM1 CYREG_PRT5_DM1
#define IO_4__DM2 CYREG_PRT5_DM2
#define IO_4__DR CYREG_PRT5_DR
#define IO_4__INP_DIS CYREG_PRT5_INP_DIS
#define IO_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define IO_4__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define IO_4__LCD_EN CYREG_PRT5_LCD_EN
#define IO_4__MASK 0x20u
#define IO_4__PORT 5u
#define IO_4__PRT CYREG_PRT5_PRT
#define IO_4__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define IO_4__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define IO_4__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define IO_4__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define IO_4__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define IO_4__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define IO_4__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define IO_4__PS CYREG_PRT5_PS
#define IO_4__SHIFT 5u
#define IO_4__SLW CYREG_PRT5_SLW

/* IO_5 */
#define IO_5__0__INTTYPE CYREG_PICU5_INTTYPE6
#define IO_5__0__MASK 0x40u
#define IO_5__0__PC CYREG_PRT5_PC6
#define IO_5__0__PORT 5u
#define IO_5__0__SHIFT 6u
#define IO_5__AG CYREG_PRT5_AG
#define IO_5__AMUX CYREG_PRT5_AMUX
#define IO_5__BIE CYREG_PRT5_BIE
#define IO_5__BIT_MASK CYREG_PRT5_BIT_MASK
#define IO_5__BYP CYREG_PRT5_BYP
#define IO_5__CTL CYREG_PRT5_CTL
#define IO_5__DM0 CYREG_PRT5_DM0
#define IO_5__DM1 CYREG_PRT5_DM1
#define IO_5__DM2 CYREG_PRT5_DM2
#define IO_5__DR CYREG_PRT5_DR
#define IO_5__INP_DIS CYREG_PRT5_INP_DIS
#define IO_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define IO_5__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define IO_5__LCD_EN CYREG_PRT5_LCD_EN
#define IO_5__MASK 0x40u
#define IO_5__PORT 5u
#define IO_5__PRT CYREG_PRT5_PRT
#define IO_5__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define IO_5__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define IO_5__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define IO_5__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define IO_5__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define IO_5__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define IO_5__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define IO_5__PS CYREG_PRT5_PS
#define IO_5__SHIFT 6u
#define IO_5__SLW CYREG_PRT5_SLW

/* IO_6 */
#define IO_6__0__INTTYPE CYREG_PICU2_INTTYPE7
#define IO_6__0__MASK 0x80u
#define IO_6__0__PC CYREG_PRT2_PC7
#define IO_6__0__PORT 2u
#define IO_6__0__SHIFT 7u
#define IO_6__AG CYREG_PRT2_AG
#define IO_6__AMUX CYREG_PRT2_AMUX
#define IO_6__BIE CYREG_PRT2_BIE
#define IO_6__BIT_MASK CYREG_PRT2_BIT_MASK
#define IO_6__BYP CYREG_PRT2_BYP
#define IO_6__CTL CYREG_PRT2_CTL
#define IO_6__DM0 CYREG_PRT2_DM0
#define IO_6__DM1 CYREG_PRT2_DM1
#define IO_6__DM2 CYREG_PRT2_DM2
#define IO_6__DR CYREG_PRT2_DR
#define IO_6__INP_DIS CYREG_PRT2_INP_DIS
#define IO_6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define IO_6__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define IO_6__LCD_EN CYREG_PRT2_LCD_EN
#define IO_6__MASK 0x80u
#define IO_6__PORT 2u
#define IO_6__PRT CYREG_PRT2_PRT
#define IO_6__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define IO_6__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define IO_6__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define IO_6__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define IO_6__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define IO_6__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define IO_6__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define IO_6__PS CYREG_PRT2_PS
#define IO_6__SHIFT 7u
#define IO_6__SLW CYREG_PRT2_SLW

/* IO_7 */
#define IO_7__0__INTTYPE CYREG_PICU5_INTTYPE7
#define IO_7__0__MASK 0x80u
#define IO_7__0__PC CYREG_PRT5_PC7
#define IO_7__0__PORT 5u
#define IO_7__0__SHIFT 7u
#define IO_7__AG CYREG_PRT5_AG
#define IO_7__AMUX CYREG_PRT5_AMUX
#define IO_7__BIE CYREG_PRT5_BIE
#define IO_7__BIT_MASK CYREG_PRT5_BIT_MASK
#define IO_7__BYP CYREG_PRT5_BYP
#define IO_7__CTL CYREG_PRT5_CTL
#define IO_7__DM0 CYREG_PRT5_DM0
#define IO_7__DM1 CYREG_PRT5_DM1
#define IO_7__DM2 CYREG_PRT5_DM2
#define IO_7__DR CYREG_PRT5_DR
#define IO_7__INP_DIS CYREG_PRT5_INP_DIS
#define IO_7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define IO_7__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define IO_7__LCD_EN CYREG_PRT5_LCD_EN
#define IO_7__MASK 0x80u
#define IO_7__PORT 5u
#define IO_7__PRT CYREG_PRT5_PRT
#define IO_7__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define IO_7__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define IO_7__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define IO_7__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define IO_7__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define IO_7__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define IO_7__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define IO_7__PS CYREG_PRT5_PS
#define IO_7__SHIFT 7u
#define IO_7__SLW CYREG_PRT5_SLW

/* IO_8 */
#define IO_8__0__INTTYPE CYREG_PICU6_INTTYPE4
#define IO_8__0__MASK 0x10u
#define IO_8__0__PC CYREG_PRT6_PC4
#define IO_8__0__PORT 6u
#define IO_8__0__SHIFT 4u
#define IO_8__AG CYREG_PRT6_AG
#define IO_8__AMUX CYREG_PRT6_AMUX
#define IO_8__BIE CYREG_PRT6_BIE
#define IO_8__BIT_MASK CYREG_PRT6_BIT_MASK
#define IO_8__BYP CYREG_PRT6_BYP
#define IO_8__CTL CYREG_PRT6_CTL
#define IO_8__DM0 CYREG_PRT6_DM0
#define IO_8__DM1 CYREG_PRT6_DM1
#define IO_8__DM2 CYREG_PRT6_DM2
#define IO_8__DR CYREG_PRT6_DR
#define IO_8__INP_DIS CYREG_PRT6_INP_DIS
#define IO_8__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define IO_8__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define IO_8__LCD_EN CYREG_PRT6_LCD_EN
#define IO_8__MASK 0x10u
#define IO_8__PORT 6u
#define IO_8__PRT CYREG_PRT6_PRT
#define IO_8__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define IO_8__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define IO_8__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define IO_8__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define IO_8__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define IO_8__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define IO_8__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define IO_8__PS CYREG_PRT6_PS
#define IO_8__SHIFT 4u
#define IO_8__SLW CYREG_PRT6_SLW

/* IO_9 */
#define IO_9__0__INTTYPE CYREG_PICU6_INTTYPE6
#define IO_9__0__MASK 0x40u
#define IO_9__0__PC CYREG_PRT6_PC6
#define IO_9__0__PORT 6u
#define IO_9__0__SHIFT 6u
#define IO_9__AG CYREG_PRT6_AG
#define IO_9__AMUX CYREG_PRT6_AMUX
#define IO_9__BIE CYREG_PRT6_BIE
#define IO_9__BIT_MASK CYREG_PRT6_BIT_MASK
#define IO_9__BYP CYREG_PRT6_BYP
#define IO_9__CTL CYREG_PRT6_CTL
#define IO_9__DM0 CYREG_PRT6_DM0
#define IO_9__DM1 CYREG_PRT6_DM1
#define IO_9__DM2 CYREG_PRT6_DM2
#define IO_9__DR CYREG_PRT6_DR
#define IO_9__INP_DIS CYREG_PRT6_INP_DIS
#define IO_9__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define IO_9__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define IO_9__LCD_EN CYREG_PRT6_LCD_EN
#define IO_9__MASK 0x40u
#define IO_9__PORT 6u
#define IO_9__PRT CYREG_PRT6_PRT
#define IO_9__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define IO_9__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define IO_9__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define IO_9__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define IO_9__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define IO_9__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define IO_9__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define IO_9__PS CYREG_PRT6_PS
#define IO_9__SHIFT 6u
#define IO_9__SLW CYREG_PRT6_SLW

/* SCL0 */
#define SCL0__0__INTTYPE CYREG_PICU12_INTTYPE4
#define SCL0__0__MASK 0x10u
#define SCL0__0__PC CYREG_PRT12_PC4
#define SCL0__0__PORT 12u
#define SCL0__0__SHIFT 4u
#define SCL0__AG CYREG_PRT12_AG
#define SCL0__BIE CYREG_PRT12_BIE
#define SCL0__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCL0__BYP CYREG_PRT12_BYP
#define SCL0__DM0 CYREG_PRT12_DM0
#define SCL0__DM1 CYREG_PRT12_DM1
#define SCL0__DM2 CYREG_PRT12_DM2
#define SCL0__DR CYREG_PRT12_DR
#define SCL0__INP_DIS CYREG_PRT12_INP_DIS
#define SCL0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCL0__MASK 0x10u
#define SCL0__PORT 12u
#define SCL0__PRT CYREG_PRT12_PRT
#define SCL0__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCL0__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCL0__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCL0__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCL0__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCL0__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCL0__PS CYREG_PRT12_PS
#define SCL0__SHIFT 4u
#define SCL0__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCL0__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCL0__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCL0__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCL0__SLW CYREG_PRT12_SLW

/* SCL1 */
#define SCL1__0__INTTYPE CYREG_PICU12_INTTYPE0
#define SCL1__0__MASK 0x01u
#define SCL1__0__PC CYREG_PRT12_PC0
#define SCL1__0__PORT 12u
#define SCL1__0__SHIFT 0u
#define SCL1__AG CYREG_PRT12_AG
#define SCL1__BIE CYREG_PRT12_BIE
#define SCL1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCL1__BYP CYREG_PRT12_BYP
#define SCL1__DM0 CYREG_PRT12_DM0
#define SCL1__DM1 CYREG_PRT12_DM1
#define SCL1__DM2 CYREG_PRT12_DM2
#define SCL1__DR CYREG_PRT12_DR
#define SCL1__INP_DIS CYREG_PRT12_INP_DIS
#define SCL1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCL1__MASK 0x01u
#define SCL1__PORT 12u
#define SCL1__PRT CYREG_PRT12_PRT
#define SCL1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCL1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCL1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCL1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCL1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCL1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCL1__PS CYREG_PRT12_PS
#define SCL1__SHIFT 0u
#define SCL1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCL1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCL1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCL1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCL1__SLW CYREG_PRT12_SLW

/* SDA0 */
#define SDA0__0__INTTYPE CYREG_PICU12_INTTYPE5
#define SDA0__0__MASK 0x20u
#define SDA0__0__PC CYREG_PRT12_PC5
#define SDA0__0__PORT 12u
#define SDA0__0__SHIFT 5u
#define SDA0__AG CYREG_PRT12_AG
#define SDA0__BIE CYREG_PRT12_BIE
#define SDA0__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDA0__BYP CYREG_PRT12_BYP
#define SDA0__DM0 CYREG_PRT12_DM0
#define SDA0__DM1 CYREG_PRT12_DM1
#define SDA0__DM2 CYREG_PRT12_DM2
#define SDA0__DR CYREG_PRT12_DR
#define SDA0__INP_DIS CYREG_PRT12_INP_DIS
#define SDA0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SDA0__MASK 0x20u
#define SDA0__PORT 12u
#define SDA0__PRT CYREG_PRT12_PRT
#define SDA0__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDA0__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDA0__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDA0__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDA0__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDA0__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDA0__PS CYREG_PRT12_PS
#define SDA0__SHIFT 5u
#define SDA0__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDA0__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDA0__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDA0__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDA0__SLW CYREG_PRT12_SLW

/* SDA1 */
#define SDA1__0__INTTYPE CYREG_PICU12_INTTYPE1
#define SDA1__0__MASK 0x02u
#define SDA1__0__PC CYREG_PRT12_PC1
#define SDA1__0__PORT 12u
#define SDA1__0__SHIFT 1u
#define SDA1__AG CYREG_PRT12_AG
#define SDA1__BIE CYREG_PRT12_BIE
#define SDA1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDA1__BYP CYREG_PRT12_BYP
#define SDA1__DM0 CYREG_PRT12_DM0
#define SDA1__DM1 CYREG_PRT12_DM1
#define SDA1__DM2 CYREG_PRT12_DM2
#define SDA1__DR CYREG_PRT12_DR
#define SDA1__INP_DIS CYREG_PRT12_INP_DIS
#define SDA1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SDA1__MASK 0x02u
#define SDA1__PORT 12u
#define SDA1__PRT CYREG_PRT12_PRT
#define SDA1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDA1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDA1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDA1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDA1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDA1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDA1__PS CYREG_PRT12_PS
#define SDA1__SHIFT 1u
#define SDA1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDA1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDA1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDA1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDA1__SLW CYREG_PRT12_SLW

/* IO_10 */
#define IO_10__0__INTTYPE CYREG_PICU6_INTTYPE7
#define IO_10__0__MASK 0x80u
#define IO_10__0__PC CYREG_PRT6_PC7
#define IO_10__0__PORT 6u
#define IO_10__0__SHIFT 7u
#define IO_10__AG CYREG_PRT6_AG
#define IO_10__AMUX CYREG_PRT6_AMUX
#define IO_10__BIE CYREG_PRT6_BIE
#define IO_10__BIT_MASK CYREG_PRT6_BIT_MASK
#define IO_10__BYP CYREG_PRT6_BYP
#define IO_10__CTL CYREG_PRT6_CTL
#define IO_10__DM0 CYREG_PRT6_DM0
#define IO_10__DM1 CYREG_PRT6_DM1
#define IO_10__DM2 CYREG_PRT6_DM2
#define IO_10__DR CYREG_PRT6_DR
#define IO_10__INP_DIS CYREG_PRT6_INP_DIS
#define IO_10__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define IO_10__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define IO_10__LCD_EN CYREG_PRT6_LCD_EN
#define IO_10__MASK 0x80u
#define IO_10__PORT 6u
#define IO_10__PRT CYREG_PRT6_PRT
#define IO_10__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define IO_10__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define IO_10__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define IO_10__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define IO_10__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define IO_10__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define IO_10__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define IO_10__PS CYREG_PRT6_PS
#define IO_10__SHIFT 7u
#define IO_10__SLW CYREG_PRT6_SLW

/* IO_11 */
#define IO_11__0__INTTYPE CYREG_PICU6_INTTYPE5
#define IO_11__0__MASK 0x20u
#define IO_11__0__PC CYREG_PRT6_PC5
#define IO_11__0__PORT 6u
#define IO_11__0__SHIFT 5u
#define IO_11__AG CYREG_PRT6_AG
#define IO_11__AMUX CYREG_PRT6_AMUX
#define IO_11__BIE CYREG_PRT6_BIE
#define IO_11__BIT_MASK CYREG_PRT6_BIT_MASK
#define IO_11__BYP CYREG_PRT6_BYP
#define IO_11__CTL CYREG_PRT6_CTL
#define IO_11__DM0 CYREG_PRT6_DM0
#define IO_11__DM1 CYREG_PRT6_DM1
#define IO_11__DM2 CYREG_PRT6_DM2
#define IO_11__DR CYREG_PRT6_DR
#define IO_11__INP_DIS CYREG_PRT6_INP_DIS
#define IO_11__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define IO_11__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define IO_11__LCD_EN CYREG_PRT6_LCD_EN
#define IO_11__MASK 0x20u
#define IO_11__PORT 6u
#define IO_11__PRT CYREG_PRT6_PRT
#define IO_11__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define IO_11__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define IO_11__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define IO_11__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define IO_11__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define IO_11__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define IO_11__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define IO_11__PS CYREG_PRT6_PS
#define IO_11__SHIFT 5u
#define IO_11__SLW CYREG_PRT6_SLW

/* IO_12 */
#define IO_12__0__INTTYPE CYREG_PICU2_INTTYPE6
#define IO_12__0__MASK 0x40u
#define IO_12__0__PC CYREG_PRT2_PC6
#define IO_12__0__PORT 2u
#define IO_12__0__SHIFT 6u
#define IO_12__AG CYREG_PRT2_AG
#define IO_12__AMUX CYREG_PRT2_AMUX
#define IO_12__BIE CYREG_PRT2_BIE
#define IO_12__BIT_MASK CYREG_PRT2_BIT_MASK
#define IO_12__BYP CYREG_PRT2_BYP
#define IO_12__CTL CYREG_PRT2_CTL
#define IO_12__DM0 CYREG_PRT2_DM0
#define IO_12__DM1 CYREG_PRT2_DM1
#define IO_12__DM2 CYREG_PRT2_DM2
#define IO_12__DR CYREG_PRT2_DR
#define IO_12__INP_DIS CYREG_PRT2_INP_DIS
#define IO_12__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define IO_12__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define IO_12__LCD_EN CYREG_PRT2_LCD_EN
#define IO_12__MASK 0x40u
#define IO_12__PORT 2u
#define IO_12__PRT CYREG_PRT2_PRT
#define IO_12__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define IO_12__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define IO_12__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define IO_12__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define IO_12__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define IO_12__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define IO_12__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define IO_12__PS CYREG_PRT2_PS
#define IO_12__SHIFT 6u
#define IO_12__SLW CYREG_PRT2_SLW

/* IO_13 */
#define IO_13__0__INTTYPE CYREG_PICU2_INTTYPE5
#define IO_13__0__MASK 0x20u
#define IO_13__0__PC CYREG_PRT2_PC5
#define IO_13__0__PORT 2u
#define IO_13__0__SHIFT 5u
#define IO_13__AG CYREG_PRT2_AG
#define IO_13__AMUX CYREG_PRT2_AMUX
#define IO_13__BIE CYREG_PRT2_BIE
#define IO_13__BIT_MASK CYREG_PRT2_BIT_MASK
#define IO_13__BYP CYREG_PRT2_BYP
#define IO_13__CTL CYREG_PRT2_CTL
#define IO_13__DM0 CYREG_PRT2_DM0
#define IO_13__DM1 CYREG_PRT2_DM1
#define IO_13__DM2 CYREG_PRT2_DM2
#define IO_13__DR CYREG_PRT2_DR
#define IO_13__INP_DIS CYREG_PRT2_INP_DIS
#define IO_13__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define IO_13__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define IO_13__LCD_EN CYREG_PRT2_LCD_EN
#define IO_13__MASK 0x20u
#define IO_13__PORT 2u
#define IO_13__PRT CYREG_PRT2_PRT
#define IO_13__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define IO_13__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define IO_13__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define IO_13__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define IO_13__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define IO_13__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define IO_13__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define IO_13__PS CYREG_PRT2_PS
#define IO_13__SHIFT 5u
#define IO_13__SLW CYREG_PRT2_SLW

/* IO_14 */
#define IO_14__0__INTTYPE CYREG_PICU12_INTTYPE7
#define IO_14__0__MASK 0x80u
#define IO_14__0__PC CYREG_PRT12_PC7
#define IO_14__0__PORT 12u
#define IO_14__0__SHIFT 7u
#define IO_14__AG CYREG_PRT12_AG
#define IO_14__BIE CYREG_PRT12_BIE
#define IO_14__BIT_MASK CYREG_PRT12_BIT_MASK
#define IO_14__BYP CYREG_PRT12_BYP
#define IO_14__DM0 CYREG_PRT12_DM0
#define IO_14__DM1 CYREG_PRT12_DM1
#define IO_14__DM2 CYREG_PRT12_DM2
#define IO_14__DR CYREG_PRT12_DR
#define IO_14__INP_DIS CYREG_PRT12_INP_DIS
#define IO_14__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define IO_14__MASK 0x80u
#define IO_14__PORT 12u
#define IO_14__PRT CYREG_PRT12_PRT
#define IO_14__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define IO_14__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define IO_14__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define IO_14__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define IO_14__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define IO_14__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define IO_14__PS CYREG_PRT12_PS
#define IO_14__SHIFT 7u
#define IO_14__SIO_CFG CYREG_PRT12_SIO_CFG
#define IO_14__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define IO_14__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define IO_14__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define IO_14__SLW CYREG_PRT12_SLW

/* IO_15 */
#define IO_15__0__INTTYPE CYREG_PICU12_INTTYPE6
#define IO_15__0__MASK 0x40u
#define IO_15__0__PC CYREG_PRT12_PC6
#define IO_15__0__PORT 12u
#define IO_15__0__SHIFT 6u
#define IO_15__AG CYREG_PRT12_AG
#define IO_15__BIE CYREG_PRT12_BIE
#define IO_15__BIT_MASK CYREG_PRT12_BIT_MASK
#define IO_15__BYP CYREG_PRT12_BYP
#define IO_15__DM0 CYREG_PRT12_DM0
#define IO_15__DM1 CYREG_PRT12_DM1
#define IO_15__DM2 CYREG_PRT12_DM2
#define IO_15__DR CYREG_PRT12_DR
#define IO_15__INP_DIS CYREG_PRT12_INP_DIS
#define IO_15__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define IO_15__MASK 0x40u
#define IO_15__PORT 12u
#define IO_15__PRT CYREG_PRT12_PRT
#define IO_15__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define IO_15__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define IO_15__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define IO_15__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define IO_15__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define IO_15__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define IO_15__PS CYREG_PRT12_PS
#define IO_15__SHIFT 6u
#define IO_15__SIO_CFG CYREG_PRT12_SIO_CFG
#define IO_15__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define IO_15__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define IO_15__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define IO_15__SLW CYREG_PRT12_SLW

/* IO_16 */
#define IO_16__0__INTTYPE CYREG_PICU2_INTTYPE4
#define IO_16__0__MASK 0x10u
#define IO_16__0__PC CYREG_PRT2_PC4
#define IO_16__0__PORT 2u
#define IO_16__0__SHIFT 4u
#define IO_16__AG CYREG_PRT2_AG
#define IO_16__AMUX CYREG_PRT2_AMUX
#define IO_16__BIE CYREG_PRT2_BIE
#define IO_16__BIT_MASK CYREG_PRT2_BIT_MASK
#define IO_16__BYP CYREG_PRT2_BYP
#define IO_16__CTL CYREG_PRT2_CTL
#define IO_16__DM0 CYREG_PRT2_DM0
#define IO_16__DM1 CYREG_PRT2_DM1
#define IO_16__DM2 CYREG_PRT2_DM2
#define IO_16__DR CYREG_PRT2_DR
#define IO_16__INP_DIS CYREG_PRT2_INP_DIS
#define IO_16__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define IO_16__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define IO_16__LCD_EN CYREG_PRT2_LCD_EN
#define IO_16__MASK 0x10u
#define IO_16__PORT 2u
#define IO_16__PRT CYREG_PRT2_PRT
#define IO_16__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define IO_16__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define IO_16__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define IO_16__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define IO_16__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define IO_16__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define IO_16__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define IO_16__PS CYREG_PRT2_PS
#define IO_16__SHIFT 4u
#define IO_16__SLW CYREG_PRT2_SLW

/* IO_17 */
#define IO_17__0__INTTYPE CYREG_PICU1_INTTYPE7
#define IO_17__0__MASK 0x80u
#define IO_17__0__PC CYREG_PRT1_PC7
#define IO_17__0__PORT 1u
#define IO_17__0__SHIFT 7u
#define IO_17__AG CYREG_PRT1_AG
#define IO_17__AMUX CYREG_PRT1_AMUX
#define IO_17__BIE CYREG_PRT1_BIE
#define IO_17__BIT_MASK CYREG_PRT1_BIT_MASK
#define IO_17__BYP CYREG_PRT1_BYP
#define IO_17__CTL CYREG_PRT1_CTL
#define IO_17__DM0 CYREG_PRT1_DM0
#define IO_17__DM1 CYREG_PRT1_DM1
#define IO_17__DM2 CYREG_PRT1_DM2
#define IO_17__DR CYREG_PRT1_DR
#define IO_17__INP_DIS CYREG_PRT1_INP_DIS
#define IO_17__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define IO_17__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define IO_17__LCD_EN CYREG_PRT1_LCD_EN
#define IO_17__MASK 0x80u
#define IO_17__PORT 1u
#define IO_17__PRT CYREG_PRT1_PRT
#define IO_17__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define IO_17__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define IO_17__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define IO_17__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define IO_17__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define IO_17__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define IO_17__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define IO_17__PS CYREG_PRT1_PS
#define IO_17__SHIFT 7u
#define IO_17__SLW CYREG_PRT1_SLW

/* IO_18 */
#define IO_18__0__INTTYPE CYREG_PICU1_INTTYPE6
#define IO_18__0__MASK 0x40u
#define IO_18__0__PC CYREG_PRT1_PC6
#define IO_18__0__PORT 1u
#define IO_18__0__SHIFT 6u
#define IO_18__AG CYREG_PRT1_AG
#define IO_18__AMUX CYREG_PRT1_AMUX
#define IO_18__BIE CYREG_PRT1_BIE
#define IO_18__BIT_MASK CYREG_PRT1_BIT_MASK
#define IO_18__BYP CYREG_PRT1_BYP
#define IO_18__CTL CYREG_PRT1_CTL
#define IO_18__DM0 CYREG_PRT1_DM0
#define IO_18__DM1 CYREG_PRT1_DM1
#define IO_18__DM2 CYREG_PRT1_DM2
#define IO_18__DR CYREG_PRT1_DR
#define IO_18__INP_DIS CYREG_PRT1_INP_DIS
#define IO_18__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define IO_18__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define IO_18__LCD_EN CYREG_PRT1_LCD_EN
#define IO_18__MASK 0x40u
#define IO_18__PORT 1u
#define IO_18__PRT CYREG_PRT1_PRT
#define IO_18__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define IO_18__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define IO_18__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define IO_18__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define IO_18__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define IO_18__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define IO_18__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define IO_18__PS CYREG_PRT1_PS
#define IO_18__SHIFT 6u
#define IO_18__SLW CYREG_PRT1_SLW

/* IO_19 */
#define IO_19__0__INTTYPE CYREG_PICU2_INTTYPE3
#define IO_19__0__MASK 0x08u
#define IO_19__0__PC CYREG_PRT2_PC3
#define IO_19__0__PORT 2u
#define IO_19__0__SHIFT 3u
#define IO_19__AG CYREG_PRT2_AG
#define IO_19__AMUX CYREG_PRT2_AMUX
#define IO_19__BIE CYREG_PRT2_BIE
#define IO_19__BIT_MASK CYREG_PRT2_BIT_MASK
#define IO_19__BYP CYREG_PRT2_BYP
#define IO_19__CTL CYREG_PRT2_CTL
#define IO_19__DM0 CYREG_PRT2_DM0
#define IO_19__DM1 CYREG_PRT2_DM1
#define IO_19__DM2 CYREG_PRT2_DM2
#define IO_19__DR CYREG_PRT2_DR
#define IO_19__INP_DIS CYREG_PRT2_INP_DIS
#define IO_19__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define IO_19__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define IO_19__LCD_EN CYREG_PRT2_LCD_EN
#define IO_19__MASK 0x08u
#define IO_19__PORT 2u
#define IO_19__PRT CYREG_PRT2_PRT
#define IO_19__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define IO_19__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define IO_19__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define IO_19__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define IO_19__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define IO_19__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define IO_19__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define IO_19__PS CYREG_PRT2_PS
#define IO_19__SHIFT 3u
#define IO_19__SLW CYREG_PRT2_SLW

/* IO_20 */
#define IO_20__0__INTTYPE CYREG_PICU2_INTTYPE2
#define IO_20__0__MASK 0x04u
#define IO_20__0__PC CYREG_PRT2_PC2
#define IO_20__0__PORT 2u
#define IO_20__0__SHIFT 2u
#define IO_20__AG CYREG_PRT2_AG
#define IO_20__AMUX CYREG_PRT2_AMUX
#define IO_20__BIE CYREG_PRT2_BIE
#define IO_20__BIT_MASK CYREG_PRT2_BIT_MASK
#define IO_20__BYP CYREG_PRT2_BYP
#define IO_20__CTL CYREG_PRT2_CTL
#define IO_20__DM0 CYREG_PRT2_DM0
#define IO_20__DM1 CYREG_PRT2_DM1
#define IO_20__DM2 CYREG_PRT2_DM2
#define IO_20__DR CYREG_PRT2_DR
#define IO_20__INP_DIS CYREG_PRT2_INP_DIS
#define IO_20__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define IO_20__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define IO_20__LCD_EN CYREG_PRT2_LCD_EN
#define IO_20__MASK 0x04u
#define IO_20__PORT 2u
#define IO_20__PRT CYREG_PRT2_PRT
#define IO_20__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define IO_20__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define IO_20__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define IO_20__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define IO_20__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define IO_20__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define IO_20__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define IO_20__PS CYREG_PRT2_PS
#define IO_20__SHIFT 2u
#define IO_20__SLW CYREG_PRT2_SLW

/* IO_21 */
#define IO_21__0__INTTYPE CYREG_PICU2_INTTYPE0
#define IO_21__0__MASK 0x01u
#define IO_21__0__PC CYREG_PRT2_PC0
#define IO_21__0__PORT 2u
#define IO_21__0__SHIFT 0u
#define IO_21__AG CYREG_PRT2_AG
#define IO_21__AMUX CYREG_PRT2_AMUX
#define IO_21__BIE CYREG_PRT2_BIE
#define IO_21__BIT_MASK CYREG_PRT2_BIT_MASK
#define IO_21__BYP CYREG_PRT2_BYP
#define IO_21__CTL CYREG_PRT2_CTL
#define IO_21__DM0 CYREG_PRT2_DM0
#define IO_21__DM1 CYREG_PRT2_DM1
#define IO_21__DM2 CYREG_PRT2_DM2
#define IO_21__DR CYREG_PRT2_DR
#define IO_21__INP_DIS CYREG_PRT2_INP_DIS
#define IO_21__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define IO_21__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define IO_21__LCD_EN CYREG_PRT2_LCD_EN
#define IO_21__MASK 0x01u
#define IO_21__PORT 2u
#define IO_21__PRT CYREG_PRT2_PRT
#define IO_21__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define IO_21__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define IO_21__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define IO_21__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define IO_21__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define IO_21__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define IO_21__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define IO_21__PS CYREG_PRT2_PS
#define IO_21__SHIFT 0u
#define IO_21__SLW CYREG_PRT2_SLW

/* IO_22 */
#define IO_22__0__INTTYPE CYREG_PICU1_INTTYPE4
#define IO_22__0__MASK 0x10u
#define IO_22__0__PC CYREG_PRT1_PC4
#define IO_22__0__PORT 1u
#define IO_22__0__SHIFT 4u
#define IO_22__AG CYREG_PRT1_AG
#define IO_22__AMUX CYREG_PRT1_AMUX
#define IO_22__BIE CYREG_PRT1_BIE
#define IO_22__BIT_MASK CYREG_PRT1_BIT_MASK
#define IO_22__BYP CYREG_PRT1_BYP
#define IO_22__CTL CYREG_PRT1_CTL
#define IO_22__DM0 CYREG_PRT1_DM0
#define IO_22__DM1 CYREG_PRT1_DM1
#define IO_22__DM2 CYREG_PRT1_DM2
#define IO_22__DR CYREG_PRT1_DR
#define IO_22__INP_DIS CYREG_PRT1_INP_DIS
#define IO_22__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define IO_22__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define IO_22__LCD_EN CYREG_PRT1_LCD_EN
#define IO_22__MASK 0x10u
#define IO_22__PORT 1u
#define IO_22__PRT CYREG_PRT1_PRT
#define IO_22__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define IO_22__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define IO_22__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define IO_22__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define IO_22__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define IO_22__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define IO_22__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define IO_22__PS CYREG_PRT1_PS
#define IO_22__SHIFT 4u
#define IO_22__SLW CYREG_PRT1_SLW

/* IO_23 */
#define IO_23__0__INTTYPE CYREG_PICU1_INTTYPE3
#define IO_23__0__MASK 0x08u
#define IO_23__0__PC CYREG_PRT1_PC3
#define IO_23__0__PORT 1u
#define IO_23__0__SHIFT 3u
#define IO_23__AG CYREG_PRT1_AG
#define IO_23__AMUX CYREG_PRT1_AMUX
#define IO_23__BIE CYREG_PRT1_BIE
#define IO_23__BIT_MASK CYREG_PRT1_BIT_MASK
#define IO_23__BYP CYREG_PRT1_BYP
#define IO_23__CTL CYREG_PRT1_CTL
#define IO_23__DM0 CYREG_PRT1_DM0
#define IO_23__DM1 CYREG_PRT1_DM1
#define IO_23__DM2 CYREG_PRT1_DM2
#define IO_23__DR CYREG_PRT1_DR
#define IO_23__INP_DIS CYREG_PRT1_INP_DIS
#define IO_23__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define IO_23__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define IO_23__LCD_EN CYREG_PRT1_LCD_EN
#define IO_23__MASK 0x08u
#define IO_23__PORT 1u
#define IO_23__PRT CYREG_PRT1_PRT
#define IO_23__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define IO_23__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define IO_23__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define IO_23__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define IO_23__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define IO_23__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define IO_23__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define IO_23__PS CYREG_PRT1_PS
#define IO_23__SHIFT 3u
#define IO_23__SLW CYREG_PRT1_SLW

/* IO_24 */
#define IO_24__0__INTTYPE CYREG_PICU1_INTTYPE2
#define IO_24__0__MASK 0x04u
#define IO_24__0__PC CYREG_PRT1_PC2
#define IO_24__0__PORT 1u
#define IO_24__0__SHIFT 2u
#define IO_24__AG CYREG_PRT1_AG
#define IO_24__AMUX CYREG_PRT1_AMUX
#define IO_24__BIE CYREG_PRT1_BIE
#define IO_24__BIT_MASK CYREG_PRT1_BIT_MASK
#define IO_24__BYP CYREG_PRT1_BYP
#define IO_24__CTL CYREG_PRT1_CTL
#define IO_24__DM0 CYREG_PRT1_DM0
#define IO_24__DM1 CYREG_PRT1_DM1
#define IO_24__DM2 CYREG_PRT1_DM2
#define IO_24__DR CYREG_PRT1_DR
#define IO_24__INP_DIS CYREG_PRT1_INP_DIS
#define IO_24__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define IO_24__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define IO_24__LCD_EN CYREG_PRT1_LCD_EN
#define IO_24__MASK 0x04u
#define IO_24__PORT 1u
#define IO_24__PRT CYREG_PRT1_PRT
#define IO_24__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define IO_24__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define IO_24__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define IO_24__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define IO_24__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define IO_24__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define IO_24__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define IO_24__PS CYREG_PRT1_PS
#define IO_24__SHIFT 2u
#define IO_24__SLW CYREG_PRT1_SLW

/* IO_25 */
#define IO_25__0__INTTYPE CYREG_PICU5_INTTYPE0
#define IO_25__0__MASK 0x01u
#define IO_25__0__PC CYREG_PRT5_PC0
#define IO_25__0__PORT 5u
#define IO_25__0__SHIFT 0u
#define IO_25__AG CYREG_PRT5_AG
#define IO_25__AMUX CYREG_PRT5_AMUX
#define IO_25__BIE CYREG_PRT5_BIE
#define IO_25__BIT_MASK CYREG_PRT5_BIT_MASK
#define IO_25__BYP CYREG_PRT5_BYP
#define IO_25__CTL CYREG_PRT5_CTL
#define IO_25__DM0 CYREG_PRT5_DM0
#define IO_25__DM1 CYREG_PRT5_DM1
#define IO_25__DM2 CYREG_PRT5_DM2
#define IO_25__DR CYREG_PRT5_DR
#define IO_25__INP_DIS CYREG_PRT5_INP_DIS
#define IO_25__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define IO_25__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define IO_25__LCD_EN CYREG_PRT5_LCD_EN
#define IO_25__MASK 0x01u
#define IO_25__PORT 5u
#define IO_25__PRT CYREG_PRT5_PRT
#define IO_25__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define IO_25__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define IO_25__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define IO_25__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define IO_25__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define IO_25__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define IO_25__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define IO_25__PS CYREG_PRT5_PS
#define IO_25__SHIFT 0u
#define IO_25__SLW CYREG_PRT5_SLW

/* IO_26 */
#define IO_26__0__INTTYPE CYREG_PICU2_INTTYPE1
#define IO_26__0__MASK 0x02u
#define IO_26__0__PC CYREG_PRT2_PC1
#define IO_26__0__PORT 2u
#define IO_26__0__SHIFT 1u
#define IO_26__AG CYREG_PRT2_AG
#define IO_26__AMUX CYREG_PRT2_AMUX
#define IO_26__BIE CYREG_PRT2_BIE
#define IO_26__BIT_MASK CYREG_PRT2_BIT_MASK
#define IO_26__BYP CYREG_PRT2_BYP
#define IO_26__CTL CYREG_PRT2_CTL
#define IO_26__DM0 CYREG_PRT2_DM0
#define IO_26__DM1 CYREG_PRT2_DM1
#define IO_26__DM2 CYREG_PRT2_DM2
#define IO_26__DR CYREG_PRT2_DR
#define IO_26__INP_DIS CYREG_PRT2_INP_DIS
#define IO_26__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define IO_26__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define IO_26__LCD_EN CYREG_PRT2_LCD_EN
#define IO_26__MASK 0x02u
#define IO_26__PORT 2u
#define IO_26__PRT CYREG_PRT2_PRT
#define IO_26__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define IO_26__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define IO_26__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define IO_26__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define IO_26__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define IO_26__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define IO_26__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define IO_26__PS CYREG_PRT2_PS
#define IO_26__SHIFT 1u
#define IO_26__SLW CYREG_PRT2_SLW

/* IO_27 */
#define IO_27__0__INTTYPE CYREG_PICU1_INTTYPE5
#define IO_27__0__MASK 0x20u
#define IO_27__0__PC CYREG_PRT1_PC5
#define IO_27__0__PORT 1u
#define IO_27__0__SHIFT 5u
#define IO_27__AG CYREG_PRT1_AG
#define IO_27__AMUX CYREG_PRT1_AMUX
#define IO_27__BIE CYREG_PRT1_BIE
#define IO_27__BIT_MASK CYREG_PRT1_BIT_MASK
#define IO_27__BYP CYREG_PRT1_BYP
#define IO_27__CTL CYREG_PRT1_CTL
#define IO_27__DM0 CYREG_PRT1_DM0
#define IO_27__DM1 CYREG_PRT1_DM1
#define IO_27__DM2 CYREG_PRT1_DM2
#define IO_27__DR CYREG_PRT1_DR
#define IO_27__INP_DIS CYREG_PRT1_INP_DIS
#define IO_27__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define IO_27__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define IO_27__LCD_EN CYREG_PRT1_LCD_EN
#define IO_27__MASK 0x20u
#define IO_27__PORT 1u
#define IO_27__PRT CYREG_PRT1_PRT
#define IO_27__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define IO_27__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define IO_27__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define IO_27__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define IO_27__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define IO_27__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define IO_27__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define IO_27__PS CYREG_PRT1_PS
#define IO_27__SHIFT 5u
#define IO_27__SLW CYREG_PRT1_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x01u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x02u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x02u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x00u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x01u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x01u

/* USBUART */
#define USBUART_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_arb_int__INTC_MASK 0x400000u
#define USBUART_arb_int__INTC_NUMBER 22u
#define USBUART_arb_int__INTC_PRIOR_NUM 7u
#define USBUART_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBUART_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_bus_reset__INTC_MASK 0x800000u
#define USBUART_bus_reset__INTC_NUMBER 23u
#define USBUART_bus_reset__INTC_PRIOR_NUM 7u
#define USBUART_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBUART_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USBUART_Dm__0__MASK 0x80u
#define USBUART_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBUART_Dm__0__PORT 15u
#define USBUART_Dm__0__SHIFT 7u
#define USBUART_Dm__AG CYREG_PRT15_AG
#define USBUART_Dm__AMUX CYREG_PRT15_AMUX
#define USBUART_Dm__BIE CYREG_PRT15_BIE
#define USBUART_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dm__BYP CYREG_PRT15_BYP
#define USBUART_Dm__CTL CYREG_PRT15_CTL
#define USBUART_Dm__DM0 CYREG_PRT15_DM0
#define USBUART_Dm__DM1 CYREG_PRT15_DM1
#define USBUART_Dm__DM2 CYREG_PRT15_DM2
#define USBUART_Dm__DR CYREG_PRT15_DR
#define USBUART_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dm__MASK 0x80u
#define USBUART_Dm__PORT 15u
#define USBUART_Dm__PRT CYREG_PRT15_PRT
#define USBUART_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dm__PS CYREG_PRT15_PS
#define USBUART_Dm__SHIFT 7u
#define USBUART_Dm__SLW CYREG_PRT15_SLW
#define USBUART_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USBUART_Dp__0__MASK 0x40u
#define USBUART_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBUART_Dp__0__PORT 15u
#define USBUART_Dp__0__SHIFT 6u
#define USBUART_Dp__AG CYREG_PRT15_AG
#define USBUART_Dp__AMUX CYREG_PRT15_AMUX
#define USBUART_Dp__BIE CYREG_PRT15_BIE
#define USBUART_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dp__BYP CYREG_PRT15_BYP
#define USBUART_Dp__CTL CYREG_PRT15_CTL
#define USBUART_Dp__DM0 CYREG_PRT15_DM0
#define USBUART_Dp__DM1 CYREG_PRT15_DM1
#define USBUART_Dp__DM2 CYREG_PRT15_DM2
#define USBUART_Dp__DR CYREG_PRT15_DR
#define USBUART_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBUART_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dp__MASK 0x40u
#define USBUART_Dp__PORT 15u
#define USBUART_Dp__PRT CYREG_PRT15_PRT
#define USBUART_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dp__PS CYREG_PRT15_PS
#define USBUART_Dp__SHIFT 6u
#define USBUART_Dp__SLW CYREG_PRT15_SLW
#define USBUART_Dp__SNAP CYREG_PICU_15_SNAP_15
#define USBUART_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_dp_int__INTC_MASK 0x1000u
#define USBUART_dp_int__INTC_NUMBER 12u
#define USBUART_dp_int__INTC_PRIOR_NUM 7u
#define USBUART_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBUART_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_0__INTC_MASK 0x1000000u
#define USBUART_ep_0__INTC_NUMBER 24u
#define USBUART_ep_0__INTC_PRIOR_NUM 7u
#define USBUART_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBUART_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_1__INTC_MASK 0x02u
#define USBUART_ep_1__INTC_NUMBER 1u
#define USBUART_ep_1__INTC_PRIOR_NUM 7u
#define USBUART_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define USBUART_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_2__INTC_MASK 0x04u
#define USBUART_ep_2__INTC_NUMBER 2u
#define USBUART_ep_2__INTC_PRIOR_NUM 7u
#define USBUART_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define USBUART_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_3__INTC_MASK 0x08u
#define USBUART_ep_3__INTC_NUMBER 3u
#define USBUART_ep_3__INTC_PRIOR_NUM 7u
#define USBUART_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define USBUART_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ord_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ord_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ord_int__INTC_MASK 0x2000000u
#define USBUART_ord_int__INTC_NUMBER 25u
#define USBUART_ord_int__INTC_PRIOR_NUM 7u
#define USBUART_ord_int__INTC_PRIOR_REG CYREG_NVIC_PRI_25
#define USBUART_ord_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ord_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_sof_int__INTC_MASK 0x200000u
#define USBUART_sof_int__INTC_NUMBER 21u
#define USBUART_sof_int__INTC_PRIOR_NUM 7u
#define USBUART_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBUART_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBUART_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBUART_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBUART_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBUART_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBUART_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBUART_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBUART_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBUART_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBUART_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBUART_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBUART_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBUART_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBUART_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBUART_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBUART_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBUART_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBUART_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBUART_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBUART_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBUART_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBUART_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBUART_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBUART_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBUART_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBUART_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBUART_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBUART_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBUART_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBUART_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBUART_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBUART_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBUART_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBUART_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBUART_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBUART_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBUART_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBUART_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBUART_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBUART_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBUART_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBUART_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBUART_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBUART_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBUART_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBUART_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBUART_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBUART_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBUART_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBUART_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBUART_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBUART_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBUART_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBUART_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBUART_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBUART_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBUART_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBUART_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBUART_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBUART_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBUART_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBUART_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBUART_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBUART_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBUART_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBUART_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBUART_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBUART_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBUART_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBUART_USB__CR0 CYREG_USB_CR0
#define USBUART_USB__CR1 CYREG_USB_CR1
#define USBUART_USB__CWA CYREG_USB_CWA
#define USBUART_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBUART_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBUART_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBUART_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBUART_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBUART_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBUART_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBUART_USB__EP0_CR CYREG_USB_EP0_CR
#define USBUART_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBUART_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBUART_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBUART_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBUART_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBUART_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBUART_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBUART_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBUART_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBUART_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBUART_USB__PM_ACT_MSK 0x01u
#define USBUART_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBUART_USB__PM_STBY_MSK 0x01u
#define USBUART_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBUART_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBUART_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBUART_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBUART_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBUART_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBUART_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBUART_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBUART_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBUART_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBUART_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBUART_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBUART_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBUART_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBUART_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBUART_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBUART_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBUART_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBUART_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBUART_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBUART_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBUART_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBUART_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBUART_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBUART_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBUART_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBUART_USB__SOF0 CYREG_USB_SOF0
#define USBUART_USB__SOF1 CYREG_USB_SOF1
#define USBUART_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBUART_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBUART_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* I2C_EEPROM */
#define I2C_EEPROM_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_EEPROM_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_EEPROM_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_EEPROM_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_EEPROM_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_EEPROM_I2C_FF__D CYREG_I2C_D
#define I2C_EEPROM_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_EEPROM_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_EEPROM_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_EEPROM_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_EEPROM_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_EEPROM_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2C_EEPROM_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2C_EEPROM_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2C_EEPROM_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2C_EEPROM_I2C_FF__XCFG CYREG_I2C_XCFG
#define I2C_EEPROM_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_EEPROM_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_EEPROM_I2C_IRQ__INTC_MASK 0x8000u
#define I2C_EEPROM_I2C_IRQ__INTC_NUMBER 15u
#define I2C_EEPROM_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_EEPROM_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2C_EEPROM_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_EEPROM_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 64000000U
#define BCLK__BUS_CLK__KHZ 64000U
#define BCLK__BUS_CLK__MHZ 64U
#define CY_PROJECT_NAME "RPI_PSOC5_CARD_TEST_STATION"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E133069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 0
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 0
#define CYDEV_INTR_RISING 0x00008001u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define CyScBoostClk__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define CyScBoostClk__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define CyScBoostClk__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define CyScBoostClk__CFG2_SRC_SEL_MASK 0x07u
#define CyScBoostClk__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define CyScBoostClk__CFG3_PHASE_DLY_MASK 0x0Fu
#define CyScBoostClk__INDEX 0x00u
#define CyScBoostClk__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define CyScBoostClk__PM_ACT_MSK 0x01u
#define CyScBoostClk__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define CyScBoostClk__PM_STBY_MSK 0x01u
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
