<?xml version="1.0" encoding="UTF-8"?>
<section name="Workbench">
	<item key="sdx.custom.platform.repository.locations" value="D:\2021-FPGA-System-Design\Lab4-BlockRAM\Lab4-2_HDL_Synthesis\project_1\design_1_wrapper\export\design_1_wrapper"/>
	<item key="sdx.custom.platform.repository.last.directory.dialog.location" value="D:\2021-FPGA-System-Design\Lab4-BlockRAM\Lab4-2_HDL_Synthesis\project_1\design_1_wrapper\export\design_1_wrapper"/>
</section>
