#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Jan  5 18:44:08 2023
# Process ID: 17264
# Current directory: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_axis_subset_converter_out_0_synth_1
# Command line: vivado.exe -log design_1_axis_subset_converter_out_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axis_subset_converter_out_0.tcl
# Log file: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_axis_subset_converter_out_0_synth_1/design_1_axis_subset_converter_out_0.vds
# Journal file: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_axis_subset_converter_out_0_synth_1\vivado.jou
# Running On: DESKTOP-UR3KT7E, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 4, Host memory: 17031 MB
#-----------------------------------------------------------
source design_1_axis_subset_converter_out_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 374.629 ; gain = 52.453
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.ipdefs/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axis_subset_converter_out_0
Command: synth_design -top design_1_axis_subset_converter_out_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13184
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1194.645 ; gain = 407.949
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_subset_converter_out_0' [d:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_out_0/synth/design_1_axis_subset_converter_out_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_design_1_axis_subset_converter_out_0' [d:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_out_0/hdl/top_design_1_axis_subset_converter_out_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'axis_subset_converter_v1_1_27_core' [d:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.gen/sources_1/bd/design_1/ipshared/40cb/hdl/axis_subset_converter_v1_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axis_subset_converter_v1_1_27_core' (0#1) [d:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.gen/sources_1/bd/design_1/ipshared/40cb/hdl/axis_subset_converter_v1_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'tdata_design_1_axis_subset_converter_out_0' [d:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_out_0/hdl/tdata_design_1_axis_subset_converter_out_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tdata_design_1_axis_subset_converter_out_0' (0#1) [d:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_out_0/hdl/tdata_design_1_axis_subset_converter_out_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tuser_design_1_axis_subset_converter_out_0' [d:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_out_0/hdl/tuser_design_1_axis_subset_converter_out_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tuser_design_1_axis_subset_converter_out_0' (0#1) [d:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_out_0/hdl/tuser_design_1_axis_subset_converter_out_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tid_design_1_axis_subset_converter_out_0' [d:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_out_0/hdl/tid_design_1_axis_subset_converter_out_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tid_design_1_axis_subset_converter_out_0' (0#1) [d:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_out_0/hdl/tid_design_1_axis_subset_converter_out_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tdest_design_1_axis_subset_converter_out_0' [d:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_out_0/hdl/tdest_design_1_axis_subset_converter_out_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tdest_design_1_axis_subset_converter_out_0' (0#1) [d:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_out_0/hdl/tdest_design_1_axis_subset_converter_out_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tstrb_design_1_axis_subset_converter_out_0' [d:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_out_0/hdl/tstrb_design_1_axis_subset_converter_out_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tstrb_design_1_axis_subset_converter_out_0' (0#1) [d:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_out_0/hdl/tstrb_design_1_axis_subset_converter_out_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tkeep_design_1_axis_subset_converter_out_0' [d:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_out_0/hdl/tkeep_design_1_axis_subset_converter_out_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tkeep_design_1_axis_subset_converter_out_0' (0#1) [d:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_out_0/hdl/tkeep_design_1_axis_subset_converter_out_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tlast_design_1_axis_subset_converter_out_0' [d:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_out_0/hdl/tlast_design_1_axis_subset_converter_out_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tlast_design_1_axis_subset_converter_out_0' (0#1) [d:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_out_0/hdl/tlast_design_1_axis_subset_converter_out_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'top_design_1_axis_subset_converter_out_0' (0#1) [d:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_out_0/hdl/top_design_1_axis_subset_converter_out_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_subset_converter_out_0' (0#1) [d:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_out_0/synth/design_1_axis_subset_converter_out_0.v:53]
WARNING: [Synth 8-7129] Port tid[0] in module tlast_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[23] in module tlast_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[22] in module tlast_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[21] in module tlast_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[20] in module tlast_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[19] in module tlast_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[18] in module tlast_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[17] in module tlast_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[16] in module tlast_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[15] in module tlast_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[14] in module tlast_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[13] in module tlast_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[12] in module tlast_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[11] in module tlast_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[10] in module tlast_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[9] in module tlast_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[8] in module tlast_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[7] in module tlast_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[6] in module tlast_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[5] in module tlast_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[4] in module tlast_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[3] in module tlast_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[2] in module tlast_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[1] in module tlast_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[0] in module tlast_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tuser[0] in module tlast_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[0] in module tlast_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[2] in module tlast_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[1] in module tlast_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[0] in module tlast_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[2] in module tlast_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[1] in module tlast_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[0] in module tlast_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[23] in module tkeep_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[22] in module tkeep_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[21] in module tkeep_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[20] in module tkeep_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[19] in module tkeep_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[18] in module tkeep_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[17] in module tkeep_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[16] in module tkeep_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[15] in module tkeep_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[14] in module tkeep_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[13] in module tkeep_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[12] in module tkeep_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[11] in module tkeep_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[10] in module tkeep_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[9] in module tkeep_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[8] in module tkeep_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[7] in module tkeep_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[6] in module tkeep_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[5] in module tkeep_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[4] in module tkeep_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[3] in module tkeep_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[2] in module tkeep_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[1] in module tkeep_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[0] in module tkeep_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tuser[0] in module tkeep_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tid[0] in module tkeep_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[0] in module tkeep_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[2] in module tkeep_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[1] in module tkeep_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[0] in module tkeep_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tlast in module tkeep_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[23] in module tstrb_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[22] in module tstrb_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[21] in module tstrb_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[20] in module tstrb_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[19] in module tstrb_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[18] in module tstrb_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[17] in module tstrb_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[16] in module tstrb_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[15] in module tstrb_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[14] in module tstrb_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[13] in module tstrb_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[12] in module tstrb_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[11] in module tstrb_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[10] in module tstrb_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[9] in module tstrb_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[8] in module tstrb_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[7] in module tstrb_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[6] in module tstrb_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[5] in module tstrb_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[4] in module tstrb_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[3] in module tstrb_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[2] in module tstrb_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[1] in module tstrb_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[0] in module tstrb_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tuser[0] in module tstrb_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tid[0] in module tstrb_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[0] in module tstrb_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[2] in module tstrb_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[1] in module tstrb_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[0] in module tstrb_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[2] in module tstrb_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[1] in module tstrb_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[0] in module tstrb_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tlast in module tstrb_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[23] in module tdest_design_1_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[22] in module tdest_design_1_axis_subset_converter_out_0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1292.773 ; gain = 506.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1292.773 ; gain = 506.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1292.773 ; gain = 506.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1292.773 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_out_0/design_1_axis_subset_converter_out_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_out_0/design_1_axis_subset_converter_out_0_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_axis_subset_converter_out_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_axis_subset_converter_out_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1292.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1292.773 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 1292.773 ; gain = 506.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 1292.773 ; gain = 506.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_axis_subset_converter_out_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 1292.773 ; gain = 506.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1292.773 ; gain = 506.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 1292.773 ; gain = 506.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 1292.773 ; gain = 506.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 1292.773 ; gain = 506.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 1293.316 ; gain = 506.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 1299.086 ; gain = 512.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 1299.086 ; gain = 512.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 1299.086 ; gain = 512.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 1299.086 ; gain = 512.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 1299.086 ; gain = 512.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 1299.086 ; gain = 512.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 1299.086 ; gain = 512.391
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:01:09 . Memory (MB): peak = 1299.086 ; gain = 512.391
Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:01:14 . Memory (MB): peak = 1299.086 ; gain = 512.391
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1299.086 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1317.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f1ad9abc
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:33 . Memory (MB): peak = 1322.758 ; gain = 912.797
INFO: [Common 17-1381] The checkpoint 'D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_axis_subset_converter_out_0_synth_1/design_1_axis_subset_converter_out_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axis_subset_converter_out_0, cache-ID = 1b9b6a5650868cab
INFO: [Common 17-1381] The checkpoint 'D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_axis_subset_converter_out_0_synth_1/design_1_axis_subset_converter_out_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_axis_subset_converter_out_0_utilization_synth.rpt -pb design_1_axis_subset_converter_out_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan  5 18:45:58 2023...
