Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /media/aluno/VIC-DRIVE/Projeto_PBL3_RICTOR/matrix-coprocessor-arm-cortex-a9-2.0 - PBL2_FINAL_BLESSED_RICTOR/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /media/aluno/VIC-DRIVE/Projeto_PBL3_RICTOR/matrix-coprocessor-arm-cortex-a9-2.0 - PBL2_FINAL_BLESSED_RICTOR/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /media/aluno/VIC-DRIVE/Projeto_PBL3_RICTOR/matrix-coprocessor-arm-cortex-a9-2.0 - PBL2_FINAL_BLESSED_RICTOR/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /media/aluno/VIC-DRIVE/Projeto_PBL3_RICTOR/matrix-coprocessor-arm-cortex-a9-2.0 - PBL2_FINAL_BLESSED_RICTOR/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: /media/aluno/VIC-DRIVE/Projeto_PBL3_RICTOR/matrix-coprocessor-arm-cortex-a9-2.0 - PBL2_FINAL_BLESSED_RICTOR/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: /media/aluno/VIC-DRIVE/Projeto_PBL3_RICTOR/matrix-coprocessor-arm-cortex-a9-2.0 - PBL2_FINAL_BLESSED_RICTOR/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_009.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /media/aluno/VIC-DRIVE/Projeto_PBL3_RICTOR/matrix-coprocessor-arm-cortex-a9-2.0 - PBL2_FINAL_BLESSED_RICTOR/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_009.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /media/aluno/VIC-DRIVE/Projeto_PBL3_RICTOR/matrix-coprocessor-arm-cortex-a9-2.0 - PBL2_FINAL_BLESSED_RICTOR/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_007.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /media/aluno/VIC-DRIVE/Projeto_PBL3_RICTOR/matrix-coprocessor-arm-cortex-a9-2.0 - PBL2_FINAL_BLESSED_RICTOR/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_007.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /media/aluno/VIC-DRIVE/Projeto_PBL3_RICTOR/matrix-coprocessor-arm-cortex-a9-2.0 - PBL2_FINAL_BLESSED_RICTOR/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_006.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /media/aluno/VIC-DRIVE/Projeto_PBL3_RICTOR/matrix-coprocessor-arm-cortex-a9-2.0 - PBL2_FINAL_BLESSED_RICTOR/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_006.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /media/aluno/VIC-DRIVE/Projeto_PBL3_RICTOR/matrix-coprocessor-arm-cortex-a9-2.0 - PBL2_FINAL_BLESSED_RICTOR/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /media/aluno/VIC-DRIVE/Projeto_PBL3_RICTOR/matrix-coprocessor-arm-cortex-a9-2.0 - PBL2_FINAL_BLESSED_RICTOR/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /media/aluno/VIC-DRIVE/Projeto_PBL3_RICTOR/matrix-coprocessor-arm-cortex-a9-2.0 - PBL2_FINAL_BLESSED_RICTOR/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /media/aluno/VIC-DRIVE/Projeto_PBL3_RICTOR/matrix-coprocessor-arm-cortex-a9-2.0 - PBL2_FINAL_BLESSED_RICTOR/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /media/aluno/VIC-DRIVE/Projeto_PBL3_RICTOR/matrix-coprocessor-arm-cortex-a9-2.0 - PBL2_FINAL_BLESSED_RICTOR/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /media/aluno/VIC-DRIVE/Projeto_PBL3_RICTOR/matrix-coprocessor-arm-cortex-a9-2.0 - PBL2_FINAL_BLESSED_RICTOR/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /media/aluno/VIC-DRIVE/Projeto_PBL3_RICTOR/matrix-coprocessor-arm-cortex-a9-2.0 - PBL2_FINAL_BLESSED_RICTOR/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /media/aluno/VIC-DRIVE/Projeto_PBL3_RICTOR/matrix-coprocessor-arm-cortex-a9-2.0 - PBL2_FINAL_BLESSED_RICTOR/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /media/aluno/VIC-DRIVE/Projeto_PBL3_RICTOR/matrix-coprocessor-arm-cortex-a9-2.0 - PBL2_FINAL_BLESSED_RICTOR/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 49
Warning (10268): Verilog HDL information at add_M.v(10): always construct contains both blocking and non-blocking assignments File: /media/aluno/VIC-DRIVE/Projeto_PBL3_RICTOR/matrix-coprocessor-arm-cortex-a9-2.0 - PBL2_FINAL_BLESSED_RICTOR/src/modules/add_M.v Line: 10
Info (10281): Verilog HDL Declaration information at control_unit.v(32): object "CONVOLUTION_TRANS" differs only in case from object "convolution_trans" in the same scope File: /media/aluno/VIC-DRIVE/Projeto_PBL3_RICTOR/matrix-coprocessor-arm-cortex-a9-2.0 - PBL2_FINAL_BLESSED_RICTOR/src/modules/control_unit.v Line: 32
Info (10281): Verilog HDL Declaration information at control_unit.v(33): object "CONVOLUTION_ROBERTS" differs only in case from object "convolution_roberts" in the same scope File: /media/aluno/VIC-DRIVE/Projeto_PBL3_RICTOR/matrix-coprocessor-arm-cortex-a9-2.0 - PBL2_FINAL_BLESSED_RICTOR/src/modules/control_unit.v Line: 33
Warning (10268): Verilog HDL information at sub_M.v(10): always construct contains both blocking and non-blocking assignments File: /media/aluno/VIC-DRIVE/Projeto_PBL3_RICTOR/matrix-coprocessor-arm-cortex-a9-2.0 - PBL2_FINAL_BLESSED_RICTOR/src/modules/sub_M.v Line: 10
