/**
* \copyright
* MIT License
*
* Copyright (c) 2019 Infineon Technologies AG
*
* Permission is hereby granted, free of charge, to any person obtaining a copy
* of this software and associated documentation files (the "Software"), to deal
* in the Software without restriction, including without limitation the rights
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
* copies of the Software, and to permit persons to whom the Software is
* furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in all
* copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
* AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
* SOFTWARE
*
* \endcopyright
*
* \author Infineon Technologies AG
*
* \file pal_i2c.c
*
* \brief   This file implements the platform abstraction layer(pal) APIs for I2C.
*
* \ingroup  grPAL
*
* @{
*/

#include "optiga/pal/pal_i2c.h"
/* OS layer */
#include "FreeRTOS.h"
#include "queue.h"
#include "task.h"
#include "semphr.h"
/* hardware layer */
#include "em_gpio.h"
#include "em_i2c.h"

#define PAL_I2C_MASTER_MAX_BITRATE  			(400U)

// cmuClock_HFPER
#define PERI_CLK								cmuClock_HFPER
/* I2C Pin configuration */
#define TRST_I2C_INSTANCE						I2C0
#define TRST_I2C_PORT_CLK						cmuClock_I2C0
#define TRST_I2C_PORT							gpioPortC
#define TRST_I2C_SDA_PIN						0
#define TRST_I2C_SCL_PIN						1
#define TRST_I2C_PIN_MODE						gpioModeWiredAndPullUpFilter
#define TRST_I2C_PIN_DIR						1

/// @cond hidden

static uint16_t efm_i2c_init(void);

//_STATIC_H volatile uint32_t g_entry_count = 0;
_STATIC_H pal_i2c_t * gp_pal_i2c_current_ctx;

/**< OPTIGAâ„¢ Trust m I2C module queue. */
QueueHandle_t trustx_i2cresult_queue;
TaskHandle_t xIicCallbackTaskHandle = NULL;
SemaphoreHandle_t xIicSemaphoreHandle;

typedef struct i2c_result {
	/// Pointer to store upper layer callback context (For example: Ifx i2c context)
	pal_i2c_t * i2c_ctx;
	/// I2C Transmission result (e.g. PAL_I2C_EVENT_SUCCESS)
	uint16_t i2c_result;
}i2c_result_t;

/* Hardware layer - i2c in master mode */
I2C_Init_TypeDef i2cInit = I2C_INIT_DEFAULT;

//lint --e{715} suppress "This is implemented for overall completion of API"
_STATIC_H pal_status_t pal_i2c_acquire(const void * p_i2c_context)
{
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
	if ( xSemaphoreTakeFromISR(xIicSemaphoreHandle, &xHigherPriorityTaskWoken) == pdTRUE )
		return PAL_STATUS_SUCCESS;
	else
		return PAL_STATUS_FAILURE;
}

//lint --e{715} suppress "The unused p_i2c_context variable is kept for future enhancements"
_STATIC_H void pal_i2c_release(const void * p_i2c_context)
{
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;

	xSemaphoreGiveFromISR(xIicSemaphoreHandle, &xHigherPriorityTaskWoken);
}
/// @endcond

void invoke_upper_layer_callback (const pal_i2c_t * p_pal_i2c_ctx, optiga_lib_status_t event)
{
    upper_layer_callback_t upper_layer_handler;
    //lint --e{611} suppress "void* function pointer is type casted to upper_layer_callback_t type"
    upper_layer_handler = (upper_layer_callback_t)p_pal_i2c_ctx->upper_layer_event_handler;

    upper_layer_handler(p_pal_i2c_ctx->p_upper_layer_ctx, event);

    //Release I2C Bus
    pal_i2c_release(p_pal_i2c_ctx->p_upper_layer_ctx);
}

/// @cond hidden

// !!!OPTIGA_LIB_PORTING_REQUIRED
// The next 5 functions are required only in case you have interrupt based i2c implementation
void i2c_master_end_of_transmit_callback(void)
{
	i2c_result_t i2_result;
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;

	i2_result.i2c_ctx = gp_pal_i2c_current_ctx;
	i2_result.i2c_result = PAL_I2C_EVENT_SUCCESS;

    /*
     * You cann't call callback from the timer callback, this might lead to a corruption
     * Use queues instead to activate corresponding handler
     * */
	xQueueSendFromISR( trustx_i2cresult_queue, ( void * ) &i2_result, &xHigherPriorityTaskWoken );
    //invoke_upper_layer_callback(gp_pal_i2c_current_ctx, PAL_I2C_EVENT_SUCCESS);
}

void i2c_master_end_of_receive_callback(void)
{
	i2c_result_t i2_result;
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;

	i2_result.i2c_ctx = gp_pal_i2c_current_ctx;
	i2_result.i2c_result = PAL_I2C_EVENT_SUCCESS;

    /*
     * You cann't call callback from the timer callback, this might lead to a corruption
     * Use queues instead to activate corresponding handler
     * */
	xQueueSendFromISR( trustx_i2cresult_queue, ( void * ) &i2_result, &xHigherPriorityTaskWoken );
    //invoke_upper_layer_callback(gp_pal_i2c_current_ctx, PAL_I2C_EVENT_SUCCESS);
}

void i2c_master_error_detected_callback(void)
{
    invoke_upper_layer_callback(gp_pal_i2c_current_ctx, PAL_I2C_EVENT_ERROR);
}

void i2c_master_nack_received_callback(void)
{
    i2c_master_error_detected_callback();
}

void i2c_master_arbitration_lost_callback(void)
{
    i2c_master_error_detected_callback();
}
/// @endcond

void i2c_result_handler( void * pvParameters )
{
	i2c_result_t i2_result;

	do {
		if( xQueueReceive( trustx_i2cresult_queue, &( i2_result ), ( TickType_t ) portMAX_DELAY ) )
		{
			invoke_upper_layer_callback(i2_result.i2c_ctx, i2_result.i2c_result);
		}
	} while(1);

	vTaskDelete( NULL );
}

pal_status_t pal_i2c_init(const pal_i2c_t * p_i2c_context)
{
	uint16_t status = PAL_STATUS_FAILURE;
	if (xIicCallbackTaskHandle == NULL)
	{
			status = efm_i2c_init();

			/* Create the handler for the callbacks. */
			xTaskCreate( i2c_result_handler,       /* Function that implements the task. */
						"TrstI2CXHndlr",          /* Text name for the task. */
						configMINIMAL_STACK_SIZE,      /* Stack size in words, not bytes. */
						NULL,    /* Parameter passed into the task. */
						tskIDLE_PRIORITY,/* Priority at which the task is created. */
						&xIicCallbackTaskHandle );      /* Used to pass out the created task's handle. */

			/* Create a queue for results. Not more than 2 interrupts one by one are expected*/
			trustx_i2cresult_queue = xQueueCreate( 2, sizeof( i2c_result_t ) );

			pal_i2c_release(p_i2c_context);
	}
	else
	{
		// Seems like the task has been started already
		status = PAL_STATUS_SUCCESS;
	}

    return status;
}

pal_status_t pal_i2c_deinit(const pal_i2c_t * p_i2c_context)
{
    if ( xIicCallbackTaskHandle != NULL)
        vTaskDelete(xIicCallbackTaskHandle);

    /*FIXME : i2c_deinit*/

    pal_i2c_acquire(p_i2c_context);

    vSemaphoreDelete(xIicSemaphoreHandle);

    return PAL_STATUS_SUCCESS;

}

pal_status_t pal_i2c_write(pal_i2c_t * p_i2c_context, uint8_t * p_data, uint16_t length)
{
    pal_status_t status = PAL_STATUS_FAILURE;

    //Acquire the I2C bus before read/write
    if (PAL_STATUS_SUCCESS == pal_i2c_acquire(p_i2c_context))
    {
        gp_pal_i2c_current_ctx = p_i2c_context;
        // Transfer structure
        I2C_TransferSeq_TypeDef i2cTransfer;
        I2C_TransferReturn_TypeDef result;

        // Initializing I2C transfer
        i2cTransfer.addr          = p_i2c_context->slave_address << 1;
        i2cTransfer.flags         = I2C_FLAG_WRITE;
        i2cTransfer.buf[0].data   = p_data;
        i2cTransfer.buf[0].len    = length;

        result = I2C_TransferInit(TRST_I2C_INSTANCE, &i2cTransfer);

        /* BUYS WAIT LOOP */
        /*RUTVIJ : TODO timeout wait */
        while (result == i2cTransferInProgress)
        {
        	result = I2C_Transfer(TRST_I2C_INSTANCE);
        }

        ((upper_layer_callback_t)(p_i2c_context->upper_layer_event_handler))
        												(p_i2c_context->p_upper_layer_ctx , PAL_I2C_EVENT_SUCCESS);
        status = PAL_STATUS_SUCCESS;
    }
    else
    {
        status = PAL_STATUS_I2C_BUSY;

        ((upper_layer_callback_t)(p_i2c_context->upper_layer_event_handler))
                                                        (p_i2c_context->p_upper_layer_ctx , PAL_I2C_EVENT_BUSY);
    }
    return status;
}

pal_status_t pal_i2c_read(pal_i2c_t * p_i2c_context, uint8_t * p_data, uint16_t length)
{
    pal_status_t status = PAL_STATUS_FAILURE;
    I2C_TransferSeq_TypeDef    seq;
    I2C_TransferReturn_TypeDef ret;
    /* Acuirq the I2C bus */
    if (PAL_STATUS_SUCCESS == pal_i2c_acquire(p_i2c_context))
    {
        gp_pal_i2c_current_ctx = p_i2c_context;
        seq.addr  = p_i2c_context->slave_address << 1;
        seq.flags = I2C_FLAG_READ;
        /* Select location/length of data to be read */
        seq.buf[0].data = p_data;
        seq.buf[0].len  = length;

        ret = I2C_TransferInit(TRST_I2C_INSTANCE, &seq);

        if (ret != i2cTransferDone)
        {
            ((upper_layer_callback_t)(p_i2c_context->upper_layer_event_handler))
                                                       (p_i2c_context->p_upper_layer_ctx , PAL_I2C_EVENT_ERROR);


            pal_i2c_release((void * )p_i2c_context);
        }
        else
        {
        	((upper_layer_callback_t)(p_i2c_context->upper_layer_event_handler))
        												(p_i2c_context->p_upper_layer_ctx , PAL_I2C_EVENT_SUCCESS);
            status = PAL_STATUS_SUCCESS;
        }
    }
    else
    {
        status = PAL_STATUS_I2C_BUSY;
        ((upper_layer_callback_t)(p_i2c_context->upper_layer_event_handler))
                                                        (p_i2c_context->p_upper_layer_ctx , PAL_I2C_EVENT_BUSY);
    }
    return status;
}

pal_status_t pal_i2c_set_bitrate(const pal_i2c_t * p_i2c_context, uint16_t bitrate)
{
    pal_status_t return_status = PAL_STATUS_FAILURE;
    optiga_lib_status_t event = PAL_I2C_EVENT_ERROR;

    //Acquire the I2C bus before setting the bitrate
    if (PAL_STATUS_SUCCESS == pal_i2c_acquire(p_i2c_context))
    {
        // If the user provided bitrate is greater than the I2C master hardware maximum supported value,
        // set the I2C master to its maximum supported value.
        if (bitrate > PAL_I2C_MASTER_MAX_BITRATE)
        {
            bitrate = PAL_I2C_MASTER_MAX_BITRATE;
        }
        /*FIXME :only standard frq supported , support for FAST frq to provide */
        I2C_BusFreqSet(	TRST_I2C_INSTANCE,
        				0,
						bitrate,
						i2cClockHLRStandard);

        return_status = PAL_STATUS_SUCCESS;
        event = PAL_I2C_EVENT_SUCCESS;
    }
    else
    {
        return_status = PAL_STATUS_I2C_BUSY;
        event = PAL_I2C_EVENT_BUSY;
    }
    if (0 != p_i2c_context->upper_layer_event_handler)
    {
        //lint --e{611} suppress "void* function pointer is type casted to upper_layer_callback_t type"
        ((callback_handler_t)(p_i2c_context->upper_layer_event_handler))(p_i2c_context->p_upper_layer_ctx , event);
    }
    //Release I2C Bus if its acquired 
    if (PAL_STATUS_I2C_BUSY != return_status)
    {
        pal_i2c_release((void * )p_i2c_context);
    }
    return return_status;
}


/*-------------------- static middlelayer functions ----------*/
static uint16_t efm_i2c_init(void)
{
		uint16_t ret = PAL_STATUS_SUCCESS;
		// Use ~400khz SCK
		i2cInit.freq = PAL_I2C_MASTER_MAX_BITRATE;

		CMU_ClockEnable(PERI_CLK, true);
		CMU_ClockEnable(TRST_I2C_PORT_CLK, true);
		// Using PC0 (SDA) and PC1 (SCL)
		GPIO_PinModeSet(TRST_I2C_PORT,
						TRST_I2C_SDA_PIN,
						TRST_I2C_PIN_MODE,
						TRST_I2C_PIN_DIR);

		GPIO_PinModeSet(TRST_I2C_PORT,
						TRST_I2C_SCL_PIN,
						TRST_I2C_PIN_MODE,
						TRST_I2C_PIN_DIR);

		/* In some situations, after a reset during an I2C transfer, the slave
			device may be left in an unknown state. Send 9 clock pulses to
			set slave in a defined state. */
		uint8_t i = 0;
		for (i = 0; i < 9; i++) {
			GPIO_PinOutSet(TRST_I2C_PORT, TRST_I2C_SCL_PIN);
			GPIO_PinOutClear(TRST_I2C_PORT, TRST_I2C_SCL_PIN);
		}

		/* Enable pins and set location */
		TRST_I2C_INSTANCE->ROUTEPEN = I2C_ROUTEPEN_SDAPEN |
										I2C_ROUTEPEN_SCLPEN;
		TRST_I2C_INSTANCE->ROUTELOC0 = (TRST_I2C_INSTANCE->ROUTELOC0 &
										(~_I2C_ROUTELOC0_SDALOC_MASK)) |
												I2C_ROUTELOC0_SDALOC_LOC4;
		TRST_I2C_INSTANCE->ROUTELOC0 = (TRST_I2C_INSTANCE->ROUTELOC0 &
										(~_I2C_ROUTELOC0_SCLLOC_MASK)) |
												I2C_ROUTELOC0_SCLLOC_LOC4;
		// Initializing the I2C
		I2C_Init(I2C0, &i2cInit);
		return ret;
}
/**
* @}
*/
