// Seed: 170422818
module module_0 (
    input  uwire id_0,
    input  tri1  id_1,
    output uwire id_2,
    input  wor   id_3,
    input  uwire id_4,
    output wand  id_5,
    input  tri0  id_6,
    output wor   id_7
);
  assign module_1.id_1 = 0;
  logic id_9;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd99,
    parameter id_1 = 32'd11,
    parameter id_8 = 32'd27
) (
    input tri0 _id_0,
    input tri1 _id_1,
    input wor id_2,
    output supply1 id_3,
    output tri1 id_4,
    output tri0 id_5,
    input tri0 id_6,
    output wire id_7,
    input wand _id_8,
    input tri0 id_9,
    input supply0 id_10
);
  wire [id_1  >  id_8 : id_0] id_12, id_13;
  assign id_5 = -1 == 1;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_4,
      id_9,
      id_9,
      id_5,
      id_6,
      id_4
  );
endmodule
