module wideexpr_00439(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = $signed((({3{+(4'b1101)}})<<<(s3))>>>((ctrl[1]?(-($signed(((2'sb11)-(5'sb11110))>>((1'sb0)|(s2)))))<<<((ctrl[1]?((+(s1))>>((ctrl[2]?3'sb001:s4)))>>>(((5'sb10010)&(3'sb000))&((ctrl[4]?s6:s3))):(ctrl[4]?(ctrl[3]?(3'sb011)<<<(4'sb0000):(s5)>>(s3)):((4'sb1101)>>(1'sb0))<<<(u0)))):$signed(((ctrl[3]?+((1'b1)>>(u7)):(ctrl[6]?(2'sb00)^~(s2):s0)))>>>(~^((s1)>>>((s3)^~(4'b1101))))))));
  assign y1 = $signed(((ctrl[6]?+((6'sb000101)+($signed($signed(((ctrl[1]?4'sb1101:2'sb00))==(+(1'sb0)))))):6'sb100001))<<<((ctrl[2]?((s4)>=($signed(+(2'sb01))))<<<(((ctrl[3]?(~|($signed(3'sb111)))<<(4'sb1010):((ctrl[7]?(u3)<<<(2'sb00):{1{s2}}))-({2{~^(4'sb0011)}})))+({$signed(({4{s5}})>((ctrl[4]?4'b0000:6'sb001010))),(6'b110010)^(u1),(ctrl[4]?(ctrl[7]?$signed(2'b10):$signed(s7)):(ctrl[2]?1'sb1:(s1)<<(5'sb11100)))})):-((5'sb01011)<<<(u5)))));
  assign y2 = $signed({u0,{1{(ctrl[2]?|(2'b11):4'sb0100)}},{3{({2{3'b000}})>>((4'b0100)>>>(2'sb11))}},s6});
  assign y3 = -(u1);
  assign y4 = +($signed(s0));
  assign y5 = ((ctrl[2]?(4'sb1111)^~(s1):(((ctrl[1]?2'sb10:s6))<<((ctrl[6]?1'sb0:s3)))>>>(s0)))&($signed((((ctrl[5]?1'b1:3'sb110))<<<((1'sb0)>=(4'sb0110)))<<<((ctrl[5]?(ctrl[5]?2'sb10:s2):&(s4)))));
  assign y6 = {4{{1{(ctrl[7]?(((2'sb11)|(s1))|(-(2'sb11)))!=((-({3{(1'sb1)>>(s3)}}))|((ctrl[6]?$signed({s7,s4,4'b1000}):$signed($signed(1'b0))))):-(+((ctrl[1]?(ctrl[3]?(ctrl[5]?s1:6'sb010000):(s5)>>>(6'sb001010)):+(5'sb01011)))))}}}};
  assign y7 = ((ctrl[2]?4'sb1101:((ctrl[1]?1'sb0:-((u7)|(^({u0,1'b1})))))+(s6)))>>>(((ctrl[1]?(($signed(s0))&(s1))^(s7):((($signed({1{u1}}))+((-(1'sb1))|(+(4'sb1110))))>>>((ctrl[4]?({3{1'sb1}})^~($signed(s1)):(3'sb010)<<((ctrl[6]?s4:s6)))))<<<(((s2)<<<(s4))==(3'sb000))))|(2'sb10));
endmodule
