TSTDAT   DSECT        test DSECT
* every possible data-type                                    len  ilen
TSTTYPC  DS    C     X'00' = character                         2     1
TSTTYPX  DS    X     X'04' = hexadecimal or pure DBCS (G-type) 2     1
TSTTYPB  DS    B     X'08' = binary                            2     1
TSTTYPF  DS    F     X'10' = fixed point, full                 1  S  4
TSTTYPH  DS    H     X'14' = fixed point, half                 1  S  2
TSTTYPE  DS    E     X'18' = floating point, short             1  S  4
TSTTYPD  DS    D     X'1C' = floating point, long              1  S  8
TSTTYPA  DS    A     X'20' = A-type or Q-type data             1     4
TSTTYPY  DS    Y     X'24' = Y-type data                       1     2
TSTTYPS  DS    S     X'28' = S-type data                       1     2
TSTTYPV  DS    V     X'2C' = V-type data                       1     4
TSTTYPP  DS    P     X'30' = packed decimal                    1  S  1
TSTTYPZ  DS    Z     X'34' = zoned decimal                     1  S  1
TSTTYPL  DS    L     X'38' = floating point, extended          1    16
*
         ORG   TSTDAT               back to start of dsect
TST2     DS    X                    ) implicit
TST3     DS    L                    )   space
TST4     DS    Z                    more implicit space
TST5     CCW   0,0,0,0              and a CCW
TSTBR    BR    14                   try an instruction
         DS    C                    and another
TSTLA    LA    0,0                  on an odd margin
         ORG   ,                    reset origin
TST6     DS    0X                   and see where we are
*
TEST5    START
         EXTRN STRONG
         WXTRN WEAK
         EXTRN NOTREF               not used anywhere
         ENTRY ENTR1
         BALR 12,0
         USING *,12
         CLI   C+1,X'04'            gen equate table at end of listing
C        AXR   F0,F4                36    RR  Add Normalized Extended
         ADR   F0,F4                2A    RR  Add Normalized Long (c)
         AD    F0,2(0,1)            6A    RX  Add Normalized Long (c)
         AER   F0,F4                3A    RR  Add Normalized Short (c)
         AE    F0,23(0,1)           7A    RX  Add Normalized Short (c)
         AWR   F0,F4                2E    RR  Add Unnormalized Long (c)
         AW    F0,123(0,1)          6E    RX  Add Unnormalized Long (c)
         AUR   F0,F4                3E    RR  Add Unnormalized Short (c
         AU    F0,2(0,15)           7E    RX  Add Unnormalized Short (c
         CDR   F0,F4                29    RR  Compare Long (c)
         CD    F0,23(0,15)          69    RX  Compare Long (c)
         CER   F0,F4                39    RR  Compare Short (c)
         CE    F0,123(0,15)         79    RX  Compare Short (c)
         DXR   F0,F4                B22D  RRE Divide (extended)
         DDR   F0,F4                2D    RR  Divide Long (c)
         DD    F0,2(2,1)            6D    RX  Divide Long (c)
         DER   F0,F4                3D    RR  Divide Short (c)
         DE    F0,23(2,1)           7D    RX  Divide Short (c)
         HDR   F0,F4                24    RR  Halve Long
         HER   F0,F4                34    RR  Halve Short
         LTDR  F0,F4                22    RR  Load and Test Long (c)
         LTER  F0,F4                32    RR  Load and Test Short (c)
         LCDR  F0,F4                23    RR  Load Complement Long (c)
         LCER  F0,F4                33    RR  Load Complement Short (c)
         LDR   F0,F4                28    RR  Load Long
         LD    F0,123(2,1)          68    RX  Load Long
         LNDR  F0,F4                21    RR  Load Negative Long (c)
         LNER  F0,F4                31    RR  Load Negative Short (c)
         LPDR  F0,F4                20    RR  Load Positive Long (c)
         LPER  F0,F4                30    RR  Load Positive Short (c)
         LRDR  F0,F4                25    RR  Load Rounded, Ext. to L.
         LRER  F0,F4                35    RR  Load Rounded, Long to S.
         LER   F0,F4                38    RR  Load Short
         LE    F0,2(2,15)           78    RX  Load Short
         MXR   F0,F4                26    RR  Multiply, Extended
         MDR   F0,F4                2C    RR  Multiply Long
         MD    F0,23(2,15)          6C    RX  Multiply Long
         MXDR  F0,F4                27    RR  Multiply, Long to Ext.
         MXD   F0,123(2,15)         67    RX  Multiply, Long to Ext.
         MER   F0,F4                3C    RR  Multiply Short to Long
         ME    F0,2(11,5)           7C    RX  Multiply Short to Long
         SQDR  F4,F0           new  B244  RRE Square Root (long)
         SQER  F0,F4           new  B245  RRE Square Root (short)
         STD   F0,23(11,5)          60    RX  Store (long)
         STE   F0,123(11,5)         70    RX  Store (short)
         SXR   F0,F4                37    RR  Subtract Normalized (ext.
         SDR   F0,F4                2B    RR  Subtract Normalized Long
         SD    F0,2(11,15)          6B    RX  Subtract Normalized Long
         SER   F0,F4                3B    RR  Subtract Normalized Short
         SE    F0,23(11,15)         7B    RX  Subtract Normalized Short
         SWR   F0,F4                2F    RR  Subtract Unnormlzd, Long
         SW    F0,123(11,15)        6F    RX  Subtract Unnormlzd, Long
         SUR   F0,F4                3F    RR  Subtract Unnormlzd, Short
         SU    F0,1234(0,5)         7F    RX  Subtract Unnormlzd, Short
         AR    R0,R4                1A    RR  Add (c)
         A     R1,1234(2,5)         5A    RX  Add (c)
         AP    2(3,1),2(2,5)        FA    SS2 Add Decimal (c)
         AH    R1,1234(2,15)        4A    RX  Add Halfword (c)
         ALR   R1,R12               1E    RR  Add Logical (c)
         AL    R1,1234(12,5)        5E    RX  Add Logical (c)
         NR    R11,R2               14    RR  AND (c)
         N     R1,1234(12,15)       54    RX  AND (c)
         NI    2(1),x'08'           94    SI  AND (immediate) (c)
         NC    21(3,11),23(2)       D4    SS  AND (character) (c)
         BALR  R1,R2                05    RR  Branch and Link
         BALR  R3,R0                05    RR  Branch and Link
         BAL   11,1234(12,15)       45    RX  Branch and Link
         BASR  R1,R2                0D    RR  Branch and Save
         BASR  R4,R0                0D    RR  Branch and Save
         BAS   R1,23(2,15)          4D    RX  Branch and Save
         BASSM R1,R2                0C    RR  Branch and Save and Set M
         BASSM R5,R0                0C    RR  Branch and Save and Set M
         BSM   R1,2                 0B    RR  Branch and Set Mode
         BSM   R6,0                 0B    RR  Branch and Set Mode
         BAKR  1,12                 B240  RRE Branch and Stack
         BAKR  14,0                 B240  RRE Branch and Stack
         BSG   11,2            new  B258  RRE Branch in Subspace Group
         NOPR  1                              No OPeration
         BCR   12,R2                07    RR  Branch on Condition
         BR    14                             unconditional Branch
         NOPR  0                              No OPeration
         BCR   12,R0                07    RR  Branch on Condition
         BR    0                              Serialise CPU
         NOP   12(2,3)                        No OPeration
         BC    12,23(2,15)          47    RX  Branch on Condition
         B     2(1)                           unconditional Branch
         BCTR  R1,R2                06    RR  Branch on Count
         BCTR  R7,0                 06    RR  Decrement Register
         BCT   R1,23(2,15)          46    RX  Branch on Count
         BXH   R1,R3,2(5)           86    RS  Branch Index High
         BXLE  R1,R3,23(5)          87    RS  Br. Index Low/Equal
*        CLRCH 23(15)          old  9F01  S   Clear Channel (c,p)
*        CLRIO 23(15)          old  9D01  S   Clear I/O (c,p)
         CSCH  23(15)               B230  S   Clear Subchannel (c,p)
         CR    R11,R12              19    RR  Compare (c)
         C     R1,23(2,15)          59    RX  Compare (c)
         CDS   R2,R4,132(5)         BB    RS  Compare Double & Swap (c)
         CFC   23(15)               B21A  S   Compare and Form Codeword
         CP    2(3,11),3(2,5)       F9    SS2 Compare Decimal (c)
         CS    11,R3,2(5)           BA    RS  Compare & Swap (c)
         CH    R1,23(2,15)          49    RX  Compare Halfword (c)
         CKSM  11,12                B241  RRE Checksum (c)
         CLR   R1,R2                15    RR  Compare Logical (c)
         CL    R1,23(2,15)          55    RX  Compare Logical (c)
         CLC   21(32,11),23(2)      D5    SS  Compare Logical (c)
         CLI   21(1),x'00'          95    SI  Compare Logical (c)
         CLM   11,3,23(15)          BD    RS  Compare Logical/Mask (c)
         CLCL  R0,R2                0F    RR  Compare Logical Long (c)
         CLST  R1,R2           new  B25D  RRE Compare Logical String (c
         CUSE  R0,R2           new  B257  RRE Compare Unitl Substring E
*        CONCS 23(15)          old  1500  S   Connect Channel Set (c,p)
         CVB   R1,23(2,15)          4F    RX  Convert to Binary
         CVD   R1,23(2,15)          4E    RX  Convert to Decimal
         CPYA  R1,R2                B2D4  RRE Copy Access
*        DISCS 23(15)          old  1501  S   Disconnect Channel Set (c
         DR    R0,R2                1D    RR  Divide
         D     R0,23(2,15)          5D    RX  Divide
         DP    21(3,11),23(2,15)    FD    SS2 Divide Decimal
         ED    21(3,11),23(2)       DE    SS  Edit (c)
         EDMK  21(3,11),23(2)       DF    SS  Edit and Mark (c)
         XR    R1,R2                17    RR  Exclusive OR (c)
         X     R1,23(2,15)          57    RX  Exclusive OR (c)
         XC    21(123,11),23(2)     D7    SS  Exclusive OR (character)
         XI    121(1),X'F8'         97    SI  Exclusive OR (immediate)
         EX    R1,23(2,15)          44    RX  Execute
         EAR   R1,R2                B24F  RRE Extract Access
         EPAR  R1                   B226  RRE Extract Primary ASN (s)
         ESAR  R1                   B227  RRE Extract Secondary ASN (s)
         EREG  R1,R2                B249  RRE Extract Stacked Registers
         ESTA  R2,R3                B24A  RRE Extract Stacked State (c)
*        HDV   23(15)          old  9E01  S   Halt Device (c,p)
*        HIO   23(15)          old  9E00  S   Halt I/O (c,p)
         HSCH  23(15)               B231  S   Halt Subchannel (c)
         IAC   R1                   B224  RRE Insert Addr Space Ctl (c,
         IC    R1,A                 43    RX  Insert Character
         ICM   11,R3,123(5)         BF    RS  Insert Chars. Under Mask
         IPM   R1                   B222  RRE Insert Program Mask
         IPK                        B20B  S   Insert PSW Key (s)
*        ISK   R1,R2           old  09    RR  Insert Storage Key (p)
         ISKE  R1,R2                B229  RRE Insert Storage Key Extd.
         IVSK  R1,R2                B223  RRE Insert Virt. Stor. Key (s
         IPTE  R1,R2                B221  RRE Invalidate Ptbl. Entry (p
         LR    R1,R2                18    RR  Load
         L     R1,28(2,15)          58    RX  Load
         LAM   1,13,2(5)            9A    RS  Load Access Multiple
         LA    R1,30(2,15)          41    RX  Load Address
         LAE   R1,31(2,15)          51    RX  Load Address Extended
         LASP  21(1),23(5)          E500  SSE Load Addr. Space Parm. (c
         LTR   R1,R2                12    RR  Load and Test (c)
         LCR   R1,R2                13    RR  Load Complement (c)
         LCTL  1,13,23(5)           B7    RS  Load Control (p)
         LH    R1,23(2,15)          48    RX  Load Halfword
         LM    1,13,123(5)          98    RS  Load Multiple
         LNR   R1,R2                11    RR  Load Negative (c)
         LPR   R1,R2                10    RR  Load Positive (c)
         LPSW  A                    82    SI  Load PSW (n,p)
         LPSW  8(1)                 82    SI  Load PSW (n,p)
         LPSW  4095(15)             82    SI  Load PSW (n,p)
         LRA   R1,23(2,15)          11    RX  Load Real Address (c,p)
         LURA  R1,R2                B24B  RRE Load Using Real Address (
         MSTA  R2                   B247  RRE Modify Stacked State
         MSCH  23(15)               B232  S   Modify Subchannel (c,p)
         MC    1(11),x'08'          AF    SI  Monitor Call
         MVI   12(11),x'FF'         92    SI  Move (immediate)
         MVC   21(256,11),23(15)    D2    SS  Move (character)
         MVCIN 3210(255,11),1234(15)  E8  SS  Move Inverse
         MVCL  R0,R2                0E    RR  Move Long (c)
         MVN   21(3,11),23(15)      D2    SS  Move Numerics
         MVPG  R1,R2           new  B254  RRE Move Page (facility 1) (c
*        MVPG  R1,R2           new  B254  RRE Move Page (facility 2) (c
         MVST  R1,R2           new  B255  RRE Move String
         MVCP  21(3,11),23(15),R3   DA    SS3 Move to Primary (c,s)
         MVCS  21(3,11),23(15),R13  DB    SS3 Move to Secondary (c,s)
         MVCDK 21(11),23(15)        E50F  SSE Move with Destination Key
         MVCSK 321(11),123(15)      E50E  SSE Move with Source Key
         MVCK  21(3,11),23(15),R3   D9    SS3 Move with Key (c,s)
         MVO   21(3,11),23(15)      F1    SS  Move with Offset
         MVZ   21(3,11),23(15)      D3    SS  Move Zones
         MR    R0,R2                1C    RR  Multiply
         M     R0,23(2,15)          5C    RX  Multiply
         MP    321(13,11),123(12,15) FC   SS2 Multiply Decimal
         MH    R1,23(2,15)          4C    RX  Multiply Halfword
         OR    R1,R2                16    RR  OR (c)
         O     R1,23(2,15)          56    RX  OR (c)
         OI    4095(11),x'08'       96    SI  OR (immediate) (c)
         OC    21(3,11),23(15)      D6    SS  OR (character) (c)
         PACK  1234(16,11),1234(16,15) F2 SS2 Pack
         PC    23(15)               B218  S   Program Call (s)
         PLO   1,4(1),3,8(5)        EE    SS  Perform Locked Operation
         PLO   1,32(1),3,24(15)     EE    SS  Perform Locked Operation
         PLO   1,132(1),3,124(15)   EE    SS  Perform Locked Operation
         PLO   1,1232(1),3,1236(15) EE    SS  Perform Locked Operation
         PLO   13,8(11),13,4(15)    EE    SS  Perform Locked Operation
         PLO   13,32(11),13,24(15)  EE    SS  Perform Locked Operation
         PLO   13,132(11),13,124(15) EE   SS  Perform Locked Operation
         PLO   13,1232(11),13,1236(15) EE SS  Perform Locked Operation
         PLO   1,A,3,1232(15)       EE    SS  Perform Locked Operation
         PLO   1,1232(1),3,A        EE    SS  Perform Locked Operation
         PLO   1,A,3,D              EE    SS  Perform Locked Operation
         PR                         0101  E   Program Return
         PT    R1,R2                B228  RRE Program Transfer (s)
         PALB                       B248  RRE Purge ALB (p)
         PTLB                       B20D  S   Purge TLB (p)
*        RDD   21(11),x'08'    old  85    SI  Read Direct (p)
         RCHP  23(15)               B23B  S   Reset Channel Path (c,p)
*        RRB   23(15)          old  1513  S   Reset Reference Bit (c,p)
         RRBE  R1,R2                B22A  RRE Reset Ref. Bit Ext. (c,p)
*        RIO   23(15)          old  9C02  S   Resume I/O (c,p)
         RSCH  23(15)               B238  S   Resume Subchannel (c,p)
         SRST  R1,R2           new  B25E  RRE Search String (c)
         SAR   R1,R2                B24E  RRE Set Access
         SAL   23(15)               B237  S   Set Address Limit (p)
         SACF  23(15)          new  B279  S   Set Addr. Space Cntl Fast
         SAC   23(15)               B219  S   Set Addr. Space Control (
         SCHM  23(15)          XA   B23C  S   Set Channel Monitor (p)
         SCK   23(15)               B204  S   Set Clock (c,p)
         SCKC  23(15)               B206  S   Set Clock Comparator (p)
         SPT   23(15)               B208  S   Set CPU Timer (p)
         SPX   23(15)               B210  S   Set Prefix (p)
         SPM   R1                   04    RR  Set Program Mask (n)
         SPM   R11                  04    RR  Set Program Mask (n)
         SPKA  23(15)               B20A  S   Set PSW Key from Address
         SSAR  R1                   B225  RRE Set Secondary ASN (s)
*        SSK   R1,R2           old  08    RR  Set Storage Key (p)
         SSKE  R1,R2                B22B  RRE Set Storage Key Extended
         SSM   23(15)               80    S   Set System Mask (p)
         SRP   1(3,1),3(2),0        F0    SS  Shift and Round Decimal
         SRP   21(3,1),3(2),1       F0    SS  Shift and Round Decimal
         SRP   321(3,1),3(2),2      F0    SS  Shift and Round Decimal
         SRP   1234(3,1),3(2),3     F0    SS  Shift and Round Decimal
         SRP   2(3,11),23(2),4      F0    SS  Shift and Round Decimal
         SRP   12(3,11),23(2),5     F0    SS  Shift and Round Decimal
         SRP   123(3,11),23(2),6    F0    SS  Shift and Round Decimal
         SRP   1234(3,11),23(2),7   F0    SS  Shift and Round Decimal
         SRP   21(3,11),2(13),8     F0    SS  Shift and Round Decimal
         SRP   21(3,11),23(13),9    F0    SS  Shift and Round Decimal
         SRP   21(3,11),1234(13),9  F0    SS  Shift and Round Decimal
         SRP   321(3,11),1234(13),9  F0   SS  Shift and Round Decimal
         SRP   1234(13,11),1234(13),9  F0 SS  Shift and Round Decimal
         SLDA  R0,2(0)              8F    RS1 Shift Left Double (c)
         SLDL  R0,23(0)             8D    RS1 Shift Left Double Logical
         SLA   R1,123(0)            8B    RS1 Shift Left Single (c)
         SLA   R1,1234(0)           8B    RS1 Shift Left Single (c)
         SLL   R1,2(5)              89    RS1 Shift Left Single Logical
         SRDA  R0,23(5)             8E    RS1 Shift Right Double (c)
         SRDL  R0,123(5)            8C    RS1 Shift Right Double Logica
         SRDL  R0,1234(5)           8C    RS1 Shift Right Double Logica
         SRA   R1,2(15)             8A    RS1 Shift Right Single (c)
         SRL   R1,23(15)            88    RS1 Shift Right Single Logica
         SRL   R1,123(15)           88    RS1 Shift Right Single Logica
         SRL   R1,1234(15)          88    RS1 Shift Right Single Logica
         SLDA  10,2(0)              8F    RS1 Shift Left Double (c)
         SLDL  10,23(0)             8D    RS1 Shift Left Double Logical
         SLA   11,123(0)            8B    RS1 Shift Left Single (c)
         SLA   11,1234(0)           8B    RS1 Shift Left Single (c)
         SLL   11,2(5)              89    RS1 Shift Left Single Logical
         SRDA  10,23(5)             8E    RS1 Shift Right Double (c)
         SRDL  10,123(5)            8C    RS1 Shift Right Double Logica
         SRDL  10,1234(5)           8C    RS1 Shift Right Double Logica
         SRA   11,2(15)             8A    RS1 Shift Right Single (c)
         SRL   11,23(15)            88    RS1 Shift Right Single Logica
         SRL   11,123(15)           88    RS1 Shift Right Single Logica
         SRL   11,1234(15)          88    RS1 Shift Right Single Logica
         SIGP  R1,R3,1234(5)        AE    RS  Signal Processor (c,p)
*        SIO   23(15)          old  9C00  S   Start I/O (c,p)
*        SIOF  23(15)          old  9C01  S   Start I/O Fast Release (c
         SSCH  23(15)               B233  S   Start Subchannel (c,p)
         ST    R1,23(2,15)          50    RX  Store
*        STIDC 23(15)          old  B203  S   Store Channel ID (c,p)
         STAM  R1,R3,1234(15)       9B    RS  Store Access Multiple
         STCPS 23(15)               B23A  S   Store Channel Path Status
         STCRW 23(15)               B239  S   Store ChanelL Report Word
         STC   R1,23(2,15)          42    RX  Store Character
         STCM  R1,B'0101',123(15)   BE    RS  Store Characters under Ma
         STCK  23(15)               B205  S   Store Clock (c)
         STCKC 23(15)               B207  S   Store Clock Comparator (p
         STCTL R1,13,123(15)        B6    RS  Store Control (p)
         STAP  23(15)               B212  S   Store CPU Address (p)
         STIDP 23(15)               B202  S   Store CPU ID (p)
         STPT  23(15)               B209  S   Store CPU Timer (p)
         STH   R1,23(2,15)          40    RX  Store Halfword
         STM   11,13,123(15)        90    RS  Store Multiple
         STPX  23(15)               B211  S   Store Prefix (p)
         STSCH 23(15)               B234  S   Store Subchannel (c,p)
         STNSM 121(11),x'F8'        AC    SI  Store Then AND Sys. Mask
         STOSM 4095(1),x'00'        AD    SI  Store Then OR Sys. Mask (
         STURA R1,R2                B246  RRE Store Using Real Address
         SR    R1,R2                1B    RR  Subtract Register (c)
         S     R1,23(2,15)          5B    RX  Subtract (c)
         SP    1234(16,11),1234(16,15) FB SS2 Subtract Decimal (c)
         SH    R1,23(2,15)          4B    RX  Subtract Halfword (c)
         SLR   R1,R2                1F    RR  Subtract Logical (c)
         SL    R1,0(2,15)           5F    RX  Subtract Logical (c)
         SVC   120                  0A    RR  Supervisor Call
         TAR   R1,R2                B24C  RRE Test Access (c)
         TS    23(15)               93    S   Test and Set (c)
         TB    R1,R2                B22C  RRE Test Block (c,p)
*        TIO   23(15)          old  9D00  S   Test I/O (c,p)
         TPI   23(15)               B236  S   Test Pndng Interruption (
         TPROT 4095(11),1234(15)    E501  SSE Test Protection (c,p)
         TSCH  23(15)               B235  S   Test Subchannel (c,p)
         TM    1234(11),x'08'       91    SI  Test under Mask (c)
         TRACE R11,R13,1234(15)     99    RS  Trace (p)
         TR    21(3,11),23(15)      DC    SS  Translate (c)
         TRT   CHAR,23(15)          DD    SS  Translate and Test (c)
         UNPK  21(3,11),23(2,15)    F3    SS2 Unpack
         UPT                        0102  E   Update Tree (c)
*        WRD   21(11),x'08'    old  84    SI  Write Direct (p)
         ZAP   21(15,11),23(12,15)  F8    SS2 Zero and Add Decimal (c)
SVCTAB   DC    256AL2((*-SVCTAB)/2+2560)  every possible SVC
         B     A                    finish with a branch
ENTR1    DS    CL80                 inline dummy storage
         DS    0F                   align on fullword
CHAR     DC    C'CHAR'              text data
LC       DC    C'char'              lower case data
         DC    C'1'                 force 1 slack byte
         DC    H'1'
         DC    C'3'                 force 3 slack bytes
         DC    A(STRONG)            gen EXTRN
         DC    A(ENTR1)             @ entry
         DC    A(WEAK)              gen WXTRN
         DC    V(STRONG)            V @ EXTRN
         DC    V(WEAK)              W @ WXTRN
         DC    V(VCON)              gen VCON
*        DC    A(TEST5)             @ csect
A        DC    D'0'
         DC    C'7'                 force 7 slack bytes
B        DC    D'1'
         DC    A(*)
         DC    C'abcde'             5 byte constant, then DS
D        DS    CL500                trailing dummy storage
         REGEQU                     register equates
         END
