{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 21 22:50:35 2017 " "Info: Processing started: Sat Oct 21 22:50:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab4 -c lab4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab4 -c lab4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch2:inst\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch2:inst\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch2:inst\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch2:inst\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch2:inst\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch2:inst\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch2:inst\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch2:inst\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "gate " "Info: Assuming node \"gate\" is a latch enable. Will not compute fmax for this pin." {  } { { "test.bdf" "" { Schematic "D:/яхтн/lab 4/test.bdf" { { 424 80 248 440 "gate" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_latch2:inst\|lpm_latch:lpm_latch_component\|latches\[3\] INPUT_DATA\[3\] gate 4.382 ns register " "Info: tsu for register \"lpm_latch2:inst\|lpm_latch:lpm_latch_component\|latches\[3\]\" (data pin = \"INPUT_DATA\[3\]\", clock pin = \"gate\") is 4.382 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.038 ns + Longest pin register " "Info: + Longest pin to register delay is 6.038 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns INPUT_DATA\[3\] 1 PIN PIN_Y7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y7; Fanout = 1; PIN Node = 'INPUT_DATA\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT_DATA[3] } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/яхтн/lab 4/test.bdf" { { 408 64 248 424 "INPUT_DATA\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.813 ns) + CELL(0.378 ns) 6.038 ns lpm_latch2:inst\|lpm_latch:lpm_latch_component\|latches\[3\] 2 REG LCCOMB_X29_Y23_N16 1 " "Info: 2: + IC(4.813 ns) + CELL(0.378 ns) = 6.038 ns; Loc. = LCCOMB_X29_Y23_N16; Fanout = 1; REG Node = 'lpm_latch2:inst\|lpm_latch:lpm_latch_component\|latches\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.191 ns" { INPUT_DATA[3] lpm_latch2:inst|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.225 ns ( 20.29 % ) " "Info: Total cell delay = 1.225 ns ( 20.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.813 ns ( 79.71 % ) " "Info: Total interconnect delay = 4.813 ns ( 79.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.038 ns" { INPUT_DATA[3] lpm_latch2:inst|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.038 ns" { INPUT_DATA[3] {} INPUT_DATA[3]~combout {} lpm_latch2:inst|lpm_latch:lpm_latch_component|latches[3] {} } { 0.000ns 0.000ns 4.813ns } { 0.000ns 0.847ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.512 ns + " "Info: + Micro setup delay of destination is 0.512 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "gate destination 2.168 ns - Shortest register " "Info: - Shortest clock path from clock \"gate\" to destination register is 2.168 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns gate 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'gate'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/яхтн/lab 4/test.bdf" { { 424 80 248 440 "gate" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns gate~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'gate~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { gate gate~clkctrl } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/яхтн/lab 4/test.bdf" { { 424 80 248 440 "gate" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.053 ns) 2.168 ns lpm_latch2:inst\|lpm_latch:lpm_latch_component\|latches\[3\] 3 REG LCCOMB_X29_Y23_N16 1 " "Info: 3: + IC(0.918 ns) + CELL(0.053 ns) = 2.168 ns; Loc. = LCCOMB_X29_Y23_N16; Fanout = 1; REG Node = 'lpm_latch2:inst\|lpm_latch:lpm_latch_component\|latches\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.971 ns" { gate~clkctrl lpm_latch2:inst|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.907 ns ( 41.84 % ) " "Info: Total cell delay = 0.907 ns ( 41.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.261 ns ( 58.16 % ) " "Info: Total interconnect delay = 1.261 ns ( 58.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.168 ns" { gate gate~clkctrl lpm_latch2:inst|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.168 ns" { gate {} gate~combout {} gate~clkctrl {} lpm_latch2:inst|lpm_latch:lpm_latch_component|latches[3] {} } { 0.000ns 0.000ns 0.343ns 0.918ns } { 0.000ns 0.854ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.038 ns" { INPUT_DATA[3] lpm_latch2:inst|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.038 ns" { INPUT_DATA[3] {} INPUT_DATA[3]~combout {} lpm_latch2:inst|lpm_latch:lpm_latch_component|latches[3] {} } { 0.000ns 0.000ns 4.813ns } { 0.000ns 0.847ns 0.378ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.168 ns" { gate gate~clkctrl lpm_latch2:inst|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.168 ns" { gate {} gate~combout {} gate~clkctrl {} lpm_latch2:inst|lpm_latch:lpm_latch_component|latches[3] {} } { 0.000ns 0.000ns 0.343ns 0.918ns } { 0.000ns 0.854ns 0.000ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "gate OUT_DATA\[3\] lpm_latch2:inst\|lpm_latch:lpm_latch_component\|latches\[3\] 6.232 ns register " "Info: tco from clock \"gate\" to destination pin \"OUT_DATA\[3\]\" through register \"lpm_latch2:inst\|lpm_latch:lpm_latch_component\|latches\[3\]\" is 6.232 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "gate source 2.168 ns + Longest register " "Info: + Longest clock path from clock \"gate\" to source register is 2.168 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns gate 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'gate'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/яхтн/lab 4/test.bdf" { { 424 80 248 440 "gate" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns gate~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'gate~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { gate gate~clkctrl } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/яхтн/lab 4/test.bdf" { { 424 80 248 440 "gate" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.053 ns) 2.168 ns lpm_latch2:inst\|lpm_latch:lpm_latch_component\|latches\[3\] 3 REG LCCOMB_X29_Y23_N16 1 " "Info: 3: + IC(0.918 ns) + CELL(0.053 ns) = 2.168 ns; Loc. = LCCOMB_X29_Y23_N16; Fanout = 1; REG Node = 'lpm_latch2:inst\|lpm_latch:lpm_latch_component\|latches\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.971 ns" { gate~clkctrl lpm_latch2:inst|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.907 ns ( 41.84 % ) " "Info: Total cell delay = 0.907 ns ( 41.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.261 ns ( 58.16 % ) " "Info: Total interconnect delay = 1.261 ns ( 58.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.168 ns" { gate gate~clkctrl lpm_latch2:inst|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.168 ns" { gate {} gate~combout {} gate~clkctrl {} lpm_latch2:inst|lpm_latch:lpm_latch_component|latches[3] {} } { 0.000ns 0.000ns 0.343ns 0.918ns } { 0.000ns 0.854ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.064 ns + Longest register pin " "Info: + Longest register to pin delay is 4.064 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_latch2:inst\|lpm_latch:lpm_latch_component\|latches\[3\] 1 REG LCCOMB_X29_Y23_N16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X29_Y23_N16; Fanout = 1; REG Node = 'lpm_latch2:inst\|lpm_latch:lpm_latch_component\|latches\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_latch2:inst|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.082 ns) + CELL(1.982 ns) 4.064 ns OUT_DATA\[3\] 2 PIN PIN_AB6 0 " "Info: 2: + IC(2.082 ns) + CELL(1.982 ns) = 4.064 ns; Loc. = PIN_AB6; Fanout = 0; PIN Node = 'OUT_DATA\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.064 ns" { lpm_latch2:inst|lpm_latch:lpm_latch_component|latches[3] OUT_DATA[3] } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/яхтн/lab 4/test.bdf" { { 408 496 673 424 "OUT_DATA\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.982 ns ( 48.77 % ) " "Info: Total cell delay = 1.982 ns ( 48.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.082 ns ( 51.23 % ) " "Info: Total interconnect delay = 2.082 ns ( 51.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.064 ns" { lpm_latch2:inst|lpm_latch:lpm_latch_component|latches[3] OUT_DATA[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.064 ns" { lpm_latch2:inst|lpm_latch:lpm_latch_component|latches[3] {} OUT_DATA[3] {} } { 0.000ns 2.082ns } { 0.000ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.168 ns" { gate gate~clkctrl lpm_latch2:inst|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.168 ns" { gate {} gate~combout {} gate~clkctrl {} lpm_latch2:inst|lpm_latch:lpm_latch_component|latches[3] {} } { 0.000ns 0.000ns 0.343ns 0.918ns } { 0.000ns 0.854ns 0.000ns 0.053ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.064 ns" { lpm_latch2:inst|lpm_latch:lpm_latch_component|latches[3] OUT_DATA[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.064 ns" { lpm_latch2:inst|lpm_latch:lpm_latch_component|latches[3] {} OUT_DATA[3] {} } { 0.000ns 2.082ns } { 0.000ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_latch2:inst\|lpm_latch:lpm_latch_component\|latches\[0\] INPUT_DATA\[0\] gate -2.591 ns register " "Info: th for register \"lpm_latch2:inst\|lpm_latch:lpm_latch_component\|latches\[0\]\" (data pin = \"INPUT_DATA\[0\]\", clock pin = \"gate\") is -2.591 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "gate destination 2.167 ns + Longest register " "Info: + Longest clock path from clock \"gate\" to destination register is 2.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns gate 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'gate'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/яхтн/lab 4/test.bdf" { { 424 80 248 440 "gate" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns gate~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'gate~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { gate gate~clkctrl } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/яхтн/lab 4/test.bdf" { { 424 80 248 440 "gate" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.053 ns) 2.167 ns lpm_latch2:inst\|lpm_latch:lpm_latch_component\|latches\[0\] 3 REG LCCOMB_X29_Y23_N30 1 " "Info: 3: + IC(0.917 ns) + CELL(0.053 ns) = 2.167 ns; Loc. = LCCOMB_X29_Y23_N30; Fanout = 1; REG Node = 'lpm_latch2:inst\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.970 ns" { gate~clkctrl lpm_latch2:inst|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.907 ns ( 41.86 % ) " "Info: Total cell delay = 0.907 ns ( 41.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.260 ns ( 58.14 % ) " "Info: Total interconnect delay = 1.260 ns ( 58.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.167 ns" { gate gate~clkctrl lpm_latch2:inst|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.167 ns" { gate {} gate~combout {} gate~clkctrl {} lpm_latch2:inst|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 0.343ns 0.917ns } { 0.000ns 0.854ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.758 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns INPUT_DATA\[0\] 1 PIN PIN_A6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A6; Fanout = 1; PIN Node = 'INPUT_DATA\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT_DATA[0] } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/яхтн/lab 4/test.bdf" { { 408 64 248 424 "INPUT_DATA\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.747 ns) + CELL(0.154 ns) 4.758 ns lpm_latch2:inst\|lpm_latch:lpm_latch_component\|latches\[0\] 2 REG LCCOMB_X29_Y23_N30 1 " "Info: 2: + IC(3.747 ns) + CELL(0.154 ns) = 4.758 ns; Loc. = LCCOMB_X29_Y23_N30; Fanout = 1; REG Node = 'lpm_latch2:inst\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.901 ns" { INPUT_DATA[0] lpm_latch2:inst|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.011 ns ( 21.25 % ) " "Info: Total cell delay = 1.011 ns ( 21.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.747 ns ( 78.75 % ) " "Info: Total interconnect delay = 3.747 ns ( 78.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.758 ns" { INPUT_DATA[0] lpm_latch2:inst|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.758 ns" { INPUT_DATA[0] {} INPUT_DATA[0]~combout {} lpm_latch2:inst|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 3.747ns } { 0.000ns 0.857ns 0.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.167 ns" { gate gate~clkctrl lpm_latch2:inst|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.167 ns" { gate {} gate~combout {} gate~clkctrl {} lpm_latch2:inst|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 0.343ns 0.917ns } { 0.000ns 0.854ns 0.000ns 0.053ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.758 ns" { INPUT_DATA[0] lpm_latch2:inst|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.758 ns" { INPUT_DATA[0] {} INPUT_DATA[0]~combout {} lpm_latch2:inst|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 3.747ns } { 0.000ns 0.857ns 0.154ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 21 22:50:35 2017 " "Info: Processing ended: Sat Oct 21 22:50:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
