dual clock dual port ram using verilog and system verilog Specification: The true port dual ram Contains of two independent port A and B.Data can be write and read by both port and single port.Read and write operation are synchronized.Each port has its own data_in, Wr_en,Rd_en,data_out,clock,address.

design of the ram

[image](https://github.com/user-attachments/assets/36c1c67e-779d-42ed-b26e-eab97f3afb4e)
