Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: Main_Module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main_Module.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main_Module"
Output Format                      : NGC
Target Device                      : xc3s250e-5-cp132

---- Source Options
Top Module Name                    : Main_Module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : LUT
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Incrementer_Decrementer.vf" in library work
Compiling verilog file "Flip_flip9.vf" in library work
Module <Incrementer_Decrementer> compiled
Compiling verilog file "Digital_Filter.vf" in library work
Module <Flip_flip9> compiled
Module <FJKC_MXILINX_Digital_Filter> compiled
Compiling verilog file "FD9CE.vf" in library work
Module <Digital_Filter> compiled
Compiling verilog file "Couter_9CE.vf" in library work
Module <FD9CE> compiled
Module <Incrementer_Decrementer_MUSER_Couter_9CE> compiled
Module <Flip_flip9_MUSER_Couter_9CE> compiled
Compiling verilog file "Sync_Transmitter_Baud_9.v" in library work
Module <Couter_9CE> compiled
Compiling verilog file "Sync_Reciver.v" in library work
Module <Sync_Transmitter_Baud_9> compiled
Compiling verilog file "../BLDC_Controller/PID.v" in library work
Module <Sync_Reciver> compiled
Compiling verilog file "ETC_SYNCRONOUS.vf" in library work
Module <PIDCONTROLLER> compiled
Module <FD9CE_MUSER_ETC_SYNCRONOUS> compiled
Module <Incrementer_Decrementer_MUSER_ETC_SYNCRONOUS> compiled
Module <Flip_flip9_MUSER_ETC_SYNCRONOUS> compiled
Module <Couter_9CE_MUSER_ETC_SYNCRONOUS> compiled
Compiling verilog file "../BLDC_Controller/CLOCK_32.v" in library work
Module <ETC_SYNCRONOUS> compiled
Compiling verilog file "Main_Module.vf" in library work
Module <CLOCK_32> compiled
Module <FD9CE_MUSER_Main_Module> compiled
Module <Incrementer_Decrementer_MUSER_Main_Module> compiled
Module <Flip_flip9_MUSER_Main_Module> compiled
Module <Couter_9CE_MUSER_Main_Module> compiled
Module <ETC_SYNCRONOUS_MUSER_Main_Module> compiled
Module <FJKC_MXILINX_Main_Module> compiled
Module <Digital_Filter_MUSER_Main_Module> compiled
Module <Main_Module> compiled
No errors in compilation
Analysis of file <"Main_Module.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Main_Module> in library <work>.

Analyzing hierarchy for module <Digital_Filter_MUSER_Main_Module> in library <work>.

Analyzing hierarchy for module <ETC_SYNCRONOUS_MUSER_Main_Module> in library <work>.

Analyzing hierarchy for module <CLOCK_32> in library <work>.

Analyzing hierarchy for module <Sync_Transmitter_Baud_9> in library <work>.

Analyzing hierarchy for module <Sync_Reciver> in library <work>.

Analyzing hierarchy for module <PIDCONTROLLER> in library <work>.

Analyzing hierarchy for module <FJKC_MXILINX_Main_Module> in library <work> with parameters.
	INIT = "0"

Analyzing hierarchy for module <Couter_9CE_MUSER_Main_Module> in library <work>.

Analyzing hierarchy for module <FD9CE_MUSER_Main_Module> in library <work>.

Analyzing hierarchy for module <Digital_Filter> in library <work>.

Analyzing hierarchy for module <Flip_flip9_MUSER_Main_Module> in library <work>.

Analyzing hierarchy for module <Incrementer_Decrementer_MUSER_Main_Module> in library <work>.

Analyzing hierarchy for module <FJKC_MXILINX_Digital_Filter> in library <work> with parameters.
	INIT = "0"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Main_Module>.
WARNING:Xst:852 - "Main_Module.vf" line 636: Unconnected input port 'RST' of instance 'XLXI_44' is tied to GND.
Module <Main_Module> is correct for synthesis.
 
Analyzing module <Digital_Filter_MUSER_Main_Module> in library <work>.
Module <Digital_Filter_MUSER_Main_Module> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_1> in unit <Digital_Filter_MUSER_Main_Module>.
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <Digital_Filter_MUSER_Main_Module>.
    Set user-defined property "INIT =  0" for instance <XLXI_3> in unit <Digital_Filter_MUSER_Main_Module>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <Digital_Filter_MUSER_Main_Module>.
    Set user-defined property "HU_SET =  XLXI_11_0" for instance <XLXI_11> in unit <Digital_Filter_MUSER_Main_Module>.
Analyzing module <FJKC_MXILINX_Main_Module> in library <work>.
	INIT = 1'b0
Module <FJKC_MXILINX_Main_Module> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_32> in unit <FJKC_MXILINX_Main_Module>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_32> in unit <FJKC_MXILINX_Main_Module>.
Analyzing module <ETC_SYNCRONOUS_MUSER_Main_Module> in library <work>.
Module <ETC_SYNCRONOUS_MUSER_Main_Module> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_1> in unit <ETC_SYNCRONOUS_MUSER_Main_Module>.
    Set user-defined property "INIT =  0" for instance <XLXI_37> in unit <ETC_SYNCRONOUS_MUSER_Main_Module>.
    Set user-defined property "INIT =  0" for instance <XLXI_38> in unit <ETC_SYNCRONOUS_MUSER_Main_Module>.
    Set user-defined property "INIT =  0" for instance <XLXI_39> in unit <ETC_SYNCRONOUS_MUSER_Main_Module>.
Analyzing module <Couter_9CE_MUSER_Main_Module> in library <work>.
Module <Couter_9CE_MUSER_Main_Module> is correct for synthesis.
 
Analyzing module <Flip_flip9_MUSER_Main_Module> in library <work>.
Module <Flip_flip9_MUSER_Main_Module> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_12> in unit <Flip_flip9_MUSER_Main_Module>.
    Set user-defined property "INIT =  0" for instance <XLXI_13> in unit <Flip_flip9_MUSER_Main_Module>.
    Set user-defined property "INIT =  0" for instance <XLXI_14> in unit <Flip_flip9_MUSER_Main_Module>.
    Set user-defined property "INIT =  0" for instance <XLXI_15> in unit <Flip_flip9_MUSER_Main_Module>.
    Set user-defined property "INIT =  0" for instance <XLXI_16> in unit <Flip_flip9_MUSER_Main_Module>.
    Set user-defined property "INIT =  0" for instance <XLXI_17> in unit <Flip_flip9_MUSER_Main_Module>.
    Set user-defined property "INIT =  0" for instance <XLXI_18> in unit <Flip_flip9_MUSER_Main_Module>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <Flip_flip9_MUSER_Main_Module>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <Flip_flip9_MUSER_Main_Module>.
Analyzing module <Incrementer_Decrementer_MUSER_Main_Module> in library <work>.
Module <Incrementer_Decrementer_MUSER_Main_Module> is correct for synthesis.
 
Analyzing module <FD9CE_MUSER_Main_Module> in library <work>.
Module <FD9CE_MUSER_Main_Module> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD9CE_MUSER_Main_Module>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD9CE_MUSER_Main_Module>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD9CE_MUSER_Main_Module>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD9CE_MUSER_Main_Module>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD9CE_MUSER_Main_Module>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD9CE_MUSER_Main_Module>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD9CE_MUSER_Main_Module>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD9CE_MUSER_Main_Module>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <FD9CE_MUSER_Main_Module>.
Analyzing module <CLOCK_32> in library <work>.
Module <CLOCK_32> is correct for synthesis.
 
Analyzing module <Sync_Transmitter_Baud_9> in library <work>.
Module <Sync_Transmitter_Baud_9> is correct for synthesis.
 
Analyzing module <Sync_Reciver> in library <work>.
Module <Sync_Reciver> is correct for synthesis.
 
Analyzing module <Digital_Filter> in library <work>.
Module <Digital_Filter> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_1> in unit <Digital_Filter>.
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <Digital_Filter>.
    Set user-defined property "INIT =  0" for instance <XLXI_3> in unit <Digital_Filter>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <Digital_Filter>.
    Set user-defined property "HU_SET =  XLXI_11_0" for instance <XLXI_11> in unit <Digital_Filter>.
Analyzing module <FJKC_MXILINX_Digital_Filter> in library <work>.
	INIT = 1'b0
Module <FJKC_MXILINX_Digital_Filter> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_32> in unit <FJKC_MXILINX_Digital_Filter>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_32> in unit <FJKC_MXILINX_Digital_Filter>.
Analyzing module <PIDCONTROLLER> in library <work>.
Module <PIDCONTROLLER> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <target_vel_r> in unit <PIDCONTROLLER> has a constant value of 00101101 during circuit operation. The register is replaced by logic.

Synthesizing Unit <CLOCK_32>.
    Related source file is "../BLDC_Controller/CLOCK_32.v".
    Found 1-bit register for signal <rst>.
    Found 18-bit up counter for signal <c>.
    Found 18-bit comparator greater for signal <c$cmp_gt0000> created at line 29.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <CLOCK_32> synthesized.


Synthesizing Unit <Sync_Transmitter_Baud_9>.
    Related source file is "Sync_Transmitter_Baud_9.v".
WARNING:Xst:646 - Signal <Parity_Bit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <CLK_Baud>.
    Found 1-bit register for signal <CLK_Baud_O>.
    Found 1-bit register for signal <CLR_Flag>.
    Found 1-bit register for signal <CLR_Flag_O>.
    Found 11-bit up counter for signal <Count_Baud>.
    Found 4-bit register for signal <counter>.
    Found 4-bit adder for signal <counter$addsub0000> created at line 91.
    Found 4-bit comparator greatequal for signal <counter$cmp_ge0000> created at line 89.
    Found 4-bit comparator less for signal <counter$cmp_lt0000> created at line 89.
    Found 9-bit register for signal <Data_Reg>.
    Found 1-bit register for signal <OUT_ser_reg>.
    Found 1-bit xor9 for signal <Parity>.
    Found 1-bit register for signal <RST_O>.
    Found 1-bit register for signal <State>.
    Summary:
	inferred   1 Counter(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   1 Xor(s).
Unit <Sync_Transmitter_Baud_9> synthesized.


Synthesizing Unit <PIDCONTROLLER>.
    Related source file is "../BLDC_Controller/PID.v".
WARNING:Xst:646 - Signal <target_vel_r> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <current_vel_r> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:643 - "../BLDC_Controller/PID.v" line 36: The result of a 9x5-bit multiplication is partially used. Only the 9 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "../BLDC_Controller/PID.v" line 36: The result of a 9x5-bit multiplication is partially used. Only the 9 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 9-bit register for signal <vel_output>.
    Found 9-bit register for signal <error>.
    Found 9-bit register for signal <error_diff>.
    Found 9-bit subtractor for signal <error_diff$sub0000> created at line 44.
    Found 9-bit register for signal <prev_error>.
    Found 9-bit adder for signal <vel_output_w>.
    Found 9x5-bit multiplier for signal <vel_output_w$mult0002> created at line 36.
    Found 9x5-bit multiplier for signal <vel_output_w$mult0003> created at line 36.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
Unit <PIDCONTROLLER> synthesized.


Synthesizing Unit <FJKC_MXILINX_Main_Module>.
    Related source file is "Main_Module.vf".
Unit <FJKC_MXILINX_Main_Module> synthesized.


Synthesizing Unit <FD9CE_MUSER_Main_Module>.
    Related source file is "Main_Module.vf".
Unit <FD9CE_MUSER_Main_Module> synthesized.


Synthesizing Unit <Flip_flip9_MUSER_Main_Module>.
    Related source file is "Main_Module.vf".
Unit <Flip_flip9_MUSER_Main_Module> synthesized.


Synthesizing Unit <Incrementer_Decrementer_MUSER_Main_Module>.
    Related source file is "Main_Module.vf".
Unit <Incrementer_Decrementer_MUSER_Main_Module> synthesized.


Synthesizing Unit <FJKC_MXILINX_Digital_Filter>.
    Related source file is "Digital_Filter.vf".
Unit <FJKC_MXILINX_Digital_Filter> synthesized.


Synthesizing Unit <Digital_Filter_MUSER_Main_Module>.
    Related source file is "Main_Module.vf".
Unit <Digital_Filter_MUSER_Main_Module> synthesized.


Synthesizing Unit <Couter_9CE_MUSER_Main_Module>.
    Related source file is "Main_Module.vf".
Unit <Couter_9CE_MUSER_Main_Module> synthesized.


Synthesizing Unit <Digital_Filter>.
    Related source file is "Digital_Filter.vf".
Unit <Digital_Filter> synthesized.


Synthesizing Unit <ETC_SYNCRONOUS_MUSER_Main_Module>.
    Related source file is "Main_Module.vf".
Unit <ETC_SYNCRONOUS_MUSER_Main_Module> synthesized.


Synthesizing Unit <Sync_Reciver>.
    Related source file is "Sync_Reciver.v".
    Found 1-bit xor9 for signal <Parity_ERR>.
    Found 1-bit register for signal <Baud_CLK_O>.
    Found 4-bit register for signal <counter>.
    Found 4-bit adder for signal <counter$addsub0000> created at line 76.
    Found 4-bit comparator greatequal for signal <counter$cmp_ge0000> created at line 65.
    Found 4-bit comparator less for signal <counter$cmp_lt0000> created at line 65.
    Found 1-bit register for signal <Data_Ready_R>.
    Found 8-bit register for signal <Data_Reg>.
    Found 1-bit register for signal <Parity_Bit>.
    Found 1-bit register for signal <Serial_IN_O>.
    Found 1-bit register for signal <status>.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   1 Xor(s).
Unit <Sync_Reciver> synthesized.


Synthesizing Unit <Main_Module>.
    Related source file is "Main_Module.vf".
Unit <Main_Module> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 9x5-bit multiplier                                    : 2
# Adders/Subtractors                                   : 5
 4-bit adder                                           : 2
 9-bit adder                                           : 2
 9-bit subtractor                                      : 1
# Counters                                             : 2
 11-bit up counter                                     : 1
 18-bit up counter                                     : 1
# Registers                                            : 35
 1-bit register                                        : 29
 4-bit register                                        : 2
 9-bit register                                        : 4
# Comparators                                          : 5
 18-bit comparator greater                             : 1
 4-bit comparator greatequal                           : 2
 4-bit comparator less                                 : 2
# Xors                                                 : 2
 1-bit xor9                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <PIDCONTROLLER>.
	Found pipelined multiplier on signal <vel_output_w_mult0003>:
		- 1 pipeline level(s) found in a register on signal <error_diff>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <vel_output_w_mult0002>:
		- 1 pipeline level(s) found in a register on signal <error>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_vel_output_w_mult0003 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_vel_output_w_mult0002 by adding 1 register level(s).
Unit <PIDCONTROLLER> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 9x5-bit registered multiplier                         : 2
# Adders/Subtractors                                   : 5
 4-bit adder                                           : 2
 9-bit adder                                           : 2
 9-bit subtractor                                      : 1
# Counters                                             : 2
 11-bit up counter                                     : 1
 18-bit up counter                                     : 1
# Registers                                            : 92
 Flip-Flops                                            : 92
# Comparators                                          : 5
 18-bit comparator greater                             : 1
 4-bit comparator greatequal                           : 2
 4-bit comparator less                                 : 2
# Xors                                                 : 2
 1-bit xor9                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Main_Module> ...

Optimizing unit <Sync_Transmitter_Baud_9> ...

Optimizing unit <PIDCONTROLLER> ...

Optimizing unit <FJKC_MXILINX_Main_Module> ...

Optimizing unit <FD9CE_MUSER_Main_Module> ...

Optimizing unit <Flip_flip9_MUSER_Main_Module> ...

Optimizing unit <Incrementer_Decrementer_MUSER_Main_Module> ...

Optimizing unit <FJKC_MXILINX_Digital_Filter> ...

Optimizing unit <Digital_Filter_MUSER_Main_Module> ...

Optimizing unit <Digital_Filter> ...

Optimizing unit <ETC_SYNCRONOUS_MUSER_Main_Module> ...

Optimizing unit <Sync_Reciver> ...
WARNING:Xst:2677 - Node <XLXI_46/Data_Ready_R> of sequential type is unconnected in block <Main_Module>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <XLXI_44/CLK_Baud_O> in Unit <Main_Module> is equivalent to the following FF/Latch, which will be removed : <XLXI_46/Baud_CLK_O> 
Found area constraint ratio of 100 (+ 5) on block Main_Module, actual ratio is 5.

Final Macro Processing ...

Processing Unit <Main_Module> :
	Found 2-bit shift register for signal <XLXI_46/Data_Reg_7>.
Unit <Main_Module> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 135
 Flip-Flops                                            : 135
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Main_Module.ngr
Top Level Output File Name         : Main_Module
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 17

Cell Usage :
# BELS                             : 473
#      AND2                        : 9
#      AND2B1                      : 3
#      AND3B1                      : 3
#      AND3B2                      : 3
#      AND4                        : 6
#      GND                         : 1
#      INV                         : 26
#      LUT1                        : 29
#      LUT2                        : 49
#      LUT3                        : 34
#      LUT4                        : 52
#      MULT_AND                    : 12
#      MUXCY                       : 105
#      MUXF5                       : 2
#      OR3                         : 3
#      VCC                         : 1
#      XOR2                        : 26
#      XORCY                       : 109
# FlipFlops/Latches                : 136
#      FD                          : 16
#      FDC                         : 3
#      FDCE                        : 18
#      FDE                         : 46
#      FDR                         : 42
#      FDRE                        : 5
#      FDRSE                       : 1
#      FDSE                        : 5
# Shift Registers                  : 1
#      SRL16E                      : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 7
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250ecp132-5 

 Number of Slices:                      129  out of   2448     5%  
 Number of Slice Flip Flops:            136  out of   4896     2%  
 Number of 4 input LUTs:                191  out of   4896     3%  
    Number used as logic:               190
    Number used as Shift registers:       1
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of     92    18%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------+-------+
Clock Signal                       | Clock buffer(FF name)     | Load  |
-----------------------------------+---------------------------+-------+
CLK                                | BUFGP                     | 128   |
XLXI_42/rst                        | NONE(XLXI_41/XLXI_48/I_Q0)| 9     |
-----------------------------------+---------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------------------+-------+
Control Signal                     | Buffer(FF name)                    | Load  |
-----------------------------------+------------------------------------+-------+
RST_1                              | IBUF                               | 9     |
XLXI_41/XLXN_122(XLXI_41/XLXI_43:O)| NONE(XLXI_41/XLXI_8/XLXI_3/XLXI_12)| 9     |
N0(XST_GND:G)                      | NONE(XLXI_33/XLXI_11/I_36_32)      | 3     |
-----------------------------------+------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.641ns (Maximum Frequency: 85.905MHz)
   Minimum input arrival time before clock: 4.282ns
   Maximum output required time after clock: 4.476ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 11.641ns (frequency: 85.905MHz)
  Total number of paths / destination ports: 19110 / 180
-------------------------------------------------------------------------
Delay:               11.641ns (Levels of Logic = 11)
  Source:            XLXI_34/XLXI_11/I_36_32 (FF)
  Destination:       XLXI_41/XLXI_8/XLXI_3/XLXI_18 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: XLXI_34/XLXI_11/I_36_32 to XLXI_41/XLXI_8/XLXI_3/XLXI_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             20   0.514   0.937  I_36_32 (Q)
     end scope: 'XLXI_34/XLXI_11'
     XOR2:I0->O            3   0.612   0.451  XLXI_41/XLXI_8/XLXI_4/XLXI_9 (XLXI_41/XLXI_8/XLXI_4/XLXN_52)
     AND2:I1->O            2   0.612   0.380  XLXI_41/XLXI_8/XLXI_4/XLXI_35 (XLXI_41/XLXI_8/XLXI_4/XLXN_55)
     AND2:I1->O            2   0.612   0.380  XLXI_41/XLXI_8/XLXI_4/XLXI_21 (XLXI_41/XLXI_8/XLXI_4/XLXN_57)
     AND2:I1->O            2   0.612   0.380  XLXI_41/XLXI_8/XLXI_4/XLXI_20 (XLXI_41/XLXI_8/XLXI_4/XLXN_48)
     AND2:I1->O            2   0.612   0.380  XLXI_41/XLXI_8/XLXI_4/XLXI_19 (XLXI_41/XLXI_8/XLXI_4/XLXN_47)
     AND2:I1->O            2   0.612   0.380  XLXI_41/XLXI_8/XLXI_4/XLXI_18 (XLXI_41/XLXI_8/XLXI_4/XLXN_46)
     AND2:I1->O            2   0.612   0.380  XLXI_41/XLXI_8/XLXI_4/XLXI_17 (XLXI_41/XLXI_8/XLXI_4/XLXN_75)
     AND2:I1->O            1   0.612   0.357  XLXI_41/XLXI_8/XLXI_4/XLXI_49 (XLXI_41/XLXI_8/XLXI_4/XLXN_73)
     XOR2:I1->O            1   0.612   0.357  XLXI_41/XLXI_8/XLXI_4/XLXI_48 (XLXI_41/XLXI_8/XLXI_4/XLXN_71)
     XOR2:I1->O            1   0.612   0.357  XLXI_41/XLXI_8/XLXI_4/XLXI_46 (XLXI_41/XLXI_8/XLXN_1)
     FDCE:D                    0.268          XLXI_41/XLXI_8/XLXI_3/XLXI_18
    ----------------------------------------
    Total                     11.641ns (6.902ns logic, 4.739ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 54 / 54
-------------------------------------------------------------------------
Offset:              4.282ns (Levels of Logic = 2)
  Source:            EN (PAD)
  Destination:       XLXI_47/prev_error_8 (FF)
  Destination Clock: CLK rising

  Data Path: EN to XLXI_47/prev_error_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            28   1.106   1.072  EN_IBUF (EN_IBUF)
     INV:I->O              9   0.612   0.697  XLXI_47/en_inv1_INV_0 (XLXI_47/en_inv)
     FDR:R                     0.795          XLXI_47/prev_error_0
    ----------------------------------------
    Total                      4.282ns (2.513ns logic, 1.769ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              4.476ns (Levels of Logic = 1)
  Source:            XLXI_46/Data_Reg_4 (FF)
  Destination:       Data_Rx<4> (PAD)
  Source Clock:      CLK rising

  Data Path: XLXI_46/Data_Reg_4 to Data_Rx<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.514   0.793  XLXI_46/Data_Reg_4 (XLXI_46/Data_Reg_4)
     OBUF:I->O                 3.169          Data_Rx_4_OBUF (Data_Rx<4>)
    ----------------------------------------
    Total                      4.476ns (3.683ns logic, 0.793ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.73 secs
 
--> 

Total memory usage is 302536 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    5 (   0 filtered)

