<profile>
  <RunData>
    <RUN_TYPE>impl</RUN_TYPE>
    <VIVADO_VERSION>v.2025.1</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>5.692</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>5.692</CP_FINAL>
    <CP_ROUTE>5.692</CP_ROUTE>
    <CP_SYNTH>5.745</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>4.308</SLACK_FINAL>
    <SLACK_ROUTE>4.308</SLACK_ROUTE>
    <SLACK_SYNTH>4.255</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>0.000</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>4.308</WNS_FINAL>
    <WNS_ROUTE>4.308</WNS_ROUTE>
    <WNS_SYNTH>4.255</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>5</BRAM>
      <CLB>0</CLB>
      <DSP>3</DSP>
      <FF>136</FF>
      <LATCH>0</LATCH>
      <LUT>143</LUT>
      <SLICE>55</SLICE>
      <SRL>5</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>150</BRAM>
      <CLB>0</CLB>
      <DSP>120</DSP>
      <FF>65200</FF>
      <LUT>32600</LUT>
      <SLICE>8150</SLICE>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="mult_hw_50" DISPNAME="inst" RTLNAME="mult_hw_50">
      <SubModules count="3">control_s_axi_U flow_control_loop_delay_pipe_U mul_32s_32s_32_2_1_U1</SubModules>
      <Resources BRAM="5" DSP="3" FF="136" LUT="143"/>
      <LocalResources FF="51" LUT="5"/>
    </RtlModule>
    <RtlModule CELL="inst/control_s_axi_U" DEPTH="1" TYPE="resource" MODULENAME="control_s_axi" DISPNAME="control_s_axi_U" RTLNAME="mult_hw_50_control_s_axi">
      <Resources BRAM="5" FF="66" LUT="113"/>
      <LocalResources FF="66" LUT="39"/>
      <BindNode BINDTYPE="adapter" BRAM="6" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
    </RtlModule>
    <RtlModule CELL="inst/flow_control_loop_delay_pipe_U" DEPTH="1" TYPE="rtl" MODULENAME="flow_control_loop_delay_pipe" DISPNAME="flow_control_loop_delay_pipe_U" RTLNAME="mult_hw_50_flow_control_loop_delay_pipe"/>
    <RtlModule CELL="inst/mul_32s_32s_32_2_1_U1" DEPTH="1" TYPE="resource" MODULENAME="mul_32s_32s_32_2_1" DISPNAME="mul_32s_32s_32_2_1_U1" RTLNAME="mult_hw_50_mul_32s_32s_32_2_1">
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="ROW_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U1" SOURCE="array_50.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln20" VISIBLE="true"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="4.208" DATAPATH_LOGIC_DELAY="4.206" DATAPATH_NET_DELAY="0.002" ENDPOINT_PIN="mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[0]" LOGIC_LEVELS="0" MAX_FANOUT="1" SLACK="4.308" STARTPOINT_PIN="mul_32s_32s_32_2_1_U1/tmp_product__0/CLK">
      <CELL NAME="mul_32s_32s_32_2_1_U1/tmp_product__0" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="mult_hw_50_mul_32s_32s_32_2_1.v" LINE_NUMBER="50" MODULE_INSTNAME="mul_32s_32s_32_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="mul_32s_32s_32_2_1_U1/buff0_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="mult_hw_50_mul_32s_32s_32_2_1.v" LINE_NUMBER="50" MODULE_INSTNAME="mul_32s_32s_32_2_1_U1" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>mul_32s_32s_32_2_1_U1</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.208" DATAPATH_LOGIC_DELAY="4.206" DATAPATH_NET_DELAY="0.002" ENDPOINT_PIN="mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[10]" LOGIC_LEVELS="0" MAX_FANOUT="1" SLACK="4.308" STARTPOINT_PIN="mul_32s_32s_32_2_1_U1/tmp_product__0/CLK">
      <CELL NAME="mul_32s_32s_32_2_1_U1/tmp_product__0" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="mult_hw_50_mul_32s_32s_32_2_1.v" LINE_NUMBER="50" MODULE_INSTNAME="mul_32s_32s_32_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="mul_32s_32s_32_2_1_U1/buff0_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="mult_hw_50_mul_32s_32s_32_2_1.v" LINE_NUMBER="50" MODULE_INSTNAME="mul_32s_32s_32_2_1_U1" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>mul_32s_32s_32_2_1_U1</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.208" DATAPATH_LOGIC_DELAY="4.206" DATAPATH_NET_DELAY="0.002" ENDPOINT_PIN="mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[11]" LOGIC_LEVELS="0" MAX_FANOUT="1" SLACK="4.308" STARTPOINT_PIN="mul_32s_32s_32_2_1_U1/tmp_product__0/CLK">
      <CELL NAME="mul_32s_32s_32_2_1_U1/tmp_product__0" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="mult_hw_50_mul_32s_32s_32_2_1.v" LINE_NUMBER="50" MODULE_INSTNAME="mul_32s_32s_32_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="mul_32s_32s_32_2_1_U1/buff0_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="mult_hw_50_mul_32s_32s_32_2_1.v" LINE_NUMBER="50" MODULE_INSTNAME="mul_32s_32s_32_2_1_U1" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>mul_32s_32s_32_2_1_U1</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.208" DATAPATH_LOGIC_DELAY="4.206" DATAPATH_NET_DELAY="0.002" ENDPOINT_PIN="mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[12]" LOGIC_LEVELS="0" MAX_FANOUT="1" SLACK="4.308" STARTPOINT_PIN="mul_32s_32s_32_2_1_U1/tmp_product__0/CLK">
      <CELL NAME="mul_32s_32s_32_2_1_U1/tmp_product__0" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="mult_hw_50_mul_32s_32s_32_2_1.v" LINE_NUMBER="50" MODULE_INSTNAME="mul_32s_32s_32_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="mul_32s_32s_32_2_1_U1/buff0_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="mult_hw_50_mul_32s_32s_32_2_1.v" LINE_NUMBER="50" MODULE_INSTNAME="mul_32s_32s_32_2_1_U1" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>mul_32s_32s_32_2_1_U1</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.208" DATAPATH_LOGIC_DELAY="4.206" DATAPATH_NET_DELAY="0.002" ENDPOINT_PIN="mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[13]" LOGIC_LEVELS="0" MAX_FANOUT="1" SLACK="4.308" STARTPOINT_PIN="mul_32s_32s_32_2_1_U1/tmp_product__0/CLK">
      <CELL NAME="mul_32s_32s_32_2_1_U1/tmp_product__0" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="mult_hw_50_mul_32s_32s_32_2_1.v" LINE_NUMBER="50" MODULE_INSTNAME="mul_32s_32s_32_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="mul_32s_32s_32_2_1_U1/buff0_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="mult_hw_50_mul_32s_32s_32_2_1.v" LINE_NUMBER="50" MODULE_INSTNAME="mul_32s_32s_32_2_1_U1" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>mul_32s_32s_32_2_1_U1</MODULE_INSTANCES>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/mult_hw_50_design_analysis_routed.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/mult_hw_50_failfast_routed.rpt"/>
    <ReportFile TYPE="power" PATH="verilog/report/mult_hw_50_power_routed.rpt"/>
    <ReportFile TYPE="status" PATH="verilog/report/mult_hw_50_status_routed.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/mult_hw_50_timing_routed.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/mult_hw_50_timing_paths_routed.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/mult_hw_50_utilization_routed.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/mult_hw_50_utilization_hierarchical_routed.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Fri Jul 18 16:52:29 -0300 2025"/>
    <item NAME="Version" VALUE="2025.1 (Build 6135595 on May 21 2025)"/>
    <item NAME="Project" VALUE="soma_arrays_50"/>
    <item NAME="Solution" VALUE="hls (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="spartan7"/>
    <item NAME="Target device" VALUE="xc7s50-csga324-1"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="Place &amp; Route target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE=""/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Impl NAME="Place &amp; Route Options">
      <item NAME="config_export -vivado_impl_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_phys_opt" VALUE="auto"/>
      <item NAME="config_export -vivado_pblock" VALUE=""/>
    </Impl>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

