{
  "module_name": "a6xx.xml.h",
  "hash_id": "780e034cdb71eeb640cf21efc87f38af8fa9da30ee8aa843fd2e15a6b89bc00b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/msm/adreno/a6xx.xml.h",
  "human_readable_source": "#ifndef A6XX_XML\n#define A6XX_XML\n\n \n\n\nenum a6xx_tile_mode {\n\tTILE6_LINEAR = 0,\n\tTILE6_2 = 2,\n\tTILE6_3 = 3,\n};\n\nenum a6xx_format {\n\tFMT6_A8_UNORM = 2,\n\tFMT6_8_UNORM = 3,\n\tFMT6_8_SNORM = 4,\n\tFMT6_8_UINT = 5,\n\tFMT6_8_SINT = 6,\n\tFMT6_4_4_4_4_UNORM = 8,\n\tFMT6_5_5_5_1_UNORM = 10,\n\tFMT6_1_5_5_5_UNORM = 12,\n\tFMT6_5_6_5_UNORM = 14,\n\tFMT6_8_8_UNORM = 15,\n\tFMT6_8_8_SNORM = 16,\n\tFMT6_8_8_UINT = 17,\n\tFMT6_8_8_SINT = 18,\n\tFMT6_L8_A8_UNORM = 19,\n\tFMT6_16_UNORM = 21,\n\tFMT6_16_SNORM = 22,\n\tFMT6_16_FLOAT = 23,\n\tFMT6_16_UINT = 24,\n\tFMT6_16_SINT = 25,\n\tFMT6_8_8_8_UNORM = 33,\n\tFMT6_8_8_8_SNORM = 34,\n\tFMT6_8_8_8_UINT = 35,\n\tFMT6_8_8_8_SINT = 36,\n\tFMT6_8_8_8_8_UNORM = 48,\n\tFMT6_8_8_8_X8_UNORM = 49,\n\tFMT6_8_8_8_8_SNORM = 50,\n\tFMT6_8_8_8_8_UINT = 51,\n\tFMT6_8_8_8_8_SINT = 52,\n\tFMT6_9_9_9_E5_FLOAT = 53,\n\tFMT6_10_10_10_2_UNORM = 54,\n\tFMT6_10_10_10_2_UNORM_DEST = 55,\n\tFMT6_10_10_10_2_SNORM = 57,\n\tFMT6_10_10_10_2_UINT = 58,\n\tFMT6_10_10_10_2_SINT = 59,\n\tFMT6_11_11_10_FLOAT = 66,\n\tFMT6_16_16_UNORM = 67,\n\tFMT6_16_16_SNORM = 68,\n\tFMT6_16_16_FLOAT = 69,\n\tFMT6_16_16_UINT = 70,\n\tFMT6_16_16_SINT = 71,\n\tFMT6_32_UNORM = 72,\n\tFMT6_32_SNORM = 73,\n\tFMT6_32_FLOAT = 74,\n\tFMT6_32_UINT = 75,\n\tFMT6_32_SINT = 76,\n\tFMT6_32_FIXED = 77,\n\tFMT6_16_16_16_UNORM = 88,\n\tFMT6_16_16_16_SNORM = 89,\n\tFMT6_16_16_16_FLOAT = 90,\n\tFMT6_16_16_16_UINT = 91,\n\tFMT6_16_16_16_SINT = 92,\n\tFMT6_16_16_16_16_UNORM = 96,\n\tFMT6_16_16_16_16_SNORM = 97,\n\tFMT6_16_16_16_16_FLOAT = 98,\n\tFMT6_16_16_16_16_UINT = 99,\n\tFMT6_16_16_16_16_SINT = 100,\n\tFMT6_32_32_UNORM = 101,\n\tFMT6_32_32_SNORM = 102,\n\tFMT6_32_32_FLOAT = 103,\n\tFMT6_32_32_UINT = 104,\n\tFMT6_32_32_SINT = 105,\n\tFMT6_32_32_FIXED = 106,\n\tFMT6_32_32_32_UNORM = 112,\n\tFMT6_32_32_32_SNORM = 113,\n\tFMT6_32_32_32_UINT = 114,\n\tFMT6_32_32_32_SINT = 115,\n\tFMT6_32_32_32_FLOAT = 116,\n\tFMT6_32_32_32_FIXED = 117,\n\tFMT6_32_32_32_32_UNORM = 128,\n\tFMT6_32_32_32_32_SNORM = 129,\n\tFMT6_32_32_32_32_FLOAT = 130,\n\tFMT6_32_32_32_32_UINT = 131,\n\tFMT6_32_32_32_32_SINT = 132,\n\tFMT6_32_32_32_32_FIXED = 133,\n\tFMT6_G8R8B8R8_422_UNORM = 140,\n\tFMT6_R8G8R8B8_422_UNORM = 141,\n\tFMT6_R8_G8B8_2PLANE_420_UNORM = 142,\n\tFMT6_NV21 = 143,\n\tFMT6_R8_G8_B8_3PLANE_420_UNORM = 144,\n\tFMT6_Z24_UNORM_S8_UINT_AS_R8G8B8A8 = 145,\n\tFMT6_NV12_Y = 148,\n\tFMT6_NV12_UV = 149,\n\tFMT6_NV12_VU = 150,\n\tFMT6_NV12_4R = 151,\n\tFMT6_NV12_4R_Y = 152,\n\tFMT6_NV12_4R_UV = 153,\n\tFMT6_P010 = 154,\n\tFMT6_P010_Y = 155,\n\tFMT6_P010_UV = 156,\n\tFMT6_TP10 = 157,\n\tFMT6_TP10_Y = 158,\n\tFMT6_TP10_UV = 159,\n\tFMT6_Z24_UNORM_S8_UINT = 160,\n\tFMT6_ETC2_RG11_UNORM = 171,\n\tFMT6_ETC2_RG11_SNORM = 172,\n\tFMT6_ETC2_R11_UNORM = 173,\n\tFMT6_ETC2_R11_SNORM = 174,\n\tFMT6_ETC1 = 175,\n\tFMT6_ETC2_RGB8 = 176,\n\tFMT6_ETC2_RGBA8 = 177,\n\tFMT6_ETC2_RGB8A1 = 178,\n\tFMT6_DXT1 = 179,\n\tFMT6_DXT3 = 180,\n\tFMT6_DXT5 = 181,\n\tFMT6_RGTC1_UNORM = 183,\n\tFMT6_RGTC1_SNORM = 184,\n\tFMT6_RGTC2_UNORM = 187,\n\tFMT6_RGTC2_SNORM = 188,\n\tFMT6_BPTC_UFLOAT = 190,\n\tFMT6_BPTC_FLOAT = 191,\n\tFMT6_BPTC = 192,\n\tFMT6_ASTC_4x4 = 193,\n\tFMT6_ASTC_5x4 = 194,\n\tFMT6_ASTC_5x5 = 195,\n\tFMT6_ASTC_6x5 = 196,\n\tFMT6_ASTC_6x6 = 197,\n\tFMT6_ASTC_8x5 = 198,\n\tFMT6_ASTC_8x6 = 199,\n\tFMT6_ASTC_8x8 = 200,\n\tFMT6_ASTC_10x5 = 201,\n\tFMT6_ASTC_10x6 = 202,\n\tFMT6_ASTC_10x8 = 203,\n\tFMT6_ASTC_10x10 = 204,\n\tFMT6_ASTC_12x10 = 205,\n\tFMT6_ASTC_12x12 = 206,\n\tFMT6_Z24_UINT_S8_UINT = 234,\n\tFMT6_NONE = 255,\n};\n\nenum a6xx_polygon_mode {\n\tPOLYMODE6_POINTS = 1,\n\tPOLYMODE6_LINES = 2,\n\tPOLYMODE6_TRIANGLES = 3,\n};\n\nenum a6xx_depth_format {\n\tDEPTH6_NONE = 0,\n\tDEPTH6_16 = 1,\n\tDEPTH6_24_8 = 2,\n\tDEPTH6_32 = 4,\n};\n\nenum a6xx_shader_id {\n\tA6XX_TP0_TMO_DATA = 9,\n\tA6XX_TP0_SMO_DATA = 10,\n\tA6XX_TP0_MIPMAP_BASE_DATA = 11,\n\tA6XX_TP1_TMO_DATA = 25,\n\tA6XX_TP1_SMO_DATA = 26,\n\tA6XX_TP1_MIPMAP_BASE_DATA = 27,\n\tA6XX_SP_INST_DATA = 41,\n\tA6XX_SP_LB_0_DATA = 42,\n\tA6XX_SP_LB_1_DATA = 43,\n\tA6XX_SP_LB_2_DATA = 44,\n\tA6XX_SP_LB_3_DATA = 45,\n\tA6XX_SP_LB_4_DATA = 46,\n\tA6XX_SP_LB_5_DATA = 47,\n\tA6XX_SP_CB_BINDLESS_DATA = 48,\n\tA6XX_SP_CB_LEGACY_DATA = 49,\n\tA6XX_SP_UAV_DATA = 50,\n\tA6XX_SP_INST_TAG = 51,\n\tA6XX_SP_CB_BINDLESS_TAG = 52,\n\tA6XX_SP_TMO_UMO_TAG = 53,\n\tA6XX_SP_SMO_TAG = 54,\n\tA6XX_SP_STATE_DATA = 55,\n\tA6XX_HLSQ_CHUNK_CVS_RAM = 73,\n\tA6XX_HLSQ_CHUNK_CPS_RAM = 74,\n\tA6XX_HLSQ_CHUNK_CVS_RAM_TAG = 75,\n\tA6XX_HLSQ_CHUNK_CPS_RAM_TAG = 76,\n\tA6XX_HLSQ_ICB_CVS_CB_BASE_TAG = 77,\n\tA6XX_HLSQ_ICB_CPS_CB_BASE_TAG = 78,\n\tA6XX_HLSQ_CVS_MISC_RAM = 80,\n\tA6XX_HLSQ_CPS_MISC_RAM = 81,\n\tA6XX_HLSQ_INST_RAM = 82,\n\tA6XX_HLSQ_GFX_CVS_CONST_RAM = 83,\n\tA6XX_HLSQ_GFX_CPS_CONST_RAM = 84,\n\tA6XX_HLSQ_CVS_MISC_RAM_TAG = 85,\n\tA6XX_HLSQ_CPS_MISC_RAM_TAG = 86,\n\tA6XX_HLSQ_INST_RAM_TAG = 87,\n\tA6XX_HLSQ_GFX_CVS_CONST_RAM_TAG = 88,\n\tA6XX_HLSQ_GFX_CPS_CONST_RAM_TAG = 89,\n\tA6XX_HLSQ_PWR_REST_RAM = 90,\n\tA6XX_HLSQ_PWR_REST_TAG = 91,\n\tA6XX_HLSQ_DATAPATH_META = 96,\n\tA6XX_HLSQ_FRONTEND_META = 97,\n\tA6XX_HLSQ_INDIRECT_META = 98,\n\tA6XX_HLSQ_BACKEND_META = 99,\n\tA6XX_SP_LB_6_DATA = 112,\n\tA6XX_SP_LB_7_DATA = 113,\n\tA6XX_HLSQ_INST_RAM_1 = 115,\n};\n\nenum a6xx_debugbus_id {\n\tA6XX_DBGBUS_CP = 1,\n\tA6XX_DBGBUS_RBBM = 2,\n\tA6XX_DBGBUS_VBIF = 3,\n\tA6XX_DBGBUS_HLSQ = 4,\n\tA6XX_DBGBUS_UCHE = 5,\n\tA6XX_DBGBUS_DPM = 6,\n\tA6XX_DBGBUS_TESS = 7,\n\tA6XX_DBGBUS_PC = 8,\n\tA6XX_DBGBUS_VFDP = 9,\n\tA6XX_DBGBUS_VPC = 10,\n\tA6XX_DBGBUS_TSE = 11,\n\tA6XX_DBGBUS_RAS = 12,\n\tA6XX_DBGBUS_VSC = 13,\n\tA6XX_DBGBUS_COM = 14,\n\tA6XX_DBGBUS_LRZ = 16,\n\tA6XX_DBGBUS_A2D = 17,\n\tA6XX_DBGBUS_CCUFCHE = 18,\n\tA6XX_DBGBUS_GMU_CX = 19,\n\tA6XX_DBGBUS_RBP = 20,\n\tA6XX_DBGBUS_DCS = 21,\n\tA6XX_DBGBUS_DBGC = 22,\n\tA6XX_DBGBUS_CX = 23,\n\tA6XX_DBGBUS_GMU_GX = 24,\n\tA6XX_DBGBUS_TPFCHE = 25,\n\tA6XX_DBGBUS_GBIF_GX = 26,\n\tA6XX_DBGBUS_GPC = 29,\n\tA6XX_DBGBUS_LARC = 30,\n\tA6XX_DBGBUS_HLSQ_SPTP = 31,\n\tA6XX_DBGBUS_RB_0 = 32,\n\tA6XX_DBGBUS_RB_1 = 33,\n\tA6XX_DBGBUS_RB_2 = 34,\n\tA6XX_DBGBUS_UCHE_WRAPPER = 36,\n\tA6XX_DBGBUS_CCU_0 = 40,\n\tA6XX_DBGBUS_CCU_1 = 41,\n\tA6XX_DBGBUS_CCU_2 = 42,\n\tA6XX_DBGBUS_VFD_0 = 56,\n\tA6XX_DBGBUS_VFD_1 = 57,\n\tA6XX_DBGBUS_VFD_2 = 58,\n\tA6XX_DBGBUS_VFD_3 = 59,\n\tA6XX_DBGBUS_VFD_4 = 60,\n\tA6XX_DBGBUS_VFD_5 = 61,\n\tA6XX_DBGBUS_SP_0 = 64,\n\tA6XX_DBGBUS_SP_1 = 65,\n\tA6XX_DBGBUS_SP_2 = 66,\n\tA6XX_DBGBUS_TPL1_0 = 72,\n\tA6XX_DBGBUS_TPL1_1 = 73,\n\tA6XX_DBGBUS_TPL1_2 = 74,\n\tA6XX_DBGBUS_TPL1_3 = 75,\n\tA6XX_DBGBUS_TPL1_4 = 76,\n\tA6XX_DBGBUS_TPL1_5 = 77,\n\tA6XX_DBGBUS_SPTP_0 = 88,\n\tA6XX_DBGBUS_SPTP_1 = 89,\n\tA6XX_DBGBUS_SPTP_2 = 90,\n\tA6XX_DBGBUS_SPTP_3 = 91,\n\tA6XX_DBGBUS_SPTP_4 = 92,\n\tA6XX_DBGBUS_SPTP_5 = 93,\n};\n\nenum a6xx_cp_perfcounter_select {\n\tPERF_CP_ALWAYS_COUNT = 0,\n\tPERF_CP_BUSY_GFX_CORE_IDLE = 1,\n\tPERF_CP_BUSY_CYCLES = 2,\n\tPERF_CP_NUM_PREEMPTIONS = 3,\n\tPERF_CP_PREEMPTION_REACTION_DELAY = 4,\n\tPERF_CP_PREEMPTION_SWITCH_OUT_TIME = 5,\n\tPERF_CP_PREEMPTION_SWITCH_IN_TIME = 6,\n\tPERF_CP_DEAD_DRAWS_IN_BIN_RENDER = 7,\n\tPERF_CP_PREDICATED_DRAWS_KILLED = 8,\n\tPERF_CP_MODE_SWITCH = 9,\n\tPERF_CP_ZPASS_DONE = 10,\n\tPERF_CP_CONTEXT_DONE = 11,\n\tPERF_CP_CACHE_FLUSH = 12,\n\tPERF_CP_LONG_PREEMPTIONS = 13,\n\tPERF_CP_SQE_I_CACHE_STARVE = 14,\n\tPERF_CP_SQE_IDLE = 15,\n\tPERF_CP_SQE_PM4_STARVE_RB_IB = 16,\n\tPERF_CP_SQE_PM4_STARVE_SDS = 17,\n\tPERF_CP_SQE_MRB_STARVE = 18,\n\tPERF_CP_SQE_RRB_STARVE = 19,\n\tPERF_CP_SQE_VSD_STARVE = 20,\n\tPERF_CP_VSD_DECODE_STARVE = 21,\n\tPERF_CP_SQE_PIPE_OUT_STALL = 22,\n\tPERF_CP_SQE_SYNC_STALL = 23,\n\tPERF_CP_SQE_PM4_WFI_STALL = 24,\n\tPERF_CP_SQE_SYS_WFI_STALL = 25,\n\tPERF_CP_SQE_T4_EXEC = 26,\n\tPERF_CP_SQE_LOAD_STATE_EXEC = 27,\n\tPERF_CP_SQE_SAVE_SDS_STATE = 28,\n\tPERF_CP_SQE_DRAW_EXEC = 29,\n\tPERF_CP_SQE_CTXT_REG_BUNCH_EXEC = 30,\n\tPERF_CP_SQE_EXEC_PROFILED = 31,\n\tPERF_CP_MEMORY_POOL_EMPTY = 32,\n\tPERF_CP_MEMORY_POOL_SYNC_STALL = 33,\n\tPERF_CP_MEMORY_POOL_ABOVE_THRESH = 34,\n\tPERF_CP_AHB_WR_STALL_PRE_DRAWS = 35,\n\tPERF_CP_AHB_STALL_SQE_GMU = 36,\n\tPERF_CP_AHB_STALL_SQE_WR_OTHER = 37,\n\tPERF_CP_AHB_STALL_SQE_RD_OTHER = 38,\n\tPERF_CP_CLUSTER0_EMPTY = 39,\n\tPERF_CP_CLUSTER1_EMPTY = 40,\n\tPERF_CP_CLUSTER2_EMPTY = 41,\n\tPERF_CP_CLUSTER3_EMPTY = 42,\n\tPERF_CP_CLUSTER4_EMPTY = 43,\n\tPERF_CP_CLUSTER5_EMPTY = 44,\n\tPERF_CP_PM4_DATA = 45,\n\tPERF_CP_PM4_HEADERS = 46,\n\tPERF_CP_VBIF_READ_BEATS = 47,\n\tPERF_CP_VBIF_WRITE_BEATS = 48,\n\tPERF_CP_SQE_INSTR_COUNTER = 49,\n};\n\nenum a6xx_rbbm_perfcounter_select {\n\tPERF_RBBM_ALWAYS_COUNT = 0,\n\tPERF_RBBM_ALWAYS_ON = 1,\n\tPERF_RBBM_TSE_BUSY = 2,\n\tPERF_RBBM_RAS_BUSY = 3,\n\tPERF_RBBM_PC_DCALL_BUSY = 4,\n\tPERF_RBBM_PC_VSD_BUSY = 5,\n\tPERF_RBBM_STATUS_MASKED = 6,\n\tPERF_RBBM_COM_BUSY = 7,\n\tPERF_RBBM_DCOM_BUSY = 8,\n\tPERF_RBBM_VBIF_BUSY = 9,\n\tPERF_RBBM_VSC_BUSY = 10,\n\tPERF_RBBM_TESS_BUSY = 11,\n\tPERF_RBBM_UCHE_BUSY = 12,\n\tPERF_RBBM_HLSQ_BUSY = 13,\n};\n\nenum a6xx_pc_perfcounter_select {\n\tPERF_PC_BUSY_CYCLES = 0,\n\tPERF_PC_WORKING_CYCLES = 1,\n\tPERF_PC_STALL_CYCLES_VFD = 2,\n\tPERF_PC_STALL_CYCLES_TSE = 3,\n\tPERF_PC_STALL_CYCLES_VPC = 4,\n\tPERF_PC_STALL_CYCLES_UCHE = 5,\n\tPERF_PC_STALL_CYCLES_TESS = 6,\n\tPERF_PC_STALL_CYCLES_TSE_ONLY = 7,\n\tPERF_PC_STALL_CYCLES_VPC_ONLY = 8,\n\tPERF_PC_PASS1_TF_STALL_CYCLES = 9,\n\tPERF_PC_STARVE_CYCLES_FOR_INDEX = 10,\n\tPERF_PC_STARVE_CYCLES_FOR_TESS_FACTOR = 11,\n\tPERF_PC_STARVE_CYCLES_FOR_VIZ_STREAM = 12,\n\tPERF_PC_STARVE_CYCLES_FOR_POSITION = 13,\n\tPERF_PC_STARVE_CYCLES_DI = 14,\n\tPERF_PC_VIS_STREAMS_LOADED = 15,\n\tPERF_PC_INSTANCES = 16,\n\tPERF_PC_VPC_PRIMITIVES = 17,\n\tPERF_PC_DEAD_PRIM = 18,\n\tPERF_PC_LIVE_PRIM = 19,\n\tPERF_PC_VERTEX_HITS = 20,\n\tPERF_PC_IA_VERTICES = 21,\n\tPERF_PC_IA_PRIMITIVES = 22,\n\tPERF_PC_GS_PRIMITIVES = 23,\n\tPERF_PC_HS_INVOCATIONS = 24,\n\tPERF_PC_DS_INVOCATIONS = 25,\n\tPERF_PC_VS_INVOCATIONS = 26,\n\tPERF_PC_GS_INVOCATIONS = 27,\n\tPERF_PC_DS_PRIMITIVES = 28,\n\tPERF_PC_VPC_POS_DATA_TRANSACTION = 29,\n\tPERF_PC_3D_DRAWCALLS = 30,\n\tPERF_PC_2D_DRAWCALLS = 31,\n\tPERF_PC_NON_DRAWCALL_GLOBAL_EVENTS = 32,\n\tPERF_TESS_BUSY_CYCLES = 33,\n\tPERF_TESS_WORKING_CYCLES = 34,\n\tPERF_TESS_STALL_CYCLES_PC = 35,\n\tPERF_TESS_STARVE_CYCLES_PC = 36,\n\tPERF_PC_TSE_TRANSACTION = 37,\n\tPERF_PC_TSE_VERTEX = 38,\n\tPERF_PC_TESS_PC_UV_TRANS = 39,\n\tPERF_PC_TESS_PC_UV_PATCHES = 40,\n\tPERF_PC_TESS_FACTOR_TRANS = 41,\n};\n\nenum a6xx_vfd_perfcounter_select {\n\tPERF_VFD_BUSY_CYCLES = 0,\n\tPERF_VFD_STALL_CYCLES_UCHE = 1,\n\tPERF_VFD_STALL_CYCLES_VPC_ALLOC = 2,\n\tPERF_VFD_STALL_CYCLES_SP_INFO = 3,\n\tPERF_VFD_STALL_CYCLES_SP_ATTR = 4,\n\tPERF_VFD_STARVE_CYCLES_UCHE = 5,\n\tPERF_VFD_RBUFFER_FULL = 6,\n\tPERF_VFD_ATTR_INFO_FIFO_FULL = 7,\n\tPERF_VFD_DECODED_ATTRIBUTE_BYTES = 8,\n\tPERF_VFD_NUM_ATTRIBUTES = 9,\n\tPERF_VFD_UPPER_SHADER_FIBERS = 10,\n\tPERF_VFD_LOWER_SHADER_FIBERS = 11,\n\tPERF_VFD_MODE_0_FIBERS = 12,\n\tPERF_VFD_MODE_1_FIBERS = 13,\n\tPERF_VFD_MODE_2_FIBERS = 14,\n\tPERF_VFD_MODE_3_FIBERS = 15,\n\tPERF_VFD_MODE_4_FIBERS = 16,\n\tPERF_VFD_TOTAL_VERTICES = 17,\n\tPERF_VFDP_STALL_CYCLES_VFD = 18,\n\tPERF_VFDP_STALL_CYCLES_VFD_INDEX = 19,\n\tPERF_VFDP_STALL_CYCLES_VFD_PROG = 20,\n\tPERF_VFDP_STARVE_CYCLES_PC = 21,\n\tPERF_VFDP_VS_STAGE_WAVES = 22,\n};\n\nenum a6xx_hlsq_perfcounter_select {\n\tPERF_HLSQ_BUSY_CYCLES = 0,\n\tPERF_HLSQ_STALL_CYCLES_UCHE = 1,\n\tPERF_HLSQ_STALL_CYCLES_SP_STATE = 2,\n\tPERF_HLSQ_STALL_CYCLES_SP_FS_STAGE = 3,\n\tPERF_HLSQ_UCHE_LATENCY_CYCLES = 4,\n\tPERF_HLSQ_UCHE_LATENCY_COUNT = 5,\n\tPERF_HLSQ_FS_STAGE_1X_WAVES = 6,\n\tPERF_HLSQ_FS_STAGE_2X_WAVES = 7,\n\tPERF_HLSQ_QUADS = 8,\n\tPERF_HLSQ_CS_INVOCATIONS = 9,\n\tPERF_HLSQ_COMPUTE_DRAWCALLS = 10,\n\tPERF_HLSQ_FS_DATA_WAIT_PROGRAMMING = 11,\n\tPERF_HLSQ_DUAL_FS_PROG_ACTIVE = 12,\n\tPERF_HLSQ_DUAL_VS_PROG_ACTIVE = 13,\n\tPERF_HLSQ_FS_BATCH_COUNT_ZERO = 14,\n\tPERF_HLSQ_VS_BATCH_COUNT_ZERO = 15,\n\tPERF_HLSQ_WAVE_PENDING_NO_QUAD = 16,\n\tPERF_HLSQ_WAVE_PENDING_NO_PRIM_BASE = 17,\n\tPERF_HLSQ_STALL_CYCLES_VPC = 18,\n\tPERF_HLSQ_PIXELS = 19,\n\tPERF_HLSQ_DRAW_MODE_SWITCH_VSFS_SYNC = 20,\n};\n\nenum a6xx_vpc_perfcounter_select {\n\tPERF_VPC_BUSY_CYCLES = 0,\n\tPERF_VPC_WORKING_CYCLES = 1,\n\tPERF_VPC_STALL_CYCLES_UCHE = 2,\n\tPERF_VPC_STALL_CYCLES_VFD_WACK = 3,\n\tPERF_VPC_STALL_CYCLES_HLSQ_PRIM_ALLOC = 4,\n\tPERF_VPC_STALL_CYCLES_PC = 5,\n\tPERF_VPC_STALL_CYCLES_SP_LM = 6,\n\tPERF_VPC_STARVE_CYCLES_SP = 7,\n\tPERF_VPC_STARVE_CYCLES_LRZ = 8,\n\tPERF_VPC_PC_PRIMITIVES = 9,\n\tPERF_VPC_SP_COMPONENTS = 10,\n\tPERF_VPC_STALL_CYCLES_VPCRAM_POS = 11,\n\tPERF_VPC_LRZ_ASSIGN_PRIMITIVES = 12,\n\tPERF_VPC_RB_VISIBLE_PRIMITIVES = 13,\n\tPERF_VPC_LM_TRANSACTION = 14,\n\tPERF_VPC_STREAMOUT_TRANSACTION = 15,\n\tPERF_VPC_VS_BUSY_CYCLES = 16,\n\tPERF_VPC_PS_BUSY_CYCLES = 17,\n\tPERF_VPC_VS_WORKING_CYCLES = 18,\n\tPERF_VPC_PS_WORKING_CYCLES = 19,\n\tPERF_VPC_STARVE_CYCLES_RB = 20,\n\tPERF_VPC_NUM_VPCRAM_READ_POS = 21,\n\tPERF_VPC_WIT_FULL_CYCLES = 22,\n\tPERF_VPC_VPCRAM_FULL_CYCLES = 23,\n\tPERF_VPC_LM_FULL_WAIT_FOR_INTP_END = 24,\n\tPERF_VPC_NUM_VPCRAM_WRITE = 25,\n\tPERF_VPC_NUM_VPCRAM_READ_SO = 26,\n\tPERF_VPC_NUM_ATTR_REQ_LM = 27,\n};\n\nenum a6xx_tse_perfcounter_select {\n\tPERF_TSE_BUSY_CYCLES = 0,\n\tPERF_TSE_CLIPPING_CYCLES = 1,\n\tPERF_TSE_STALL_CYCLES_RAS = 2,\n\tPERF_TSE_STALL_CYCLES_LRZ_BARYPLANE = 3,\n\tPERF_TSE_STALL_CYCLES_LRZ_ZPLANE = 4,\n\tPERF_TSE_STARVE_CYCLES_PC = 5,\n\tPERF_TSE_INPUT_PRIM = 6,\n\tPERF_TSE_INPUT_NULL_PRIM = 7,\n\tPERF_TSE_TRIVAL_REJ_PRIM = 8,\n\tPERF_TSE_CLIPPED_PRIM = 9,\n\tPERF_TSE_ZERO_AREA_PRIM = 10,\n\tPERF_TSE_FACENESS_CULLED_PRIM = 11,\n\tPERF_TSE_ZERO_PIXEL_PRIM = 12,\n\tPERF_TSE_OUTPUT_NULL_PRIM = 13,\n\tPERF_TSE_OUTPUT_VISIBLE_PRIM = 14,\n\tPERF_TSE_CINVOCATION = 15,\n\tPERF_TSE_CPRIMITIVES = 16,\n\tPERF_TSE_2D_INPUT_PRIM = 17,\n\tPERF_TSE_2D_ALIVE_CYCLES = 18,\n\tPERF_TSE_CLIP_PLANES = 19,\n};\n\nenum a6xx_ras_perfcounter_select {\n\tPERF_RAS_BUSY_CYCLES = 0,\n\tPERF_RAS_SUPERTILE_ACTIVE_CYCLES = 1,\n\tPERF_RAS_STALL_CYCLES_LRZ = 2,\n\tPERF_RAS_STARVE_CYCLES_TSE = 3,\n\tPERF_RAS_SUPER_TILES = 4,\n\tPERF_RAS_8X4_TILES = 5,\n\tPERF_RAS_MASKGEN_ACTIVE = 6,\n\tPERF_RAS_FULLY_COVERED_SUPER_TILES = 7,\n\tPERF_RAS_FULLY_COVERED_8X4_TILES = 8,\n\tPERF_RAS_PRIM_KILLED_INVISILBE = 9,\n\tPERF_RAS_SUPERTILE_GEN_ACTIVE_CYCLES = 10,\n\tPERF_RAS_LRZ_INTF_WORKING_CYCLES = 11,\n\tPERF_RAS_BLOCKS = 12,\n};\n\nenum a6xx_uche_perfcounter_select {\n\tPERF_UCHE_BUSY_CYCLES = 0,\n\tPERF_UCHE_STALL_CYCLES_ARBITER = 1,\n\tPERF_UCHE_VBIF_LATENCY_CYCLES = 2,\n\tPERF_UCHE_VBIF_LATENCY_SAMPLES = 3,\n\tPERF_UCHE_VBIF_READ_BEATS_TP = 4,\n\tPERF_UCHE_VBIF_READ_BEATS_VFD = 5,\n\tPERF_UCHE_VBIF_READ_BEATS_HLSQ = 6,\n\tPERF_UCHE_VBIF_READ_BEATS_LRZ = 7,\n\tPERF_UCHE_VBIF_READ_BEATS_SP = 8,\n\tPERF_UCHE_READ_REQUESTS_TP = 9,\n\tPERF_UCHE_READ_REQUESTS_VFD = 10,\n\tPERF_UCHE_READ_REQUESTS_HLSQ = 11,\n\tPERF_UCHE_READ_REQUESTS_LRZ = 12,\n\tPERF_UCHE_READ_REQUESTS_SP = 13,\n\tPERF_UCHE_WRITE_REQUESTS_LRZ = 14,\n\tPERF_UCHE_WRITE_REQUESTS_SP = 15,\n\tPERF_UCHE_WRITE_REQUESTS_VPC = 16,\n\tPERF_UCHE_WRITE_REQUESTS_VSC = 17,\n\tPERF_UCHE_EVICTS = 18,\n\tPERF_UCHE_BANK_REQ0 = 19,\n\tPERF_UCHE_BANK_REQ1 = 20,\n\tPERF_UCHE_BANK_REQ2 = 21,\n\tPERF_UCHE_BANK_REQ3 = 22,\n\tPERF_UCHE_BANK_REQ4 = 23,\n\tPERF_UCHE_BANK_REQ5 = 24,\n\tPERF_UCHE_BANK_REQ6 = 25,\n\tPERF_UCHE_BANK_REQ7 = 26,\n\tPERF_UCHE_VBIF_READ_BEATS_CH0 = 27,\n\tPERF_UCHE_VBIF_READ_BEATS_CH1 = 28,\n\tPERF_UCHE_GMEM_READ_BEATS = 29,\n\tPERF_UCHE_TPH_REF_FULL = 30,\n\tPERF_UCHE_TPH_VICTIM_FULL = 31,\n\tPERF_UCHE_TPH_EXT_FULL = 32,\n\tPERF_UCHE_VBIF_STALL_WRITE_DATA = 33,\n\tPERF_UCHE_DCMP_LATENCY_SAMPLES = 34,\n\tPERF_UCHE_DCMP_LATENCY_CYCLES = 35,\n\tPERF_UCHE_VBIF_READ_BEATS_PC = 36,\n\tPERF_UCHE_READ_REQUESTS_PC = 37,\n\tPERF_UCHE_RAM_READ_REQ = 38,\n\tPERF_UCHE_RAM_WRITE_REQ = 39,\n};\n\nenum a6xx_tp_perfcounter_select {\n\tPERF_TP_BUSY_CYCLES = 0,\n\tPERF_TP_STALL_CYCLES_UCHE = 1,\n\tPERF_TP_LATENCY_CYCLES = 2,\n\tPERF_TP_LATENCY_TRANS = 3,\n\tPERF_TP_FLAG_CACHE_REQUEST_SAMPLES = 4,\n\tPERF_TP_FLAG_CACHE_REQUEST_LATENCY = 5,\n\tPERF_TP_L1_CACHELINE_REQUESTS = 6,\n\tPERF_TP_L1_CACHELINE_MISSES = 7,\n\tPERF_TP_SP_TP_TRANS = 8,\n\tPERF_TP_TP_SP_TRANS = 9,\n\tPERF_TP_OUTPUT_PIXELS = 10,\n\tPERF_TP_FILTER_WORKLOAD_16BIT = 11,\n\tPERF_TP_FILTER_WORKLOAD_32BIT = 12,\n\tPERF_TP_QUADS_RECEIVED = 13,\n\tPERF_TP_QUADS_OFFSET = 14,\n\tPERF_TP_QUADS_SHADOW = 15,\n\tPERF_TP_QUADS_ARRAY = 16,\n\tPERF_TP_QUADS_GRADIENT = 17,\n\tPERF_TP_QUADS_1D = 18,\n\tPERF_TP_QUADS_2D = 19,\n\tPERF_TP_QUADS_BUFFER = 20,\n\tPERF_TP_QUADS_3D = 21,\n\tPERF_TP_QUADS_CUBE = 22,\n\tPERF_TP_DIVERGENT_QUADS_RECEIVED = 23,\n\tPERF_TP_PRT_NON_RESIDENT_EVENTS = 24,\n\tPERF_TP_OUTPUT_PIXELS_POINT = 25,\n\tPERF_TP_OUTPUT_PIXELS_BILINEAR = 26,\n\tPERF_TP_OUTPUT_PIXELS_MIP = 27,\n\tPERF_TP_OUTPUT_PIXELS_ANISO = 28,\n\tPERF_TP_OUTPUT_PIXELS_ZERO_LOD = 29,\n\tPERF_TP_FLAG_CACHE_REQUESTS = 30,\n\tPERF_TP_FLAG_CACHE_MISSES = 31,\n\tPERF_TP_L1_5_L2_REQUESTS = 32,\n\tPERF_TP_2D_OUTPUT_PIXELS = 33,\n\tPERF_TP_2D_OUTPUT_PIXELS_POINT = 34,\n\tPERF_TP_2D_OUTPUT_PIXELS_BILINEAR = 35,\n\tPERF_TP_2D_FILTER_WORKLOAD_16BIT = 36,\n\tPERF_TP_2D_FILTER_WORKLOAD_32BIT = 37,\n\tPERF_TP_TPA2TPC_TRANS = 38,\n\tPERF_TP_L1_MISSES_ASTC_1TILE = 39,\n\tPERF_TP_L1_MISSES_ASTC_2TILE = 40,\n\tPERF_TP_L1_MISSES_ASTC_4TILE = 41,\n\tPERF_TP_L1_5_L2_COMPRESS_REQS = 42,\n\tPERF_TP_L1_5_L2_COMPRESS_MISS = 43,\n\tPERF_TP_L1_BANK_CONFLICT = 44,\n\tPERF_TP_L1_5_MISS_LATENCY_CYCLES = 45,\n\tPERF_TP_L1_5_MISS_LATENCY_TRANS = 46,\n\tPERF_TP_QUADS_CONSTANT_MULTIPLIED = 47,\n\tPERF_TP_FRONTEND_WORKING_CYCLES = 48,\n\tPERF_TP_L1_TAG_WORKING_CYCLES = 49,\n\tPERF_TP_L1_DATA_WRITE_WORKING_CYCLES = 50,\n\tPERF_TP_PRE_L1_DECOM_WORKING_CYCLES = 51,\n\tPERF_TP_BACKEND_WORKING_CYCLES = 52,\n\tPERF_TP_FLAG_CACHE_WORKING_CYCLES = 53,\n\tPERF_TP_L1_5_CACHE_WORKING_CYCLES = 54,\n\tPERF_TP_STARVE_CYCLES_SP = 55,\n\tPERF_TP_STARVE_CYCLES_UCHE = 56,\n};\n\nenum a6xx_sp_perfcounter_select {\n\tPERF_SP_BUSY_CYCLES = 0,\n\tPERF_SP_ALU_WORKING_CYCLES = 1,\n\tPERF_SP_EFU_WORKING_CYCLES = 2,\n\tPERF_SP_STALL_CYCLES_VPC = 3,\n\tPERF_SP_STALL_CYCLES_TP = 4,\n\tPERF_SP_STALL_CYCLES_UCHE = 5,\n\tPERF_SP_STALL_CYCLES_RB = 6,\n\tPERF_SP_NON_EXECUTION_CYCLES = 7,\n\tPERF_SP_WAVE_CONTEXTS = 8,\n\tPERF_SP_WAVE_CONTEXT_CYCLES = 9,\n\tPERF_SP_FS_STAGE_WAVE_CYCLES = 10,\n\tPERF_SP_FS_STAGE_WAVE_SAMPLES = 11,\n\tPERF_SP_VS_STAGE_WAVE_CYCLES = 12,\n\tPERF_SP_VS_STAGE_WAVE_SAMPLES = 13,\n\tPERF_SP_FS_STAGE_DURATION_CYCLES = 14,\n\tPERF_SP_VS_STAGE_DURATION_CYCLES = 15,\n\tPERF_SP_WAVE_CTRL_CYCLES = 16,\n\tPERF_SP_WAVE_LOAD_CYCLES = 17,\n\tPERF_SP_WAVE_EMIT_CYCLES = 18,\n\tPERF_SP_WAVE_NOP_CYCLES = 19,\n\tPERF_SP_WAVE_WAIT_CYCLES = 20,\n\tPERF_SP_WAVE_FETCH_CYCLES = 21,\n\tPERF_SP_WAVE_IDLE_CYCLES = 22,\n\tPERF_SP_WAVE_END_CYCLES = 23,\n\tPERF_SP_WAVE_LONG_SYNC_CYCLES = 24,\n\tPERF_SP_WAVE_SHORT_SYNC_CYCLES = 25,\n\tPERF_SP_WAVE_JOIN_CYCLES = 26,\n\tPERF_SP_LM_LOAD_INSTRUCTIONS = 27,\n\tPERF_SP_LM_STORE_INSTRUCTIONS = 28,\n\tPERF_SP_LM_ATOMICS = 29,\n\tPERF_SP_GM_LOAD_INSTRUCTIONS = 30,\n\tPERF_SP_GM_STORE_INSTRUCTIONS = 31,\n\tPERF_SP_GM_ATOMICS = 32,\n\tPERF_SP_VS_STAGE_TEX_INSTRUCTIONS = 33,\n\tPERF_SP_VS_STAGE_EFU_INSTRUCTIONS = 34,\n\tPERF_SP_VS_STAGE_FULL_ALU_INSTRUCTIONS = 35,\n\tPERF_SP_VS_STAGE_HALF_ALU_INSTRUCTIONS = 36,\n\tPERF_SP_FS_STAGE_TEX_INSTRUCTIONS = 37,\n\tPERF_SP_FS_STAGE_CFLOW_INSTRUCTIONS = 38,\n\tPERF_SP_FS_STAGE_EFU_INSTRUCTIONS = 39,\n\tPERF_SP_FS_STAGE_FULL_ALU_INSTRUCTIONS = 40,\n\tPERF_SP_FS_STAGE_HALF_ALU_INSTRUCTIONS = 41,\n\tPERF_SP_FS_STAGE_BARY_INSTRUCTIONS = 42,\n\tPERF_SP_VS_INSTRUCTIONS = 43,\n\tPERF_SP_FS_INSTRUCTIONS = 44,\n\tPERF_SP_ADDR_LOCK_COUNT = 45,\n\tPERF_SP_UCHE_READ_TRANS = 46,\n\tPERF_SP_UCHE_WRITE_TRANS = 47,\n\tPERF_SP_EXPORT_VPC_TRANS = 48,\n\tPERF_SP_EXPORT_RB_TRANS = 49,\n\tPERF_SP_PIXELS_KILLED = 50,\n\tPERF_SP_ICL1_REQUESTS = 51,\n\tPERF_SP_ICL1_MISSES = 52,\n\tPERF_SP_HS_INSTRUCTIONS = 53,\n\tPERF_SP_DS_INSTRUCTIONS = 54,\n\tPERF_SP_GS_INSTRUCTIONS = 55,\n\tPERF_SP_CS_INSTRUCTIONS = 56,\n\tPERF_SP_GPR_READ = 57,\n\tPERF_SP_GPR_WRITE = 58,\n\tPERF_SP_FS_STAGE_HALF_EFU_INSTRUCTIONS = 59,\n\tPERF_SP_VS_STAGE_HALF_EFU_INSTRUCTIONS = 60,\n\tPERF_SP_LM_BANK_CONFLICTS = 61,\n\tPERF_SP_TEX_CONTROL_WORKING_CYCLES = 62,\n\tPERF_SP_LOAD_CONTROL_WORKING_CYCLES = 63,\n\tPERF_SP_FLOW_CONTROL_WORKING_CYCLES = 64,\n\tPERF_SP_LM_WORKING_CYCLES = 65,\n\tPERF_SP_DISPATCHER_WORKING_CYCLES = 66,\n\tPERF_SP_SEQUENCER_WORKING_CYCLES = 67,\n\tPERF_SP_LOW_EFFICIENCY_STARVED_BY_TP = 68,\n\tPERF_SP_STARVE_CYCLES_HLSQ = 69,\n\tPERF_SP_NON_EXECUTION_LS_CYCLES = 70,\n\tPERF_SP_WORKING_EU = 71,\n\tPERF_SP_ANY_EU_WORKING = 72,\n\tPERF_SP_WORKING_EU_FS_STAGE = 73,\n\tPERF_SP_ANY_EU_WORKING_FS_STAGE = 74,\n\tPERF_SP_WORKING_EU_VS_STAGE = 75,\n\tPERF_SP_ANY_EU_WORKING_VS_STAGE = 76,\n\tPERF_SP_WORKING_EU_CS_STAGE = 77,\n\tPERF_SP_ANY_EU_WORKING_CS_STAGE = 78,\n\tPERF_SP_GPR_READ_PREFETCH = 79,\n\tPERF_SP_GPR_READ_CONFLICT = 80,\n\tPERF_SP_GPR_WRITE_CONFLICT = 81,\n\tPERF_SP_GM_LOAD_LATENCY_CYCLES = 82,\n\tPERF_SP_GM_LOAD_LATENCY_SAMPLES = 83,\n\tPERF_SP_EXECUTABLE_WAVES = 84,\n};\n\nenum a6xx_rb_perfcounter_select {\n\tPERF_RB_BUSY_CYCLES = 0,\n\tPERF_RB_STALL_CYCLES_HLSQ = 1,\n\tPERF_RB_STALL_CYCLES_FIFO0_FULL = 2,\n\tPERF_RB_STALL_CYCLES_FIFO1_FULL = 3,\n\tPERF_RB_STALL_CYCLES_FIFO2_FULL = 4,\n\tPERF_RB_STARVE_CYCLES_SP = 5,\n\tPERF_RB_STARVE_CYCLES_LRZ_TILE = 6,\n\tPERF_RB_STARVE_CYCLES_CCU = 7,\n\tPERF_RB_STARVE_CYCLES_Z_PLANE = 8,\n\tPERF_RB_STARVE_CYCLES_BARY_PLANE = 9,\n\tPERF_RB_Z_WORKLOAD = 10,\n\tPERF_RB_HLSQ_ACTIVE = 11,\n\tPERF_RB_Z_READ = 12,\n\tPERF_RB_Z_WRITE = 13,\n\tPERF_RB_C_READ = 14,\n\tPERF_RB_C_WRITE = 15,\n\tPERF_RB_TOTAL_PASS = 16,\n\tPERF_RB_Z_PASS = 17,\n\tPERF_RB_Z_FAIL = 18,\n\tPERF_RB_S_FAIL = 19,\n\tPERF_RB_BLENDED_FXP_COMPONENTS = 20,\n\tPERF_RB_BLENDED_FP16_COMPONENTS = 21,\n\tPERF_RB_PS_INVOCATIONS = 22,\n\tPERF_RB_2D_ALIVE_CYCLES = 23,\n\tPERF_RB_2D_STALL_CYCLES_A2D = 24,\n\tPERF_RB_2D_STARVE_CYCLES_SRC = 25,\n\tPERF_RB_2D_STARVE_CYCLES_SP = 26,\n\tPERF_RB_2D_STARVE_CYCLES_DST = 27,\n\tPERF_RB_2D_VALID_PIXELS = 28,\n\tPERF_RB_3D_PIXELS = 29,\n\tPERF_RB_BLENDER_WORKING_CYCLES = 30,\n\tPERF_RB_ZPROC_WORKING_CYCLES = 31,\n\tPERF_RB_CPROC_WORKING_CYCLES = 32,\n\tPERF_RB_SAMPLER_WORKING_CYCLES = 33,\n\tPERF_RB_STALL_CYCLES_CCU_COLOR_READ = 34,\n\tPERF_RB_STALL_CYCLES_CCU_COLOR_WRITE = 35,\n\tPERF_RB_STALL_CYCLES_CCU_DEPTH_READ = 36,\n\tPERF_RB_STALL_CYCLES_CCU_DEPTH_WRITE = 37,\n\tPERF_RB_STALL_CYCLES_VPC = 38,\n\tPERF_RB_2D_INPUT_TRANS = 39,\n\tPERF_RB_2D_OUTPUT_RB_DST_TRANS = 40,\n\tPERF_RB_2D_OUTPUT_RB_SRC_TRANS = 41,\n\tPERF_RB_BLENDED_FP32_COMPONENTS = 42,\n\tPERF_RB_COLOR_PIX_TILES = 43,\n\tPERF_RB_STALL_CYCLES_CCU = 44,\n\tPERF_RB_EARLY_Z_ARB3_GRANT = 45,\n\tPERF_RB_LATE_Z_ARB3_GRANT = 46,\n\tPERF_RB_EARLY_Z_SKIP_GRANT = 47,\n};\n\nenum a6xx_vsc_perfcounter_select {\n\tPERF_VSC_BUSY_CYCLES = 0,\n\tPERF_VSC_WORKING_CYCLES = 1,\n\tPERF_VSC_STALL_CYCLES_UCHE = 2,\n\tPERF_VSC_EOT_NUM = 3,\n\tPERF_VSC_INPUT_TILES = 4,\n};\n\nenum a6xx_ccu_perfcounter_select {\n\tPERF_CCU_BUSY_CYCLES = 0,\n\tPERF_CCU_STALL_CYCLES_RB_DEPTH_RETURN = 1,\n\tPERF_CCU_STALL_CYCLES_RB_COLOR_RETURN = 2,\n\tPERF_CCU_STARVE_CYCLES_FLAG_RETURN = 3,\n\tPERF_CCU_DEPTH_BLOCKS = 4,\n\tPERF_CCU_COLOR_BLOCKS = 5,\n\tPERF_CCU_DEPTH_BLOCK_HIT = 6,\n\tPERF_CCU_COLOR_BLOCK_HIT = 7,\n\tPERF_CCU_PARTIAL_BLOCK_READ = 8,\n\tPERF_CCU_GMEM_READ = 9,\n\tPERF_CCU_GMEM_WRITE = 10,\n\tPERF_CCU_DEPTH_READ_FLAG0_COUNT = 11,\n\tPERF_CCU_DEPTH_READ_FLAG1_COUNT = 12,\n\tPERF_CCU_DEPTH_READ_FLAG2_COUNT = 13,\n\tPERF_CCU_DEPTH_READ_FLAG3_COUNT = 14,\n\tPERF_CCU_DEPTH_READ_FLAG4_COUNT = 15,\n\tPERF_CCU_DEPTH_READ_FLAG5_COUNT = 16,\n\tPERF_CCU_DEPTH_READ_FLAG6_COUNT = 17,\n\tPERF_CCU_DEPTH_READ_FLAG8_COUNT = 18,\n\tPERF_CCU_COLOR_READ_FLAG0_COUNT = 19,\n\tPERF_CCU_COLOR_READ_FLAG1_COUNT = 20,\n\tPERF_CCU_COLOR_READ_FLAG2_COUNT = 21,\n\tPERF_CCU_COLOR_READ_FLAG3_COUNT = 22,\n\tPERF_CCU_COLOR_READ_FLAG4_COUNT = 23,\n\tPERF_CCU_COLOR_READ_FLAG5_COUNT = 24,\n\tPERF_CCU_COLOR_READ_FLAG6_COUNT = 25,\n\tPERF_CCU_COLOR_READ_FLAG8_COUNT = 26,\n\tPERF_CCU_2D_RD_REQ = 27,\n\tPERF_CCU_2D_WR_REQ = 28,\n};\n\nenum a6xx_lrz_perfcounter_select {\n\tPERF_LRZ_BUSY_CYCLES = 0,\n\tPERF_LRZ_STARVE_CYCLES_RAS = 1,\n\tPERF_LRZ_STALL_CYCLES_RB = 2,\n\tPERF_LRZ_STALL_CYCLES_VSC = 3,\n\tPERF_LRZ_STALL_CYCLES_VPC = 4,\n\tPERF_LRZ_STALL_CYCLES_FLAG_PREFETCH = 5,\n\tPERF_LRZ_STALL_CYCLES_UCHE = 6,\n\tPERF_LRZ_LRZ_READ = 7,\n\tPERF_LRZ_LRZ_WRITE = 8,\n\tPERF_LRZ_READ_LATENCY = 9,\n\tPERF_LRZ_MERGE_CACHE_UPDATING = 10,\n\tPERF_LRZ_PRIM_KILLED_BY_MASKGEN = 11,\n\tPERF_LRZ_PRIM_KILLED_BY_LRZ = 12,\n\tPERF_LRZ_VISIBLE_PRIM_AFTER_LRZ = 13,\n\tPERF_LRZ_FULL_8X8_TILES = 14,\n\tPERF_LRZ_PARTIAL_8X8_TILES = 15,\n\tPERF_LRZ_TILE_KILLED = 16,\n\tPERF_LRZ_TOTAL_PIXEL = 17,\n\tPERF_LRZ_VISIBLE_PIXEL_AFTER_LRZ = 18,\n\tPERF_LRZ_FULLY_COVERED_TILES = 19,\n\tPERF_LRZ_PARTIAL_COVERED_TILES = 20,\n\tPERF_LRZ_FEEDBACK_ACCEPT = 21,\n\tPERF_LRZ_FEEDBACK_DISCARD = 22,\n\tPERF_LRZ_FEEDBACK_STALL = 23,\n\tPERF_LRZ_STALL_CYCLES_RB_ZPLANE = 24,\n\tPERF_LRZ_STALL_CYCLES_RB_BPLANE = 25,\n\tPERF_LRZ_STALL_CYCLES_VC = 26,\n\tPERF_LRZ_RAS_MASK_TRANS = 27,\n};\n\nenum a6xx_cmp_perfcounter_select {\n\tPERF_CMPDECMP_STALL_CYCLES_ARB = 0,\n\tPERF_CMPDECMP_VBIF_LATENCY_CYCLES = 1,\n\tPERF_CMPDECMP_VBIF_LATENCY_SAMPLES = 2,\n\tPERF_CMPDECMP_VBIF_READ_DATA_CCU = 3,\n\tPERF_CMPDECMP_VBIF_WRITE_DATA_CCU = 4,\n\tPERF_CMPDECMP_VBIF_READ_REQUEST = 5,\n\tPERF_CMPDECMP_VBIF_WRITE_REQUEST = 6,\n\tPERF_CMPDECMP_VBIF_READ_DATA = 7,\n\tPERF_CMPDECMP_VBIF_WRITE_DATA = 8,\n\tPERF_CMPDECMP_FLAG_FETCH_CYCLES = 9,\n\tPERF_CMPDECMP_FLAG_FETCH_SAMPLES = 10,\n\tPERF_CMPDECMP_DEPTH_WRITE_FLAG1_COUNT = 11,\n\tPERF_CMPDECMP_DEPTH_WRITE_FLAG2_COUNT = 12,\n\tPERF_CMPDECMP_DEPTH_WRITE_FLAG3_COUNT = 13,\n\tPERF_CMPDECMP_DEPTH_WRITE_FLAG4_COUNT = 14,\n\tPERF_CMPDECMP_DEPTH_WRITE_FLAG5_COUNT = 15,\n\tPERF_CMPDECMP_DEPTH_WRITE_FLAG6_COUNT = 16,\n\tPERF_CMPDECMP_DEPTH_WRITE_FLAG8_COUNT = 17,\n\tPERF_CMPDECMP_COLOR_WRITE_FLAG1_COUNT = 18,\n\tPERF_CMPDECMP_COLOR_WRITE_FLAG2_COUNT = 19,\n\tPERF_CMPDECMP_COLOR_WRITE_FLAG3_COUNT = 20,\n\tPERF_CMPDECMP_COLOR_WRITE_FLAG4_COUNT = 21,\n\tPERF_CMPDECMP_COLOR_WRITE_FLAG5_COUNT = 22,\n\tPERF_CMPDECMP_COLOR_WRITE_FLAG6_COUNT = 23,\n\tPERF_CMPDECMP_COLOR_WRITE_FLAG8_COUNT = 24,\n\tPERF_CMPDECMP_2D_STALL_CYCLES_VBIF_REQ = 25,\n\tPERF_CMPDECMP_2D_STALL_CYCLES_VBIF_WR = 26,\n\tPERF_CMPDECMP_2D_STALL_CYCLES_VBIF_RETURN = 27,\n\tPERF_CMPDECMP_2D_RD_DATA = 28,\n\tPERF_CMPDECMP_2D_WR_DATA = 29,\n\tPERF_CMPDECMP_VBIF_READ_DATA_UCHE_CH0 = 30,\n\tPERF_CMPDECMP_VBIF_READ_DATA_UCHE_CH1 = 31,\n\tPERF_CMPDECMP_2D_OUTPUT_TRANS = 32,\n\tPERF_CMPDECMP_VBIF_WRITE_DATA_UCHE = 33,\n\tPERF_CMPDECMP_DEPTH_WRITE_FLAG0_COUNT = 34,\n\tPERF_CMPDECMP_COLOR_WRITE_FLAG0_COUNT = 35,\n\tPERF_CMPDECMP_COLOR_WRITE_FLAGALPHA_COUNT = 36,\n\tPERF_CMPDECMP_2D_BUSY_CYCLES = 37,\n\tPERF_CMPDECMP_2D_REORDER_STARVE_CYCLES = 38,\n\tPERF_CMPDECMP_2D_PIXELS = 39,\n};\n\nenum a6xx_2d_ifmt {\n\tR2D_UNORM8 = 16,\n\tR2D_INT32 = 7,\n\tR2D_INT16 = 6,\n\tR2D_INT8 = 5,\n\tR2D_FLOAT32 = 4,\n\tR2D_FLOAT16 = 3,\n\tR2D_UNORM8_SRGB = 1,\n\tR2D_RAW = 0,\n};\n\nenum a6xx_ztest_mode {\n\tA6XX_EARLY_Z = 0,\n\tA6XX_LATE_Z = 1,\n\tA6XX_EARLY_LRZ_LATE_Z = 2,\n\tA6XX_INVALID_ZTEST = 3,\n};\n\nenum a6xx_sequenced_thread_dist {\n\tDIST_SCREEN_COORD = 0,\n\tDIST_ALL_TO_RB0 = 1,\n};\n\nenum a6xx_single_prim_mode {\n\tNO_FLUSH = 0,\n\tFLUSH_PER_OVERLAP_AND_OVERWRITE = 1,\n\tFLUSH_PER_OVERLAP = 3,\n};\n\nenum a6xx_raster_mode {\n\tTYPE_TILED = 0,\n\tTYPE_WRITER = 1,\n};\n\nenum a6xx_raster_direction {\n\tLR_TB = 0,\n\tRL_TB = 1,\n\tLR_BT = 2,\n\tRB_BT = 3,\n};\n\nenum a6xx_render_mode {\n\tRENDERING_PASS = 0,\n\tBINNING_PASS = 1,\n};\n\nenum a6xx_buffers_location {\n\tBUFFERS_IN_GMEM = 0,\n\tBUFFERS_IN_SYSMEM = 3,\n};\n\nenum a6xx_lrz_dir_status {\n\tLRZ_DIR_LE = 1,\n\tLRZ_DIR_GE = 2,\n\tLRZ_DIR_INVALID = 3,\n};\n\nenum a6xx_fragcoord_sample_mode {\n\tFRAGCOORD_CENTER = 0,\n\tFRAGCOORD_SAMPLE = 3,\n};\n\nenum a6xx_rotation {\n\tROTATE_0 = 0,\n\tROTATE_90 = 1,\n\tROTATE_180 = 2,\n\tROTATE_270 = 3,\n\tROTATE_HFLIP = 4,\n\tROTATE_VFLIP = 5,\n};\n\nenum a6xx_tess_spacing {\n\tTESS_EQUAL = 0,\n\tTESS_FRACTIONAL_ODD = 2,\n\tTESS_FRACTIONAL_EVEN = 3,\n};\n\nenum a6xx_tess_output {\n\tTESS_POINTS = 0,\n\tTESS_LINES = 1,\n\tTESS_CW_TRIS = 2,\n\tTESS_CCW_TRIS = 3,\n};\n\nenum a6xx_threadsize {\n\tTHREAD64 = 0,\n\tTHREAD128 = 1,\n};\n\nenum a6xx_bindless_descriptor_size {\n\tBINDLESS_DESCRIPTOR_16B = 1,\n\tBINDLESS_DESCRIPTOR_64B = 3,\n};\n\nenum a6xx_isam_mode {\n\tISAMMODE_GL = 2,\n};\n\nenum a6xx_tex_filter {\n\tA6XX_TEX_NEAREST = 0,\n\tA6XX_TEX_LINEAR = 1,\n\tA6XX_TEX_ANISO = 2,\n\tA6XX_TEX_CUBIC = 3,\n};\n\nenum a6xx_tex_clamp {\n\tA6XX_TEX_REPEAT = 0,\n\tA6XX_TEX_CLAMP_TO_EDGE = 1,\n\tA6XX_TEX_MIRROR_REPEAT = 2,\n\tA6XX_TEX_CLAMP_TO_BORDER = 3,\n\tA6XX_TEX_MIRROR_CLAMP = 4,\n};\n\nenum a6xx_tex_aniso {\n\tA6XX_TEX_ANISO_1 = 0,\n\tA6XX_TEX_ANISO_2 = 1,\n\tA6XX_TEX_ANISO_4 = 2,\n\tA6XX_TEX_ANISO_8 = 3,\n\tA6XX_TEX_ANISO_16 = 4,\n};\n\nenum a6xx_reduction_mode {\n\tA6XX_REDUCTION_MODE_AVERAGE = 0,\n\tA6XX_REDUCTION_MODE_MIN = 1,\n\tA6XX_REDUCTION_MODE_MAX = 2,\n};\n\nenum a6xx_tex_swiz {\n\tA6XX_TEX_X = 0,\n\tA6XX_TEX_Y = 1,\n\tA6XX_TEX_Z = 2,\n\tA6XX_TEX_W = 3,\n\tA6XX_TEX_ZERO = 4,\n\tA6XX_TEX_ONE = 5,\n};\n\nenum a6xx_tex_type {\n\tA6XX_TEX_1D = 0,\n\tA6XX_TEX_2D = 1,\n\tA6XX_TEX_CUBE = 2,\n\tA6XX_TEX_3D = 3,\n\tA6XX_TEX_BUFFER = 4,\n};\n\n#define A6XX_RBBM_INT_0_MASK_RBBM_GPU_IDLE\t\t\t0x00000001\n#define A6XX_RBBM_INT_0_MASK_CP_AHB_ERROR\t\t\t0x00000002\n#define A6XX_RBBM_INT_0_MASK_CP_IPC_INTR_0\t\t\t0x00000010\n#define A6XX_RBBM_INT_0_MASK_CP_IPC_INTR_1\t\t\t0x00000020\n#define A6XX_RBBM_INT_0_MASK_RBBM_ATB_ASYNCFIFO_OVERFLOW\t0x00000040\n#define A6XX_RBBM_INT_0_MASK_RBBM_GPC_ERROR\t\t\t0x00000080\n#define A6XX_RBBM_INT_0_MASK_CP_SW\t\t\t\t0x00000100\n#define A6XX_RBBM_INT_0_MASK_CP_HW_ERROR\t\t\t0x00000200\n#define A6XX_RBBM_INT_0_MASK_CP_CCU_FLUSH_DEPTH_TS\t\t0x00000400\n#define A6XX_RBBM_INT_0_MASK_CP_CCU_FLUSH_COLOR_TS\t\t0x00000800\n#define A6XX_RBBM_INT_0_MASK_CP_CCU_RESOLVE_TS\t\t\t0x00001000\n#define A6XX_RBBM_INT_0_MASK_CP_IB2\t\t\t\t0x00002000\n#define A6XX_RBBM_INT_0_MASK_CP_IB1\t\t\t\t0x00004000\n#define A6XX_RBBM_INT_0_MASK_CP_RB\t\t\t\t0x00008000\n#define A6XX_RBBM_INT_0_MASK_PM4CPINTERRUPT\t\t\t0x00008000\n#define A6XX_RBBM_INT_0_MASK_PM4CPINTERRUPTLPAC\t\t\t0x00010000\n#define A6XX_RBBM_INT_0_MASK_CP_RB_DONE_TS\t\t\t0x00020000\n#define A6XX_RBBM_INT_0_MASK_CP_WT_DONE_TS\t\t\t0x00040000\n#define A6XX_RBBM_INT_0_MASK_CP_CACHE_FLUSH_TS\t\t\t0x00100000\n#define A6XX_RBBM_INT_0_MASK_CP_CACHE_FLUSH_TS_LPAC\t\t0x00200000\n#define A6XX_RBBM_INT_0_MASK_RBBM_ATB_BUS_OVERFLOW\t\t0x00400000\n#define A6XX_RBBM_INT_0_MASK_RBBM_HANG_DETECT\t\t\t0x00800000\n#define A6XX_RBBM_INT_0_MASK_UCHE_OOB_ACCESS\t\t\t0x01000000\n#define A6XX_RBBM_INT_0_MASK_UCHE_TRAP_INTR\t\t\t0x02000000\n#define A6XX_RBBM_INT_0_MASK_DEBBUS_INTR_0\t\t\t0x04000000\n#define A6XX_RBBM_INT_0_MASK_DEBBUS_INTR_1\t\t\t0x08000000\n#define A6XX_RBBM_INT_0_MASK_TSBWRITEERROR\t\t\t0x10000000\n#define A6XX_RBBM_INT_0_MASK_ISDB_CPU_IRQ\t\t\t0x40000000\n#define A6XX_RBBM_INT_0_MASK_ISDB_UNDER_DEBUG\t\t\t0x80000000\n#define A6XX_CP_INT_CP_OPCODE_ERROR\t\t\t\t0x00000001\n#define A6XX_CP_INT_CP_UCODE_ERROR\t\t\t\t0x00000002\n#define A6XX_CP_INT_CP_HW_FAULT_ERROR\t\t\t\t0x00000004\n#define A6XX_CP_INT_CP_REGISTER_PROTECTION_ERROR\t\t0x00000010\n#define A6XX_CP_INT_CP_AHB_ERROR\t\t\t\t0x00000020\n#define A6XX_CP_INT_CP_VSD_PARITY_ERROR\t\t\t\t0x00000040\n#define A6XX_CP_INT_CP_ILLEGAL_INSTR_ERROR\t\t\t0x00000080\n#define A6XX_CP_INT_CP_OPCODE_ERROR_LPAC\t\t\t0x00000100\n#define A6XX_CP_INT_CP_UCODE_ERROR_LPAC\t\t\t\t0x00000200\n#define A6XX_CP_INT_CP_HW_FAULT_ERROR_LPAC\t\t\t0x00000400\n#define A6XX_CP_INT_CP_REGISTER_PROTECTION_ERROR_LPAC\t\t0x00000800\n#define A6XX_CP_INT_CP_ILLEGAL_INSTR_ERROR_LPAC\t\t\t0x00001000\n#define A6XX_CP_INT_CP_OPCODE_ERROR_BV\t\t\t\t0x00002000\n#define A6XX_CP_INT_CP_UCODE_ERROR_BV\t\t\t\t0x00004000\n#define A6XX_CP_INT_CP_HW_FAULT_ERROR_BV\t\t\t0x00008000\n#define A6XX_CP_INT_CP_REGISTER_PROTECTION_ERROR_BV\t\t0x00010000\n#define A6XX_CP_INT_CP_ILLEGAL_INSTR_ERROR_BV\t\t\t0x00020000\n#define REG_A6XX_CP_RB_BASE\t\t\t\t\t0x00000800\n\n#define REG_A6XX_CP_RB_CNTL\t\t\t\t\t0x00000802\n\n#define REG_A6XX_CP_RB_RPTR_ADDR\t\t\t\t0x00000804\n\n#define REG_A6XX_CP_RB_RPTR\t\t\t\t\t0x00000806\n\n#define REG_A6XX_CP_RB_WPTR\t\t\t\t\t0x00000807\n\n#define REG_A6XX_CP_SQE_CNTL\t\t\t\t\t0x00000808\n\n#define REG_A6XX_CP_CP2GMU_STATUS\t\t\t\t0x00000812\n#define A6XX_CP_CP2GMU_STATUS_IFPC\t\t\t\t0x00000001\n\n#define REG_A6XX_CP_HW_FAULT\t\t\t\t\t0x00000821\n\n#define REG_A6XX_CP_INTERRUPT_STATUS\t\t\t\t0x00000823\n\n#define REG_A6XX_CP_PROTECT_STATUS\t\t\t\t0x00000824\n\n#define REG_A6XX_CP_STATUS_1\t\t\t\t\t0x00000825\n\n#define REG_A6XX_CP_SQE_INSTR_BASE\t\t\t\t0x00000830\n\n#define REG_A6XX_CP_MISC_CNTL\t\t\t\t\t0x00000840\n\n#define REG_A6XX_CP_APRIV_CNTL\t\t\t\t\t0x00000844\n\n#define REG_A6XX_CP_PREEMPT_THRESHOLD\t\t\t\t0x000008c0\n\n#define REG_A6XX_CP_ROQ_THRESHOLDS_1\t\t\t\t0x000008c1\n#define A6XX_CP_ROQ_THRESHOLDS_1_MRB_START__MASK\t\t0x000000ff\n#define A6XX_CP_ROQ_THRESHOLDS_1_MRB_START__SHIFT\t\t0\nstatic inline uint32_t A6XX_CP_ROQ_THRESHOLDS_1_MRB_START(uint32_t val)\n{\n\treturn ((val >> 2) << A6XX_CP_ROQ_THRESHOLDS_1_MRB_START__SHIFT) & A6XX_CP_ROQ_THRESHOLDS_1_MRB_START__MASK;\n}\n#define A6XX_CP_ROQ_THRESHOLDS_1_VSD_START__MASK\t\t0x0000ff00\n#define A6XX_CP_ROQ_THRESHOLDS_1_VSD_START__SHIFT\t\t8\nstatic inline uint32_t A6XX_CP_ROQ_THRESHOLDS_1_VSD_START(uint32_t val)\n{\n\treturn ((val >> 2) << A6XX_CP_ROQ_THRESHOLDS_1_VSD_START__SHIFT) & A6XX_CP_ROQ_THRESHOLDS_1_VSD_START__MASK;\n}\n#define A6XX_CP_ROQ_THRESHOLDS_1_IB1_START__MASK\t\t0x00ff0000\n#define A6XX_CP_ROQ_THRESHOLDS_1_IB1_START__SHIFT\t\t16\nstatic inline uint32_t A6XX_CP_ROQ_THRESHOLDS_1_IB1_START(uint32_t val)\n{\n\treturn ((val >> 2) << A6XX_CP_ROQ_THRESHOLDS_1_IB1_START__SHIFT) & A6XX_CP_ROQ_THRESHOLDS_1_IB1_START__MASK;\n}\n#define A6XX_CP_ROQ_THRESHOLDS_1_IB2_START__MASK\t\t0xff000000\n#define A6XX_CP_ROQ_THRESHOLDS_1_IB2_START__SHIFT\t\t24\nstatic inline uint32_t A6XX_CP_ROQ_THRESHOLDS_1_IB2_START(uint32_t val)\n{\n\treturn ((val >> 2) << A6XX_CP_ROQ_THRESHOLDS_1_IB2_START__SHIFT) & A6XX_CP_ROQ_THRESHOLDS_1_IB2_START__MASK;\n}\n\n#define REG_A6XX_CP_ROQ_THRESHOLDS_2\t\t\t\t0x000008c2\n#define A6XX_CP_ROQ_THRESHOLDS_2_SDS_START__MASK\t\t0x000001ff\n#define A6XX_CP_ROQ_THRESHOLDS_2_SDS_START__SHIFT\t\t0\nstatic inline uint32_t A6XX_CP_ROQ_THRESHOLDS_2_SDS_START(uint32_t val)\n{\n\treturn ((val >> 2) << A6XX_CP_ROQ_THRESHOLDS_2_SDS_START__SHIFT) & A6XX_CP_ROQ_THRESHOLDS_2_SDS_START__MASK;\n}\n#define A6XX_CP_ROQ_THRESHOLDS_2_ROQ_SIZE__MASK\t\t\t0xffff0000\n#define A6XX_CP_ROQ_THRESHOLDS_2_ROQ_SIZE__SHIFT\t\t16\nstatic inline uint32_t A6XX_CP_ROQ_THRESHOLDS_2_ROQ_SIZE(uint32_t val)\n{\n\treturn ((val >> 2) << A6XX_CP_ROQ_THRESHOLDS_2_ROQ_SIZE__SHIFT) & A6XX_CP_ROQ_THRESHOLDS_2_ROQ_SIZE__MASK;\n}\n\n#define REG_A6XX_CP_MEM_POOL_SIZE\t\t\t\t0x000008c3\n\n#define REG_A6XX_CP_CHICKEN_DBG\t\t\t\t\t0x00000841\n\n#define REG_A6XX_CP_ADDR_MODE_CNTL\t\t\t\t0x00000842\n\n#define REG_A6XX_CP_DBG_ECO_CNTL\t\t\t\t0x00000843\n\n#define REG_A6XX_CP_PROTECT_CNTL\t\t\t\t0x0000084f\n#define A6XX_CP_PROTECT_CNTL_LAST_SPAN_INF_RANGE\t\t0x00000008\n#define A6XX_CP_PROTECT_CNTL_ACCESS_FAULT_ON_VIOL_EN\t\t0x00000002\n#define A6XX_CP_PROTECT_CNTL_ACCESS_PROT_EN\t\t\t0x00000001\n\nstatic inline uint32_t REG_A6XX_CP_SCRATCH(uint32_t i0) { return 0x00000883 + 0x1*i0; }\n\nstatic inline uint32_t REG_A6XX_CP_SCRATCH_REG(uint32_t i0) { return 0x00000883 + 0x1*i0; }\n\nstatic inline uint32_t REG_A6XX_CP_PROTECT(uint32_t i0) { return 0x00000850 + 0x1*i0; }\n\nstatic inline uint32_t REG_A6XX_CP_PROTECT_REG(uint32_t i0) { return 0x00000850 + 0x1*i0; }\n#define A6XX_CP_PROTECT_REG_BASE_ADDR__MASK\t\t\t0x0003ffff\n#define A6XX_CP_PROTECT_REG_BASE_ADDR__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_CP_PROTECT_REG_BASE_ADDR(uint32_t val)\n{\n\treturn ((val) << A6XX_CP_PROTECT_REG_BASE_ADDR__SHIFT) & A6XX_CP_PROTECT_REG_BASE_ADDR__MASK;\n}\n#define A6XX_CP_PROTECT_REG_MASK_LEN__MASK\t\t\t0x7ffc0000\n#define A6XX_CP_PROTECT_REG_MASK_LEN__SHIFT\t\t\t18\nstatic inline uint32_t A6XX_CP_PROTECT_REG_MASK_LEN(uint32_t val)\n{\n\treturn ((val) << A6XX_CP_PROTECT_REG_MASK_LEN__SHIFT) & A6XX_CP_PROTECT_REG_MASK_LEN__MASK;\n}\n#define A6XX_CP_PROTECT_REG_READ\t\t\t\t0x80000000\n\n#define REG_A6XX_CP_CONTEXT_SWITCH_CNTL\t\t\t\t0x000008a0\n\n#define REG_A6XX_CP_CONTEXT_SWITCH_SMMU_INFO\t\t\t0x000008a1\n\n#define REG_A6XX_CP_CONTEXT_SWITCH_PRIV_NON_SECURE_RESTORE_ADDR\t0x000008a3\n\n#define REG_A6XX_CP_CONTEXT_SWITCH_PRIV_SECURE_RESTORE_ADDR\t0x000008a5\n\n#define REG_A6XX_CP_CONTEXT_SWITCH_NON_PRIV_RESTORE_ADDR\t0x000008a7\n\n#define REG_A7XX_CP_CONTEXT_SWITCH_LEVEL_STATUS\t\t\t0x000008ab\n\nstatic inline uint32_t REG_A6XX_CP_PERFCTR_CP_SEL(uint32_t i0) { return 0x000008d0 + 0x1*i0; }\n\nstatic inline uint32_t REG_A7XX_CP_BV_PERFCTR_CP_SEL(uint32_t i0) { return 0x000008e0 + 0x1*i0; }\n\n#define REG_A6XX_CP_CRASH_SCRIPT_BASE\t\t\t\t0x00000900\n\n#define REG_A6XX_CP_CRASH_DUMP_CNTL\t\t\t\t0x00000902\n\n#define REG_A6XX_CP_CRASH_DUMP_STATUS\t\t\t\t0x00000903\n\n#define REG_A6XX_CP_SQE_STAT_ADDR\t\t\t\t0x00000908\n\n#define REG_A6XX_CP_SQE_STAT_DATA\t\t\t\t0x00000909\n\n#define REG_A6XX_CP_DRAW_STATE_ADDR\t\t\t\t0x0000090a\n\n#define REG_A6XX_CP_DRAW_STATE_DATA\t\t\t\t0x0000090b\n\n#define REG_A6XX_CP_ROQ_DBG_ADDR\t\t\t\t0x0000090c\n\n#define REG_A6XX_CP_ROQ_DBG_DATA\t\t\t\t0x0000090d\n\n#define REG_A6XX_CP_MEM_POOL_DBG_ADDR\t\t\t\t0x0000090e\n\n#define REG_A6XX_CP_MEM_POOL_DBG_DATA\t\t\t\t0x0000090f\n\n#define REG_A6XX_CP_SQE_UCODE_DBG_ADDR\t\t\t\t0x00000910\n\n#define REG_A6XX_CP_SQE_UCODE_DBG_DATA\t\t\t\t0x00000911\n\n#define REG_A6XX_CP_IB1_BASE\t\t\t\t\t0x00000928\n\n#define REG_A6XX_CP_IB1_REM_SIZE\t\t\t\t0x0000092a\n\n#define REG_A6XX_CP_IB2_BASE\t\t\t\t\t0x0000092b\n\n#define REG_A6XX_CP_IB2_REM_SIZE\t\t\t\t0x0000092d\n\n#define REG_A6XX_CP_SDS_BASE\t\t\t\t\t0x0000092e\n\n#define REG_A6XX_CP_SDS_REM_SIZE\t\t\t\t0x00000930\n\n#define REG_A6XX_CP_MRB_BASE\t\t\t\t\t0x00000931\n\n#define REG_A6XX_CP_MRB_REM_SIZE\t\t\t\t0x00000933\n\n#define REG_A6XX_CP_VSD_BASE\t\t\t\t\t0x00000934\n\n#define REG_A6XX_CP_ROQ_RB_STAT\t\t\t\t\t0x00000939\n#define A6XX_CP_ROQ_RB_STAT_RPTR__MASK\t\t\t\t0x000003ff\n#define A6XX_CP_ROQ_RB_STAT_RPTR__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_CP_ROQ_RB_STAT_RPTR(uint32_t val)\n{\n\treturn ((val) << A6XX_CP_ROQ_RB_STAT_RPTR__SHIFT) & A6XX_CP_ROQ_RB_STAT_RPTR__MASK;\n}\n#define A6XX_CP_ROQ_RB_STAT_WPTR__MASK\t\t\t\t0x03ff0000\n#define A6XX_CP_ROQ_RB_STAT_WPTR__SHIFT\t\t\t\t16\nstatic inline uint32_t A6XX_CP_ROQ_RB_STAT_WPTR(uint32_t val)\n{\n\treturn ((val) << A6XX_CP_ROQ_RB_STAT_WPTR__SHIFT) & A6XX_CP_ROQ_RB_STAT_WPTR__MASK;\n}\n\n#define REG_A6XX_CP_ROQ_IB1_STAT\t\t\t\t0x0000093a\n#define A6XX_CP_ROQ_IB1_STAT_RPTR__MASK\t\t\t\t0x000003ff\n#define A6XX_CP_ROQ_IB1_STAT_RPTR__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_CP_ROQ_IB1_STAT_RPTR(uint32_t val)\n{\n\treturn ((val) << A6XX_CP_ROQ_IB1_STAT_RPTR__SHIFT) & A6XX_CP_ROQ_IB1_STAT_RPTR__MASK;\n}\n#define A6XX_CP_ROQ_IB1_STAT_WPTR__MASK\t\t\t\t0x03ff0000\n#define A6XX_CP_ROQ_IB1_STAT_WPTR__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_CP_ROQ_IB1_STAT_WPTR(uint32_t val)\n{\n\treturn ((val) << A6XX_CP_ROQ_IB1_STAT_WPTR__SHIFT) & A6XX_CP_ROQ_IB1_STAT_WPTR__MASK;\n}\n\n#define REG_A6XX_CP_ROQ_IB2_STAT\t\t\t\t0x0000093b\n#define A6XX_CP_ROQ_IB2_STAT_RPTR__MASK\t\t\t\t0x000003ff\n#define A6XX_CP_ROQ_IB2_STAT_RPTR__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_CP_ROQ_IB2_STAT_RPTR(uint32_t val)\n{\n\treturn ((val) << A6XX_CP_ROQ_IB2_STAT_RPTR__SHIFT) & A6XX_CP_ROQ_IB2_STAT_RPTR__MASK;\n}\n#define A6XX_CP_ROQ_IB2_STAT_WPTR__MASK\t\t\t\t0x03ff0000\n#define A6XX_CP_ROQ_IB2_STAT_WPTR__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_CP_ROQ_IB2_STAT_WPTR(uint32_t val)\n{\n\treturn ((val) << A6XX_CP_ROQ_IB2_STAT_WPTR__SHIFT) & A6XX_CP_ROQ_IB2_STAT_WPTR__MASK;\n}\n\n#define REG_A6XX_CP_ROQ_SDS_STAT\t\t\t\t0x0000093c\n#define A6XX_CP_ROQ_SDS_STAT_RPTR__MASK\t\t\t\t0x000003ff\n#define A6XX_CP_ROQ_SDS_STAT_RPTR__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_CP_ROQ_SDS_STAT_RPTR(uint32_t val)\n{\n\treturn ((val) << A6XX_CP_ROQ_SDS_STAT_RPTR__SHIFT) & A6XX_CP_ROQ_SDS_STAT_RPTR__MASK;\n}\n#define A6XX_CP_ROQ_SDS_STAT_WPTR__MASK\t\t\t\t0x03ff0000\n#define A6XX_CP_ROQ_SDS_STAT_WPTR__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_CP_ROQ_SDS_STAT_WPTR(uint32_t val)\n{\n\treturn ((val) << A6XX_CP_ROQ_SDS_STAT_WPTR__SHIFT) & A6XX_CP_ROQ_SDS_STAT_WPTR__MASK;\n}\n\n#define REG_A6XX_CP_ROQ_MRB_STAT\t\t\t\t0x0000093d\n#define A6XX_CP_ROQ_MRB_STAT_RPTR__MASK\t\t\t\t0x000003ff\n#define A6XX_CP_ROQ_MRB_STAT_RPTR__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_CP_ROQ_MRB_STAT_RPTR(uint32_t val)\n{\n\treturn ((val) << A6XX_CP_ROQ_MRB_STAT_RPTR__SHIFT) & A6XX_CP_ROQ_MRB_STAT_RPTR__MASK;\n}\n#define A6XX_CP_ROQ_MRB_STAT_WPTR__MASK\t\t\t\t0x03ff0000\n#define A6XX_CP_ROQ_MRB_STAT_WPTR__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_CP_ROQ_MRB_STAT_WPTR(uint32_t val)\n{\n\treturn ((val) << A6XX_CP_ROQ_MRB_STAT_WPTR__SHIFT) & A6XX_CP_ROQ_MRB_STAT_WPTR__MASK;\n}\n\n#define REG_A6XX_CP_ROQ_VSD_STAT\t\t\t\t0x0000093e\n#define A6XX_CP_ROQ_VSD_STAT_RPTR__MASK\t\t\t\t0x000003ff\n#define A6XX_CP_ROQ_VSD_STAT_RPTR__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_CP_ROQ_VSD_STAT_RPTR(uint32_t val)\n{\n\treturn ((val) << A6XX_CP_ROQ_VSD_STAT_RPTR__SHIFT) & A6XX_CP_ROQ_VSD_STAT_RPTR__MASK;\n}\n#define A6XX_CP_ROQ_VSD_STAT_WPTR__MASK\t\t\t\t0x03ff0000\n#define A6XX_CP_ROQ_VSD_STAT_WPTR__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_CP_ROQ_VSD_STAT_WPTR(uint32_t val)\n{\n\treturn ((val) << A6XX_CP_ROQ_VSD_STAT_WPTR__SHIFT) & A6XX_CP_ROQ_VSD_STAT_WPTR__MASK;\n}\n\n#define REG_A6XX_CP_IB1_DWORDS\t\t\t\t\t0x00000943\n\n#define REG_A6XX_CP_IB2_DWORDS\t\t\t\t\t0x00000944\n\n#define REG_A6XX_CP_SDS_DWORDS\t\t\t\t\t0x00000945\n\n#define REG_A6XX_CP_MRB_DWORDS\t\t\t\t\t0x00000946\n\n#define REG_A6XX_CP_VSD_DWORDS\t\t\t\t\t0x00000947\n\n#define REG_A6XX_CP_ROQ_AVAIL_RB\t\t\t\t0x00000948\n#define A6XX_CP_ROQ_AVAIL_RB_REM__MASK\t\t\t\t0xffff0000\n#define A6XX_CP_ROQ_AVAIL_RB_REM__SHIFT\t\t\t\t16\nstatic inline uint32_t A6XX_CP_ROQ_AVAIL_RB_REM(uint32_t val)\n{\n\treturn ((val) << A6XX_CP_ROQ_AVAIL_RB_REM__SHIFT) & A6XX_CP_ROQ_AVAIL_RB_REM__MASK;\n}\n\n#define REG_A6XX_CP_ROQ_AVAIL_IB1\t\t\t\t0x00000949\n#define A6XX_CP_ROQ_AVAIL_IB1_REM__MASK\t\t\t\t0xffff0000\n#define A6XX_CP_ROQ_AVAIL_IB1_REM__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_CP_ROQ_AVAIL_IB1_REM(uint32_t val)\n{\n\treturn ((val) << A6XX_CP_ROQ_AVAIL_IB1_REM__SHIFT) & A6XX_CP_ROQ_AVAIL_IB1_REM__MASK;\n}\n\n#define REG_A6XX_CP_ROQ_AVAIL_IB2\t\t\t\t0x0000094a\n#define A6XX_CP_ROQ_AVAIL_IB2_REM__MASK\t\t\t\t0xffff0000\n#define A6XX_CP_ROQ_AVAIL_IB2_REM__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_CP_ROQ_AVAIL_IB2_REM(uint32_t val)\n{\n\treturn ((val) << A6XX_CP_ROQ_AVAIL_IB2_REM__SHIFT) & A6XX_CP_ROQ_AVAIL_IB2_REM__MASK;\n}\n\n#define REG_A6XX_CP_ROQ_AVAIL_SDS\t\t\t\t0x0000094b\n#define A6XX_CP_ROQ_AVAIL_SDS_REM__MASK\t\t\t\t0xffff0000\n#define A6XX_CP_ROQ_AVAIL_SDS_REM__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_CP_ROQ_AVAIL_SDS_REM(uint32_t val)\n{\n\treturn ((val) << A6XX_CP_ROQ_AVAIL_SDS_REM__SHIFT) & A6XX_CP_ROQ_AVAIL_SDS_REM__MASK;\n}\n\n#define REG_A6XX_CP_ROQ_AVAIL_MRB\t\t\t\t0x0000094c\n#define A6XX_CP_ROQ_AVAIL_MRB_REM__MASK\t\t\t\t0xffff0000\n#define A6XX_CP_ROQ_AVAIL_MRB_REM__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_CP_ROQ_AVAIL_MRB_REM(uint32_t val)\n{\n\treturn ((val) << A6XX_CP_ROQ_AVAIL_MRB_REM__SHIFT) & A6XX_CP_ROQ_AVAIL_MRB_REM__MASK;\n}\n\n#define REG_A6XX_CP_ROQ_AVAIL_VSD\t\t\t\t0x0000094d\n#define A6XX_CP_ROQ_AVAIL_VSD_REM__MASK\t\t\t\t0xffff0000\n#define A6XX_CP_ROQ_AVAIL_VSD_REM__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_CP_ROQ_AVAIL_VSD_REM(uint32_t val)\n{\n\treturn ((val) << A6XX_CP_ROQ_AVAIL_VSD_REM__SHIFT) & A6XX_CP_ROQ_AVAIL_VSD_REM__MASK;\n}\n\n#define REG_A6XX_CP_ALWAYS_ON_COUNTER\t\t\t\t0x00000980\n\n#define REG_A6XX_CP_AHB_CNTL\t\t\t\t\t0x0000098d\n\n#define REG_A6XX_CP_APERTURE_CNTL_HOST\t\t\t\t0x00000a00\n\n#define REG_A6XX_CP_APERTURE_CNTL_CD\t\t\t\t0x00000a03\n\n#define REG_A7XX_CP_BV_PROTECT_STATUS\t\t\t\t0x00000a61\n\n#define REG_A7XX_CP_BV_HW_FAULT\t\t\t\t\t0x00000a64\n\n#define REG_A7XX_CP_BV_DRAW_STATE_ADDR\t\t\t\t0x00000a81\n\n#define REG_A7XX_CP_BV_DRAW_STATE_DATA\t\t\t\t0x00000a82\n\n#define REG_A7XX_CP_BV_ROQ_DBG_ADDR\t\t\t\t0x00000a83\n\n#define REG_A7XX_CP_BV_ROQ_DBG_DATA\t\t\t\t0x00000a84\n\n#define REG_A7XX_CP_BV_SQE_UCODE_DBG_ADDR\t\t\t0x00000a85\n\n#define REG_A7XX_CP_BV_SQE_UCODE_DBG_DATA\t\t\t0x00000a86\n\n#define REG_A7XX_CP_BV_SQE_STAT_ADDR\t\t\t\t0x00000a87\n\n#define REG_A7XX_CP_BV_SQE_STAT_DATA\t\t\t\t0x00000a88\n\n#define REG_A7XX_CP_BV_MEM_POOL_DBG_ADDR\t\t\t0x00000a96\n\n#define REG_A7XX_CP_BV_MEM_POOL_DBG_DATA\t\t\t0x00000a97\n\n#define REG_A7XX_CP_BV_RB_RPTR_ADDR\t\t\t\t0x00000a98\n\n#define REG_A7XX_CP_RESOURCE_TBL_DBG_ADDR\t\t\t0x00000a9a\n\n#define REG_A7XX_CP_RESOURCE_TBL_DBG_DATA\t\t\t0x00000a9b\n\n#define REG_A7XX_CP_BV_APRIV_CNTL\t\t\t\t0x00000ad0\n\n#define REG_A7XX_CP_BV_CHICKEN_DBG\t\t\t\t0x00000ada\n\n#define REG_A7XX_CP_LPAC_DRAW_STATE_ADDR\t\t\t0x00000b0a\n\n#define REG_A7XX_CP_LPAC_DRAW_STATE_DATA\t\t\t0x00000b0b\n\n#define REG_A7XX_CP_LPAC_ROQ_DBG_ADDR\t\t\t\t0x00000b0c\n\n#define REG_A7XX_CP_SQE_AC_UCODE_DBG_ADDR\t\t\t0x00000b27\n\n#define REG_A7XX_CP_SQE_AC_UCODE_DBG_DATA\t\t\t0x00000b28\n\n#define REG_A7XX_CP_SQE_AC_STAT_ADDR\t\t\t\t0x00000b29\n\n#define REG_A7XX_CP_SQE_AC_STAT_DATA\t\t\t\t0x00000b2a\n\n#define REG_A7XX_CP_LPAC_APRIV_CNTL\t\t\t\t0x00000b31\n\n#define REG_A6XX_CP_LPAC_PROG_FIFO_SIZE\t\t\t\t0x00000b34\n\n#define REG_A7XX_CP_LPAC_ROQ_DBG_DATA\t\t\t\t0x00000b35\n\n#define REG_A7XX_CP_LPAC_FIFO_DBG_DATA\t\t\t\t0x00000b36\n\n#define REG_A7XX_CP_LPAC_FIFO_DBG_ADDR\t\t\t\t0x00000b40\n\n#define REG_A6XX_CP_LPAC_SQE_INSTR_BASE\t\t\t\t0x00000b82\n\n#define REG_A6XX_VSC_ADDR_MODE_CNTL\t\t\t\t0x00000c01\n\n#define REG_A6XX_RBBM_GPR0_CNTL\t\t\t\t\t0x00000018\n\n#define REG_A6XX_RBBM_INT_0_STATUS\t\t\t\t0x00000201\n\n#define REG_A6XX_RBBM_STATUS\t\t\t\t\t0x00000210\n#define A6XX_RBBM_STATUS_GPU_BUSY_IGN_AHB\t\t\t0x00800000\n#define A6XX_RBBM_STATUS_GPU_BUSY_IGN_AHB_CP\t\t\t0x00400000\n#define A6XX_RBBM_STATUS_HLSQ_BUSY\t\t\t\t0x00200000\n#define A6XX_RBBM_STATUS_VSC_BUSY\t\t\t\t0x00100000\n#define A6XX_RBBM_STATUS_TPL1_BUSY\t\t\t\t0x00080000\n#define A6XX_RBBM_STATUS_SP_BUSY\t\t\t\t0x00040000\n#define A6XX_RBBM_STATUS_UCHE_BUSY\t\t\t\t0x00020000\n#define A6XX_RBBM_STATUS_VPC_BUSY\t\t\t\t0x00010000\n#define A6XX_RBBM_STATUS_VFD_BUSY\t\t\t\t0x00008000\n#define A6XX_RBBM_STATUS_TESS_BUSY\t\t\t\t0x00004000\n#define A6XX_RBBM_STATUS_PC_VSD_BUSY\t\t\t\t0x00002000\n#define A6XX_RBBM_STATUS_PC_DCALL_BUSY\t\t\t\t0x00001000\n#define A6XX_RBBM_STATUS_COM_DCOM_BUSY\t\t\t\t0x00000800\n#define A6XX_RBBM_STATUS_LRZ_BUSY\t\t\t\t0x00000400\n#define A6XX_RBBM_STATUS_A2D_BUSY\t\t\t\t0x00000200\n#define A6XX_RBBM_STATUS_CCU_BUSY\t\t\t\t0x00000100\n#define A6XX_RBBM_STATUS_RB_BUSY\t\t\t\t0x00000080\n#define A6XX_RBBM_STATUS_RAS_BUSY\t\t\t\t0x00000040\n#define A6XX_RBBM_STATUS_TSE_BUSY\t\t\t\t0x00000020\n#define A6XX_RBBM_STATUS_VBIF_BUSY\t\t\t\t0x00000010\n#define A6XX_RBBM_STATUS_GFX_DBGC_BUSY\t\t\t\t0x00000008\n#define A6XX_RBBM_STATUS_CP_BUSY\t\t\t\t0x00000004\n#define A6XX_RBBM_STATUS_CP_AHB_BUSY_CP_MASTER\t\t\t0x00000002\n#define A6XX_RBBM_STATUS_CP_AHB_BUSY_CX_MASTER\t\t\t0x00000001\n\n#define REG_A6XX_RBBM_STATUS1\t\t\t\t\t0x00000211\n\n#define REG_A6XX_RBBM_STATUS2\t\t\t\t\t0x00000212\n\n#define REG_A6XX_RBBM_STATUS3\t\t\t\t\t0x00000213\n#define A6XX_RBBM_STATUS3_SMMU_STALLED_ON_FAULT\t\t\t0x01000000\n\n#define REG_A6XX_RBBM_VBIF_GX_RESET_STATUS\t\t\t0x00000215\n\n#define REG_A7XX_RBBM_CLOCK_MODE_CP\t\t\t\t0x00000260\n\n#define REG_A7XX_RBBM_CLOCK_MODE_BV_LRZ\t\t\t\t0x00000284\n\n#define REG_A7XX_RBBM_CLOCK_MODE_BV_GRAS\t\t\t0x00000285\n\n#define REG_A7XX_RBBM_CLOCK_MODE2_GRAS\t\t\t\t0x00000286\n\n#define REG_A7XX_RBBM_CLOCK_MODE_BV_VFD\t\t\t\t0x00000287\n\n#define REG_A7XX_RBBM_CLOCK_MODE_BV_GPC\t\t\t\t0x00000288\n\nstatic inline uint32_t REG_A6XX_RBBM_PERFCTR_CP(uint32_t i0) { return 0x00000400 + 0x2*i0; }\n\nstatic inline uint32_t REG_A6XX_RBBM_PERFCTR_RBBM(uint32_t i0) { return 0x0000041c + 0x2*i0; }\n\nstatic inline uint32_t REG_A6XX_RBBM_PERFCTR_PC(uint32_t i0) { return 0x00000424 + 0x2*i0; }\n\nstatic inline uint32_t REG_A6XX_RBBM_PERFCTR_VFD(uint32_t i0) { return 0x00000434 + 0x2*i0; }\n\nstatic inline uint32_t REG_A6XX_RBBM_PERFCTR_HLSQ(uint32_t i0) { return 0x00000444 + 0x2*i0; }\n\nstatic inline uint32_t REG_A6XX_RBBM_PERFCTR_VPC(uint32_t i0) { return 0x00000450 + 0x2*i0; }\n\nstatic inline uint32_t REG_A6XX_RBBM_PERFCTR_CCU(uint32_t i0) { return 0x0000045c + 0x2*i0; }\n\nstatic inline uint32_t REG_A6XX_RBBM_PERFCTR_TSE(uint32_t i0) { return 0x00000466 + 0x2*i0; }\n\nstatic inline uint32_t REG_A6XX_RBBM_PERFCTR_RAS(uint32_t i0) { return 0x0000046e + 0x2*i0; }\n\nstatic inline uint32_t REG_A6XX_RBBM_PERFCTR_UCHE(uint32_t i0) { return 0x00000476 + 0x2*i0; }\n\nstatic inline uint32_t REG_A6XX_RBBM_PERFCTR_TP(uint32_t i0) { return 0x0000048e + 0x2*i0; }\n\nstatic inline uint32_t REG_A6XX_RBBM_PERFCTR_SP(uint32_t i0) { return 0x000004a6 + 0x2*i0; }\n\nstatic inline uint32_t REG_A6XX_RBBM_PERFCTR_RB(uint32_t i0) { return 0x000004d6 + 0x2*i0; }\n\nstatic inline uint32_t REG_A6XX_RBBM_PERFCTR_VSC(uint32_t i0) { return 0x000004e6 + 0x2*i0; }\n\nstatic inline uint32_t REG_A6XX_RBBM_PERFCTR_LRZ(uint32_t i0) { return 0x000004ea + 0x2*i0; }\n\nstatic inline uint32_t REG_A6XX_RBBM_PERFCTR_CMP(uint32_t i0) { return 0x000004f2 + 0x2*i0; }\n\nstatic inline uint32_t REG_A7XX_RBBM_PERFCTR_CP(uint32_t i0) { return 0x00000300 + 0x2*i0; }\n\nstatic inline uint32_t REG_A7XX_RBBM_PERFCTR_RBBM(uint32_t i0) { return 0x0000031c + 0x2*i0; }\n\nstatic inline uint32_t REG_A7XX_RBBM_PERFCTR_PC(uint32_t i0) { return 0x00000324 + 0x2*i0; }\n\nstatic inline uint32_t REG_A7XX_RBBM_PERFCTR_VFD(uint32_t i0) { return 0x00000334 + 0x2*i0; }\n\nstatic inline uint32_t REG_A7XX_RBBM_PERFCTR_HLSQ(uint32_t i0) { return 0x00000344 + 0x2*i0; }\n\nstatic inline uint32_t REG_A7XX_RBBM_PERFCTR_VPC(uint32_t i0) { return 0x00000350 + 0x2*i0; }\n\nstatic inline uint32_t REG_A7XX_RBBM_PERFCTR_CCU(uint32_t i0) { return 0x0000035c + 0x2*i0; }\n\nstatic inline uint32_t REG_A7XX_RBBM_PERFCTR_TSE(uint32_t i0) { return 0x00000366 + 0x2*i0; }\n\nstatic inline uint32_t REG_A7XX_RBBM_PERFCTR_RAS(uint32_t i0) { return 0x0000036e + 0x2*i0; }\n\nstatic inline uint32_t REG_A7XX_RBBM_PERFCTR_UCHE(uint32_t i0) { return 0x00000376 + 0x2*i0; }\n\nstatic inline uint32_t REG_A7XX_RBBM_PERFCTR_TP(uint32_t i0) { return 0x0000038e + 0x2*i0; }\n\nstatic inline uint32_t REG_A7XX_RBBM_PERFCTR_SP(uint32_t i0) { return 0x000003a6 + 0x2*i0; }\n\nstatic inline uint32_t REG_A7XX_RBBM_PERFCTR_RB(uint32_t i0) { return 0x000003d6 + 0x2*i0; }\n\nstatic inline uint32_t REG_A7XX_RBBM_PERFCTR_VSC(uint32_t i0) { return 0x000003e6 + 0x2*i0; }\n\nstatic inline uint32_t REG_A7XX_RBBM_PERFCTR_LRZ(uint32_t i0) { return 0x000003ea + 0x2*i0; }\n\nstatic inline uint32_t REG_A7XX_RBBM_PERFCTR_CMP(uint32_t i0) { return 0x000003f2 + 0x2*i0; }\n\nstatic inline uint32_t REG_A7XX_RBBM_PERFCTR_UFC(uint32_t i0) { return 0x000003fa + 0x2*i0; }\n\nstatic inline uint32_t REG_A7XX_RBBM_PERFCTR2_HLSQ(uint32_t i0) { return 0x00000410 + 0x2*i0; }\n\nstatic inline uint32_t REG_A7XX_RBBM_PERFCTR2_CP(uint32_t i0) { return 0x0000041c + 0x2*i0; }\n\nstatic inline uint32_t REG_A7XX_RBBM_PERFCTR2_SP(uint32_t i0) { return 0x0000042a + 0x2*i0; }\n\nstatic inline uint32_t REG_A7XX_RBBM_PERFCTR2_TP(uint32_t i0) { return 0x00000442 + 0x2*i0; }\n\nstatic inline uint32_t REG_A7XX_RBBM_PERFCTR2_UFC(uint32_t i0) { return 0x0000044e + 0x2*i0; }\n\nstatic inline uint32_t REG_A7XX_RBBM_PERFCTR_BV_PC(uint32_t i0) { return 0x00000460 + 0x2*i0; }\n\nstatic inline uint32_t REG_A7XX_RBBM_PERFCTR_BV_VFD(uint32_t i0) { return 0x00000470 + 0x2*i0; }\n\nstatic inline uint32_t REG_A7XX_RBBM_PERFCTR_BV_VPC(uint32_t i0) { return 0x00000480 + 0x2*i0; }\n\nstatic inline uint32_t REG_A7XX_RBBM_PERFCTR_BV_TSE(uint32_t i0) { return 0x0000048c + 0x2*i0; }\n\nstatic inline uint32_t REG_A7XX_RBBM_PERFCTR_BV_RAS(uint32_t i0) { return 0x00000494 + 0x2*i0; }\n\nstatic inline uint32_t REG_A7XX_RBBM_PERFCTR_BV_LRZ(uint32_t i0) { return 0x0000049c + 0x2*i0; }\n\n#define REG_A6XX_RBBM_PERFCTR_CNTL\t\t\t\t0x00000500\n\n#define REG_A6XX_RBBM_PERFCTR_LOAD_CMD0\t\t\t\t0x00000501\n\n#define REG_A6XX_RBBM_PERFCTR_LOAD_CMD1\t\t\t\t0x00000502\n\n#define REG_A6XX_RBBM_PERFCTR_LOAD_CMD2\t\t\t\t0x00000503\n\n#define REG_A6XX_RBBM_PERFCTR_LOAD_CMD3\t\t\t\t0x00000504\n\n#define REG_A6XX_RBBM_PERFCTR_LOAD_VALUE_LO\t\t\t0x00000505\n\n#define REG_A6XX_RBBM_PERFCTR_LOAD_VALUE_HI\t\t\t0x00000506\n\nstatic inline uint32_t REG_A6XX_RBBM_PERFCTR_RBBM_SEL(uint32_t i0) { return 0x00000507 + 0x1*i0; }\n\n#define REG_A6XX_RBBM_PERFCTR_GPU_BUSY_MASKED\t\t\t0x0000050b\n\n#define REG_A6XX_RBBM_PERFCTR_SRAM_INIT_CMD\t\t\t0x0000050e\n\n#define REG_A6XX_RBBM_PERFCTR_SRAM_INIT_STATUS\t\t\t0x0000050f\n\n#define REG_A6XX_RBBM_ISDB_CNT\t\t\t\t\t0x00000533\n\n#define REG_A7XX_RBBM_NC_MODE_CNTL\t\t\t\t0x00000534\n\n#define REG_A7XX_RBBM_SNAPSHOT_STATUS\t\t\t\t0x00000535\n\n#define REG_A6XX_RBBM_PRIMCTR_0_LO\t\t\t\t0x00000540\n\n#define REG_A6XX_RBBM_PRIMCTR_0_HI\t\t\t\t0x00000541\n\n#define REG_A6XX_RBBM_PRIMCTR_1_LO\t\t\t\t0x00000542\n\n#define REG_A6XX_RBBM_PRIMCTR_1_HI\t\t\t\t0x00000543\n\n#define REG_A6XX_RBBM_PRIMCTR_2_LO\t\t\t\t0x00000544\n\n#define REG_A6XX_RBBM_PRIMCTR_2_HI\t\t\t\t0x00000545\n\n#define REG_A6XX_RBBM_PRIMCTR_3_LO\t\t\t\t0x00000546\n\n#define REG_A6XX_RBBM_PRIMCTR_3_HI\t\t\t\t0x00000547\n\n#define REG_A6XX_RBBM_PRIMCTR_4_LO\t\t\t\t0x00000548\n\n#define REG_A6XX_RBBM_PRIMCTR_4_HI\t\t\t\t0x00000549\n\n#define REG_A6XX_RBBM_PRIMCTR_5_LO\t\t\t\t0x0000054a\n\n#define REG_A6XX_RBBM_PRIMCTR_5_HI\t\t\t\t0x0000054b\n\n#define REG_A6XX_RBBM_PRIMCTR_6_LO\t\t\t\t0x0000054c\n\n#define REG_A6XX_RBBM_PRIMCTR_6_HI\t\t\t\t0x0000054d\n\n#define REG_A6XX_RBBM_PRIMCTR_7_LO\t\t\t\t0x0000054e\n\n#define REG_A6XX_RBBM_PRIMCTR_7_HI\t\t\t\t0x0000054f\n\n#define REG_A6XX_RBBM_PRIMCTR_8_LO\t\t\t\t0x00000550\n\n#define REG_A6XX_RBBM_PRIMCTR_8_HI\t\t\t\t0x00000551\n\n#define REG_A6XX_RBBM_PRIMCTR_9_LO\t\t\t\t0x00000552\n\n#define REG_A6XX_RBBM_PRIMCTR_9_HI\t\t\t\t0x00000553\n\n#define REG_A6XX_RBBM_PRIMCTR_10_LO\t\t\t\t0x00000554\n\n#define REG_A6XX_RBBM_PRIMCTR_10_HI\t\t\t\t0x00000555\n\n#define REG_A6XX_RBBM_SECVID_TRUST_CNTL\t\t\t\t0x0000f400\n\n#define REG_A6XX_RBBM_SECVID_TSB_TRUSTED_BASE\t\t\t0x0000f800\n\n#define REG_A6XX_RBBM_SECVID_TSB_TRUSTED_SIZE\t\t\t0x0000f802\n\n#define REG_A6XX_RBBM_SECVID_TSB_CNTL\t\t\t\t0x0000f803\n\n#define REG_A6XX_RBBM_SECVID_TSB_ADDR_MODE_CNTL\t\t\t0x0000f810\n\n#define REG_A7XX_RBBM_SECVID_TSB_STATUS\t\t\t\t0x0000fc00\n\n#define REG_A6XX_RBBM_VBIF_CLIENT_QOS_CNTL\t\t\t0x00000010\n\n#define REG_A6XX_RBBM_GBIF_CLIENT_QOS_CNTL\t\t\t0x00000011\n\n#define REG_A6XX_RBBM_GBIF_HALT\t\t\t\t\t0x00000016\n\n#define REG_A6XX_RBBM_GBIF_HALT_ACK\t\t\t\t0x00000017\n\n#define REG_A6XX_RBBM_WAIT_FOR_GPU_IDLE_CMD\t\t\t0x0000001c\n#define A6XX_RBBM_WAIT_FOR_GPU_IDLE_CMD_WAIT_GPU_IDLE\t\t0x00000001\n\n#define REG_A7XX_RBBM_GBIF_HALT\t\t\t\t\t0x00000016\n\n#define REG_A7XX_RBBM_GBIF_HALT_ACK\t\t\t\t0x00000017\n\n#define REG_A6XX_RBBM_INTERFACE_HANG_INT_CNTL\t\t\t0x0000001f\n\n#define REG_A6XX_RBBM_INT_CLEAR_CMD\t\t\t\t0x00000037\n\n#define REG_A6XX_RBBM_INT_0_MASK\t\t\t\t0x00000038\n\n#define REG_A7XX_RBBM_INT_2_MASK\t\t\t\t0x0000003a\n\n#define REG_A6XX_RBBM_SP_HYST_CNT\t\t\t\t0x00000042\n\n#define REG_A6XX_RBBM_SW_RESET_CMD\t\t\t\t0x00000043\n\n#define REG_A6XX_RBBM_RAC_THRESHOLD_CNT\t\t\t\t0x00000044\n\n#define REG_A6XX_RBBM_BLOCK_SW_RESET_CMD\t\t\t0x00000045\n\n#define REG_A6XX_RBBM_BLOCK_SW_RESET_CMD2\t\t\t0x00000046\n\n#define REG_A6XX_RBBM_CLOCK_CNTL\t\t\t\t0x000000ae\n\n#define REG_A6XX_RBBM_CLOCK_CNTL_SP0\t\t\t\t0x000000b0\n\n#define REG_A6XX_RBBM_CLOCK_CNTL_SP1\t\t\t\t0x000000b1\n\n#define REG_A6XX_RBBM_CLOCK_CNTL_SP2\t\t\t\t0x000000b2\n\n#define REG_A6XX_RBBM_CLOCK_CNTL_SP3\t\t\t\t0x000000b3\n\n#define REG_A6XX_RBBM_CLOCK_CNTL2_SP0\t\t\t\t0x000000b4\n\n#define REG_A6XX_RBBM_CLOCK_CNTL2_SP1\t\t\t\t0x000000b5\n\n#define REG_A6XX_RBBM_CLOCK_CNTL2_SP2\t\t\t\t0x000000b6\n\n#define REG_A6XX_RBBM_CLOCK_CNTL2_SP3\t\t\t\t0x000000b7\n\n#define REG_A6XX_RBBM_CLOCK_DELAY_SP0\t\t\t\t0x000000b8\n\n#define REG_A6XX_RBBM_CLOCK_DELAY_SP1\t\t\t\t0x000000b9\n\n#define REG_A6XX_RBBM_CLOCK_DELAY_SP2\t\t\t\t0x000000ba\n\n#define REG_A6XX_RBBM_CLOCK_DELAY_SP3\t\t\t\t0x000000bb\n\n#define REG_A6XX_RBBM_CLOCK_HYST_SP0\t\t\t\t0x000000bc\n\n#define REG_A6XX_RBBM_CLOCK_HYST_SP1\t\t\t\t0x000000bd\n\n#define REG_A6XX_RBBM_CLOCK_HYST_SP2\t\t\t\t0x000000be\n\n#define REG_A6XX_RBBM_CLOCK_HYST_SP3\t\t\t\t0x000000bf\n\n#define REG_A6XX_RBBM_CLOCK_CNTL_TP0\t\t\t\t0x000000c0\n\n#define REG_A6XX_RBBM_CLOCK_CNTL_TP1\t\t\t\t0x000000c1\n\n#define REG_A6XX_RBBM_CLOCK_CNTL_TP2\t\t\t\t0x000000c2\n\n#define REG_A6XX_RBBM_CLOCK_CNTL_TP3\t\t\t\t0x000000c3\n\n#define REG_A6XX_RBBM_CLOCK_CNTL2_TP0\t\t\t\t0x000000c4\n\n#define REG_A6XX_RBBM_CLOCK_CNTL2_TP1\t\t\t\t0x000000c5\n\n#define REG_A6XX_RBBM_CLOCK_CNTL2_TP2\t\t\t\t0x000000c6\n\n#define REG_A6XX_RBBM_CLOCK_CNTL2_TP3\t\t\t\t0x000000c7\n\n#define REG_A6XX_RBBM_CLOCK_CNTL3_TP0\t\t\t\t0x000000c8\n\n#define REG_A6XX_RBBM_CLOCK_CNTL3_TP1\t\t\t\t0x000000c9\n\n#define REG_A6XX_RBBM_CLOCK_CNTL3_TP2\t\t\t\t0x000000ca\n\n#define REG_A6XX_RBBM_CLOCK_CNTL3_TP3\t\t\t\t0x000000cb\n\n#define REG_A6XX_RBBM_CLOCK_CNTL4_TP0\t\t\t\t0x000000cc\n\n#define REG_A6XX_RBBM_CLOCK_CNTL4_TP1\t\t\t\t0x000000cd\n\n#define REG_A6XX_RBBM_CLOCK_CNTL4_TP2\t\t\t\t0x000000ce\n\n#define REG_A6XX_RBBM_CLOCK_CNTL4_TP3\t\t\t\t0x000000cf\n\n#define REG_A6XX_RBBM_CLOCK_DELAY_TP0\t\t\t\t0x000000d0\n\n#define REG_A6XX_RBBM_CLOCK_DELAY_TP1\t\t\t\t0x000000d1\n\n#define REG_A6XX_RBBM_CLOCK_DELAY_TP2\t\t\t\t0x000000d2\n\n#define REG_A6XX_RBBM_CLOCK_DELAY_TP3\t\t\t\t0x000000d3\n\n#define REG_A6XX_RBBM_CLOCK_DELAY2_TP0\t\t\t\t0x000000d4\n\n#define REG_A6XX_RBBM_CLOCK_DELAY2_TP1\t\t\t\t0x000000d5\n\n#define REG_A6XX_RBBM_CLOCK_DELAY2_TP2\t\t\t\t0x000000d6\n\n#define REG_A6XX_RBBM_CLOCK_DELAY2_TP3\t\t\t\t0x000000d7\n\n#define REG_A6XX_RBBM_CLOCK_DELAY3_TP0\t\t\t\t0x000000d8\n\n#define REG_A6XX_RBBM_CLOCK_DELAY3_TP1\t\t\t\t0x000000d9\n\n#define REG_A6XX_RBBM_CLOCK_DELAY3_TP2\t\t\t\t0x000000da\n\n#define REG_A6XX_RBBM_CLOCK_DELAY3_TP3\t\t\t\t0x000000db\n\n#define REG_A6XX_RBBM_CLOCK_DELAY4_TP0\t\t\t\t0x000000dc\n\n#define REG_A6XX_RBBM_CLOCK_DELAY4_TP1\t\t\t\t0x000000dd\n\n#define REG_A6XX_RBBM_CLOCK_DELAY4_TP2\t\t\t\t0x000000de\n\n#define REG_A6XX_RBBM_CLOCK_DELAY4_TP3\t\t\t\t0x000000df\n\n#define REG_A6XX_RBBM_CLOCK_HYST_TP0\t\t\t\t0x000000e0\n\n#define REG_A6XX_RBBM_CLOCK_HYST_TP1\t\t\t\t0x000000e1\n\n#define REG_A6XX_RBBM_CLOCK_HYST_TP2\t\t\t\t0x000000e2\n\n#define REG_A6XX_RBBM_CLOCK_HYST_TP3\t\t\t\t0x000000e3\n\n#define REG_A6XX_RBBM_CLOCK_HYST2_TP0\t\t\t\t0x000000e4\n\n#define REG_A6XX_RBBM_CLOCK_HYST2_TP1\t\t\t\t0x000000e5\n\n#define REG_A6XX_RBBM_CLOCK_HYST2_TP2\t\t\t\t0x000000e6\n\n#define REG_A6XX_RBBM_CLOCK_HYST2_TP3\t\t\t\t0x000000e7\n\n#define REG_A6XX_RBBM_CLOCK_HYST3_TP0\t\t\t\t0x000000e8\n\n#define REG_A6XX_RBBM_CLOCK_HYST3_TP1\t\t\t\t0x000000e9\n\n#define REG_A6XX_RBBM_CLOCK_HYST3_TP2\t\t\t\t0x000000ea\n\n#define REG_A6XX_RBBM_CLOCK_HYST3_TP3\t\t\t\t0x000000eb\n\n#define REG_A6XX_RBBM_CLOCK_HYST4_TP0\t\t\t\t0x000000ec\n\n#define REG_A6XX_RBBM_CLOCK_HYST4_TP1\t\t\t\t0x000000ed\n\n#define REG_A6XX_RBBM_CLOCK_HYST4_TP2\t\t\t\t0x000000ee\n\n#define REG_A6XX_RBBM_CLOCK_HYST4_TP3\t\t\t\t0x000000ef\n\n#define REG_A6XX_RBBM_CLOCK_CNTL_RB0\t\t\t\t0x000000f0\n\n#define REG_A6XX_RBBM_CLOCK_CNTL_RB1\t\t\t\t0x000000f1\n\n#define REG_A6XX_RBBM_CLOCK_CNTL_RB2\t\t\t\t0x000000f2\n\n#define REG_A6XX_RBBM_CLOCK_CNTL_RB3\t\t\t\t0x000000f3\n\n#define REG_A6XX_RBBM_CLOCK_CNTL2_RB0\t\t\t\t0x000000f4\n\n#define REG_A6XX_RBBM_CLOCK_CNTL2_RB1\t\t\t\t0x000000f5\n\n#define REG_A6XX_RBBM_CLOCK_CNTL2_RB2\t\t\t\t0x000000f6\n\n#define REG_A6XX_RBBM_CLOCK_CNTL2_RB3\t\t\t\t0x000000f7\n\n#define REG_A6XX_RBBM_CLOCK_CNTL_CCU0\t\t\t\t0x000000f8\n\n#define REG_A6XX_RBBM_CLOCK_CNTL_CCU1\t\t\t\t0x000000f9\n\n#define REG_A6XX_RBBM_CLOCK_CNTL_CCU2\t\t\t\t0x000000fa\n\n#define REG_A6XX_RBBM_CLOCK_CNTL_CCU3\t\t\t\t0x000000fb\n\n#define REG_A6XX_RBBM_CLOCK_HYST_RB_CCU0\t\t\t0x00000100\n\n#define REG_A6XX_RBBM_CLOCK_HYST_RB_CCU1\t\t\t0x00000101\n\n#define REG_A6XX_RBBM_CLOCK_HYST_RB_CCU2\t\t\t0x00000102\n\n#define REG_A6XX_RBBM_CLOCK_HYST_RB_CCU3\t\t\t0x00000103\n\n#define REG_A6XX_RBBM_CLOCK_CNTL_RAC\t\t\t\t0x00000104\n\n#define REG_A6XX_RBBM_CLOCK_CNTL2_RAC\t\t\t\t0x00000105\n\n#define REG_A6XX_RBBM_CLOCK_DELAY_RAC\t\t\t\t0x00000106\n\n#define REG_A6XX_RBBM_CLOCK_HYST_RAC\t\t\t\t0x00000107\n\n#define REG_A6XX_RBBM_CLOCK_CNTL_TSE_RAS_RBBM\t\t\t0x00000108\n\n#define REG_A6XX_RBBM_CLOCK_DELAY_TSE_RAS_RBBM\t\t\t0x00000109\n\n#define REG_A6XX_RBBM_CLOCK_HYST_TSE_RAS_RBBM\t\t\t0x0000010a\n\n#define REG_A6XX_RBBM_CLOCK_CNTL_UCHE\t\t\t\t0x0000010b\n\n#define REG_A6XX_RBBM_CLOCK_CNTL2_UCHE\t\t\t\t0x0000010c\n\n#define REG_A6XX_RBBM_CLOCK_CNTL3_UCHE\t\t\t\t0x0000010d\n\n#define REG_A6XX_RBBM_CLOCK_CNTL4_UCHE\t\t\t\t0x0000010e\n\n#define REG_A6XX_RBBM_CLOCK_DELAY_UCHE\t\t\t\t0x0000010f\n\n#define REG_A6XX_RBBM_CLOCK_HYST_UCHE\t\t\t\t0x00000110\n\n#define REG_A6XX_RBBM_CLOCK_MODE_VFD\t\t\t\t0x00000111\n\n#define REG_A6XX_RBBM_CLOCK_DELAY_VFD\t\t\t\t0x00000112\n\n#define REG_A6XX_RBBM_CLOCK_HYST_VFD\t\t\t\t0x00000113\n\n#define REG_A6XX_RBBM_CLOCK_MODE_GPC\t\t\t\t0x00000114\n\n#define REG_A6XX_RBBM_CLOCK_DELAY_GPC\t\t\t\t0x00000115\n\n#define REG_A6XX_RBBM_CLOCK_HYST_GPC\t\t\t\t0x00000116\n\n#define REG_A6XX_RBBM_CLOCK_DELAY_HLSQ_2\t\t\t0x00000117\n\n#define REG_A6XX_RBBM_CLOCK_CNTL_GMU_GX\t\t\t\t0x00000118\n\n#define REG_A6XX_RBBM_CLOCK_DELAY_GMU_GX\t\t\t0x00000119\n\n#define REG_A6XX_RBBM_CLOCK_HYST_GMU_GX\t\t\t\t0x0000011a\n\n#define REG_A6XX_RBBM_CLOCK_MODE_HLSQ\t\t\t\t0x0000011b\n\n#define REG_A6XX_RBBM_CLOCK_DELAY_HLSQ\t\t\t\t0x0000011c\n\n#define REG_A6XX_RBBM_CLOCK_HYST_HLSQ\t\t\t\t0x0000011d\n\n#define REG_A6XX_RBBM_CLOCK_CNTL_TEX_FCHE\t\t\t0x00000120\n\n#define REG_A6XX_RBBM_CLOCK_DELAY_TEX_FCHE\t\t\t0x00000121\n\n#define REG_A6XX_RBBM_CLOCK_HYST_TEX_FCHE\t\t\t0x00000122\n\n#define REG_A6XX_RBBM_LPAC_GBIF_CLIENT_QOS_CNTL\t\t\t0x000005ff\n\n#define REG_A6XX_DBGC_CFG_DBGBUS_SEL_A\t\t\t\t0x00000600\n\n#define REG_A6XX_DBGC_CFG_DBGBUS_SEL_B\t\t\t\t0x00000601\n\n#define REG_A6XX_DBGC_CFG_DBGBUS_SEL_C\t\t\t\t0x00000602\n\n#define REG_A6XX_DBGC_CFG_DBGBUS_SEL_D\t\t\t\t0x00000603\n#define A6XX_DBGC_CFG_DBGBUS_SEL_D_PING_INDEX__MASK\t\t0x000000ff\n#define A6XX_DBGC_CFG_DBGBUS_SEL_D_PING_INDEX__SHIFT\t\t0\nstatic inline uint32_t A6XX_DBGC_CFG_DBGBUS_SEL_D_PING_INDEX(uint32_t val)\n{\n\treturn ((val) << A6XX_DBGC_CFG_DBGBUS_SEL_D_PING_INDEX__SHIFT) & A6XX_DBGC_CFG_DBGBUS_SEL_D_PING_INDEX__MASK;\n}\n#define A6XX_DBGC_CFG_DBGBUS_SEL_D_PING_BLK_SEL__MASK\t\t0x0000ff00\n#define A6XX_DBGC_CFG_DBGBUS_SEL_D_PING_BLK_SEL__SHIFT\t\t8\nstatic inline uint32_t A6XX_DBGC_CFG_DBGBUS_SEL_D_PING_BLK_SEL(uint32_t val)\n{\n\treturn ((val) << A6XX_DBGC_CFG_DBGBUS_SEL_D_PING_BLK_SEL__SHIFT) & A6XX_DBGC_CFG_DBGBUS_SEL_D_PING_BLK_SEL__MASK;\n}\n\n#define REG_A6XX_DBGC_CFG_DBGBUS_CNTLT\t\t\t\t0x00000604\n#define A6XX_DBGC_CFG_DBGBUS_CNTLT_TRACEEN__MASK\t\t0x0000003f\n#define A6XX_DBGC_CFG_DBGBUS_CNTLT_TRACEEN__SHIFT\t\t0\nstatic inline uint32_t A6XX_DBGC_CFG_DBGBUS_CNTLT_TRACEEN(uint32_t val)\n{\n\treturn ((val) << A6XX_DBGC_CFG_DBGBUS_CNTLT_TRACEEN__SHIFT) & A6XX_DBGC_CFG_DBGBUS_CNTLT_TRACEEN__MASK;\n}\n#define A6XX_DBGC_CFG_DBGBUS_CNTLT_GRANU__MASK\t\t\t0x00007000\n#define A6XX_DBGC_CFG_DBGBUS_CNTLT_GRANU__SHIFT\t\t\t12\nstatic inline uint32_t A6XX_DBGC_CFG_DBGBUS_CNTLT_GRANU(uint32_t val)\n{\n\treturn ((val) << A6XX_DBGC_CFG_DBGBUS_CNTLT_GRANU__SHIFT) & A6XX_DBGC_CFG_DBGBUS_CNTLT_GRANU__MASK;\n}\n#define A6XX_DBGC_CFG_DBGBUS_CNTLT_SEGT__MASK\t\t\t0xf0000000\n#define A6XX_DBGC_CFG_DBGBUS_CNTLT_SEGT__SHIFT\t\t\t28\nstatic inline uint32_t A6XX_DBGC_CFG_DBGBUS_CNTLT_SEGT(uint32_t val)\n{\n\treturn ((val) << A6XX_DBGC_CFG_DBGBUS_CNTLT_SEGT__SHIFT) & A6XX_DBGC_CFG_DBGBUS_CNTLT_SEGT__MASK;\n}\n\n#define REG_A6XX_DBGC_CFG_DBGBUS_CNTLM\t\t\t\t0x00000605\n#define A6XX_DBGC_CFG_DBGBUS_CNTLM_ENABLE__MASK\t\t\t0x0f000000\n#define A6XX_DBGC_CFG_DBGBUS_CNTLM_ENABLE__SHIFT\t\t24\nstatic inline uint32_t A6XX_DBGC_CFG_DBGBUS_CNTLM_ENABLE(uint32_t val)\n{\n\treturn ((val) << A6XX_DBGC_CFG_DBGBUS_CNTLM_ENABLE__SHIFT) & A6XX_DBGC_CFG_DBGBUS_CNTLM_ENABLE__MASK;\n}\n\n#define REG_A6XX_DBGC_CFG_DBGBUS_IVTL_0\t\t\t\t0x00000608\n\n#define REG_A6XX_DBGC_CFG_DBGBUS_IVTL_1\t\t\t\t0x00000609\n\n#define REG_A6XX_DBGC_CFG_DBGBUS_IVTL_2\t\t\t\t0x0000060a\n\n#define REG_A6XX_DBGC_CFG_DBGBUS_IVTL_3\t\t\t\t0x0000060b\n\n#define REG_A6XX_DBGC_CFG_DBGBUS_MASKL_0\t\t\t0x0000060c\n\n#define REG_A6XX_DBGC_CFG_DBGBUS_MASKL_1\t\t\t0x0000060d\n\n#define REG_A6XX_DBGC_CFG_DBGBUS_MASKL_2\t\t\t0x0000060e\n\n#define REG_A6XX_DBGC_CFG_DBGBUS_MASKL_3\t\t\t0x0000060f\n\n#define REG_A6XX_DBGC_CFG_DBGBUS_BYTEL_0\t\t\t0x00000610\n#define A6XX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL0__MASK\t\t0x0000000f\n#define A6XX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL0__SHIFT\t\t0\nstatic inline uint32_t A6XX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL0(uint32_t val)\n{\n\treturn ((val) << A6XX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL0__SHIFT) & A6XX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL0__MASK;\n}\n#define A6XX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL1__MASK\t\t0x000000f0\n#define A6XX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL1__SHIFT\t\t4\nstatic inline uint32_t A6XX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL1(uint32_t val)\n{\n\treturn ((val) << A6XX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL1__SHIFT) & A6XX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL1__MASK;\n}\n#define A6XX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL2__MASK\t\t0x00000f00\n#define A6XX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL2__SHIFT\t\t8\nstatic inline uint32_t A6XX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL2(uint32_t val)\n{\n\treturn ((val) << A6XX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL2__SHIFT) & A6XX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL2__MASK;\n}\n#define A6XX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL3__MASK\t\t0x0000f000\n#define A6XX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL3__SHIFT\t\t12\nstatic inline uint32_t A6XX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL3(uint32_t val)\n{\n\treturn ((val) << A6XX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL3__SHIFT) & A6XX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL3__MASK;\n}\n#define A6XX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL4__MASK\t\t0x000f0000\n#define A6XX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL4__SHIFT\t\t16\nstatic inline uint32_t A6XX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL4(uint32_t val)\n{\n\treturn ((val) << A6XX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL4__SHIFT) & A6XX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL4__MASK;\n}\n#define A6XX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL5__MASK\t\t0x00f00000\n#define A6XX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL5__SHIFT\t\t20\nstatic inline uint32_t A6XX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL5(uint32_t val)\n{\n\treturn ((val) << A6XX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL5__SHIFT) & A6XX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL5__MASK;\n}\n#define A6XX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL6__MASK\t\t0x0f000000\n#define A6XX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL6__SHIFT\t\t24\nstatic inline uint32_t A6XX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL6(uint32_t val)\n{\n\treturn ((val) << A6XX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL6__SHIFT) & A6XX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL6__MASK;\n}\n#define A6XX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL7__MASK\t\t0xf0000000\n#define A6XX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL7__SHIFT\t\t28\nstatic inline uint32_t A6XX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL7(uint32_t val)\n{\n\treturn ((val) << A6XX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL7__SHIFT) & A6XX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL7__MASK;\n}\n\n#define REG_A6XX_DBGC_CFG_DBGBUS_BYTEL_1\t\t\t0x00000611\n#define A6XX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL8__MASK\t\t0x0000000f\n#define A6XX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL8__SHIFT\t\t0\nstatic inline uint32_t A6XX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL8(uint32_t val)\n{\n\treturn ((val) << A6XX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL8__SHIFT) & A6XX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL8__MASK;\n}\n#define A6XX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL9__MASK\t\t0x000000f0\n#define A6XX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL9__SHIFT\t\t4\nstatic inline uint32_t A6XX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL9(uint32_t val)\n{\n\treturn ((val) << A6XX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL9__SHIFT) & A6XX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL9__MASK;\n}\n#define A6XX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL10__MASK\t\t0x00000f00\n#define A6XX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL10__SHIFT\t\t8\nstatic inline uint32_t A6XX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL10(uint32_t val)\n{\n\treturn ((val) << A6XX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL10__SHIFT) & A6XX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL10__MASK;\n}\n#define A6XX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL11__MASK\t\t0x0000f000\n#define A6XX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL11__SHIFT\t\t12\nstatic inline uint32_t A6XX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL11(uint32_t val)\n{\n\treturn ((val) << A6XX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL11__SHIFT) & A6XX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL11__MASK;\n}\n#define A6XX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL12__MASK\t\t0x000f0000\n#define A6XX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL12__SHIFT\t\t16\nstatic inline uint32_t A6XX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL12(uint32_t val)\n{\n\treturn ((val) << A6XX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL12__SHIFT) & A6XX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL12__MASK;\n}\n#define A6XX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL13__MASK\t\t0x00f00000\n#define A6XX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL13__SHIFT\t\t20\nstatic inline uint32_t A6XX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL13(uint32_t val)\n{\n\treturn ((val) << A6XX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL13__SHIFT) & A6XX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL13__MASK;\n}\n#define A6XX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL14__MASK\t\t0x0f000000\n#define A6XX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL14__SHIFT\t\t24\nstatic inline uint32_t A6XX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL14(uint32_t val)\n{\n\treturn ((val) << A6XX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL14__SHIFT) & A6XX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL14__MASK;\n}\n#define A6XX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL15__MASK\t\t0xf0000000\n#define A6XX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL15__SHIFT\t\t28\nstatic inline uint32_t A6XX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL15(uint32_t val)\n{\n\treturn ((val) << A6XX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL15__SHIFT) & A6XX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL15__MASK;\n}\n\n#define REG_A6XX_DBGC_CFG_DBGBUS_TRACE_BUF1\t\t\t0x0000062f\n\n#define REG_A6XX_DBGC_CFG_DBGBUS_TRACE_BUF2\t\t\t0x00000630\n\nstatic inline uint32_t REG_A6XX_VSC_PERFCTR_VSC_SEL(uint32_t i0) { return 0x00000cd8 + 0x1*i0; }\n\n#define REG_A6XX_HLSQ_DBG_AHB_READ_APERTURE\t\t\t0x0000c800\n\n#define REG_A6XX_HLSQ_DBG_READ_SEL\t\t\t\t0x0000d000\n\n#define REG_A6XX_UCHE_ADDR_MODE_CNTL\t\t\t\t0x00000e00\n\n#define REG_A6XX_UCHE_MODE_CNTL\t\t\t\t\t0x00000e01\n\n#define REG_A6XX_UCHE_WRITE_RANGE_MAX\t\t\t\t0x00000e05\n\n#define REG_A6XX_UCHE_WRITE_THRU_BASE\t\t\t\t0x00000e07\n\n#define REG_A6XX_UCHE_TRAP_BASE\t\t\t\t\t0x00000e09\n\n#define REG_A6XX_UCHE_GMEM_RANGE_MIN\t\t\t\t0x00000e0b\n\n#define REG_A6XX_UCHE_GMEM_RANGE_MAX\t\t\t\t0x00000e0d\n\n#define REG_A6XX_UCHE_CACHE_WAYS\t\t\t\t0x00000e17\n\n#define REG_A6XX_UCHE_FILTER_CNTL\t\t\t\t0x00000e18\n\n#define REG_A6XX_UCHE_CLIENT_PF\t\t\t\t\t0x00000e19\n#define A6XX_UCHE_CLIENT_PF_PERFSEL__MASK\t\t\t0x000000ff\n#define A6XX_UCHE_CLIENT_PF_PERFSEL__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_UCHE_CLIENT_PF_PERFSEL(uint32_t val)\n{\n\treturn ((val) << A6XX_UCHE_CLIENT_PF_PERFSEL__SHIFT) & A6XX_UCHE_CLIENT_PF_PERFSEL__MASK;\n}\n\nstatic inline uint32_t REG_A6XX_UCHE_PERFCTR_UCHE_SEL(uint32_t i0) { return 0x00000e1c + 0x1*i0; }\n\n#define REG_A6XX_UCHE_GBIF_GX_CONFIG\t\t\t\t0x00000e3a\n\n#define REG_A6XX_UCHE_CMDQ_CONFIG\t\t\t\t0x00000e3c\n\n#define REG_A6XX_VBIF_VERSION\t\t\t\t\t0x00003000\n\n#define REG_A6XX_VBIF_CLKON\t\t\t\t\t0x00003001\n#define A6XX_VBIF_CLKON_FORCE_ON_TESTBUS\t\t\t0x00000002\n\n#define REG_A6XX_VBIF_GATE_OFF_WRREQ_EN\t\t\t\t0x0000302a\n\n#define REG_A6XX_VBIF_XIN_HALT_CTRL0\t\t\t\t0x00003080\n\n#define REG_A6XX_VBIF_XIN_HALT_CTRL1\t\t\t\t0x00003081\n\n#define REG_A6XX_VBIF_TEST_BUS_OUT_CTRL\t\t\t\t0x00003084\n\n#define REG_A6XX_VBIF_TEST_BUS1_CTRL0\t\t\t\t0x00003085\n\n#define REG_A6XX_VBIF_TEST_BUS1_CTRL1\t\t\t\t0x00003086\n#define A6XX_VBIF_TEST_BUS1_CTRL1_DATA_SEL__MASK\t\t0x0000000f\n#define A6XX_VBIF_TEST_BUS1_CTRL1_DATA_SEL__SHIFT\t\t0\nstatic inline uint32_t A6XX_VBIF_TEST_BUS1_CTRL1_DATA_SEL(uint32_t val)\n{\n\treturn ((val) << A6XX_VBIF_TEST_BUS1_CTRL1_DATA_SEL__SHIFT) & A6XX_VBIF_TEST_BUS1_CTRL1_DATA_SEL__MASK;\n}\n\n#define REG_A6XX_VBIF_TEST_BUS2_CTRL0\t\t\t\t0x00003087\n\n#define REG_A6XX_VBIF_TEST_BUS2_CTRL1\t\t\t\t0x00003088\n#define A6XX_VBIF_TEST_BUS2_CTRL1_DATA_SEL__MASK\t\t0x000001ff\n#define A6XX_VBIF_TEST_BUS2_CTRL1_DATA_SEL__SHIFT\t\t0\nstatic inline uint32_t A6XX_VBIF_TEST_BUS2_CTRL1_DATA_SEL(uint32_t val)\n{\n\treturn ((val) << A6XX_VBIF_TEST_BUS2_CTRL1_DATA_SEL__SHIFT) & A6XX_VBIF_TEST_BUS2_CTRL1_DATA_SEL__MASK;\n}\n\n#define REG_A6XX_VBIF_TEST_BUS_OUT\t\t\t\t0x0000308c\n\n#define REG_A6XX_VBIF_PERF_CNT_SEL0\t\t\t\t0x000030d0\n\n#define REG_A6XX_VBIF_PERF_CNT_SEL1\t\t\t\t0x000030d1\n\n#define REG_A6XX_VBIF_PERF_CNT_SEL2\t\t\t\t0x000030d2\n\n#define REG_A6XX_VBIF_PERF_CNT_SEL3\t\t\t\t0x000030d3\n\n#define REG_A6XX_VBIF_PERF_CNT_LOW0\t\t\t\t0x000030d8\n\n#define REG_A6XX_VBIF_PERF_CNT_LOW1\t\t\t\t0x000030d9\n\n#define REG_A6XX_VBIF_PERF_CNT_LOW2\t\t\t\t0x000030da\n\n#define REG_A6XX_VBIF_PERF_CNT_LOW3\t\t\t\t0x000030db\n\n#define REG_A6XX_VBIF_PERF_CNT_HIGH0\t\t\t\t0x000030e0\n\n#define REG_A6XX_VBIF_PERF_CNT_HIGH1\t\t\t\t0x000030e1\n\n#define REG_A6XX_VBIF_PERF_CNT_HIGH2\t\t\t\t0x000030e2\n\n#define REG_A6XX_VBIF_PERF_CNT_HIGH3\t\t\t\t0x000030e3\n\n#define REG_A6XX_VBIF_PERF_PWR_CNT_EN0\t\t\t\t0x00003100\n\n#define REG_A6XX_VBIF_PERF_PWR_CNT_EN1\t\t\t\t0x00003101\n\n#define REG_A6XX_VBIF_PERF_PWR_CNT_EN2\t\t\t\t0x00003102\n\n#define REG_A6XX_VBIF_PERF_PWR_CNT_LOW0\t\t\t\t0x00003110\n\n#define REG_A6XX_VBIF_PERF_PWR_CNT_LOW1\t\t\t\t0x00003111\n\n#define REG_A6XX_VBIF_PERF_PWR_CNT_LOW2\t\t\t\t0x00003112\n\n#define REG_A6XX_VBIF_PERF_PWR_CNT_HIGH0\t\t\t0x00003118\n\n#define REG_A6XX_VBIF_PERF_PWR_CNT_HIGH1\t\t\t0x00003119\n\n#define REG_A6XX_VBIF_PERF_PWR_CNT_HIGH2\t\t\t0x0000311a\n\n#define REG_A6XX_GBIF_SCACHE_CNTL0\t\t\t\t0x00003c01\n\n#define REG_A6XX_GBIF_SCACHE_CNTL1\t\t\t\t0x00003c02\n\n#define REG_A6XX_GBIF_QSB_SIDE0\t\t\t\t\t0x00003c03\n\n#define REG_A6XX_GBIF_QSB_SIDE1\t\t\t\t\t0x00003c04\n\n#define REG_A6XX_GBIF_QSB_SIDE2\t\t\t\t\t0x00003c05\n\n#define REG_A6XX_GBIF_QSB_SIDE3\t\t\t\t\t0x00003c06\n\n#define REG_A6XX_GBIF_HALT\t\t\t\t\t0x00003c45\n\n#define REG_A6XX_GBIF_HALT_ACK\t\t\t\t\t0x00003c46\n\n#define REG_A6XX_GBIF_PERF_PWR_CNT_EN\t\t\t\t0x00003cc0\n\n#define REG_A6XX_GBIF_PERF_PWR_CNT_CLR\t\t\t\t0x00003cc1\n\n#define REG_A6XX_GBIF_PERF_CNT_SEL\t\t\t\t0x00003cc2\n\n#define REG_A6XX_GBIF_PERF_PWR_CNT_SEL\t\t\t\t0x00003cc3\n\n#define REG_A6XX_GBIF_PERF_CNT_LOW0\t\t\t\t0x00003cc4\n\n#define REG_A6XX_GBIF_PERF_CNT_LOW1\t\t\t\t0x00003cc5\n\n#define REG_A6XX_GBIF_PERF_CNT_LOW2\t\t\t\t0x00003cc6\n\n#define REG_A6XX_GBIF_PERF_CNT_LOW3\t\t\t\t0x00003cc7\n\n#define REG_A6XX_GBIF_PERF_CNT_HIGH0\t\t\t\t0x00003cc8\n\n#define REG_A6XX_GBIF_PERF_CNT_HIGH1\t\t\t\t0x00003cc9\n\n#define REG_A6XX_GBIF_PERF_CNT_HIGH2\t\t\t\t0x00003cca\n\n#define REG_A6XX_GBIF_PERF_CNT_HIGH3\t\t\t\t0x00003ccb\n\n#define REG_A6XX_GBIF_PWR_CNT_LOW0\t\t\t\t0x00003ccc\n\n#define REG_A6XX_GBIF_PWR_CNT_LOW1\t\t\t\t0x00003ccd\n\n#define REG_A6XX_GBIF_PWR_CNT_LOW2\t\t\t\t0x00003cce\n\n#define REG_A6XX_GBIF_PWR_CNT_HIGH0\t\t\t\t0x00003ccf\n\n#define REG_A6XX_GBIF_PWR_CNT_HIGH1\t\t\t\t0x00003cd0\n\n#define REG_A6XX_GBIF_PWR_CNT_HIGH2\t\t\t\t0x00003cd1\n\n#define REG_A6XX_VSC_DBG_ECO_CNTL\t\t\t\t0x00000c00\n\n#define REG_A6XX_VSC_BIN_SIZE\t\t\t\t\t0x00000c02\n#define A6XX_VSC_BIN_SIZE_WIDTH__MASK\t\t\t\t0x000000ff\n#define A6XX_VSC_BIN_SIZE_WIDTH__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_VSC_BIN_SIZE_WIDTH(uint32_t val)\n{\n\treturn ((val >> 5) << A6XX_VSC_BIN_SIZE_WIDTH__SHIFT) & A6XX_VSC_BIN_SIZE_WIDTH__MASK;\n}\n#define A6XX_VSC_BIN_SIZE_HEIGHT__MASK\t\t\t\t0x0001ff00\n#define A6XX_VSC_BIN_SIZE_HEIGHT__SHIFT\t\t\t\t8\nstatic inline uint32_t A6XX_VSC_BIN_SIZE_HEIGHT(uint32_t val)\n{\n\treturn ((val >> 4) << A6XX_VSC_BIN_SIZE_HEIGHT__SHIFT) & A6XX_VSC_BIN_SIZE_HEIGHT__MASK;\n}\n\n#define REG_A6XX_VSC_DRAW_STRM_SIZE_ADDRESS\t\t\t0x00000c03\n\n#define REG_A6XX_VSC_BIN_COUNT\t\t\t\t\t0x00000c06\n#define A6XX_VSC_BIN_COUNT_NX__MASK\t\t\t\t0x000007fe\n#define A6XX_VSC_BIN_COUNT_NX__SHIFT\t\t\t\t1\nstatic inline uint32_t A6XX_VSC_BIN_COUNT_NX(uint32_t val)\n{\n\treturn ((val) << A6XX_VSC_BIN_COUNT_NX__SHIFT) & A6XX_VSC_BIN_COUNT_NX__MASK;\n}\n#define A6XX_VSC_BIN_COUNT_NY__MASK\t\t\t\t0x001ff800\n#define A6XX_VSC_BIN_COUNT_NY__SHIFT\t\t\t\t11\nstatic inline uint32_t A6XX_VSC_BIN_COUNT_NY(uint32_t val)\n{\n\treturn ((val) << A6XX_VSC_BIN_COUNT_NY__SHIFT) & A6XX_VSC_BIN_COUNT_NY__MASK;\n}\n\nstatic inline uint32_t REG_A6XX_VSC_PIPE_CONFIG(uint32_t i0) { return 0x00000c10 + 0x1*i0; }\n\nstatic inline uint32_t REG_A6XX_VSC_PIPE_CONFIG_REG(uint32_t i0) { return 0x00000c10 + 0x1*i0; }\n#define A6XX_VSC_PIPE_CONFIG_REG_X__MASK\t\t\t0x000003ff\n#define A6XX_VSC_PIPE_CONFIG_REG_X__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_VSC_PIPE_CONFIG_REG_X(uint32_t val)\n{\n\treturn ((val) << A6XX_VSC_PIPE_CONFIG_REG_X__SHIFT) & A6XX_VSC_PIPE_CONFIG_REG_X__MASK;\n}\n#define A6XX_VSC_PIPE_CONFIG_REG_Y__MASK\t\t\t0x000ffc00\n#define A6XX_VSC_PIPE_CONFIG_REG_Y__SHIFT\t\t\t10\nstatic inline uint32_t A6XX_VSC_PIPE_CONFIG_REG_Y(uint32_t val)\n{\n\treturn ((val) << A6XX_VSC_PIPE_CONFIG_REG_Y__SHIFT) & A6XX_VSC_PIPE_CONFIG_REG_Y__MASK;\n}\n#define A6XX_VSC_PIPE_CONFIG_REG_W__MASK\t\t\t0x03f00000\n#define A6XX_VSC_PIPE_CONFIG_REG_W__SHIFT\t\t\t20\nstatic inline uint32_t A6XX_VSC_PIPE_CONFIG_REG_W(uint32_t val)\n{\n\treturn ((val) << A6XX_VSC_PIPE_CONFIG_REG_W__SHIFT) & A6XX_VSC_PIPE_CONFIG_REG_W__MASK;\n}\n#define A6XX_VSC_PIPE_CONFIG_REG_H__MASK\t\t\t0xfc000000\n#define A6XX_VSC_PIPE_CONFIG_REG_H__SHIFT\t\t\t26\nstatic inline uint32_t A6XX_VSC_PIPE_CONFIG_REG_H(uint32_t val)\n{\n\treturn ((val) << A6XX_VSC_PIPE_CONFIG_REG_H__SHIFT) & A6XX_VSC_PIPE_CONFIG_REG_H__MASK;\n}\n\n#define REG_A6XX_VSC_PRIM_STRM_ADDRESS\t\t\t\t0x00000c30\n\n#define REG_A6XX_VSC_PRIM_STRM_PITCH\t\t\t\t0x00000c32\n\n#define REG_A6XX_VSC_PRIM_STRM_LIMIT\t\t\t\t0x00000c33\n\n#define REG_A6XX_VSC_DRAW_STRM_ADDRESS\t\t\t\t0x00000c34\n\n#define REG_A6XX_VSC_DRAW_STRM_PITCH\t\t\t\t0x00000c36\n\n#define REG_A6XX_VSC_DRAW_STRM_LIMIT\t\t\t\t0x00000c37\n\nstatic inline uint32_t REG_A6XX_VSC_STATE(uint32_t i0) { return 0x00000c38 + 0x1*i0; }\n\nstatic inline uint32_t REG_A6XX_VSC_STATE_REG(uint32_t i0) { return 0x00000c38 + 0x1*i0; }\n\nstatic inline uint32_t REG_A6XX_VSC_PRIM_STRM_SIZE(uint32_t i0) { return 0x00000c58 + 0x1*i0; }\n\nstatic inline uint32_t REG_A6XX_VSC_PRIM_STRM_SIZE_REG(uint32_t i0) { return 0x00000c58 + 0x1*i0; }\n\nstatic inline uint32_t REG_A6XX_VSC_DRAW_STRM_SIZE(uint32_t i0) { return 0x00000c78 + 0x1*i0; }\n\nstatic inline uint32_t REG_A6XX_VSC_DRAW_STRM_SIZE_REG(uint32_t i0) { return 0x00000c78 + 0x1*i0; }\n\n#define REG_A6XX_UCHE_UNKNOWN_0E12\t\t\t\t0x00000e12\n\n#define REG_A6XX_GRAS_CL_CNTL\t\t\t\t\t0x00008000\n#define A6XX_GRAS_CL_CNTL_CLIP_DISABLE\t\t\t\t0x00000001\n#define A6XX_GRAS_CL_CNTL_ZNEAR_CLIP_DISABLE\t\t\t0x00000002\n#define A6XX_GRAS_CL_CNTL_ZFAR_CLIP_DISABLE\t\t\t0x00000004\n#define A6XX_GRAS_CL_CNTL_Z_CLAMP_ENABLE\t\t\t0x00000020\n#define A6XX_GRAS_CL_CNTL_ZERO_GB_SCALE_Z\t\t\t0x00000040\n#define A6XX_GRAS_CL_CNTL_VP_CLIP_CODE_IGNORE\t\t\t0x00000080\n#define A6XX_GRAS_CL_CNTL_VP_XFORM_DISABLE\t\t\t0x00000100\n#define A6XX_GRAS_CL_CNTL_PERSP_DIVISION_DISABLE\t\t0x00000200\n\n#define REG_A6XX_GRAS_VS_CL_CNTL\t\t\t\t0x00008001\n#define A6XX_GRAS_VS_CL_CNTL_CLIP_MASK__MASK\t\t\t0x000000ff\n#define A6XX_GRAS_VS_CL_CNTL_CLIP_MASK__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_GRAS_VS_CL_CNTL_CLIP_MASK(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_VS_CL_CNTL_CLIP_MASK__SHIFT) & A6XX_GRAS_VS_CL_CNTL_CLIP_MASK__MASK;\n}\n#define A6XX_GRAS_VS_CL_CNTL_CULL_MASK__MASK\t\t\t0x0000ff00\n#define A6XX_GRAS_VS_CL_CNTL_CULL_MASK__SHIFT\t\t\t8\nstatic inline uint32_t A6XX_GRAS_VS_CL_CNTL_CULL_MASK(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_VS_CL_CNTL_CULL_MASK__SHIFT) & A6XX_GRAS_VS_CL_CNTL_CULL_MASK__MASK;\n}\n\n#define REG_A6XX_GRAS_DS_CL_CNTL\t\t\t\t0x00008002\n#define A6XX_GRAS_DS_CL_CNTL_CLIP_MASK__MASK\t\t\t0x000000ff\n#define A6XX_GRAS_DS_CL_CNTL_CLIP_MASK__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_GRAS_DS_CL_CNTL_CLIP_MASK(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_DS_CL_CNTL_CLIP_MASK__SHIFT) & A6XX_GRAS_DS_CL_CNTL_CLIP_MASK__MASK;\n}\n#define A6XX_GRAS_DS_CL_CNTL_CULL_MASK__MASK\t\t\t0x0000ff00\n#define A6XX_GRAS_DS_CL_CNTL_CULL_MASK__SHIFT\t\t\t8\nstatic inline uint32_t A6XX_GRAS_DS_CL_CNTL_CULL_MASK(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_DS_CL_CNTL_CULL_MASK__SHIFT) & A6XX_GRAS_DS_CL_CNTL_CULL_MASK__MASK;\n}\n\n#define REG_A6XX_GRAS_GS_CL_CNTL\t\t\t\t0x00008003\n#define A6XX_GRAS_GS_CL_CNTL_CLIP_MASK__MASK\t\t\t0x000000ff\n#define A6XX_GRAS_GS_CL_CNTL_CLIP_MASK__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_GRAS_GS_CL_CNTL_CLIP_MASK(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_GS_CL_CNTL_CLIP_MASK__SHIFT) & A6XX_GRAS_GS_CL_CNTL_CLIP_MASK__MASK;\n}\n#define A6XX_GRAS_GS_CL_CNTL_CULL_MASK__MASK\t\t\t0x0000ff00\n#define A6XX_GRAS_GS_CL_CNTL_CULL_MASK__SHIFT\t\t\t8\nstatic inline uint32_t A6XX_GRAS_GS_CL_CNTL_CULL_MASK(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_GS_CL_CNTL_CULL_MASK__SHIFT) & A6XX_GRAS_GS_CL_CNTL_CULL_MASK__MASK;\n}\n\n#define REG_A6XX_GRAS_MAX_LAYER_INDEX\t\t\t\t0x00008004\n\n#define REG_A6XX_GRAS_CNTL\t\t\t\t\t0x00008005\n#define A6XX_GRAS_CNTL_IJ_PERSP_PIXEL\t\t\t\t0x00000001\n#define A6XX_GRAS_CNTL_IJ_PERSP_CENTROID\t\t\t0x00000002\n#define A6XX_GRAS_CNTL_IJ_PERSP_SAMPLE\t\t\t\t0x00000004\n#define A6XX_GRAS_CNTL_IJ_LINEAR_PIXEL\t\t\t\t0x00000008\n#define A6XX_GRAS_CNTL_IJ_LINEAR_CENTROID\t\t\t0x00000010\n#define A6XX_GRAS_CNTL_IJ_LINEAR_SAMPLE\t\t\t\t0x00000020\n#define A6XX_GRAS_CNTL_COORD_MASK__MASK\t\t\t\t0x000003c0\n#define A6XX_GRAS_CNTL_COORD_MASK__SHIFT\t\t\t6\nstatic inline uint32_t A6XX_GRAS_CNTL_COORD_MASK(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_CNTL_COORD_MASK__SHIFT) & A6XX_GRAS_CNTL_COORD_MASK__MASK;\n}\n\n#define REG_A6XX_GRAS_CL_GUARDBAND_CLIP_ADJ\t\t\t0x00008006\n#define A6XX_GRAS_CL_GUARDBAND_CLIP_ADJ_HORZ__MASK\t\t0x000001ff\n#define A6XX_GRAS_CL_GUARDBAND_CLIP_ADJ_HORZ__SHIFT\t\t0\nstatic inline uint32_t A6XX_GRAS_CL_GUARDBAND_CLIP_ADJ_HORZ(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_CL_GUARDBAND_CLIP_ADJ_HORZ__SHIFT) & A6XX_GRAS_CL_GUARDBAND_CLIP_ADJ_HORZ__MASK;\n}\n#define A6XX_GRAS_CL_GUARDBAND_CLIP_ADJ_VERT__MASK\t\t0x0007fc00\n#define A6XX_GRAS_CL_GUARDBAND_CLIP_ADJ_VERT__SHIFT\t\t10\nstatic inline uint32_t A6XX_GRAS_CL_GUARDBAND_CLIP_ADJ_VERT(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_CL_GUARDBAND_CLIP_ADJ_VERT__SHIFT) & A6XX_GRAS_CL_GUARDBAND_CLIP_ADJ_VERT__MASK;\n}\n\nstatic inline uint32_t REG_A6XX_GRAS_CL_VPORT(uint32_t i0) { return 0x00008010 + 0x6*i0; }\n\nstatic inline uint32_t REG_A6XX_GRAS_CL_VPORT_XOFFSET(uint32_t i0) { return 0x00008010 + 0x6*i0; }\n#define A6XX_GRAS_CL_VPORT_XOFFSET__MASK\t\t\t0xffffffff\n#define A6XX_GRAS_CL_VPORT_XOFFSET__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_GRAS_CL_VPORT_XOFFSET(float val)\n{\n\treturn ((fui(val)) << A6XX_GRAS_CL_VPORT_XOFFSET__SHIFT) & A6XX_GRAS_CL_VPORT_XOFFSET__MASK;\n}\n\nstatic inline uint32_t REG_A6XX_GRAS_CL_VPORT_XSCALE(uint32_t i0) { return 0x00008011 + 0x6*i0; }\n#define A6XX_GRAS_CL_VPORT_XSCALE__MASK\t\t\t\t0xffffffff\n#define A6XX_GRAS_CL_VPORT_XSCALE__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_GRAS_CL_VPORT_XSCALE(float val)\n{\n\treturn ((fui(val)) << A6XX_GRAS_CL_VPORT_XSCALE__SHIFT) & A6XX_GRAS_CL_VPORT_XSCALE__MASK;\n}\n\nstatic inline uint32_t REG_A6XX_GRAS_CL_VPORT_YOFFSET(uint32_t i0) { return 0x00008012 + 0x6*i0; }\n#define A6XX_GRAS_CL_VPORT_YOFFSET__MASK\t\t\t0xffffffff\n#define A6XX_GRAS_CL_VPORT_YOFFSET__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_GRAS_CL_VPORT_YOFFSET(float val)\n{\n\treturn ((fui(val)) << A6XX_GRAS_CL_VPORT_YOFFSET__SHIFT) & A6XX_GRAS_CL_VPORT_YOFFSET__MASK;\n}\n\nstatic inline uint32_t REG_A6XX_GRAS_CL_VPORT_YSCALE(uint32_t i0) { return 0x00008013 + 0x6*i0; }\n#define A6XX_GRAS_CL_VPORT_YSCALE__MASK\t\t\t\t0xffffffff\n#define A6XX_GRAS_CL_VPORT_YSCALE__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_GRAS_CL_VPORT_YSCALE(float val)\n{\n\treturn ((fui(val)) << A6XX_GRAS_CL_VPORT_YSCALE__SHIFT) & A6XX_GRAS_CL_VPORT_YSCALE__MASK;\n}\n\nstatic inline uint32_t REG_A6XX_GRAS_CL_VPORT_ZOFFSET(uint32_t i0) { return 0x00008014 + 0x6*i0; }\n#define A6XX_GRAS_CL_VPORT_ZOFFSET__MASK\t\t\t0xffffffff\n#define A6XX_GRAS_CL_VPORT_ZOFFSET__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_GRAS_CL_VPORT_ZOFFSET(float val)\n{\n\treturn ((fui(val)) << A6XX_GRAS_CL_VPORT_ZOFFSET__SHIFT) & A6XX_GRAS_CL_VPORT_ZOFFSET__MASK;\n}\n\nstatic inline uint32_t REG_A6XX_GRAS_CL_VPORT_ZSCALE(uint32_t i0) { return 0x00008015 + 0x6*i0; }\n#define A6XX_GRAS_CL_VPORT_ZSCALE__MASK\t\t\t\t0xffffffff\n#define A6XX_GRAS_CL_VPORT_ZSCALE__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_GRAS_CL_VPORT_ZSCALE(float val)\n{\n\treturn ((fui(val)) << A6XX_GRAS_CL_VPORT_ZSCALE__SHIFT) & A6XX_GRAS_CL_VPORT_ZSCALE__MASK;\n}\n\nstatic inline uint32_t REG_A6XX_GRAS_CL_Z_CLAMP(uint32_t i0) { return 0x00008070 + 0x2*i0; }\n\nstatic inline uint32_t REG_A6XX_GRAS_CL_Z_CLAMP_MIN(uint32_t i0) { return 0x00008070 + 0x2*i0; }\n#define A6XX_GRAS_CL_Z_CLAMP_MIN__MASK\t\t\t\t0xffffffff\n#define A6XX_GRAS_CL_Z_CLAMP_MIN__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_GRAS_CL_Z_CLAMP_MIN(float val)\n{\n\treturn ((fui(val)) << A6XX_GRAS_CL_Z_CLAMP_MIN__SHIFT) & A6XX_GRAS_CL_Z_CLAMP_MIN__MASK;\n}\n\nstatic inline uint32_t REG_A6XX_GRAS_CL_Z_CLAMP_MAX(uint32_t i0) { return 0x00008071 + 0x2*i0; }\n#define A6XX_GRAS_CL_Z_CLAMP_MAX__MASK\t\t\t\t0xffffffff\n#define A6XX_GRAS_CL_Z_CLAMP_MAX__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_GRAS_CL_Z_CLAMP_MAX(float val)\n{\n\treturn ((fui(val)) << A6XX_GRAS_CL_Z_CLAMP_MAX__SHIFT) & A6XX_GRAS_CL_Z_CLAMP_MAX__MASK;\n}\n\n#define REG_A6XX_GRAS_SU_CNTL\t\t\t\t\t0x00008090\n#define A6XX_GRAS_SU_CNTL_CULL_FRONT\t\t\t\t0x00000001\n#define A6XX_GRAS_SU_CNTL_CULL_BACK\t\t\t\t0x00000002\n#define A6XX_GRAS_SU_CNTL_FRONT_CW\t\t\t\t0x00000004\n#define A6XX_GRAS_SU_CNTL_LINEHALFWIDTH__MASK\t\t\t0x000007f8\n#define A6XX_GRAS_SU_CNTL_LINEHALFWIDTH__SHIFT\t\t\t3\nstatic inline uint32_t A6XX_GRAS_SU_CNTL_LINEHALFWIDTH(float val)\n{\n\treturn ((((int32_t)(val * 4.0))) << A6XX_GRAS_SU_CNTL_LINEHALFWIDTH__SHIFT) & A6XX_GRAS_SU_CNTL_LINEHALFWIDTH__MASK;\n}\n#define A6XX_GRAS_SU_CNTL_POLY_OFFSET\t\t\t\t0x00000800\n#define A6XX_GRAS_SU_CNTL_UNK12__MASK\t\t\t\t0x00001000\n#define A6XX_GRAS_SU_CNTL_UNK12__SHIFT\t\t\t\t12\nstatic inline uint32_t A6XX_GRAS_SU_CNTL_UNK12(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_SU_CNTL_UNK12__SHIFT) & A6XX_GRAS_SU_CNTL_UNK12__MASK;\n}\n#define A6XX_GRAS_SU_CNTL_LINE_MODE__MASK\t\t\t0x00002000\n#define A6XX_GRAS_SU_CNTL_LINE_MODE__SHIFT\t\t\t13\nstatic inline uint32_t A6XX_GRAS_SU_CNTL_LINE_MODE(enum a5xx_line_mode val)\n{\n\treturn ((val) << A6XX_GRAS_SU_CNTL_LINE_MODE__SHIFT) & A6XX_GRAS_SU_CNTL_LINE_MODE__MASK;\n}\n#define A6XX_GRAS_SU_CNTL_UNK15__MASK\t\t\t\t0x00018000\n#define A6XX_GRAS_SU_CNTL_UNK15__SHIFT\t\t\t\t15\nstatic inline uint32_t A6XX_GRAS_SU_CNTL_UNK15(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_SU_CNTL_UNK15__SHIFT) & A6XX_GRAS_SU_CNTL_UNK15__MASK;\n}\n#define A6XX_GRAS_SU_CNTL_UNK17\t\t\t\t\t0x00020000\n#define A6XX_GRAS_SU_CNTL_MULTIVIEW_ENABLE\t\t\t0x00040000\n#define A6XX_GRAS_SU_CNTL_UNK19__MASK\t\t\t\t0x00780000\n#define A6XX_GRAS_SU_CNTL_UNK19__SHIFT\t\t\t\t19\nstatic inline uint32_t A6XX_GRAS_SU_CNTL_UNK19(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_SU_CNTL_UNK19__SHIFT) & A6XX_GRAS_SU_CNTL_UNK19__MASK;\n}\n\n#define REG_A6XX_GRAS_SU_POINT_MINMAX\t\t\t\t0x00008091\n#define A6XX_GRAS_SU_POINT_MINMAX_MIN__MASK\t\t\t0x0000ffff\n#define A6XX_GRAS_SU_POINT_MINMAX_MIN__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_GRAS_SU_POINT_MINMAX_MIN(float val)\n{\n\treturn ((((uint32_t)(val * 16.0))) << A6XX_GRAS_SU_POINT_MINMAX_MIN__SHIFT) & A6XX_GRAS_SU_POINT_MINMAX_MIN__MASK;\n}\n#define A6XX_GRAS_SU_POINT_MINMAX_MAX__MASK\t\t\t0xffff0000\n#define A6XX_GRAS_SU_POINT_MINMAX_MAX__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_GRAS_SU_POINT_MINMAX_MAX(float val)\n{\n\treturn ((((uint32_t)(val * 16.0))) << A6XX_GRAS_SU_POINT_MINMAX_MAX__SHIFT) & A6XX_GRAS_SU_POINT_MINMAX_MAX__MASK;\n}\n\n#define REG_A6XX_GRAS_SU_POINT_SIZE\t\t\t\t0x00008092\n#define A6XX_GRAS_SU_POINT_SIZE__MASK\t\t\t\t0x0000ffff\n#define A6XX_GRAS_SU_POINT_SIZE__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_GRAS_SU_POINT_SIZE(float val)\n{\n\treturn ((((int32_t)(val * 16.0))) << A6XX_GRAS_SU_POINT_SIZE__SHIFT) & A6XX_GRAS_SU_POINT_SIZE__MASK;\n}\n\n#define REG_A6XX_GRAS_SU_DEPTH_PLANE_CNTL\t\t\t0x00008094\n#define A6XX_GRAS_SU_DEPTH_PLANE_CNTL_Z_MODE__MASK\t\t0x00000003\n#define A6XX_GRAS_SU_DEPTH_PLANE_CNTL_Z_MODE__SHIFT\t\t0\nstatic inline uint32_t A6XX_GRAS_SU_DEPTH_PLANE_CNTL_Z_MODE(enum a6xx_ztest_mode val)\n{\n\treturn ((val) << A6XX_GRAS_SU_DEPTH_PLANE_CNTL_Z_MODE__SHIFT) & A6XX_GRAS_SU_DEPTH_PLANE_CNTL_Z_MODE__MASK;\n}\n\n#define REG_A6XX_GRAS_SU_POLY_OFFSET_SCALE\t\t\t0x00008095\n#define A6XX_GRAS_SU_POLY_OFFSET_SCALE__MASK\t\t\t0xffffffff\n#define A6XX_GRAS_SU_POLY_OFFSET_SCALE__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_GRAS_SU_POLY_OFFSET_SCALE(float val)\n{\n\treturn ((fui(val)) << A6XX_GRAS_SU_POLY_OFFSET_SCALE__SHIFT) & A6XX_GRAS_SU_POLY_OFFSET_SCALE__MASK;\n}\n\n#define REG_A6XX_GRAS_SU_POLY_OFFSET_OFFSET\t\t\t0x00008096\n#define A6XX_GRAS_SU_POLY_OFFSET_OFFSET__MASK\t\t\t0xffffffff\n#define A6XX_GRAS_SU_POLY_OFFSET_OFFSET__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_GRAS_SU_POLY_OFFSET_OFFSET(float val)\n{\n\treturn ((fui(val)) << A6XX_GRAS_SU_POLY_OFFSET_OFFSET__SHIFT) & A6XX_GRAS_SU_POLY_OFFSET_OFFSET__MASK;\n}\n\n#define REG_A6XX_GRAS_SU_POLY_OFFSET_OFFSET_CLAMP\t\t0x00008097\n#define A6XX_GRAS_SU_POLY_OFFSET_OFFSET_CLAMP__MASK\t\t0xffffffff\n#define A6XX_GRAS_SU_POLY_OFFSET_OFFSET_CLAMP__SHIFT\t\t0\nstatic inline uint32_t A6XX_GRAS_SU_POLY_OFFSET_OFFSET_CLAMP(float val)\n{\n\treturn ((fui(val)) << A6XX_GRAS_SU_POLY_OFFSET_OFFSET_CLAMP__SHIFT) & A6XX_GRAS_SU_POLY_OFFSET_OFFSET_CLAMP__MASK;\n}\n\n#define REG_A6XX_GRAS_SU_DEPTH_BUFFER_INFO\t\t\t0x00008098\n#define A6XX_GRAS_SU_DEPTH_BUFFER_INFO_DEPTH_FORMAT__MASK\t0x00000007\n#define A6XX_GRAS_SU_DEPTH_BUFFER_INFO_DEPTH_FORMAT__SHIFT\t0\nstatic inline uint32_t A6XX_GRAS_SU_DEPTH_BUFFER_INFO_DEPTH_FORMAT(enum a6xx_depth_format val)\n{\n\treturn ((val) << A6XX_GRAS_SU_DEPTH_BUFFER_INFO_DEPTH_FORMAT__SHIFT) & A6XX_GRAS_SU_DEPTH_BUFFER_INFO_DEPTH_FORMAT__MASK;\n}\n#define A6XX_GRAS_SU_DEPTH_BUFFER_INFO_UNK3__MASK\t\t0x00000008\n#define A6XX_GRAS_SU_DEPTH_BUFFER_INFO_UNK3__SHIFT\t\t3\nstatic inline uint32_t A6XX_GRAS_SU_DEPTH_BUFFER_INFO_UNK3(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_SU_DEPTH_BUFFER_INFO_UNK3__SHIFT) & A6XX_GRAS_SU_DEPTH_BUFFER_INFO_UNK3__MASK;\n}\n\n#define REG_A6XX_GRAS_SU_CONSERVATIVE_RAS_CNTL\t\t\t0x00008099\n#define A6XX_GRAS_SU_CONSERVATIVE_RAS_CNTL_CONSERVATIVERASEN\t0x00000001\n#define A6XX_GRAS_SU_CONSERVATIVE_RAS_CNTL_SHIFTAMOUNT__MASK\t0x00000006\n#define A6XX_GRAS_SU_CONSERVATIVE_RAS_CNTL_SHIFTAMOUNT__SHIFT\t1\nstatic inline uint32_t A6XX_GRAS_SU_CONSERVATIVE_RAS_CNTL_SHIFTAMOUNT(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_SU_CONSERVATIVE_RAS_CNTL_SHIFTAMOUNT__SHIFT) & A6XX_GRAS_SU_CONSERVATIVE_RAS_CNTL_SHIFTAMOUNT__MASK;\n}\n#define A6XX_GRAS_SU_CONSERVATIVE_RAS_CNTL_INNERCONSERVATIVERASEN\t0x00000008\n#define A6XX_GRAS_SU_CONSERVATIVE_RAS_CNTL_UNK4__MASK\t\t0x00000030\n#define A6XX_GRAS_SU_CONSERVATIVE_RAS_CNTL_UNK4__SHIFT\t\t4\nstatic inline uint32_t A6XX_GRAS_SU_CONSERVATIVE_RAS_CNTL_UNK4(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_SU_CONSERVATIVE_RAS_CNTL_UNK4__SHIFT) & A6XX_GRAS_SU_CONSERVATIVE_RAS_CNTL_UNK4__MASK;\n}\n\n#define REG_A6XX_GRAS_SU_PATH_RENDERING_CNTL\t\t\t0x0000809a\n#define A6XX_GRAS_SU_PATH_RENDERING_CNTL_UNK0\t\t\t0x00000001\n#define A6XX_GRAS_SU_PATH_RENDERING_CNTL_LINELENGTHEN\t\t0x00000002\n\n#define REG_A6XX_GRAS_VS_LAYER_CNTL\t\t\t\t0x0000809b\n#define A6XX_GRAS_VS_LAYER_CNTL_WRITES_LAYER\t\t\t0x00000001\n#define A6XX_GRAS_VS_LAYER_CNTL_WRITES_VIEW\t\t\t0x00000002\n\n#define REG_A6XX_GRAS_GS_LAYER_CNTL\t\t\t\t0x0000809c\n#define A6XX_GRAS_GS_LAYER_CNTL_WRITES_LAYER\t\t\t0x00000001\n#define A6XX_GRAS_GS_LAYER_CNTL_WRITES_VIEW\t\t\t0x00000002\n\n#define REG_A6XX_GRAS_DS_LAYER_CNTL\t\t\t\t0x0000809d\n#define A6XX_GRAS_DS_LAYER_CNTL_WRITES_LAYER\t\t\t0x00000001\n#define A6XX_GRAS_DS_LAYER_CNTL_WRITES_VIEW\t\t\t0x00000002\n\n#define REG_A6XX_GRAS_SC_CNTL\t\t\t\t\t0x000080a0\n#define A6XX_GRAS_SC_CNTL_CCUSINGLECACHELINESIZE__MASK\t\t0x00000007\n#define A6XX_GRAS_SC_CNTL_CCUSINGLECACHELINESIZE__SHIFT\t\t0\nstatic inline uint32_t A6XX_GRAS_SC_CNTL_CCUSINGLECACHELINESIZE(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_SC_CNTL_CCUSINGLECACHELINESIZE__SHIFT) & A6XX_GRAS_SC_CNTL_CCUSINGLECACHELINESIZE__MASK;\n}\n#define A6XX_GRAS_SC_CNTL_SINGLE_PRIM_MODE__MASK\t\t0x00000018\n#define A6XX_GRAS_SC_CNTL_SINGLE_PRIM_MODE__SHIFT\t\t3\nstatic inline uint32_t A6XX_GRAS_SC_CNTL_SINGLE_PRIM_MODE(enum a6xx_single_prim_mode val)\n{\n\treturn ((val) << A6XX_GRAS_SC_CNTL_SINGLE_PRIM_MODE__SHIFT) & A6XX_GRAS_SC_CNTL_SINGLE_PRIM_MODE__MASK;\n}\n#define A6XX_GRAS_SC_CNTL_RASTER_MODE__MASK\t\t\t0x00000020\n#define A6XX_GRAS_SC_CNTL_RASTER_MODE__SHIFT\t\t\t5\nstatic inline uint32_t A6XX_GRAS_SC_CNTL_RASTER_MODE(enum a6xx_raster_mode val)\n{\n\treturn ((val) << A6XX_GRAS_SC_CNTL_RASTER_MODE__SHIFT) & A6XX_GRAS_SC_CNTL_RASTER_MODE__MASK;\n}\n#define A6XX_GRAS_SC_CNTL_RASTER_DIRECTION__MASK\t\t0x000000c0\n#define A6XX_GRAS_SC_CNTL_RASTER_DIRECTION__SHIFT\t\t6\nstatic inline uint32_t A6XX_GRAS_SC_CNTL_RASTER_DIRECTION(enum a6xx_raster_direction val)\n{\n\treturn ((val) << A6XX_GRAS_SC_CNTL_RASTER_DIRECTION__SHIFT) & A6XX_GRAS_SC_CNTL_RASTER_DIRECTION__MASK;\n}\n#define A6XX_GRAS_SC_CNTL_SEQUENCED_THREAD_DISTRIBUTION__MASK\t0x00000100\n#define A6XX_GRAS_SC_CNTL_SEQUENCED_THREAD_DISTRIBUTION__SHIFT\t8\nstatic inline uint32_t A6XX_GRAS_SC_CNTL_SEQUENCED_THREAD_DISTRIBUTION(enum a6xx_sequenced_thread_dist val)\n{\n\treturn ((val) << A6XX_GRAS_SC_CNTL_SEQUENCED_THREAD_DISTRIBUTION__SHIFT) & A6XX_GRAS_SC_CNTL_SEQUENCED_THREAD_DISTRIBUTION__MASK;\n}\n#define A6XX_GRAS_SC_CNTL_UNK9\t\t\t\t\t0x00000200\n#define A6XX_GRAS_SC_CNTL_ROTATION__MASK\t\t\t0x00000c00\n#define A6XX_GRAS_SC_CNTL_ROTATION__SHIFT\t\t\t10\nstatic inline uint32_t A6XX_GRAS_SC_CNTL_ROTATION(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_SC_CNTL_ROTATION__SHIFT) & A6XX_GRAS_SC_CNTL_ROTATION__MASK;\n}\n#define A6XX_GRAS_SC_CNTL_EARLYVIZOUTEN\t\t\t\t0x00001000\n\n#define REG_A6XX_GRAS_BIN_CONTROL\t\t\t\t0x000080a1\n#define A6XX_GRAS_BIN_CONTROL_BINW__MASK\t\t\t0x0000003f\n#define A6XX_GRAS_BIN_CONTROL_BINW__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_GRAS_BIN_CONTROL_BINW(uint32_t val)\n{\n\treturn ((val >> 5) << A6XX_GRAS_BIN_CONTROL_BINW__SHIFT) & A6XX_GRAS_BIN_CONTROL_BINW__MASK;\n}\n#define A6XX_GRAS_BIN_CONTROL_BINH__MASK\t\t\t0x00007f00\n#define A6XX_GRAS_BIN_CONTROL_BINH__SHIFT\t\t\t8\nstatic inline uint32_t A6XX_GRAS_BIN_CONTROL_BINH(uint32_t val)\n{\n\treturn ((val >> 4) << A6XX_GRAS_BIN_CONTROL_BINH__SHIFT) & A6XX_GRAS_BIN_CONTROL_BINH__MASK;\n}\n#define A6XX_GRAS_BIN_CONTROL_RENDER_MODE__MASK\t\t\t0x001c0000\n#define A6XX_GRAS_BIN_CONTROL_RENDER_MODE__SHIFT\t\t18\nstatic inline uint32_t A6XX_GRAS_BIN_CONTROL_RENDER_MODE(enum a6xx_render_mode val)\n{\n\treturn ((val) << A6XX_GRAS_BIN_CONTROL_RENDER_MODE__SHIFT) & A6XX_GRAS_BIN_CONTROL_RENDER_MODE__MASK;\n}\n#define A6XX_GRAS_BIN_CONTROL_FORCE_LRZ_WRITE_DIS\t\t0x00200000\n#define A6XX_GRAS_BIN_CONTROL_BUFFERS_LOCATION__MASK\t\t0x00c00000\n#define A6XX_GRAS_BIN_CONTROL_BUFFERS_LOCATION__SHIFT\t\t22\nstatic inline uint32_t A6XX_GRAS_BIN_CONTROL_BUFFERS_LOCATION(enum a6xx_buffers_location val)\n{\n\treturn ((val) << A6XX_GRAS_BIN_CONTROL_BUFFERS_LOCATION__SHIFT) & A6XX_GRAS_BIN_CONTROL_BUFFERS_LOCATION__MASK;\n}\n#define A6XX_GRAS_BIN_CONTROL_LRZ_FEEDBACK_ZMODE_MASK__MASK\t0x07000000\n#define A6XX_GRAS_BIN_CONTROL_LRZ_FEEDBACK_ZMODE_MASK__SHIFT\t24\nstatic inline uint32_t A6XX_GRAS_BIN_CONTROL_LRZ_FEEDBACK_ZMODE_MASK(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_BIN_CONTROL_LRZ_FEEDBACK_ZMODE_MASK__SHIFT) & A6XX_GRAS_BIN_CONTROL_LRZ_FEEDBACK_ZMODE_MASK__MASK;\n}\n#define A6XX_GRAS_BIN_CONTROL_UNK27__MASK\t\t\t0x08000000\n#define A6XX_GRAS_BIN_CONTROL_UNK27__SHIFT\t\t\t27\nstatic inline uint32_t A6XX_GRAS_BIN_CONTROL_UNK27(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_BIN_CONTROL_UNK27__SHIFT) & A6XX_GRAS_BIN_CONTROL_UNK27__MASK;\n}\n\n#define REG_A6XX_GRAS_RAS_MSAA_CNTL\t\t\t\t0x000080a2\n#define A6XX_GRAS_RAS_MSAA_CNTL_SAMPLES__MASK\t\t\t0x00000003\n#define A6XX_GRAS_RAS_MSAA_CNTL_SAMPLES__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_GRAS_RAS_MSAA_CNTL_SAMPLES(enum a3xx_msaa_samples val)\n{\n\treturn ((val) << A6XX_GRAS_RAS_MSAA_CNTL_SAMPLES__SHIFT) & A6XX_GRAS_RAS_MSAA_CNTL_SAMPLES__MASK;\n}\n#define A6XX_GRAS_RAS_MSAA_CNTL_UNK2__MASK\t\t\t0x00000004\n#define A6XX_GRAS_RAS_MSAA_CNTL_UNK2__SHIFT\t\t\t2\nstatic inline uint32_t A6XX_GRAS_RAS_MSAA_CNTL_UNK2(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_RAS_MSAA_CNTL_UNK2__SHIFT) & A6XX_GRAS_RAS_MSAA_CNTL_UNK2__MASK;\n}\n#define A6XX_GRAS_RAS_MSAA_CNTL_UNK3__MASK\t\t\t0x00000008\n#define A6XX_GRAS_RAS_MSAA_CNTL_UNK3__SHIFT\t\t\t3\nstatic inline uint32_t A6XX_GRAS_RAS_MSAA_CNTL_UNK3(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_RAS_MSAA_CNTL_UNK3__SHIFT) & A6XX_GRAS_RAS_MSAA_CNTL_UNK3__MASK;\n}\n\n#define REG_A6XX_GRAS_DEST_MSAA_CNTL\t\t\t\t0x000080a3\n#define A6XX_GRAS_DEST_MSAA_CNTL_SAMPLES__MASK\t\t\t0x00000003\n#define A6XX_GRAS_DEST_MSAA_CNTL_SAMPLES__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_GRAS_DEST_MSAA_CNTL_SAMPLES(enum a3xx_msaa_samples val)\n{\n\treturn ((val) << A6XX_GRAS_DEST_MSAA_CNTL_SAMPLES__SHIFT) & A6XX_GRAS_DEST_MSAA_CNTL_SAMPLES__MASK;\n}\n#define A6XX_GRAS_DEST_MSAA_CNTL_MSAA_DISABLE\t\t\t0x00000004\n\n#define REG_A6XX_GRAS_SAMPLE_CONFIG\t\t\t\t0x000080a4\n#define A6XX_GRAS_SAMPLE_CONFIG_UNK0\t\t\t\t0x00000001\n#define A6XX_GRAS_SAMPLE_CONFIG_LOCATION_ENABLE\t\t\t0x00000002\n\n#define REG_A6XX_GRAS_SAMPLE_LOCATION_0\t\t\t\t0x000080a5\n#define A6XX_GRAS_SAMPLE_LOCATION_0_SAMPLE_0_X__MASK\t\t0x0000000f\n#define A6XX_GRAS_SAMPLE_LOCATION_0_SAMPLE_0_X__SHIFT\t\t0\nstatic inline uint32_t A6XX_GRAS_SAMPLE_LOCATION_0_SAMPLE_0_X(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_GRAS_SAMPLE_LOCATION_0_SAMPLE_0_X__SHIFT) & A6XX_GRAS_SAMPLE_LOCATION_0_SAMPLE_0_X__MASK;\n}\n#define A6XX_GRAS_SAMPLE_LOCATION_0_SAMPLE_0_Y__MASK\t\t0x000000f0\n#define A6XX_GRAS_SAMPLE_LOCATION_0_SAMPLE_0_Y__SHIFT\t\t4\nstatic inline uint32_t A6XX_GRAS_SAMPLE_LOCATION_0_SAMPLE_0_Y(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_GRAS_SAMPLE_LOCATION_0_SAMPLE_0_Y__SHIFT) & A6XX_GRAS_SAMPLE_LOCATION_0_SAMPLE_0_Y__MASK;\n}\n#define A6XX_GRAS_SAMPLE_LOCATION_0_SAMPLE_1_X__MASK\t\t0x00000f00\n#define A6XX_GRAS_SAMPLE_LOCATION_0_SAMPLE_1_X__SHIFT\t\t8\nstatic inline uint32_t A6XX_GRAS_SAMPLE_LOCATION_0_SAMPLE_1_X(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_GRAS_SAMPLE_LOCATION_0_SAMPLE_1_X__SHIFT) & A6XX_GRAS_SAMPLE_LOCATION_0_SAMPLE_1_X__MASK;\n}\n#define A6XX_GRAS_SAMPLE_LOCATION_0_SAMPLE_1_Y__MASK\t\t0x0000f000\n#define A6XX_GRAS_SAMPLE_LOCATION_0_SAMPLE_1_Y__SHIFT\t\t12\nstatic inline uint32_t A6XX_GRAS_SAMPLE_LOCATION_0_SAMPLE_1_Y(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_GRAS_SAMPLE_LOCATION_0_SAMPLE_1_Y__SHIFT) & A6XX_GRAS_SAMPLE_LOCATION_0_SAMPLE_1_Y__MASK;\n}\n#define A6XX_GRAS_SAMPLE_LOCATION_0_SAMPLE_2_X__MASK\t\t0x000f0000\n#define A6XX_GRAS_SAMPLE_LOCATION_0_SAMPLE_2_X__SHIFT\t\t16\nstatic inline uint32_t A6XX_GRAS_SAMPLE_LOCATION_0_SAMPLE_2_X(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_GRAS_SAMPLE_LOCATION_0_SAMPLE_2_X__SHIFT) & A6XX_GRAS_SAMPLE_LOCATION_0_SAMPLE_2_X__MASK;\n}\n#define A6XX_GRAS_SAMPLE_LOCATION_0_SAMPLE_2_Y__MASK\t\t0x00f00000\n#define A6XX_GRAS_SAMPLE_LOCATION_0_SAMPLE_2_Y__SHIFT\t\t20\nstatic inline uint32_t A6XX_GRAS_SAMPLE_LOCATION_0_SAMPLE_2_Y(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_GRAS_SAMPLE_LOCATION_0_SAMPLE_2_Y__SHIFT) & A6XX_GRAS_SAMPLE_LOCATION_0_SAMPLE_2_Y__MASK;\n}\n#define A6XX_GRAS_SAMPLE_LOCATION_0_SAMPLE_3_X__MASK\t\t0x0f000000\n#define A6XX_GRAS_SAMPLE_LOCATION_0_SAMPLE_3_X__SHIFT\t\t24\nstatic inline uint32_t A6XX_GRAS_SAMPLE_LOCATION_0_SAMPLE_3_X(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_GRAS_SAMPLE_LOCATION_0_SAMPLE_3_X__SHIFT) & A6XX_GRAS_SAMPLE_LOCATION_0_SAMPLE_3_X__MASK;\n}\n#define A6XX_GRAS_SAMPLE_LOCATION_0_SAMPLE_3_Y__MASK\t\t0xf0000000\n#define A6XX_GRAS_SAMPLE_LOCATION_0_SAMPLE_3_Y__SHIFT\t\t28\nstatic inline uint32_t A6XX_GRAS_SAMPLE_LOCATION_0_SAMPLE_3_Y(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_GRAS_SAMPLE_LOCATION_0_SAMPLE_3_Y__SHIFT) & A6XX_GRAS_SAMPLE_LOCATION_0_SAMPLE_3_Y__MASK;\n}\n\n#define REG_A6XX_GRAS_SAMPLE_LOCATION_1\t\t\t\t0x000080a6\n#define A6XX_GRAS_SAMPLE_LOCATION_1_SAMPLE_0_X__MASK\t\t0x0000000f\n#define A6XX_GRAS_SAMPLE_LOCATION_1_SAMPLE_0_X__SHIFT\t\t0\nstatic inline uint32_t A6XX_GRAS_SAMPLE_LOCATION_1_SAMPLE_0_X(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_GRAS_SAMPLE_LOCATION_1_SAMPLE_0_X__SHIFT) & A6XX_GRAS_SAMPLE_LOCATION_1_SAMPLE_0_X__MASK;\n}\n#define A6XX_GRAS_SAMPLE_LOCATION_1_SAMPLE_0_Y__MASK\t\t0x000000f0\n#define A6XX_GRAS_SAMPLE_LOCATION_1_SAMPLE_0_Y__SHIFT\t\t4\nstatic inline uint32_t A6XX_GRAS_SAMPLE_LOCATION_1_SAMPLE_0_Y(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_GRAS_SAMPLE_LOCATION_1_SAMPLE_0_Y__SHIFT) & A6XX_GRAS_SAMPLE_LOCATION_1_SAMPLE_0_Y__MASK;\n}\n#define A6XX_GRAS_SAMPLE_LOCATION_1_SAMPLE_1_X__MASK\t\t0x00000f00\n#define A6XX_GRAS_SAMPLE_LOCATION_1_SAMPLE_1_X__SHIFT\t\t8\nstatic inline uint32_t A6XX_GRAS_SAMPLE_LOCATION_1_SAMPLE_1_X(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_GRAS_SAMPLE_LOCATION_1_SAMPLE_1_X__SHIFT) & A6XX_GRAS_SAMPLE_LOCATION_1_SAMPLE_1_X__MASK;\n}\n#define A6XX_GRAS_SAMPLE_LOCATION_1_SAMPLE_1_Y__MASK\t\t0x0000f000\n#define A6XX_GRAS_SAMPLE_LOCATION_1_SAMPLE_1_Y__SHIFT\t\t12\nstatic inline uint32_t A6XX_GRAS_SAMPLE_LOCATION_1_SAMPLE_1_Y(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_GRAS_SAMPLE_LOCATION_1_SAMPLE_1_Y__SHIFT) & A6XX_GRAS_SAMPLE_LOCATION_1_SAMPLE_1_Y__MASK;\n}\n#define A6XX_GRAS_SAMPLE_LOCATION_1_SAMPLE_2_X__MASK\t\t0x000f0000\n#define A6XX_GRAS_SAMPLE_LOCATION_1_SAMPLE_2_X__SHIFT\t\t16\nstatic inline uint32_t A6XX_GRAS_SAMPLE_LOCATION_1_SAMPLE_2_X(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_GRAS_SAMPLE_LOCATION_1_SAMPLE_2_X__SHIFT) & A6XX_GRAS_SAMPLE_LOCATION_1_SAMPLE_2_X__MASK;\n}\n#define A6XX_GRAS_SAMPLE_LOCATION_1_SAMPLE_2_Y__MASK\t\t0x00f00000\n#define A6XX_GRAS_SAMPLE_LOCATION_1_SAMPLE_2_Y__SHIFT\t\t20\nstatic inline uint32_t A6XX_GRAS_SAMPLE_LOCATION_1_SAMPLE_2_Y(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_GRAS_SAMPLE_LOCATION_1_SAMPLE_2_Y__SHIFT) & A6XX_GRAS_SAMPLE_LOCATION_1_SAMPLE_2_Y__MASK;\n}\n#define A6XX_GRAS_SAMPLE_LOCATION_1_SAMPLE_3_X__MASK\t\t0x0f000000\n#define A6XX_GRAS_SAMPLE_LOCATION_1_SAMPLE_3_X__SHIFT\t\t24\nstatic inline uint32_t A6XX_GRAS_SAMPLE_LOCATION_1_SAMPLE_3_X(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_GRAS_SAMPLE_LOCATION_1_SAMPLE_3_X__SHIFT) & A6XX_GRAS_SAMPLE_LOCATION_1_SAMPLE_3_X__MASK;\n}\n#define A6XX_GRAS_SAMPLE_LOCATION_1_SAMPLE_3_Y__MASK\t\t0xf0000000\n#define A6XX_GRAS_SAMPLE_LOCATION_1_SAMPLE_3_Y__SHIFT\t\t28\nstatic inline uint32_t A6XX_GRAS_SAMPLE_LOCATION_1_SAMPLE_3_Y(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_GRAS_SAMPLE_LOCATION_1_SAMPLE_3_Y__SHIFT) & A6XX_GRAS_SAMPLE_LOCATION_1_SAMPLE_3_Y__MASK;\n}\n\n#define REG_A6XX_GRAS_UNKNOWN_80AF\t\t\t\t0x000080af\n\nstatic inline uint32_t REG_A6XX_GRAS_SC_SCREEN_SCISSOR(uint32_t i0) { return 0x000080b0 + 0x2*i0; }\n\nstatic inline uint32_t REG_A6XX_GRAS_SC_SCREEN_SCISSOR_TL(uint32_t i0) { return 0x000080b0 + 0x2*i0; }\n#define A6XX_GRAS_SC_SCREEN_SCISSOR_TL_X__MASK\t\t\t0x0000ffff\n#define A6XX_GRAS_SC_SCREEN_SCISSOR_TL_X__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_GRAS_SC_SCREEN_SCISSOR_TL_X(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_SC_SCREEN_SCISSOR_TL_X__SHIFT) & A6XX_GRAS_SC_SCREEN_SCISSOR_TL_X__MASK;\n}\n#define A6XX_GRAS_SC_SCREEN_SCISSOR_TL_Y__MASK\t\t\t0xffff0000\n#define A6XX_GRAS_SC_SCREEN_SCISSOR_TL_Y__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_GRAS_SC_SCREEN_SCISSOR_TL_Y(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_SC_SCREEN_SCISSOR_TL_Y__SHIFT) & A6XX_GRAS_SC_SCREEN_SCISSOR_TL_Y__MASK;\n}\n\nstatic inline uint32_t REG_A6XX_GRAS_SC_SCREEN_SCISSOR_BR(uint32_t i0) { return 0x000080b1 + 0x2*i0; }\n#define A6XX_GRAS_SC_SCREEN_SCISSOR_BR_X__MASK\t\t\t0x0000ffff\n#define A6XX_GRAS_SC_SCREEN_SCISSOR_BR_X__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_GRAS_SC_SCREEN_SCISSOR_BR_X(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_SC_SCREEN_SCISSOR_BR_X__SHIFT) & A6XX_GRAS_SC_SCREEN_SCISSOR_BR_X__MASK;\n}\n#define A6XX_GRAS_SC_SCREEN_SCISSOR_BR_Y__MASK\t\t\t0xffff0000\n#define A6XX_GRAS_SC_SCREEN_SCISSOR_BR_Y__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_GRAS_SC_SCREEN_SCISSOR_BR_Y(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_SC_SCREEN_SCISSOR_BR_Y__SHIFT) & A6XX_GRAS_SC_SCREEN_SCISSOR_BR_Y__MASK;\n}\n\nstatic inline uint32_t REG_A6XX_GRAS_SC_VIEWPORT_SCISSOR(uint32_t i0) { return 0x000080d0 + 0x2*i0; }\n\nstatic inline uint32_t REG_A6XX_GRAS_SC_VIEWPORT_SCISSOR_TL(uint32_t i0) { return 0x000080d0 + 0x2*i0; }\n#define A6XX_GRAS_SC_VIEWPORT_SCISSOR_TL_X__MASK\t\t0x0000ffff\n#define A6XX_GRAS_SC_VIEWPORT_SCISSOR_TL_X__SHIFT\t\t0\nstatic inline uint32_t A6XX_GRAS_SC_VIEWPORT_SCISSOR_TL_X(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_SC_VIEWPORT_SCISSOR_TL_X__SHIFT) & A6XX_GRAS_SC_VIEWPORT_SCISSOR_TL_X__MASK;\n}\n#define A6XX_GRAS_SC_VIEWPORT_SCISSOR_TL_Y__MASK\t\t0xffff0000\n#define A6XX_GRAS_SC_VIEWPORT_SCISSOR_TL_Y__SHIFT\t\t16\nstatic inline uint32_t A6XX_GRAS_SC_VIEWPORT_SCISSOR_TL_Y(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_SC_VIEWPORT_SCISSOR_TL_Y__SHIFT) & A6XX_GRAS_SC_VIEWPORT_SCISSOR_TL_Y__MASK;\n}\n\nstatic inline uint32_t REG_A6XX_GRAS_SC_VIEWPORT_SCISSOR_BR(uint32_t i0) { return 0x000080d1 + 0x2*i0; }\n#define A6XX_GRAS_SC_VIEWPORT_SCISSOR_BR_X__MASK\t\t0x0000ffff\n#define A6XX_GRAS_SC_VIEWPORT_SCISSOR_BR_X__SHIFT\t\t0\nstatic inline uint32_t A6XX_GRAS_SC_VIEWPORT_SCISSOR_BR_X(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_SC_VIEWPORT_SCISSOR_BR_X__SHIFT) & A6XX_GRAS_SC_VIEWPORT_SCISSOR_BR_X__MASK;\n}\n#define A6XX_GRAS_SC_VIEWPORT_SCISSOR_BR_Y__MASK\t\t0xffff0000\n#define A6XX_GRAS_SC_VIEWPORT_SCISSOR_BR_Y__SHIFT\t\t16\nstatic inline uint32_t A6XX_GRAS_SC_VIEWPORT_SCISSOR_BR_Y(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_SC_VIEWPORT_SCISSOR_BR_Y__SHIFT) & A6XX_GRAS_SC_VIEWPORT_SCISSOR_BR_Y__MASK;\n}\n\n#define REG_A6XX_GRAS_SC_WINDOW_SCISSOR_TL\t\t\t0x000080f0\n#define A6XX_GRAS_SC_WINDOW_SCISSOR_TL_X__MASK\t\t\t0x00003fff\n#define A6XX_GRAS_SC_WINDOW_SCISSOR_TL_X__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_GRAS_SC_WINDOW_SCISSOR_TL_X(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_SC_WINDOW_SCISSOR_TL_X__SHIFT) & A6XX_GRAS_SC_WINDOW_SCISSOR_TL_X__MASK;\n}\n#define A6XX_GRAS_SC_WINDOW_SCISSOR_TL_Y__MASK\t\t\t0x3fff0000\n#define A6XX_GRAS_SC_WINDOW_SCISSOR_TL_Y__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_GRAS_SC_WINDOW_SCISSOR_TL_Y(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_SC_WINDOW_SCISSOR_TL_Y__SHIFT) & A6XX_GRAS_SC_WINDOW_SCISSOR_TL_Y__MASK;\n}\n\n#define REG_A6XX_GRAS_SC_WINDOW_SCISSOR_BR\t\t\t0x000080f1\n#define A6XX_GRAS_SC_WINDOW_SCISSOR_BR_X__MASK\t\t\t0x00003fff\n#define A6XX_GRAS_SC_WINDOW_SCISSOR_BR_X__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_GRAS_SC_WINDOW_SCISSOR_BR_X(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_SC_WINDOW_SCISSOR_BR_X__SHIFT) & A6XX_GRAS_SC_WINDOW_SCISSOR_BR_X__MASK;\n}\n#define A6XX_GRAS_SC_WINDOW_SCISSOR_BR_Y__MASK\t\t\t0x3fff0000\n#define A6XX_GRAS_SC_WINDOW_SCISSOR_BR_Y__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_GRAS_SC_WINDOW_SCISSOR_BR_Y(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_SC_WINDOW_SCISSOR_BR_Y__SHIFT) & A6XX_GRAS_SC_WINDOW_SCISSOR_BR_Y__MASK;\n}\n\n#define REG_A6XX_GRAS_LRZ_CNTL\t\t\t\t\t0x00008100\n#define A6XX_GRAS_LRZ_CNTL_ENABLE\t\t\t\t0x00000001\n#define A6XX_GRAS_LRZ_CNTL_LRZ_WRITE\t\t\t\t0x00000002\n#define A6XX_GRAS_LRZ_CNTL_GREATER\t\t\t\t0x00000004\n#define A6XX_GRAS_LRZ_CNTL_FC_ENABLE\t\t\t\t0x00000008\n#define A6XX_GRAS_LRZ_CNTL_Z_TEST_ENABLE\t\t\t0x00000010\n#define A6XX_GRAS_LRZ_CNTL_Z_BOUNDS_ENABLE\t\t\t0x00000020\n#define A6XX_GRAS_LRZ_CNTL_DIR__MASK\t\t\t\t0x000000c0\n#define A6XX_GRAS_LRZ_CNTL_DIR__SHIFT\t\t\t\t6\nstatic inline uint32_t A6XX_GRAS_LRZ_CNTL_DIR(enum a6xx_lrz_dir_status val)\n{\n\treturn ((val) << A6XX_GRAS_LRZ_CNTL_DIR__SHIFT) & A6XX_GRAS_LRZ_CNTL_DIR__MASK;\n}\n#define A6XX_GRAS_LRZ_CNTL_DIR_WRITE\t\t\t\t0x00000100\n#define A6XX_GRAS_LRZ_CNTL_DISABLE_ON_WRONG_DIR\t\t\t0x00000200\n\n#define REG_A6XX_GRAS_LRZ_PS_INPUT_CNTL\t\t\t\t0x00008101\n#define A6XX_GRAS_LRZ_PS_INPUT_CNTL_SAMPLEID\t\t\t0x00000001\n#define A6XX_GRAS_LRZ_PS_INPUT_CNTL_FRAGCOORDSAMPLEMODE__MASK\t0x00000006\n#define A6XX_GRAS_LRZ_PS_INPUT_CNTL_FRAGCOORDSAMPLEMODE__SHIFT\t1\nstatic inline uint32_t A6XX_GRAS_LRZ_PS_INPUT_CNTL_FRAGCOORDSAMPLEMODE(enum a6xx_fragcoord_sample_mode val)\n{\n\treturn ((val) << A6XX_GRAS_LRZ_PS_INPUT_CNTL_FRAGCOORDSAMPLEMODE__SHIFT) & A6XX_GRAS_LRZ_PS_INPUT_CNTL_FRAGCOORDSAMPLEMODE__MASK;\n}\n\n#define REG_A6XX_GRAS_LRZ_MRT_BUF_INFO_0\t\t\t0x00008102\n#define A6XX_GRAS_LRZ_MRT_BUF_INFO_0_COLOR_FORMAT__MASK\t\t0x000000ff\n#define A6XX_GRAS_LRZ_MRT_BUF_INFO_0_COLOR_FORMAT__SHIFT\t0\nstatic inline uint32_t A6XX_GRAS_LRZ_MRT_BUF_INFO_0_COLOR_FORMAT(enum a6xx_format val)\n{\n\treturn ((val) << A6XX_GRAS_LRZ_MRT_BUF_INFO_0_COLOR_FORMAT__SHIFT) & A6XX_GRAS_LRZ_MRT_BUF_INFO_0_COLOR_FORMAT__MASK;\n}\n\n#define REG_A6XX_GRAS_LRZ_BUFFER_BASE\t\t\t\t0x00008103\n#define A6XX_GRAS_LRZ_BUFFER_BASE__MASK\t\t\t\t0xffffffff\n#define A6XX_GRAS_LRZ_BUFFER_BASE__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_GRAS_LRZ_BUFFER_BASE(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_LRZ_BUFFER_BASE__SHIFT) & A6XX_GRAS_LRZ_BUFFER_BASE__MASK;\n}\n\n#define REG_A6XX_GRAS_LRZ_BUFFER_PITCH\t\t\t\t0x00008105\n#define A6XX_GRAS_LRZ_BUFFER_PITCH_PITCH__MASK\t\t\t0x000000ff\n#define A6XX_GRAS_LRZ_BUFFER_PITCH_PITCH__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_GRAS_LRZ_BUFFER_PITCH_PITCH(uint32_t val)\n{\n\treturn ((val >> 5) << A6XX_GRAS_LRZ_BUFFER_PITCH_PITCH__SHIFT) & A6XX_GRAS_LRZ_BUFFER_PITCH_PITCH__MASK;\n}\n#define A6XX_GRAS_LRZ_BUFFER_PITCH_ARRAY_PITCH__MASK\t\t0x1ffffc00\n#define A6XX_GRAS_LRZ_BUFFER_PITCH_ARRAY_PITCH__SHIFT\t\t10\nstatic inline uint32_t A6XX_GRAS_LRZ_BUFFER_PITCH_ARRAY_PITCH(uint32_t val)\n{\n\treturn ((val >> 4) << A6XX_GRAS_LRZ_BUFFER_PITCH_ARRAY_PITCH__SHIFT) & A6XX_GRAS_LRZ_BUFFER_PITCH_ARRAY_PITCH__MASK;\n}\n\n#define REG_A6XX_GRAS_LRZ_FAST_CLEAR_BUFFER_BASE\t\t0x00008106\n#define A6XX_GRAS_LRZ_FAST_CLEAR_BUFFER_BASE__MASK\t\t0xffffffff\n#define A6XX_GRAS_LRZ_FAST_CLEAR_BUFFER_BASE__SHIFT\t\t0\nstatic inline uint32_t A6XX_GRAS_LRZ_FAST_CLEAR_BUFFER_BASE(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_LRZ_FAST_CLEAR_BUFFER_BASE__SHIFT) & A6XX_GRAS_LRZ_FAST_CLEAR_BUFFER_BASE__MASK;\n}\n\n#define REG_A6XX_GRAS_SAMPLE_CNTL\t\t\t\t0x00008109\n#define A6XX_GRAS_SAMPLE_CNTL_PER_SAMP_MODE\t\t\t0x00000001\n\n#define REG_A6XX_GRAS_LRZ_DEPTH_VIEW\t\t\t\t0x0000810a\n#define A6XX_GRAS_LRZ_DEPTH_VIEW_BASE_LAYER__MASK\t\t0x000007ff\n#define A6XX_GRAS_LRZ_DEPTH_VIEW_BASE_LAYER__SHIFT\t\t0\nstatic inline uint32_t A6XX_GRAS_LRZ_DEPTH_VIEW_BASE_LAYER(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_LRZ_DEPTH_VIEW_BASE_LAYER__SHIFT) & A6XX_GRAS_LRZ_DEPTH_VIEW_BASE_LAYER__MASK;\n}\n#define A6XX_GRAS_LRZ_DEPTH_VIEW_LAYER_COUNT__MASK\t\t0x07ff0000\n#define A6XX_GRAS_LRZ_DEPTH_VIEW_LAYER_COUNT__SHIFT\t\t16\nstatic inline uint32_t A6XX_GRAS_LRZ_DEPTH_VIEW_LAYER_COUNT(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_LRZ_DEPTH_VIEW_LAYER_COUNT__SHIFT) & A6XX_GRAS_LRZ_DEPTH_VIEW_LAYER_COUNT__MASK;\n}\n#define A6XX_GRAS_LRZ_DEPTH_VIEW_BASE_MIP_LEVEL__MASK\t\t0xf0000000\n#define A6XX_GRAS_LRZ_DEPTH_VIEW_BASE_MIP_LEVEL__SHIFT\t\t28\nstatic inline uint32_t A6XX_GRAS_LRZ_DEPTH_VIEW_BASE_MIP_LEVEL(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_LRZ_DEPTH_VIEW_BASE_MIP_LEVEL__SHIFT) & A6XX_GRAS_LRZ_DEPTH_VIEW_BASE_MIP_LEVEL__MASK;\n}\n\n#define REG_A6XX_GRAS_UNKNOWN_8110\t\t\t\t0x00008110\n\n#define REG_A6XX_GRAS_2D_BLIT_CNTL\t\t\t\t0x00008400\n#define A6XX_GRAS_2D_BLIT_CNTL_ROTATE__MASK\t\t\t0x00000007\n#define A6XX_GRAS_2D_BLIT_CNTL_ROTATE__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_GRAS_2D_BLIT_CNTL_ROTATE(enum a6xx_rotation val)\n{\n\treturn ((val) << A6XX_GRAS_2D_BLIT_CNTL_ROTATE__SHIFT) & A6XX_GRAS_2D_BLIT_CNTL_ROTATE__MASK;\n}\n#define A6XX_GRAS_2D_BLIT_CNTL_OVERWRITEEN\t\t\t0x00000008\n#define A6XX_GRAS_2D_BLIT_CNTL_UNK4__MASK\t\t\t0x00000070\n#define A6XX_GRAS_2D_BLIT_CNTL_UNK4__SHIFT\t\t\t4\nstatic inline uint32_t A6XX_GRAS_2D_BLIT_CNTL_UNK4(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_2D_BLIT_CNTL_UNK4__SHIFT) & A6XX_GRAS_2D_BLIT_CNTL_UNK4__MASK;\n}\n#define A6XX_GRAS_2D_BLIT_CNTL_SOLID_COLOR\t\t\t0x00000080\n#define A6XX_GRAS_2D_BLIT_CNTL_COLOR_FORMAT__MASK\t\t0x0000ff00\n#define A6XX_GRAS_2D_BLIT_CNTL_COLOR_FORMAT__SHIFT\t\t8\nstatic inline uint32_t A6XX_GRAS_2D_BLIT_CNTL_COLOR_FORMAT(enum a6xx_format val)\n{\n\treturn ((val) << A6XX_GRAS_2D_BLIT_CNTL_COLOR_FORMAT__SHIFT) & A6XX_GRAS_2D_BLIT_CNTL_COLOR_FORMAT__MASK;\n}\n#define A6XX_GRAS_2D_BLIT_CNTL_SCISSOR\t\t\t\t0x00010000\n#define A6XX_GRAS_2D_BLIT_CNTL_UNK17__MASK\t\t\t0x00060000\n#define A6XX_GRAS_2D_BLIT_CNTL_UNK17__SHIFT\t\t\t17\nstatic inline uint32_t A6XX_GRAS_2D_BLIT_CNTL_UNK17(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_2D_BLIT_CNTL_UNK17__SHIFT) & A6XX_GRAS_2D_BLIT_CNTL_UNK17__MASK;\n}\n#define A6XX_GRAS_2D_BLIT_CNTL_D24S8\t\t\t\t0x00080000\n#define A6XX_GRAS_2D_BLIT_CNTL_MASK__MASK\t\t\t0x00f00000\n#define A6XX_GRAS_2D_BLIT_CNTL_MASK__SHIFT\t\t\t20\nstatic inline uint32_t A6XX_GRAS_2D_BLIT_CNTL_MASK(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_2D_BLIT_CNTL_MASK__SHIFT) & A6XX_GRAS_2D_BLIT_CNTL_MASK__MASK;\n}\n#define A6XX_GRAS_2D_BLIT_CNTL_IFMT__MASK\t\t\t0x1f000000\n#define A6XX_GRAS_2D_BLIT_CNTL_IFMT__SHIFT\t\t\t24\nstatic inline uint32_t A6XX_GRAS_2D_BLIT_CNTL_IFMT(enum a6xx_2d_ifmt val)\n{\n\treturn ((val) << A6XX_GRAS_2D_BLIT_CNTL_IFMT__SHIFT) & A6XX_GRAS_2D_BLIT_CNTL_IFMT__MASK;\n}\n#define A6XX_GRAS_2D_BLIT_CNTL_RASTER_MODE__MASK\t\t0x20000000\n#define A6XX_GRAS_2D_BLIT_CNTL_RASTER_MODE__SHIFT\t\t29\nstatic inline uint32_t A6XX_GRAS_2D_BLIT_CNTL_RASTER_MODE(enum a6xx_raster_mode val)\n{\n\treturn ((val) << A6XX_GRAS_2D_BLIT_CNTL_RASTER_MODE__SHIFT) & A6XX_GRAS_2D_BLIT_CNTL_RASTER_MODE__MASK;\n}\n\n#define REG_A6XX_GRAS_2D_SRC_TL_X\t\t\t\t0x00008401\n\n#define REG_A6XX_GRAS_2D_SRC_BR_X\t\t\t\t0x00008402\n\n#define REG_A6XX_GRAS_2D_SRC_TL_Y\t\t\t\t0x00008403\n\n#define REG_A6XX_GRAS_2D_SRC_BR_Y\t\t\t\t0x00008404\n\n#define REG_A6XX_GRAS_2D_DST_TL\t\t\t\t\t0x00008405\n#define A6XX_GRAS_2D_DST_TL_X__MASK\t\t\t\t0x00003fff\n#define A6XX_GRAS_2D_DST_TL_X__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_GRAS_2D_DST_TL_X(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_2D_DST_TL_X__SHIFT) & A6XX_GRAS_2D_DST_TL_X__MASK;\n}\n#define A6XX_GRAS_2D_DST_TL_Y__MASK\t\t\t\t0x3fff0000\n#define A6XX_GRAS_2D_DST_TL_Y__SHIFT\t\t\t\t16\nstatic inline uint32_t A6XX_GRAS_2D_DST_TL_Y(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_2D_DST_TL_Y__SHIFT) & A6XX_GRAS_2D_DST_TL_Y__MASK;\n}\n\n#define REG_A6XX_GRAS_2D_DST_BR\t\t\t\t\t0x00008406\n#define A6XX_GRAS_2D_DST_BR_X__MASK\t\t\t\t0x00003fff\n#define A6XX_GRAS_2D_DST_BR_X__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_GRAS_2D_DST_BR_X(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_2D_DST_BR_X__SHIFT) & A6XX_GRAS_2D_DST_BR_X__MASK;\n}\n#define A6XX_GRAS_2D_DST_BR_Y__MASK\t\t\t\t0x3fff0000\n#define A6XX_GRAS_2D_DST_BR_Y__SHIFT\t\t\t\t16\nstatic inline uint32_t A6XX_GRAS_2D_DST_BR_Y(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_2D_DST_BR_Y__SHIFT) & A6XX_GRAS_2D_DST_BR_Y__MASK;\n}\n\n#define REG_A6XX_GRAS_2D_UNKNOWN_8407\t\t\t\t0x00008407\n\n#define REG_A6XX_GRAS_2D_UNKNOWN_8408\t\t\t\t0x00008408\n\n#define REG_A6XX_GRAS_2D_UNKNOWN_8409\t\t\t\t0x00008409\n\n#define REG_A6XX_GRAS_2D_RESOLVE_CNTL_1\t\t\t\t0x0000840a\n#define A6XX_GRAS_2D_RESOLVE_CNTL_1_X__MASK\t\t\t0x00003fff\n#define A6XX_GRAS_2D_RESOLVE_CNTL_1_X__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_GRAS_2D_RESOLVE_CNTL_1_X(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_2D_RESOLVE_CNTL_1_X__SHIFT) & A6XX_GRAS_2D_RESOLVE_CNTL_1_X__MASK;\n}\n#define A6XX_GRAS_2D_RESOLVE_CNTL_1_Y__MASK\t\t\t0x3fff0000\n#define A6XX_GRAS_2D_RESOLVE_CNTL_1_Y__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_GRAS_2D_RESOLVE_CNTL_1_Y(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_2D_RESOLVE_CNTL_1_Y__SHIFT) & A6XX_GRAS_2D_RESOLVE_CNTL_1_Y__MASK;\n}\n\n#define REG_A6XX_GRAS_2D_RESOLVE_CNTL_2\t\t\t\t0x0000840b\n#define A6XX_GRAS_2D_RESOLVE_CNTL_2_X__MASK\t\t\t0x00003fff\n#define A6XX_GRAS_2D_RESOLVE_CNTL_2_X__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_GRAS_2D_RESOLVE_CNTL_2_X(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_2D_RESOLVE_CNTL_2_X__SHIFT) & A6XX_GRAS_2D_RESOLVE_CNTL_2_X__MASK;\n}\n#define A6XX_GRAS_2D_RESOLVE_CNTL_2_Y__MASK\t\t\t0x3fff0000\n#define A6XX_GRAS_2D_RESOLVE_CNTL_2_Y__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_GRAS_2D_RESOLVE_CNTL_2_Y(uint32_t val)\n{\n\treturn ((val) << A6XX_GRAS_2D_RESOLVE_CNTL_2_Y__SHIFT) & A6XX_GRAS_2D_RESOLVE_CNTL_2_Y__MASK;\n}\n\n#define REG_A6XX_GRAS_DBG_ECO_CNTL\t\t\t\t0x00008600\n#define A6XX_GRAS_DBG_ECO_CNTL_UNK7\t\t\t\t0x00000080\n#define A6XX_GRAS_DBG_ECO_CNTL_LRZCACHELOCKDIS\t\t\t0x00000800\n\n#define REG_A6XX_GRAS_ADDR_MODE_CNTL\t\t\t\t0x00008601\n\n#define REG_A7XX_GRAS_NC_MODE_CNTL\t\t\t\t0x00008602\n\nstatic inline uint32_t REG_A6XX_GRAS_PERFCTR_TSE_SEL(uint32_t i0) { return 0x00008610 + 0x1*i0; }\n\nstatic inline uint32_t REG_A6XX_GRAS_PERFCTR_RAS_SEL(uint32_t i0) { return 0x00008614 + 0x1*i0; }\n\nstatic inline uint32_t REG_A6XX_GRAS_PERFCTR_LRZ_SEL(uint32_t i0) { return 0x00008618 + 0x1*i0; }\n\n#define REG_A6XX_RB_BIN_CONTROL\t\t\t\t\t0x00008800\n#define A6XX_RB_BIN_CONTROL_BINW__MASK\t\t\t\t0x0000003f\n#define A6XX_RB_BIN_CONTROL_BINW__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_RB_BIN_CONTROL_BINW(uint32_t val)\n{\n\treturn ((val >> 5) << A6XX_RB_BIN_CONTROL_BINW__SHIFT) & A6XX_RB_BIN_CONTROL_BINW__MASK;\n}\n#define A6XX_RB_BIN_CONTROL_BINH__MASK\t\t\t\t0x00007f00\n#define A6XX_RB_BIN_CONTROL_BINH__SHIFT\t\t\t\t8\nstatic inline uint32_t A6XX_RB_BIN_CONTROL_BINH(uint32_t val)\n{\n\treturn ((val >> 4) << A6XX_RB_BIN_CONTROL_BINH__SHIFT) & A6XX_RB_BIN_CONTROL_BINH__MASK;\n}\n#define A6XX_RB_BIN_CONTROL_RENDER_MODE__MASK\t\t\t0x001c0000\n#define A6XX_RB_BIN_CONTROL_RENDER_MODE__SHIFT\t\t\t18\nstatic inline uint32_t A6XX_RB_BIN_CONTROL_RENDER_MODE(enum a6xx_render_mode val)\n{\n\treturn ((val) << A6XX_RB_BIN_CONTROL_RENDER_MODE__SHIFT) & A6XX_RB_BIN_CONTROL_RENDER_MODE__MASK;\n}\n#define A6XX_RB_BIN_CONTROL_FORCE_LRZ_WRITE_DIS\t\t\t0x00200000\n#define A6XX_RB_BIN_CONTROL_BUFFERS_LOCATION__MASK\t\t0x00c00000\n#define A6XX_RB_BIN_CONTROL_BUFFERS_LOCATION__SHIFT\t\t22\nstatic inline uint32_t A6XX_RB_BIN_CONTROL_BUFFERS_LOCATION(enum a6xx_buffers_location val)\n{\n\treturn ((val) << A6XX_RB_BIN_CONTROL_BUFFERS_LOCATION__SHIFT) & A6XX_RB_BIN_CONTROL_BUFFERS_LOCATION__MASK;\n}\n#define A6XX_RB_BIN_CONTROL_LRZ_FEEDBACK_ZMODE_MASK__MASK\t0x07000000\n#define A6XX_RB_BIN_CONTROL_LRZ_FEEDBACK_ZMODE_MASK__SHIFT\t24\nstatic inline uint32_t A6XX_RB_BIN_CONTROL_LRZ_FEEDBACK_ZMODE_MASK(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_BIN_CONTROL_LRZ_FEEDBACK_ZMODE_MASK__SHIFT) & A6XX_RB_BIN_CONTROL_LRZ_FEEDBACK_ZMODE_MASK__MASK;\n}\n\n#define REG_A6XX_RB_RENDER_CNTL\t\t\t\t\t0x00008801\n#define A6XX_RB_RENDER_CNTL_CCUSINGLECACHELINESIZE__MASK\t0x00000038\n#define A6XX_RB_RENDER_CNTL_CCUSINGLECACHELINESIZE__SHIFT\t3\nstatic inline uint32_t A6XX_RB_RENDER_CNTL_CCUSINGLECACHELINESIZE(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_RENDER_CNTL_CCUSINGLECACHELINESIZE__SHIFT) & A6XX_RB_RENDER_CNTL_CCUSINGLECACHELINESIZE__MASK;\n}\n#define A6XX_RB_RENDER_CNTL_EARLYVIZOUTEN\t\t\t0x00000040\n#define A6XX_RB_RENDER_CNTL_BINNING\t\t\t\t0x00000080\n#define A6XX_RB_RENDER_CNTL_UNK8__MASK\t\t\t\t0x00000700\n#define A6XX_RB_RENDER_CNTL_UNK8__SHIFT\t\t\t\t8\nstatic inline uint32_t A6XX_RB_RENDER_CNTL_UNK8(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_RENDER_CNTL_UNK8__SHIFT) & A6XX_RB_RENDER_CNTL_UNK8__MASK;\n}\n#define A6XX_RB_RENDER_CNTL_RASTER_MODE__MASK\t\t\t0x00000100\n#define A6XX_RB_RENDER_CNTL_RASTER_MODE__SHIFT\t\t\t8\nstatic inline uint32_t A6XX_RB_RENDER_CNTL_RASTER_MODE(enum a6xx_raster_mode val)\n{\n\treturn ((val) << A6XX_RB_RENDER_CNTL_RASTER_MODE__SHIFT) & A6XX_RB_RENDER_CNTL_RASTER_MODE__MASK;\n}\n#define A6XX_RB_RENDER_CNTL_RASTER_DIRECTION__MASK\t\t0x00000600\n#define A6XX_RB_RENDER_CNTL_RASTER_DIRECTION__SHIFT\t\t9\nstatic inline uint32_t A6XX_RB_RENDER_CNTL_RASTER_DIRECTION(enum a6xx_raster_direction val)\n{\n\treturn ((val) << A6XX_RB_RENDER_CNTL_RASTER_DIRECTION__SHIFT) & A6XX_RB_RENDER_CNTL_RASTER_DIRECTION__MASK;\n}\n#define A6XX_RB_RENDER_CNTL_CONSERVATIVERASEN\t\t\t0x00000800\n#define A6XX_RB_RENDER_CNTL_INNERCONSERVATIVERASEN\t\t0x00001000\n#define A6XX_RB_RENDER_CNTL_FLAG_DEPTH\t\t\t\t0x00004000\n#define A6XX_RB_RENDER_CNTL_FLAG_MRTS__MASK\t\t\t0x00ff0000\n#define A6XX_RB_RENDER_CNTL_FLAG_MRTS__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_RB_RENDER_CNTL_FLAG_MRTS(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_RENDER_CNTL_FLAG_MRTS__SHIFT) & A6XX_RB_RENDER_CNTL_FLAG_MRTS__MASK;\n}\n\n#define REG_A6XX_RB_RAS_MSAA_CNTL\t\t\t\t0x00008802\n#define A6XX_RB_RAS_MSAA_CNTL_SAMPLES__MASK\t\t\t0x00000003\n#define A6XX_RB_RAS_MSAA_CNTL_SAMPLES__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_RB_RAS_MSAA_CNTL_SAMPLES(enum a3xx_msaa_samples val)\n{\n\treturn ((val) << A6XX_RB_RAS_MSAA_CNTL_SAMPLES__SHIFT) & A6XX_RB_RAS_MSAA_CNTL_SAMPLES__MASK;\n}\n#define A6XX_RB_RAS_MSAA_CNTL_UNK2__MASK\t\t\t0x00000004\n#define A6XX_RB_RAS_MSAA_CNTL_UNK2__SHIFT\t\t\t2\nstatic inline uint32_t A6XX_RB_RAS_MSAA_CNTL_UNK2(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_RAS_MSAA_CNTL_UNK2__SHIFT) & A6XX_RB_RAS_MSAA_CNTL_UNK2__MASK;\n}\n#define A6XX_RB_RAS_MSAA_CNTL_UNK3__MASK\t\t\t0x00000008\n#define A6XX_RB_RAS_MSAA_CNTL_UNK3__SHIFT\t\t\t3\nstatic inline uint32_t A6XX_RB_RAS_MSAA_CNTL_UNK3(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_RAS_MSAA_CNTL_UNK3__SHIFT) & A6XX_RB_RAS_MSAA_CNTL_UNK3__MASK;\n}\n\n#define REG_A6XX_RB_DEST_MSAA_CNTL\t\t\t\t0x00008803\n#define A6XX_RB_DEST_MSAA_CNTL_SAMPLES__MASK\t\t\t0x00000003\n#define A6XX_RB_DEST_MSAA_CNTL_SAMPLES__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_RB_DEST_MSAA_CNTL_SAMPLES(enum a3xx_msaa_samples val)\n{\n\treturn ((val) << A6XX_RB_DEST_MSAA_CNTL_SAMPLES__SHIFT) & A6XX_RB_DEST_MSAA_CNTL_SAMPLES__MASK;\n}\n#define A6XX_RB_DEST_MSAA_CNTL_MSAA_DISABLE\t\t\t0x00000004\n\n#define REG_A6XX_RB_SAMPLE_CONFIG\t\t\t\t0x00008804\n#define A6XX_RB_SAMPLE_CONFIG_UNK0\t\t\t\t0x00000001\n#define A6XX_RB_SAMPLE_CONFIG_LOCATION_ENABLE\t\t\t0x00000002\n\n#define REG_A6XX_RB_SAMPLE_LOCATION_0\t\t\t\t0x00008805\n#define A6XX_RB_SAMPLE_LOCATION_0_SAMPLE_0_X__MASK\t\t0x0000000f\n#define A6XX_RB_SAMPLE_LOCATION_0_SAMPLE_0_X__SHIFT\t\t0\nstatic inline uint32_t A6XX_RB_SAMPLE_LOCATION_0_SAMPLE_0_X(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_RB_SAMPLE_LOCATION_0_SAMPLE_0_X__SHIFT) & A6XX_RB_SAMPLE_LOCATION_0_SAMPLE_0_X__MASK;\n}\n#define A6XX_RB_SAMPLE_LOCATION_0_SAMPLE_0_Y__MASK\t\t0x000000f0\n#define A6XX_RB_SAMPLE_LOCATION_0_SAMPLE_0_Y__SHIFT\t\t4\nstatic inline uint32_t A6XX_RB_SAMPLE_LOCATION_0_SAMPLE_0_Y(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_RB_SAMPLE_LOCATION_0_SAMPLE_0_Y__SHIFT) & A6XX_RB_SAMPLE_LOCATION_0_SAMPLE_0_Y__MASK;\n}\n#define A6XX_RB_SAMPLE_LOCATION_0_SAMPLE_1_X__MASK\t\t0x00000f00\n#define A6XX_RB_SAMPLE_LOCATION_0_SAMPLE_1_X__SHIFT\t\t8\nstatic inline uint32_t A6XX_RB_SAMPLE_LOCATION_0_SAMPLE_1_X(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_RB_SAMPLE_LOCATION_0_SAMPLE_1_X__SHIFT) & A6XX_RB_SAMPLE_LOCATION_0_SAMPLE_1_X__MASK;\n}\n#define A6XX_RB_SAMPLE_LOCATION_0_SAMPLE_1_Y__MASK\t\t0x0000f000\n#define A6XX_RB_SAMPLE_LOCATION_0_SAMPLE_1_Y__SHIFT\t\t12\nstatic inline uint32_t A6XX_RB_SAMPLE_LOCATION_0_SAMPLE_1_Y(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_RB_SAMPLE_LOCATION_0_SAMPLE_1_Y__SHIFT) & A6XX_RB_SAMPLE_LOCATION_0_SAMPLE_1_Y__MASK;\n}\n#define A6XX_RB_SAMPLE_LOCATION_0_SAMPLE_2_X__MASK\t\t0x000f0000\n#define A6XX_RB_SAMPLE_LOCATION_0_SAMPLE_2_X__SHIFT\t\t16\nstatic inline uint32_t A6XX_RB_SAMPLE_LOCATION_0_SAMPLE_2_X(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_RB_SAMPLE_LOCATION_0_SAMPLE_2_X__SHIFT) & A6XX_RB_SAMPLE_LOCATION_0_SAMPLE_2_X__MASK;\n}\n#define A6XX_RB_SAMPLE_LOCATION_0_SAMPLE_2_Y__MASK\t\t0x00f00000\n#define A6XX_RB_SAMPLE_LOCATION_0_SAMPLE_2_Y__SHIFT\t\t20\nstatic inline uint32_t A6XX_RB_SAMPLE_LOCATION_0_SAMPLE_2_Y(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_RB_SAMPLE_LOCATION_0_SAMPLE_2_Y__SHIFT) & A6XX_RB_SAMPLE_LOCATION_0_SAMPLE_2_Y__MASK;\n}\n#define A6XX_RB_SAMPLE_LOCATION_0_SAMPLE_3_X__MASK\t\t0x0f000000\n#define A6XX_RB_SAMPLE_LOCATION_0_SAMPLE_3_X__SHIFT\t\t24\nstatic inline uint32_t A6XX_RB_SAMPLE_LOCATION_0_SAMPLE_3_X(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_RB_SAMPLE_LOCATION_0_SAMPLE_3_X__SHIFT) & A6XX_RB_SAMPLE_LOCATION_0_SAMPLE_3_X__MASK;\n}\n#define A6XX_RB_SAMPLE_LOCATION_0_SAMPLE_3_Y__MASK\t\t0xf0000000\n#define A6XX_RB_SAMPLE_LOCATION_0_SAMPLE_3_Y__SHIFT\t\t28\nstatic inline uint32_t A6XX_RB_SAMPLE_LOCATION_0_SAMPLE_3_Y(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_RB_SAMPLE_LOCATION_0_SAMPLE_3_Y__SHIFT) & A6XX_RB_SAMPLE_LOCATION_0_SAMPLE_3_Y__MASK;\n}\n\n#define REG_A6XX_RB_SAMPLE_LOCATION_1\t\t\t\t0x00008806\n#define A6XX_RB_SAMPLE_LOCATION_1_SAMPLE_0_X__MASK\t\t0x0000000f\n#define A6XX_RB_SAMPLE_LOCATION_1_SAMPLE_0_X__SHIFT\t\t0\nstatic inline uint32_t A6XX_RB_SAMPLE_LOCATION_1_SAMPLE_0_X(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_RB_SAMPLE_LOCATION_1_SAMPLE_0_X__SHIFT) & A6XX_RB_SAMPLE_LOCATION_1_SAMPLE_0_X__MASK;\n}\n#define A6XX_RB_SAMPLE_LOCATION_1_SAMPLE_0_Y__MASK\t\t0x000000f0\n#define A6XX_RB_SAMPLE_LOCATION_1_SAMPLE_0_Y__SHIFT\t\t4\nstatic inline uint32_t A6XX_RB_SAMPLE_LOCATION_1_SAMPLE_0_Y(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_RB_SAMPLE_LOCATION_1_SAMPLE_0_Y__SHIFT) & A6XX_RB_SAMPLE_LOCATION_1_SAMPLE_0_Y__MASK;\n}\n#define A6XX_RB_SAMPLE_LOCATION_1_SAMPLE_1_X__MASK\t\t0x00000f00\n#define A6XX_RB_SAMPLE_LOCATION_1_SAMPLE_1_X__SHIFT\t\t8\nstatic inline uint32_t A6XX_RB_SAMPLE_LOCATION_1_SAMPLE_1_X(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_RB_SAMPLE_LOCATION_1_SAMPLE_1_X__SHIFT) & A6XX_RB_SAMPLE_LOCATION_1_SAMPLE_1_X__MASK;\n}\n#define A6XX_RB_SAMPLE_LOCATION_1_SAMPLE_1_Y__MASK\t\t0x0000f000\n#define A6XX_RB_SAMPLE_LOCATION_1_SAMPLE_1_Y__SHIFT\t\t12\nstatic inline uint32_t A6XX_RB_SAMPLE_LOCATION_1_SAMPLE_1_Y(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_RB_SAMPLE_LOCATION_1_SAMPLE_1_Y__SHIFT) & A6XX_RB_SAMPLE_LOCATION_1_SAMPLE_1_Y__MASK;\n}\n#define A6XX_RB_SAMPLE_LOCATION_1_SAMPLE_2_X__MASK\t\t0x000f0000\n#define A6XX_RB_SAMPLE_LOCATION_1_SAMPLE_2_X__SHIFT\t\t16\nstatic inline uint32_t A6XX_RB_SAMPLE_LOCATION_1_SAMPLE_2_X(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_RB_SAMPLE_LOCATION_1_SAMPLE_2_X__SHIFT) & A6XX_RB_SAMPLE_LOCATION_1_SAMPLE_2_X__MASK;\n}\n#define A6XX_RB_SAMPLE_LOCATION_1_SAMPLE_2_Y__MASK\t\t0x00f00000\n#define A6XX_RB_SAMPLE_LOCATION_1_SAMPLE_2_Y__SHIFT\t\t20\nstatic inline uint32_t A6XX_RB_SAMPLE_LOCATION_1_SAMPLE_2_Y(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_RB_SAMPLE_LOCATION_1_SAMPLE_2_Y__SHIFT) & A6XX_RB_SAMPLE_LOCATION_1_SAMPLE_2_Y__MASK;\n}\n#define A6XX_RB_SAMPLE_LOCATION_1_SAMPLE_3_X__MASK\t\t0x0f000000\n#define A6XX_RB_SAMPLE_LOCATION_1_SAMPLE_3_X__SHIFT\t\t24\nstatic inline uint32_t A6XX_RB_SAMPLE_LOCATION_1_SAMPLE_3_X(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_RB_SAMPLE_LOCATION_1_SAMPLE_3_X__SHIFT) & A6XX_RB_SAMPLE_LOCATION_1_SAMPLE_3_X__MASK;\n}\n#define A6XX_RB_SAMPLE_LOCATION_1_SAMPLE_3_Y__MASK\t\t0xf0000000\n#define A6XX_RB_SAMPLE_LOCATION_1_SAMPLE_3_Y__SHIFT\t\t28\nstatic inline uint32_t A6XX_RB_SAMPLE_LOCATION_1_SAMPLE_3_Y(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_RB_SAMPLE_LOCATION_1_SAMPLE_3_Y__SHIFT) & A6XX_RB_SAMPLE_LOCATION_1_SAMPLE_3_Y__MASK;\n}\n\n#define REG_A6XX_RB_RENDER_CONTROL0\t\t\t\t0x00008809\n#define A6XX_RB_RENDER_CONTROL0_IJ_PERSP_PIXEL\t\t\t0x00000001\n#define A6XX_RB_RENDER_CONTROL0_IJ_PERSP_CENTROID\t\t0x00000002\n#define A6XX_RB_RENDER_CONTROL0_IJ_PERSP_SAMPLE\t\t\t0x00000004\n#define A6XX_RB_RENDER_CONTROL0_IJ_LINEAR_PIXEL\t\t\t0x00000008\n#define A6XX_RB_RENDER_CONTROL0_IJ_LINEAR_CENTROID\t\t0x00000010\n#define A6XX_RB_RENDER_CONTROL0_IJ_LINEAR_SAMPLE\t\t0x00000020\n#define A6XX_RB_RENDER_CONTROL0_COORD_MASK__MASK\t\t0x000003c0\n#define A6XX_RB_RENDER_CONTROL0_COORD_MASK__SHIFT\t\t6\nstatic inline uint32_t A6XX_RB_RENDER_CONTROL0_COORD_MASK(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_RENDER_CONTROL0_COORD_MASK__SHIFT) & A6XX_RB_RENDER_CONTROL0_COORD_MASK__MASK;\n}\n#define A6XX_RB_RENDER_CONTROL0_UNK10\t\t\t\t0x00000400\n\n#define REG_A6XX_RB_RENDER_CONTROL1\t\t\t\t0x0000880a\n#define A6XX_RB_RENDER_CONTROL1_SAMPLEMASK\t\t\t0x00000001\n#define A6XX_RB_RENDER_CONTROL1_POSTDEPTHCOVERAGE\t\t0x00000002\n#define A6XX_RB_RENDER_CONTROL1_FACENESS\t\t\t0x00000004\n#define A6XX_RB_RENDER_CONTROL1_SAMPLEID\t\t\t0x00000008\n#define A6XX_RB_RENDER_CONTROL1_FRAGCOORDSAMPLEMODE__MASK\t0x00000030\n#define A6XX_RB_RENDER_CONTROL1_FRAGCOORDSAMPLEMODE__SHIFT\t4\nstatic inline uint32_t A6XX_RB_RENDER_CONTROL1_FRAGCOORDSAMPLEMODE(enum a6xx_fragcoord_sample_mode val)\n{\n\treturn ((val) << A6XX_RB_RENDER_CONTROL1_FRAGCOORDSAMPLEMODE__SHIFT) & A6XX_RB_RENDER_CONTROL1_FRAGCOORDSAMPLEMODE__MASK;\n}\n#define A6XX_RB_RENDER_CONTROL1_CENTERRHW\t\t\t0x00000040\n#define A6XX_RB_RENDER_CONTROL1_LINELENGTHEN\t\t\t0x00000080\n#define A6XX_RB_RENDER_CONTROL1_FOVEATION\t\t\t0x00000100\n\n#define REG_A6XX_RB_FS_OUTPUT_CNTL0\t\t\t\t0x0000880b\n#define A6XX_RB_FS_OUTPUT_CNTL0_DUAL_COLOR_IN_ENABLE\t\t0x00000001\n#define A6XX_RB_FS_OUTPUT_CNTL0_FRAG_WRITES_Z\t\t\t0x00000002\n#define A6XX_RB_FS_OUTPUT_CNTL0_FRAG_WRITES_SAMPMASK\t\t0x00000004\n#define A6XX_RB_FS_OUTPUT_CNTL0_FRAG_WRITES_STENCILREF\t\t0x00000008\n\n#define REG_A6XX_RB_FS_OUTPUT_CNTL1\t\t\t\t0x0000880c\n#define A6XX_RB_FS_OUTPUT_CNTL1_MRT__MASK\t\t\t0x0000000f\n#define A6XX_RB_FS_OUTPUT_CNTL1_MRT__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_RB_FS_OUTPUT_CNTL1_MRT(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_FS_OUTPUT_CNTL1_MRT__SHIFT) & A6XX_RB_FS_OUTPUT_CNTL1_MRT__MASK;\n}\n\n#define REG_A6XX_RB_RENDER_COMPONENTS\t\t\t\t0x0000880d\n#define A6XX_RB_RENDER_COMPONENTS_RT0__MASK\t\t\t0x0000000f\n#define A6XX_RB_RENDER_COMPONENTS_RT0__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_RB_RENDER_COMPONENTS_RT0(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_RENDER_COMPONENTS_RT0__SHIFT) & A6XX_RB_RENDER_COMPONENTS_RT0__MASK;\n}\n#define A6XX_RB_RENDER_COMPONENTS_RT1__MASK\t\t\t0x000000f0\n#define A6XX_RB_RENDER_COMPONENTS_RT1__SHIFT\t\t\t4\nstatic inline uint32_t A6XX_RB_RENDER_COMPONENTS_RT1(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_RENDER_COMPONENTS_RT1__SHIFT) & A6XX_RB_RENDER_COMPONENTS_RT1__MASK;\n}\n#define A6XX_RB_RENDER_COMPONENTS_RT2__MASK\t\t\t0x00000f00\n#define A6XX_RB_RENDER_COMPONENTS_RT2__SHIFT\t\t\t8\nstatic inline uint32_t A6XX_RB_RENDER_COMPONENTS_RT2(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_RENDER_COMPONENTS_RT2__SHIFT) & A6XX_RB_RENDER_COMPONENTS_RT2__MASK;\n}\n#define A6XX_RB_RENDER_COMPONENTS_RT3__MASK\t\t\t0x0000f000\n#define A6XX_RB_RENDER_COMPONENTS_RT3__SHIFT\t\t\t12\nstatic inline uint32_t A6XX_RB_RENDER_COMPONENTS_RT3(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_RENDER_COMPONENTS_RT3__SHIFT) & A6XX_RB_RENDER_COMPONENTS_RT3__MASK;\n}\n#define A6XX_RB_RENDER_COMPONENTS_RT4__MASK\t\t\t0x000f0000\n#define A6XX_RB_RENDER_COMPONENTS_RT4__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_RB_RENDER_COMPONENTS_RT4(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_RENDER_COMPONENTS_RT4__SHIFT) & A6XX_RB_RENDER_COMPONENTS_RT4__MASK;\n}\n#define A6XX_RB_RENDER_COMPONENTS_RT5__MASK\t\t\t0x00f00000\n#define A6XX_RB_RENDER_COMPONENTS_RT5__SHIFT\t\t\t20\nstatic inline uint32_t A6XX_RB_RENDER_COMPONENTS_RT5(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_RENDER_COMPONENTS_RT5__SHIFT) & A6XX_RB_RENDER_COMPONENTS_RT5__MASK;\n}\n#define A6XX_RB_RENDER_COMPONENTS_RT6__MASK\t\t\t0x0f000000\n#define A6XX_RB_RENDER_COMPONENTS_RT6__SHIFT\t\t\t24\nstatic inline uint32_t A6XX_RB_RENDER_COMPONENTS_RT6(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_RENDER_COMPONENTS_RT6__SHIFT) & A6XX_RB_RENDER_COMPONENTS_RT6__MASK;\n}\n#define A6XX_RB_RENDER_COMPONENTS_RT7__MASK\t\t\t0xf0000000\n#define A6XX_RB_RENDER_COMPONENTS_RT7__SHIFT\t\t\t28\nstatic inline uint32_t A6XX_RB_RENDER_COMPONENTS_RT7(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_RENDER_COMPONENTS_RT7__SHIFT) & A6XX_RB_RENDER_COMPONENTS_RT7__MASK;\n}\n\n#define REG_A6XX_RB_DITHER_CNTL\t\t\t\t\t0x0000880e\n#define A6XX_RB_DITHER_CNTL_DITHER_MODE_MRT0__MASK\t\t0x00000003\n#define A6XX_RB_DITHER_CNTL_DITHER_MODE_MRT0__SHIFT\t\t0\nstatic inline uint32_t A6XX_RB_DITHER_CNTL_DITHER_MODE_MRT0(enum adreno_rb_dither_mode val)\n{\n\treturn ((val) << A6XX_RB_DITHER_CNTL_DITHER_MODE_MRT0__SHIFT) & A6XX_RB_DITHER_CNTL_DITHER_MODE_MRT0__MASK;\n}\n#define A6XX_RB_DITHER_CNTL_DITHER_MODE_MRT1__MASK\t\t0x0000000c\n#define A6XX_RB_DITHER_CNTL_DITHER_MODE_MRT1__SHIFT\t\t2\nstatic inline uint32_t A6XX_RB_DITHER_CNTL_DITHER_MODE_MRT1(enum adreno_rb_dither_mode val)\n{\n\treturn ((val) << A6XX_RB_DITHER_CNTL_DITHER_MODE_MRT1__SHIFT) & A6XX_RB_DITHER_CNTL_DITHER_MODE_MRT1__MASK;\n}\n#define A6XX_RB_DITHER_CNTL_DITHER_MODE_MRT2__MASK\t\t0x00000030\n#define A6XX_RB_DITHER_CNTL_DITHER_MODE_MRT2__SHIFT\t\t4\nstatic inline uint32_t A6XX_RB_DITHER_CNTL_DITHER_MODE_MRT2(enum adreno_rb_dither_mode val)\n{\n\treturn ((val) << A6XX_RB_DITHER_CNTL_DITHER_MODE_MRT2__SHIFT) & A6XX_RB_DITHER_CNTL_DITHER_MODE_MRT2__MASK;\n}\n#define A6XX_RB_DITHER_CNTL_DITHER_MODE_MRT3__MASK\t\t0x000000c0\n#define A6XX_RB_DITHER_CNTL_DITHER_MODE_MRT3__SHIFT\t\t6\nstatic inline uint32_t A6XX_RB_DITHER_CNTL_DITHER_MODE_MRT3(enum adreno_rb_dither_mode val)\n{\n\treturn ((val) << A6XX_RB_DITHER_CNTL_DITHER_MODE_MRT3__SHIFT) & A6XX_RB_DITHER_CNTL_DITHER_MODE_MRT3__MASK;\n}\n#define A6XX_RB_DITHER_CNTL_DITHER_MODE_MRT4__MASK\t\t0x00000300\n#define A6XX_RB_DITHER_CNTL_DITHER_MODE_MRT4__SHIFT\t\t8\nstatic inline uint32_t A6XX_RB_DITHER_CNTL_DITHER_MODE_MRT4(enum adreno_rb_dither_mode val)\n{\n\treturn ((val) << A6XX_RB_DITHER_CNTL_DITHER_MODE_MRT4__SHIFT) & A6XX_RB_DITHER_CNTL_DITHER_MODE_MRT4__MASK;\n}\n#define A6XX_RB_DITHER_CNTL_DITHER_MODE_MRT5__MASK\t\t0x00000c00\n#define A6XX_RB_DITHER_CNTL_DITHER_MODE_MRT5__SHIFT\t\t10\nstatic inline uint32_t A6XX_RB_DITHER_CNTL_DITHER_MODE_MRT5(enum adreno_rb_dither_mode val)\n{\n\treturn ((val) << A6XX_RB_DITHER_CNTL_DITHER_MODE_MRT5__SHIFT) & A6XX_RB_DITHER_CNTL_DITHER_MODE_MRT5__MASK;\n}\n#define A6XX_RB_DITHER_CNTL_DITHER_MODE_MRT6__MASK\t\t0x00001000\n#define A6XX_RB_DITHER_CNTL_DITHER_MODE_MRT6__SHIFT\t\t12\nstatic inline uint32_t A6XX_RB_DITHER_CNTL_DITHER_MODE_MRT6(enum adreno_rb_dither_mode val)\n{\n\treturn ((val) << A6XX_RB_DITHER_CNTL_DITHER_MODE_MRT6__SHIFT) & A6XX_RB_DITHER_CNTL_DITHER_MODE_MRT6__MASK;\n}\n#define A6XX_RB_DITHER_CNTL_DITHER_MODE_MRT7__MASK\t\t0x0000c000\n#define A6XX_RB_DITHER_CNTL_DITHER_MODE_MRT7__SHIFT\t\t14\nstatic inline uint32_t A6XX_RB_DITHER_CNTL_DITHER_MODE_MRT7(enum adreno_rb_dither_mode val)\n{\n\treturn ((val) << A6XX_RB_DITHER_CNTL_DITHER_MODE_MRT7__SHIFT) & A6XX_RB_DITHER_CNTL_DITHER_MODE_MRT7__MASK;\n}\n\n#define REG_A6XX_RB_SRGB_CNTL\t\t\t\t\t0x0000880f\n#define A6XX_RB_SRGB_CNTL_SRGB_MRT0\t\t\t\t0x00000001\n#define A6XX_RB_SRGB_CNTL_SRGB_MRT1\t\t\t\t0x00000002\n#define A6XX_RB_SRGB_CNTL_SRGB_MRT2\t\t\t\t0x00000004\n#define A6XX_RB_SRGB_CNTL_SRGB_MRT3\t\t\t\t0x00000008\n#define A6XX_RB_SRGB_CNTL_SRGB_MRT4\t\t\t\t0x00000010\n#define A6XX_RB_SRGB_CNTL_SRGB_MRT5\t\t\t\t0x00000020\n#define A6XX_RB_SRGB_CNTL_SRGB_MRT6\t\t\t\t0x00000040\n#define A6XX_RB_SRGB_CNTL_SRGB_MRT7\t\t\t\t0x00000080\n\n#define REG_A6XX_RB_SAMPLE_CNTL\t\t\t\t\t0x00008810\n#define A6XX_RB_SAMPLE_CNTL_PER_SAMP_MODE\t\t\t0x00000001\n\n#define REG_A6XX_RB_UNKNOWN_8811\t\t\t\t0x00008811\n\n#define REG_A6XX_RB_UNKNOWN_8818\t\t\t\t0x00008818\n\n#define REG_A6XX_RB_UNKNOWN_8819\t\t\t\t0x00008819\n\n#define REG_A6XX_RB_UNKNOWN_881A\t\t\t\t0x0000881a\n\n#define REG_A6XX_RB_UNKNOWN_881B\t\t\t\t0x0000881b\n\n#define REG_A6XX_RB_UNKNOWN_881C\t\t\t\t0x0000881c\n\n#define REG_A6XX_RB_UNKNOWN_881D\t\t\t\t0x0000881d\n\n#define REG_A6XX_RB_UNKNOWN_881E\t\t\t\t0x0000881e\n\nstatic inline uint32_t REG_A6XX_RB_MRT(uint32_t i0) { return 0x00008820 + 0x8*i0; }\n\nstatic inline uint32_t REG_A6XX_RB_MRT_CONTROL(uint32_t i0) { return 0x00008820 + 0x8*i0; }\n#define A6XX_RB_MRT_CONTROL_BLEND\t\t\t\t0x00000001\n#define A6XX_RB_MRT_CONTROL_BLEND2\t\t\t\t0x00000002\n#define A6XX_RB_MRT_CONTROL_ROP_ENABLE\t\t\t\t0x00000004\n#define A6XX_RB_MRT_CONTROL_ROP_CODE__MASK\t\t\t0x00000078\n#define A6XX_RB_MRT_CONTROL_ROP_CODE__SHIFT\t\t\t3\nstatic inline uint32_t A6XX_RB_MRT_CONTROL_ROP_CODE(enum a3xx_rop_code val)\n{\n\treturn ((val) << A6XX_RB_MRT_CONTROL_ROP_CODE__SHIFT) & A6XX_RB_MRT_CONTROL_ROP_CODE__MASK;\n}\n#define A6XX_RB_MRT_CONTROL_COMPONENT_ENABLE__MASK\t\t0x00000780\n#define A6XX_RB_MRT_CONTROL_COMPONENT_ENABLE__SHIFT\t\t7\nstatic inline uint32_t A6XX_RB_MRT_CONTROL_COMPONENT_ENABLE(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_MRT_CONTROL_COMPONENT_ENABLE__SHIFT) & A6XX_RB_MRT_CONTROL_COMPONENT_ENABLE__MASK;\n}\n\nstatic inline uint32_t REG_A6XX_RB_MRT_BLEND_CONTROL(uint32_t i0) { return 0x00008821 + 0x8*i0; }\n#define A6XX_RB_MRT_BLEND_CONTROL_RGB_SRC_FACTOR__MASK\t\t0x0000001f\n#define A6XX_RB_MRT_BLEND_CONTROL_RGB_SRC_FACTOR__SHIFT\t\t0\nstatic inline uint32_t A6XX_RB_MRT_BLEND_CONTROL_RGB_SRC_FACTOR(enum adreno_rb_blend_factor val)\n{\n\treturn ((val) << A6XX_RB_MRT_BLEND_CONTROL_RGB_SRC_FACTOR__SHIFT) & A6XX_RB_MRT_BLEND_CONTROL_RGB_SRC_FACTOR__MASK;\n}\n#define A6XX_RB_MRT_BLEND_CONTROL_RGB_BLEND_OPCODE__MASK\t0x000000e0\n#define A6XX_RB_MRT_BLEND_CONTROL_RGB_BLEND_OPCODE__SHIFT\t5\nstatic inline uint32_t A6XX_RB_MRT_BLEND_CONTROL_RGB_BLEND_OPCODE(enum a3xx_rb_blend_opcode val)\n{\n\treturn ((val) << A6XX_RB_MRT_BLEND_CONTROL_RGB_BLEND_OPCODE__SHIFT) & A6XX_RB_MRT_BLEND_CONTROL_RGB_BLEND_OPCODE__MASK;\n}\n#define A6XX_RB_MRT_BLEND_CONTROL_RGB_DEST_FACTOR__MASK\t\t0x00001f00\n#define A6XX_RB_MRT_BLEND_CONTROL_RGB_DEST_FACTOR__SHIFT\t8\nstatic inline uint32_t A6XX_RB_MRT_BLEND_CONTROL_RGB_DEST_FACTOR(enum adreno_rb_blend_factor val)\n{\n\treturn ((val) << A6XX_RB_MRT_BLEND_CONTROL_RGB_DEST_FACTOR__SHIFT) & A6XX_RB_MRT_BLEND_CONTROL_RGB_DEST_FACTOR__MASK;\n}\n#define A6XX_RB_MRT_BLEND_CONTROL_ALPHA_SRC_FACTOR__MASK\t0x001f0000\n#define A6XX_RB_MRT_BLEND_CONTROL_ALPHA_SRC_FACTOR__SHIFT\t16\nstatic inline uint32_t A6XX_RB_MRT_BLEND_CONTROL_ALPHA_SRC_FACTOR(enum adreno_rb_blend_factor val)\n{\n\treturn ((val) << A6XX_RB_MRT_BLEND_CONTROL_ALPHA_SRC_FACTOR__SHIFT) & A6XX_RB_MRT_BLEND_CONTROL_ALPHA_SRC_FACTOR__MASK;\n}\n#define A6XX_RB_MRT_BLEND_CONTROL_ALPHA_BLEND_OPCODE__MASK\t0x00e00000\n#define A6XX_RB_MRT_BLEND_CONTROL_ALPHA_BLEND_OPCODE__SHIFT\t21\nstatic inline uint32_t A6XX_RB_MRT_BLEND_CONTROL_ALPHA_BLEND_OPCODE(enum a3xx_rb_blend_opcode val)\n{\n\treturn ((val) << A6XX_RB_MRT_BLEND_CONTROL_ALPHA_BLEND_OPCODE__SHIFT) & A6XX_RB_MRT_BLEND_CONTROL_ALPHA_BLEND_OPCODE__MASK;\n}\n#define A6XX_RB_MRT_BLEND_CONTROL_ALPHA_DEST_FACTOR__MASK\t0x1f000000\n#define A6XX_RB_MRT_BLEND_CONTROL_ALPHA_DEST_FACTOR__SHIFT\t24\nstatic inline uint32_t A6XX_RB_MRT_BLEND_CONTROL_ALPHA_DEST_FACTOR(enum adreno_rb_blend_factor val)\n{\n\treturn ((val) << A6XX_RB_MRT_BLEND_CONTROL_ALPHA_DEST_FACTOR__SHIFT) & A6XX_RB_MRT_BLEND_CONTROL_ALPHA_DEST_FACTOR__MASK;\n}\n\nstatic inline uint32_t REG_A6XX_RB_MRT_BUF_INFO(uint32_t i0) { return 0x00008822 + 0x8*i0; }\n#define A6XX_RB_MRT_BUF_INFO_COLOR_FORMAT__MASK\t\t\t0x000000ff\n#define A6XX_RB_MRT_BUF_INFO_COLOR_FORMAT__SHIFT\t\t0\nstatic inline uint32_t A6XX_RB_MRT_BUF_INFO_COLOR_FORMAT(enum a6xx_format val)\n{\n\treturn ((val) << A6XX_RB_MRT_BUF_INFO_COLOR_FORMAT__SHIFT) & A6XX_RB_MRT_BUF_INFO_COLOR_FORMAT__MASK;\n}\n#define A6XX_RB_MRT_BUF_INFO_COLOR_TILE_MODE__MASK\t\t0x00000300\n#define A6XX_RB_MRT_BUF_INFO_COLOR_TILE_MODE__SHIFT\t\t8\nstatic inline uint32_t A6XX_RB_MRT_BUF_INFO_COLOR_TILE_MODE(enum a6xx_tile_mode val)\n{\n\treturn ((val) << A6XX_RB_MRT_BUF_INFO_COLOR_TILE_MODE__SHIFT) & A6XX_RB_MRT_BUF_INFO_COLOR_TILE_MODE__MASK;\n}\n#define A6XX_RB_MRT_BUF_INFO_UNK10__MASK\t\t\t0x00000400\n#define A6XX_RB_MRT_BUF_INFO_UNK10__SHIFT\t\t\t10\nstatic inline uint32_t A6XX_RB_MRT_BUF_INFO_UNK10(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_MRT_BUF_INFO_UNK10__SHIFT) & A6XX_RB_MRT_BUF_INFO_UNK10__MASK;\n}\n#define A6XX_RB_MRT_BUF_INFO_COLOR_SWAP__MASK\t\t\t0x00006000\n#define A6XX_RB_MRT_BUF_INFO_COLOR_SWAP__SHIFT\t\t\t13\nstatic inline uint32_t A6XX_RB_MRT_BUF_INFO_COLOR_SWAP(enum a3xx_color_swap val)\n{\n\treturn ((val) << A6XX_RB_MRT_BUF_INFO_COLOR_SWAP__SHIFT) & A6XX_RB_MRT_BUF_INFO_COLOR_SWAP__MASK;\n}\n\nstatic inline uint32_t REG_A6XX_RB_MRT_PITCH(uint32_t i0) { return 0x00008823 + 0x8*i0; }\n#define A6XX_RB_MRT_PITCH__MASK\t\t\t\t\t0x0000ffff\n#define A6XX_RB_MRT_PITCH__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_RB_MRT_PITCH(uint32_t val)\n{\n\treturn ((val >> 6) << A6XX_RB_MRT_PITCH__SHIFT) & A6XX_RB_MRT_PITCH__MASK;\n}\n\nstatic inline uint32_t REG_A6XX_RB_MRT_ARRAY_PITCH(uint32_t i0) { return 0x00008824 + 0x8*i0; }\n#define A6XX_RB_MRT_ARRAY_PITCH__MASK\t\t\t\t0x1fffffff\n#define A6XX_RB_MRT_ARRAY_PITCH__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_RB_MRT_ARRAY_PITCH(uint32_t val)\n{\n\treturn ((val >> 6) << A6XX_RB_MRT_ARRAY_PITCH__SHIFT) & A6XX_RB_MRT_ARRAY_PITCH__MASK;\n}\n\nstatic inline uint32_t REG_A6XX_RB_MRT_BASE(uint32_t i0) { return 0x00008825 + 0x8*i0; }\n#define A6XX_RB_MRT_BASE__MASK\t\t\t\t\t0xffffffff\n#define A6XX_RB_MRT_BASE__SHIFT\t\t\t\t\t0\nstatic inline uint32_t A6XX_RB_MRT_BASE(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_MRT_BASE__SHIFT) & A6XX_RB_MRT_BASE__MASK;\n}\n\nstatic inline uint32_t REG_A6XX_RB_MRT_BASE_GMEM(uint32_t i0) { return 0x00008827 + 0x8*i0; }\n#define A6XX_RB_MRT_BASE_GMEM__MASK\t\t\t\t0xfffff000\n#define A6XX_RB_MRT_BASE_GMEM__SHIFT\t\t\t\t12\nstatic inline uint32_t A6XX_RB_MRT_BASE_GMEM(uint32_t val)\n{\n\treturn ((val >> 12) << A6XX_RB_MRT_BASE_GMEM__SHIFT) & A6XX_RB_MRT_BASE_GMEM__MASK;\n}\n\n#define REG_A6XX_RB_BLEND_RED_F32\t\t\t\t0x00008860\n#define A6XX_RB_BLEND_RED_F32__MASK\t\t\t\t0xffffffff\n#define A6XX_RB_BLEND_RED_F32__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_RB_BLEND_RED_F32(float val)\n{\n\treturn ((fui(val)) << A6XX_RB_BLEND_RED_F32__SHIFT) & A6XX_RB_BLEND_RED_F32__MASK;\n}\n\n#define REG_A6XX_RB_BLEND_GREEN_F32\t\t\t\t0x00008861\n#define A6XX_RB_BLEND_GREEN_F32__MASK\t\t\t\t0xffffffff\n#define A6XX_RB_BLEND_GREEN_F32__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_RB_BLEND_GREEN_F32(float val)\n{\n\treturn ((fui(val)) << A6XX_RB_BLEND_GREEN_F32__SHIFT) & A6XX_RB_BLEND_GREEN_F32__MASK;\n}\n\n#define REG_A6XX_RB_BLEND_BLUE_F32\t\t\t\t0x00008862\n#define A6XX_RB_BLEND_BLUE_F32__MASK\t\t\t\t0xffffffff\n#define A6XX_RB_BLEND_BLUE_F32__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_RB_BLEND_BLUE_F32(float val)\n{\n\treturn ((fui(val)) << A6XX_RB_BLEND_BLUE_F32__SHIFT) & A6XX_RB_BLEND_BLUE_F32__MASK;\n}\n\n#define REG_A6XX_RB_BLEND_ALPHA_F32\t\t\t\t0x00008863\n#define A6XX_RB_BLEND_ALPHA_F32__MASK\t\t\t\t0xffffffff\n#define A6XX_RB_BLEND_ALPHA_F32__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_RB_BLEND_ALPHA_F32(float val)\n{\n\treturn ((fui(val)) << A6XX_RB_BLEND_ALPHA_F32__SHIFT) & A6XX_RB_BLEND_ALPHA_F32__MASK;\n}\n\n#define REG_A6XX_RB_ALPHA_CONTROL\t\t\t\t0x00008864\n#define A6XX_RB_ALPHA_CONTROL_ALPHA_REF__MASK\t\t\t0x000000ff\n#define A6XX_RB_ALPHA_CONTROL_ALPHA_REF__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_RB_ALPHA_CONTROL_ALPHA_REF(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_ALPHA_CONTROL_ALPHA_REF__SHIFT) & A6XX_RB_ALPHA_CONTROL_ALPHA_REF__MASK;\n}\n#define A6XX_RB_ALPHA_CONTROL_ALPHA_TEST\t\t\t0x00000100\n#define A6XX_RB_ALPHA_CONTROL_ALPHA_TEST_FUNC__MASK\t\t0x00000e00\n#define A6XX_RB_ALPHA_CONTROL_ALPHA_TEST_FUNC__SHIFT\t\t9\nstatic inline uint32_t A6XX_RB_ALPHA_CONTROL_ALPHA_TEST_FUNC(enum adreno_compare_func val)\n{\n\treturn ((val) << A6XX_RB_ALPHA_CONTROL_ALPHA_TEST_FUNC__SHIFT) & A6XX_RB_ALPHA_CONTROL_ALPHA_TEST_FUNC__MASK;\n}\n\n#define REG_A6XX_RB_BLEND_CNTL\t\t\t\t\t0x00008865\n#define A6XX_RB_BLEND_CNTL_ENABLE_BLEND__MASK\t\t\t0x000000ff\n#define A6XX_RB_BLEND_CNTL_ENABLE_BLEND__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_RB_BLEND_CNTL_ENABLE_BLEND(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_BLEND_CNTL_ENABLE_BLEND__SHIFT) & A6XX_RB_BLEND_CNTL_ENABLE_BLEND__MASK;\n}\n#define A6XX_RB_BLEND_CNTL_INDEPENDENT_BLEND\t\t\t0x00000100\n#define A6XX_RB_BLEND_CNTL_DUAL_COLOR_IN_ENABLE\t\t\t0x00000200\n#define A6XX_RB_BLEND_CNTL_ALPHA_TO_COVERAGE\t\t\t0x00000400\n#define A6XX_RB_BLEND_CNTL_ALPHA_TO_ONE\t\t\t\t0x00000800\n#define A6XX_RB_BLEND_CNTL_SAMPLE_MASK__MASK\t\t\t0xffff0000\n#define A6XX_RB_BLEND_CNTL_SAMPLE_MASK__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_RB_BLEND_CNTL_SAMPLE_MASK(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_BLEND_CNTL_SAMPLE_MASK__SHIFT) & A6XX_RB_BLEND_CNTL_SAMPLE_MASK__MASK;\n}\n\n#define REG_A6XX_RB_DEPTH_PLANE_CNTL\t\t\t\t0x00008870\n#define A6XX_RB_DEPTH_PLANE_CNTL_Z_MODE__MASK\t\t\t0x00000003\n#define A6XX_RB_DEPTH_PLANE_CNTL_Z_MODE__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_RB_DEPTH_PLANE_CNTL_Z_MODE(enum a6xx_ztest_mode val)\n{\n\treturn ((val) << A6XX_RB_DEPTH_PLANE_CNTL_Z_MODE__SHIFT) & A6XX_RB_DEPTH_PLANE_CNTL_Z_MODE__MASK;\n}\n\n#define REG_A6XX_RB_DEPTH_CNTL\t\t\t\t\t0x00008871\n#define A6XX_RB_DEPTH_CNTL_Z_TEST_ENABLE\t\t\t0x00000001\n#define A6XX_RB_DEPTH_CNTL_Z_WRITE_ENABLE\t\t\t0x00000002\n#define A6XX_RB_DEPTH_CNTL_ZFUNC__MASK\t\t\t\t0x0000001c\n#define A6XX_RB_DEPTH_CNTL_ZFUNC__SHIFT\t\t\t\t2\nstatic inline uint32_t A6XX_RB_DEPTH_CNTL_ZFUNC(enum adreno_compare_func val)\n{\n\treturn ((val) << A6XX_RB_DEPTH_CNTL_ZFUNC__SHIFT) & A6XX_RB_DEPTH_CNTL_ZFUNC__MASK;\n}\n#define A6XX_RB_DEPTH_CNTL_Z_CLAMP_ENABLE\t\t\t0x00000020\n#define A6XX_RB_DEPTH_CNTL_Z_READ_ENABLE\t\t\t0x00000040\n#define A6XX_RB_DEPTH_CNTL_Z_BOUNDS_ENABLE\t\t\t0x00000080\n\n#define REG_A6XX_RB_DEPTH_BUFFER_INFO\t\t\t\t0x00008872\n#define A6XX_RB_DEPTH_BUFFER_INFO_DEPTH_FORMAT__MASK\t\t0x00000007\n#define A6XX_RB_DEPTH_BUFFER_INFO_DEPTH_FORMAT__SHIFT\t\t0\nstatic inline uint32_t A6XX_RB_DEPTH_BUFFER_INFO_DEPTH_FORMAT(enum a6xx_depth_format val)\n{\n\treturn ((val) << A6XX_RB_DEPTH_BUFFER_INFO_DEPTH_FORMAT__SHIFT) & A6XX_RB_DEPTH_BUFFER_INFO_DEPTH_FORMAT__MASK;\n}\n#define A6XX_RB_DEPTH_BUFFER_INFO_UNK3__MASK\t\t\t0x00000018\n#define A6XX_RB_DEPTH_BUFFER_INFO_UNK3__SHIFT\t\t\t3\nstatic inline uint32_t A6XX_RB_DEPTH_BUFFER_INFO_UNK3(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_DEPTH_BUFFER_INFO_UNK3__SHIFT) & A6XX_RB_DEPTH_BUFFER_INFO_UNK3__MASK;\n}\n\n#define REG_A6XX_RB_DEPTH_BUFFER_PITCH\t\t\t\t0x00008873\n#define A6XX_RB_DEPTH_BUFFER_PITCH__MASK\t\t\t0x00003fff\n#define A6XX_RB_DEPTH_BUFFER_PITCH__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_RB_DEPTH_BUFFER_PITCH(uint32_t val)\n{\n\treturn ((val >> 6) << A6XX_RB_DEPTH_BUFFER_PITCH__SHIFT) & A6XX_RB_DEPTH_BUFFER_PITCH__MASK;\n}\n\n#define REG_A6XX_RB_DEPTH_BUFFER_ARRAY_PITCH\t\t\t0x00008874\n#define A6XX_RB_DEPTH_BUFFER_ARRAY_PITCH__MASK\t\t\t0x0fffffff\n#define A6XX_RB_DEPTH_BUFFER_ARRAY_PITCH__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_RB_DEPTH_BUFFER_ARRAY_PITCH(uint32_t val)\n{\n\treturn ((val >> 6) << A6XX_RB_DEPTH_BUFFER_ARRAY_PITCH__SHIFT) & A6XX_RB_DEPTH_BUFFER_ARRAY_PITCH__MASK;\n}\n\n#define REG_A6XX_RB_DEPTH_BUFFER_BASE\t\t\t\t0x00008875\n#define A6XX_RB_DEPTH_BUFFER_BASE__MASK\t\t\t\t0xffffffff\n#define A6XX_RB_DEPTH_BUFFER_BASE__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_RB_DEPTH_BUFFER_BASE(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_DEPTH_BUFFER_BASE__SHIFT) & A6XX_RB_DEPTH_BUFFER_BASE__MASK;\n}\n\n#define REG_A6XX_RB_DEPTH_BUFFER_BASE_GMEM\t\t\t0x00008877\n#define A6XX_RB_DEPTH_BUFFER_BASE_GMEM__MASK\t\t\t0xfffff000\n#define A6XX_RB_DEPTH_BUFFER_BASE_GMEM__SHIFT\t\t\t12\nstatic inline uint32_t A6XX_RB_DEPTH_BUFFER_BASE_GMEM(uint32_t val)\n{\n\treturn ((val >> 12) << A6XX_RB_DEPTH_BUFFER_BASE_GMEM__SHIFT) & A6XX_RB_DEPTH_BUFFER_BASE_GMEM__MASK;\n}\n\n#define REG_A6XX_RB_Z_BOUNDS_MIN\t\t\t\t0x00008878\n#define A6XX_RB_Z_BOUNDS_MIN__MASK\t\t\t\t0xffffffff\n#define A6XX_RB_Z_BOUNDS_MIN__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_RB_Z_BOUNDS_MIN(float val)\n{\n\treturn ((fui(val)) << A6XX_RB_Z_BOUNDS_MIN__SHIFT) & A6XX_RB_Z_BOUNDS_MIN__MASK;\n}\n\n#define REG_A6XX_RB_Z_BOUNDS_MAX\t\t\t\t0x00008879\n#define A6XX_RB_Z_BOUNDS_MAX__MASK\t\t\t\t0xffffffff\n#define A6XX_RB_Z_BOUNDS_MAX__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_RB_Z_BOUNDS_MAX(float val)\n{\n\treturn ((fui(val)) << A6XX_RB_Z_BOUNDS_MAX__SHIFT) & A6XX_RB_Z_BOUNDS_MAX__MASK;\n}\n\n#define REG_A6XX_RB_STENCIL_CONTROL\t\t\t\t0x00008880\n#define A6XX_RB_STENCIL_CONTROL_STENCIL_ENABLE\t\t\t0x00000001\n#define A6XX_RB_STENCIL_CONTROL_STENCIL_ENABLE_BF\t\t0x00000002\n#define A6XX_RB_STENCIL_CONTROL_STENCIL_READ\t\t\t0x00000004\n#define A6XX_RB_STENCIL_CONTROL_FUNC__MASK\t\t\t0x00000700\n#define A6XX_RB_STENCIL_CONTROL_FUNC__SHIFT\t\t\t8\nstatic inline uint32_t A6XX_RB_STENCIL_CONTROL_FUNC(enum adreno_compare_func val)\n{\n\treturn ((val) << A6XX_RB_STENCIL_CONTROL_FUNC__SHIFT) & A6XX_RB_STENCIL_CONTROL_FUNC__MASK;\n}\n#define A6XX_RB_STENCIL_CONTROL_FAIL__MASK\t\t\t0x00003800\n#define A6XX_RB_STENCIL_CONTROL_FAIL__SHIFT\t\t\t11\nstatic inline uint32_t A6XX_RB_STENCIL_CONTROL_FAIL(enum adreno_stencil_op val)\n{\n\treturn ((val) << A6XX_RB_STENCIL_CONTROL_FAIL__SHIFT) & A6XX_RB_STENCIL_CONTROL_FAIL__MASK;\n}\n#define A6XX_RB_STENCIL_CONTROL_ZPASS__MASK\t\t\t0x0001c000\n#define A6XX_RB_STENCIL_CONTROL_ZPASS__SHIFT\t\t\t14\nstatic inline uint32_t A6XX_RB_STENCIL_CONTROL_ZPASS(enum adreno_stencil_op val)\n{\n\treturn ((val) << A6XX_RB_STENCIL_CONTROL_ZPASS__SHIFT) & A6XX_RB_STENCIL_CONTROL_ZPASS__MASK;\n}\n#define A6XX_RB_STENCIL_CONTROL_ZFAIL__MASK\t\t\t0x000e0000\n#define A6XX_RB_STENCIL_CONTROL_ZFAIL__SHIFT\t\t\t17\nstatic inline uint32_t A6XX_RB_STENCIL_CONTROL_ZFAIL(enum adreno_stencil_op val)\n{\n\treturn ((val) << A6XX_RB_STENCIL_CONTROL_ZFAIL__SHIFT) & A6XX_RB_STENCIL_CONTROL_ZFAIL__MASK;\n}\n#define A6XX_RB_STENCIL_CONTROL_FUNC_BF__MASK\t\t\t0x00700000\n#define A6XX_RB_STENCIL_CONTROL_FUNC_BF__SHIFT\t\t\t20\nstatic inline uint32_t A6XX_RB_STENCIL_CONTROL_FUNC_BF(enum adreno_compare_func val)\n{\n\treturn ((val) << A6XX_RB_STENCIL_CONTROL_FUNC_BF__SHIFT) & A6XX_RB_STENCIL_CONTROL_FUNC_BF__MASK;\n}\n#define A6XX_RB_STENCIL_CONTROL_FAIL_BF__MASK\t\t\t0x03800000\n#define A6XX_RB_STENCIL_CONTROL_FAIL_BF__SHIFT\t\t\t23\nstatic inline uint32_t A6XX_RB_STENCIL_CONTROL_FAIL_BF(enum adreno_stencil_op val)\n{\n\treturn ((val) << A6XX_RB_STENCIL_CONTROL_FAIL_BF__SHIFT) & A6XX_RB_STENCIL_CONTROL_FAIL_BF__MASK;\n}\n#define A6XX_RB_STENCIL_CONTROL_ZPASS_BF__MASK\t\t\t0x1c000000\n#define A6XX_RB_STENCIL_CONTROL_ZPASS_BF__SHIFT\t\t\t26\nstatic inline uint32_t A6XX_RB_STENCIL_CONTROL_ZPASS_BF(enum adreno_stencil_op val)\n{\n\treturn ((val) << A6XX_RB_STENCIL_CONTROL_ZPASS_BF__SHIFT) & A6XX_RB_STENCIL_CONTROL_ZPASS_BF__MASK;\n}\n#define A6XX_RB_STENCIL_CONTROL_ZFAIL_BF__MASK\t\t\t0xe0000000\n#define A6XX_RB_STENCIL_CONTROL_ZFAIL_BF__SHIFT\t\t\t29\nstatic inline uint32_t A6XX_RB_STENCIL_CONTROL_ZFAIL_BF(enum adreno_stencil_op val)\n{\n\treturn ((val) << A6XX_RB_STENCIL_CONTROL_ZFAIL_BF__SHIFT) & A6XX_RB_STENCIL_CONTROL_ZFAIL_BF__MASK;\n}\n\n#define REG_A6XX_RB_STENCIL_INFO\t\t\t\t0x00008881\n#define A6XX_RB_STENCIL_INFO_SEPARATE_STENCIL\t\t\t0x00000001\n#define A6XX_RB_STENCIL_INFO_UNK1\t\t\t\t0x00000002\n\n#define REG_A6XX_RB_STENCIL_BUFFER_PITCH\t\t\t0x00008882\n#define A6XX_RB_STENCIL_BUFFER_PITCH__MASK\t\t\t0x00000fff\n#define A6XX_RB_STENCIL_BUFFER_PITCH__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_RB_STENCIL_BUFFER_PITCH(uint32_t val)\n{\n\treturn ((val >> 6) << A6XX_RB_STENCIL_BUFFER_PITCH__SHIFT) & A6XX_RB_STENCIL_BUFFER_PITCH__MASK;\n}\n\n#define REG_A6XX_RB_STENCIL_BUFFER_ARRAY_PITCH\t\t\t0x00008883\n#define A6XX_RB_STENCIL_BUFFER_ARRAY_PITCH__MASK\t\t0x00ffffff\n#define A6XX_RB_STENCIL_BUFFER_ARRAY_PITCH__SHIFT\t\t0\nstatic inline uint32_t A6XX_RB_STENCIL_BUFFER_ARRAY_PITCH(uint32_t val)\n{\n\treturn ((val >> 6) << A6XX_RB_STENCIL_BUFFER_ARRAY_PITCH__SHIFT) & A6XX_RB_STENCIL_BUFFER_ARRAY_PITCH__MASK;\n}\n\n#define REG_A6XX_RB_STENCIL_BUFFER_BASE\t\t\t\t0x00008884\n#define A6XX_RB_STENCIL_BUFFER_BASE__MASK\t\t\t0xffffffff\n#define A6XX_RB_STENCIL_BUFFER_BASE__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_RB_STENCIL_BUFFER_BASE(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_STENCIL_BUFFER_BASE__SHIFT) & A6XX_RB_STENCIL_BUFFER_BASE__MASK;\n}\n\n#define REG_A6XX_RB_STENCIL_BUFFER_BASE_GMEM\t\t\t0x00008886\n#define A6XX_RB_STENCIL_BUFFER_BASE_GMEM__MASK\t\t\t0xfffff000\n#define A6XX_RB_STENCIL_BUFFER_BASE_GMEM__SHIFT\t\t\t12\nstatic inline uint32_t A6XX_RB_STENCIL_BUFFER_BASE_GMEM(uint32_t val)\n{\n\treturn ((val >> 12) << A6XX_RB_STENCIL_BUFFER_BASE_GMEM__SHIFT) & A6XX_RB_STENCIL_BUFFER_BASE_GMEM__MASK;\n}\n\n#define REG_A6XX_RB_STENCILREF\t\t\t\t\t0x00008887\n#define A6XX_RB_STENCILREF_REF__MASK\t\t\t\t0x000000ff\n#define A6XX_RB_STENCILREF_REF__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_RB_STENCILREF_REF(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_STENCILREF_REF__SHIFT) & A6XX_RB_STENCILREF_REF__MASK;\n}\n#define A6XX_RB_STENCILREF_BFREF__MASK\t\t\t\t0x0000ff00\n#define A6XX_RB_STENCILREF_BFREF__SHIFT\t\t\t\t8\nstatic inline uint32_t A6XX_RB_STENCILREF_BFREF(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_STENCILREF_BFREF__SHIFT) & A6XX_RB_STENCILREF_BFREF__MASK;\n}\n\n#define REG_A6XX_RB_STENCILMASK\t\t\t\t\t0x00008888\n#define A6XX_RB_STENCILMASK_MASK__MASK\t\t\t\t0x000000ff\n#define A6XX_RB_STENCILMASK_MASK__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_RB_STENCILMASK_MASK(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_STENCILMASK_MASK__SHIFT) & A6XX_RB_STENCILMASK_MASK__MASK;\n}\n#define A6XX_RB_STENCILMASK_BFMASK__MASK\t\t\t0x0000ff00\n#define A6XX_RB_STENCILMASK_BFMASK__SHIFT\t\t\t8\nstatic inline uint32_t A6XX_RB_STENCILMASK_BFMASK(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_STENCILMASK_BFMASK__SHIFT) & A6XX_RB_STENCILMASK_BFMASK__MASK;\n}\n\n#define REG_A6XX_RB_STENCILWRMASK\t\t\t\t0x00008889\n#define A6XX_RB_STENCILWRMASK_WRMASK__MASK\t\t\t0x000000ff\n#define A6XX_RB_STENCILWRMASK_WRMASK__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_RB_STENCILWRMASK_WRMASK(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_STENCILWRMASK_WRMASK__SHIFT) & A6XX_RB_STENCILWRMASK_WRMASK__MASK;\n}\n#define A6XX_RB_STENCILWRMASK_BFWRMASK__MASK\t\t\t0x0000ff00\n#define A6XX_RB_STENCILWRMASK_BFWRMASK__SHIFT\t\t\t8\nstatic inline uint32_t A6XX_RB_STENCILWRMASK_BFWRMASK(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_STENCILWRMASK_BFWRMASK__SHIFT) & A6XX_RB_STENCILWRMASK_BFWRMASK__MASK;\n}\n\n#define REG_A6XX_RB_WINDOW_OFFSET\t\t\t\t0x00008890\n#define A6XX_RB_WINDOW_OFFSET_X__MASK\t\t\t\t0x00003fff\n#define A6XX_RB_WINDOW_OFFSET_X__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_RB_WINDOW_OFFSET_X(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_WINDOW_OFFSET_X__SHIFT) & A6XX_RB_WINDOW_OFFSET_X__MASK;\n}\n#define A6XX_RB_WINDOW_OFFSET_Y__MASK\t\t\t\t0x3fff0000\n#define A6XX_RB_WINDOW_OFFSET_Y__SHIFT\t\t\t\t16\nstatic inline uint32_t A6XX_RB_WINDOW_OFFSET_Y(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_WINDOW_OFFSET_Y__SHIFT) & A6XX_RB_WINDOW_OFFSET_Y__MASK;\n}\n\n#define REG_A6XX_RB_SAMPLE_COUNT_CONTROL\t\t\t0x00008891\n#define A6XX_RB_SAMPLE_COUNT_CONTROL_DISABLE\t\t\t0x00000001\n#define A6XX_RB_SAMPLE_COUNT_CONTROL_COPY\t\t\t0x00000002\n\n#define REG_A6XX_RB_LRZ_CNTL\t\t\t\t\t0x00008898\n#define A6XX_RB_LRZ_CNTL_ENABLE\t\t\t\t\t0x00000001\n\n#define REG_A6XX_RB_Z_CLAMP_MIN\t\t\t\t\t0x000088c0\n#define A6XX_RB_Z_CLAMP_MIN__MASK\t\t\t\t0xffffffff\n#define A6XX_RB_Z_CLAMP_MIN__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_RB_Z_CLAMP_MIN(float val)\n{\n\treturn ((fui(val)) << A6XX_RB_Z_CLAMP_MIN__SHIFT) & A6XX_RB_Z_CLAMP_MIN__MASK;\n}\n\n#define REG_A6XX_RB_Z_CLAMP_MAX\t\t\t\t\t0x000088c1\n#define A6XX_RB_Z_CLAMP_MAX__MASK\t\t\t\t0xffffffff\n#define A6XX_RB_Z_CLAMP_MAX__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_RB_Z_CLAMP_MAX(float val)\n{\n\treturn ((fui(val)) << A6XX_RB_Z_CLAMP_MAX__SHIFT) & A6XX_RB_Z_CLAMP_MAX__MASK;\n}\n\n#define REG_A6XX_RB_UNKNOWN_88D0\t\t\t\t0x000088d0\n#define A6XX_RB_UNKNOWN_88D0_UNK0__MASK\t\t\t\t0x00001fff\n#define A6XX_RB_UNKNOWN_88D0_UNK0__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_RB_UNKNOWN_88D0_UNK0(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_UNKNOWN_88D0_UNK0__SHIFT) & A6XX_RB_UNKNOWN_88D0_UNK0__MASK;\n}\n#define A6XX_RB_UNKNOWN_88D0_UNK16__MASK\t\t\t0x07ff0000\n#define A6XX_RB_UNKNOWN_88D0_UNK16__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_RB_UNKNOWN_88D0_UNK16(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_UNKNOWN_88D0_UNK16__SHIFT) & A6XX_RB_UNKNOWN_88D0_UNK16__MASK;\n}\n\n#define REG_A6XX_RB_BLIT_SCISSOR_TL\t\t\t\t0x000088d1\n#define A6XX_RB_BLIT_SCISSOR_TL_X__MASK\t\t\t\t0x00003fff\n#define A6XX_RB_BLIT_SCISSOR_TL_X__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_RB_BLIT_SCISSOR_TL_X(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_BLIT_SCISSOR_TL_X__SHIFT) & A6XX_RB_BLIT_SCISSOR_TL_X__MASK;\n}\n#define A6XX_RB_BLIT_SCISSOR_TL_Y__MASK\t\t\t\t0x3fff0000\n#define A6XX_RB_BLIT_SCISSOR_TL_Y__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_RB_BLIT_SCISSOR_TL_Y(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_BLIT_SCISSOR_TL_Y__SHIFT) & A6XX_RB_BLIT_SCISSOR_TL_Y__MASK;\n}\n\n#define REG_A6XX_RB_BLIT_SCISSOR_BR\t\t\t\t0x000088d2\n#define A6XX_RB_BLIT_SCISSOR_BR_X__MASK\t\t\t\t0x00003fff\n#define A6XX_RB_BLIT_SCISSOR_BR_X__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_RB_BLIT_SCISSOR_BR_X(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_BLIT_SCISSOR_BR_X__SHIFT) & A6XX_RB_BLIT_SCISSOR_BR_X__MASK;\n}\n#define A6XX_RB_BLIT_SCISSOR_BR_Y__MASK\t\t\t\t0x3fff0000\n#define A6XX_RB_BLIT_SCISSOR_BR_Y__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_RB_BLIT_SCISSOR_BR_Y(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_BLIT_SCISSOR_BR_Y__SHIFT) & A6XX_RB_BLIT_SCISSOR_BR_Y__MASK;\n}\n\n#define REG_A6XX_RB_BIN_CONTROL2\t\t\t\t0x000088d3\n#define A6XX_RB_BIN_CONTROL2_BINW__MASK\t\t\t\t0x0000003f\n#define A6XX_RB_BIN_CONTROL2_BINW__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_RB_BIN_CONTROL2_BINW(uint32_t val)\n{\n\treturn ((val >> 5) << A6XX_RB_BIN_CONTROL2_BINW__SHIFT) & A6XX_RB_BIN_CONTROL2_BINW__MASK;\n}\n#define A6XX_RB_BIN_CONTROL2_BINH__MASK\t\t\t\t0x00007f00\n#define A6XX_RB_BIN_CONTROL2_BINH__SHIFT\t\t\t8\nstatic inline uint32_t A6XX_RB_BIN_CONTROL2_BINH(uint32_t val)\n{\n\treturn ((val >> 4) << A6XX_RB_BIN_CONTROL2_BINH__SHIFT) & A6XX_RB_BIN_CONTROL2_BINH__MASK;\n}\n\n#define REG_A6XX_RB_WINDOW_OFFSET2\t\t\t\t0x000088d4\n#define A6XX_RB_WINDOW_OFFSET2_X__MASK\t\t\t\t0x00003fff\n#define A6XX_RB_WINDOW_OFFSET2_X__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_RB_WINDOW_OFFSET2_X(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_WINDOW_OFFSET2_X__SHIFT) & A6XX_RB_WINDOW_OFFSET2_X__MASK;\n}\n#define A6XX_RB_WINDOW_OFFSET2_Y__MASK\t\t\t\t0x3fff0000\n#define A6XX_RB_WINDOW_OFFSET2_Y__SHIFT\t\t\t\t16\nstatic inline uint32_t A6XX_RB_WINDOW_OFFSET2_Y(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_WINDOW_OFFSET2_Y__SHIFT) & A6XX_RB_WINDOW_OFFSET2_Y__MASK;\n}\n\n#define REG_A6XX_RB_BLIT_GMEM_MSAA_CNTL\t\t\t\t0x000088d5\n#define A6XX_RB_BLIT_GMEM_MSAA_CNTL_SAMPLES__MASK\t\t0x00000018\n#define A6XX_RB_BLIT_GMEM_MSAA_CNTL_SAMPLES__SHIFT\t\t3\nstatic inline uint32_t A6XX_RB_BLIT_GMEM_MSAA_CNTL_SAMPLES(enum a3xx_msaa_samples val)\n{\n\treturn ((val) << A6XX_RB_BLIT_GMEM_MSAA_CNTL_SAMPLES__SHIFT) & A6XX_RB_BLIT_GMEM_MSAA_CNTL_SAMPLES__MASK;\n}\n\n#define REG_A6XX_RB_BLIT_BASE_GMEM\t\t\t\t0x000088d6\n#define A6XX_RB_BLIT_BASE_GMEM__MASK\t\t\t\t0xfffff000\n#define A6XX_RB_BLIT_BASE_GMEM__SHIFT\t\t\t\t12\nstatic inline uint32_t A6XX_RB_BLIT_BASE_GMEM(uint32_t val)\n{\n\treturn ((val >> 12) << A6XX_RB_BLIT_BASE_GMEM__SHIFT) & A6XX_RB_BLIT_BASE_GMEM__MASK;\n}\n\n#define REG_A6XX_RB_BLIT_DST_INFO\t\t\t\t0x000088d7\n#define A6XX_RB_BLIT_DST_INFO_TILE_MODE__MASK\t\t\t0x00000003\n#define A6XX_RB_BLIT_DST_INFO_TILE_MODE__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_RB_BLIT_DST_INFO_TILE_MODE(enum a6xx_tile_mode val)\n{\n\treturn ((val) << A6XX_RB_BLIT_DST_INFO_TILE_MODE__SHIFT) & A6XX_RB_BLIT_DST_INFO_TILE_MODE__MASK;\n}\n#define A6XX_RB_BLIT_DST_INFO_FLAGS\t\t\t\t0x00000004\n#define A6XX_RB_BLIT_DST_INFO_SAMPLES__MASK\t\t\t0x00000018\n#define A6XX_RB_BLIT_DST_INFO_SAMPLES__SHIFT\t\t\t3\nstatic inline uint32_t A6XX_RB_BLIT_DST_INFO_SAMPLES(enum a3xx_msaa_samples val)\n{\n\treturn ((val) << A6XX_RB_BLIT_DST_INFO_SAMPLES__SHIFT) & A6XX_RB_BLIT_DST_INFO_SAMPLES__MASK;\n}\n#define A6XX_RB_BLIT_DST_INFO_COLOR_SWAP__MASK\t\t\t0x00000060\n#define A6XX_RB_BLIT_DST_INFO_COLOR_SWAP__SHIFT\t\t\t5\nstatic inline uint32_t A6XX_RB_BLIT_DST_INFO_COLOR_SWAP(enum a3xx_color_swap val)\n{\n\treturn ((val) << A6XX_RB_BLIT_DST_INFO_COLOR_SWAP__SHIFT) & A6XX_RB_BLIT_DST_INFO_COLOR_SWAP__MASK;\n}\n#define A6XX_RB_BLIT_DST_INFO_COLOR_FORMAT__MASK\t\t0x00007f80\n#define A6XX_RB_BLIT_DST_INFO_COLOR_FORMAT__SHIFT\t\t7\nstatic inline uint32_t A6XX_RB_BLIT_DST_INFO_COLOR_FORMAT(enum a6xx_format val)\n{\n\treturn ((val) << A6XX_RB_BLIT_DST_INFO_COLOR_FORMAT__SHIFT) & A6XX_RB_BLIT_DST_INFO_COLOR_FORMAT__MASK;\n}\n#define A6XX_RB_BLIT_DST_INFO_UNK15\t\t\t\t0x00008000\n\n#define REG_A6XX_RB_BLIT_DST\t\t\t\t\t0x000088d8\n#define A6XX_RB_BLIT_DST__MASK\t\t\t\t\t0xffffffff\n#define A6XX_RB_BLIT_DST__SHIFT\t\t\t\t\t0\nstatic inline uint32_t A6XX_RB_BLIT_DST(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_BLIT_DST__SHIFT) & A6XX_RB_BLIT_DST__MASK;\n}\n\n#define REG_A6XX_RB_BLIT_DST_PITCH\t\t\t\t0x000088da\n#define A6XX_RB_BLIT_DST_PITCH__MASK\t\t\t\t0x0000ffff\n#define A6XX_RB_BLIT_DST_PITCH__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_RB_BLIT_DST_PITCH(uint32_t val)\n{\n\treturn ((val >> 6) << A6XX_RB_BLIT_DST_PITCH__SHIFT) & A6XX_RB_BLIT_DST_PITCH__MASK;\n}\n\n#define REG_A6XX_RB_BLIT_DST_ARRAY_PITCH\t\t\t0x000088db\n#define A6XX_RB_BLIT_DST_ARRAY_PITCH__MASK\t\t\t0x1fffffff\n#define A6XX_RB_BLIT_DST_ARRAY_PITCH__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_RB_BLIT_DST_ARRAY_PITCH(uint32_t val)\n{\n\treturn ((val >> 6) << A6XX_RB_BLIT_DST_ARRAY_PITCH__SHIFT) & A6XX_RB_BLIT_DST_ARRAY_PITCH__MASK;\n}\n\n#define REG_A6XX_RB_BLIT_FLAG_DST\t\t\t\t0x000088dc\n#define A6XX_RB_BLIT_FLAG_DST__MASK\t\t\t\t0xffffffff\n#define A6XX_RB_BLIT_FLAG_DST__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_RB_BLIT_FLAG_DST(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_BLIT_FLAG_DST__SHIFT) & A6XX_RB_BLIT_FLAG_DST__MASK;\n}\n\n#define REG_A6XX_RB_BLIT_FLAG_DST_PITCH\t\t\t\t0x000088de\n#define A6XX_RB_BLIT_FLAG_DST_PITCH_PITCH__MASK\t\t\t0x000007ff\n#define A6XX_RB_BLIT_FLAG_DST_PITCH_PITCH__SHIFT\t\t0\nstatic inline uint32_t A6XX_RB_BLIT_FLAG_DST_PITCH_PITCH(uint32_t val)\n{\n\treturn ((val >> 6) << A6XX_RB_BLIT_FLAG_DST_PITCH_PITCH__SHIFT) & A6XX_RB_BLIT_FLAG_DST_PITCH_PITCH__MASK;\n}\n#define A6XX_RB_BLIT_FLAG_DST_PITCH_ARRAY_PITCH__MASK\t\t0x0ffff800\n#define A6XX_RB_BLIT_FLAG_DST_PITCH_ARRAY_PITCH__SHIFT\t\t11\nstatic inline uint32_t A6XX_RB_BLIT_FLAG_DST_PITCH_ARRAY_PITCH(uint32_t val)\n{\n\treturn ((val >> 7) << A6XX_RB_BLIT_FLAG_DST_PITCH_ARRAY_PITCH__SHIFT) & A6XX_RB_BLIT_FLAG_DST_PITCH_ARRAY_PITCH__MASK;\n}\n\n#define REG_A6XX_RB_BLIT_CLEAR_COLOR_DW0\t\t\t0x000088df\n\n#define REG_A6XX_RB_BLIT_CLEAR_COLOR_DW1\t\t\t0x000088e0\n\n#define REG_A6XX_RB_BLIT_CLEAR_COLOR_DW2\t\t\t0x000088e1\n\n#define REG_A6XX_RB_BLIT_CLEAR_COLOR_DW3\t\t\t0x000088e2\n\n#define REG_A6XX_RB_BLIT_INFO\t\t\t\t\t0x000088e3\n#define A6XX_RB_BLIT_INFO_UNK0\t\t\t\t\t0x00000001\n#define A6XX_RB_BLIT_INFO_GMEM\t\t\t\t\t0x00000002\n#define A6XX_RB_BLIT_INFO_SAMPLE_0\t\t\t\t0x00000004\n#define A6XX_RB_BLIT_INFO_DEPTH\t\t\t\t\t0x00000008\n#define A6XX_RB_BLIT_INFO_CLEAR_MASK__MASK\t\t\t0x000000f0\n#define A6XX_RB_BLIT_INFO_CLEAR_MASK__SHIFT\t\t\t4\nstatic inline uint32_t A6XX_RB_BLIT_INFO_CLEAR_MASK(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_BLIT_INFO_CLEAR_MASK__SHIFT) & A6XX_RB_BLIT_INFO_CLEAR_MASK__MASK;\n}\n#define A6XX_RB_BLIT_INFO_LAST__MASK\t\t\t\t0x00000300\n#define A6XX_RB_BLIT_INFO_LAST__SHIFT\t\t\t\t8\nstatic inline uint32_t A6XX_RB_BLIT_INFO_LAST(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_BLIT_INFO_LAST__SHIFT) & A6XX_RB_BLIT_INFO_LAST__MASK;\n}\n#define A6XX_RB_BLIT_INFO_BUFFER_ID__MASK\t\t\t0x0000f000\n#define A6XX_RB_BLIT_INFO_BUFFER_ID__SHIFT\t\t\t12\nstatic inline uint32_t A6XX_RB_BLIT_INFO_BUFFER_ID(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_BLIT_INFO_BUFFER_ID__SHIFT) & A6XX_RB_BLIT_INFO_BUFFER_ID__MASK;\n}\n\n#define REG_A6XX_RB_UNKNOWN_88F0\t\t\t\t0x000088f0\n\n#define REG_A6XX_RB_UNK_FLAG_BUFFER_BASE\t\t\t0x000088f1\n#define A6XX_RB_UNK_FLAG_BUFFER_BASE__MASK\t\t\t0xffffffff\n#define A6XX_RB_UNK_FLAG_BUFFER_BASE__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_RB_UNK_FLAG_BUFFER_BASE(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_UNK_FLAG_BUFFER_BASE__SHIFT) & A6XX_RB_UNK_FLAG_BUFFER_BASE__MASK;\n}\n\n#define REG_A6XX_RB_UNK_FLAG_BUFFER_PITCH\t\t\t0x000088f3\n#define A6XX_RB_UNK_FLAG_BUFFER_PITCH_PITCH__MASK\t\t0x000007ff\n#define A6XX_RB_UNK_FLAG_BUFFER_PITCH_PITCH__SHIFT\t\t0\nstatic inline uint32_t A6XX_RB_UNK_FLAG_BUFFER_PITCH_PITCH(uint32_t val)\n{\n\treturn ((val >> 6) << A6XX_RB_UNK_FLAG_BUFFER_PITCH_PITCH__SHIFT) & A6XX_RB_UNK_FLAG_BUFFER_PITCH_PITCH__MASK;\n}\n#define A6XX_RB_UNK_FLAG_BUFFER_PITCH_ARRAY_PITCH__MASK\t\t0x00fff800\n#define A6XX_RB_UNK_FLAG_BUFFER_PITCH_ARRAY_PITCH__SHIFT\t11\nstatic inline uint32_t A6XX_RB_UNK_FLAG_BUFFER_PITCH_ARRAY_PITCH(uint32_t val)\n{\n\treturn ((val >> 7) << A6XX_RB_UNK_FLAG_BUFFER_PITCH_ARRAY_PITCH__SHIFT) & A6XX_RB_UNK_FLAG_BUFFER_PITCH_ARRAY_PITCH__MASK;\n}\n\n#define REG_A6XX_RB_UNKNOWN_88F4\t\t\t\t0x000088f4\n\n#define REG_A6XX_RB_DEPTH_FLAG_BUFFER_BASE\t\t\t0x00008900\n#define A6XX_RB_DEPTH_FLAG_BUFFER_BASE__MASK\t\t\t0xffffffff\n#define A6XX_RB_DEPTH_FLAG_BUFFER_BASE__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_RB_DEPTH_FLAG_BUFFER_BASE(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_DEPTH_FLAG_BUFFER_BASE__SHIFT) & A6XX_RB_DEPTH_FLAG_BUFFER_BASE__MASK;\n}\n\n#define REG_A6XX_RB_DEPTH_FLAG_BUFFER_PITCH\t\t\t0x00008902\n#define A6XX_RB_DEPTH_FLAG_BUFFER_PITCH_PITCH__MASK\t\t0x0000007f\n#define A6XX_RB_DEPTH_FLAG_BUFFER_PITCH_PITCH__SHIFT\t\t0\nstatic inline uint32_t A6XX_RB_DEPTH_FLAG_BUFFER_PITCH_PITCH(uint32_t val)\n{\n\treturn ((val >> 6) << A6XX_RB_DEPTH_FLAG_BUFFER_PITCH_PITCH__SHIFT) & A6XX_RB_DEPTH_FLAG_BUFFER_PITCH_PITCH__MASK;\n}\n#define A6XX_RB_DEPTH_FLAG_BUFFER_PITCH_UNK8__MASK\t\t0x00000700\n#define A6XX_RB_DEPTH_FLAG_BUFFER_PITCH_UNK8__SHIFT\t\t8\nstatic inline uint32_t A6XX_RB_DEPTH_FLAG_BUFFER_PITCH_UNK8(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_DEPTH_FLAG_BUFFER_PITCH_UNK8__SHIFT) & A6XX_RB_DEPTH_FLAG_BUFFER_PITCH_UNK8__MASK;\n}\n#define A6XX_RB_DEPTH_FLAG_BUFFER_PITCH_ARRAY_PITCH__MASK\t0x0ffff800\n#define A6XX_RB_DEPTH_FLAG_BUFFER_PITCH_ARRAY_PITCH__SHIFT\t11\nstatic inline uint32_t A6XX_RB_DEPTH_FLAG_BUFFER_PITCH_ARRAY_PITCH(uint32_t val)\n{\n\treturn ((val >> 7) << A6XX_RB_DEPTH_FLAG_BUFFER_PITCH_ARRAY_PITCH__SHIFT) & A6XX_RB_DEPTH_FLAG_BUFFER_PITCH_ARRAY_PITCH__MASK;\n}\n\nstatic inline uint32_t REG_A6XX_RB_MRT_FLAG_BUFFER(uint32_t i0) { return 0x00008903 + 0x3*i0; }\n\nstatic inline uint32_t REG_A6XX_RB_MRT_FLAG_BUFFER_ADDR(uint32_t i0) { return 0x00008903 + 0x3*i0; }\n#define A6XX_RB_MRT_FLAG_BUFFER_ADDR__MASK\t\t\t0xffffffff\n#define A6XX_RB_MRT_FLAG_BUFFER_ADDR__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_RB_MRT_FLAG_BUFFER_ADDR(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_MRT_FLAG_BUFFER_ADDR__SHIFT) & A6XX_RB_MRT_FLAG_BUFFER_ADDR__MASK;\n}\n\nstatic inline uint32_t REG_A6XX_RB_MRT_FLAG_BUFFER_PITCH(uint32_t i0) { return 0x00008905 + 0x3*i0; }\n#define A6XX_RB_MRT_FLAG_BUFFER_PITCH_PITCH__MASK\t\t0x000007ff\n#define A6XX_RB_MRT_FLAG_BUFFER_PITCH_PITCH__SHIFT\t\t0\nstatic inline uint32_t A6XX_RB_MRT_FLAG_BUFFER_PITCH_PITCH(uint32_t val)\n{\n\treturn ((val >> 6) << A6XX_RB_MRT_FLAG_BUFFER_PITCH_PITCH__SHIFT) & A6XX_RB_MRT_FLAG_BUFFER_PITCH_PITCH__MASK;\n}\n#define A6XX_RB_MRT_FLAG_BUFFER_PITCH_ARRAY_PITCH__MASK\t\t0x1ffff800\n#define A6XX_RB_MRT_FLAG_BUFFER_PITCH_ARRAY_PITCH__SHIFT\t11\nstatic inline uint32_t A6XX_RB_MRT_FLAG_BUFFER_PITCH_ARRAY_PITCH(uint32_t val)\n{\n\treturn ((val >> 7) << A6XX_RB_MRT_FLAG_BUFFER_PITCH_ARRAY_PITCH__SHIFT) & A6XX_RB_MRT_FLAG_BUFFER_PITCH_ARRAY_PITCH__MASK;\n}\n\n#define REG_A6XX_RB_SAMPLE_COUNT_ADDR\t\t\t\t0x00008927\n#define A6XX_RB_SAMPLE_COUNT_ADDR__MASK\t\t\t\t0xffffffff\n#define A6XX_RB_SAMPLE_COUNT_ADDR__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_RB_SAMPLE_COUNT_ADDR(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_SAMPLE_COUNT_ADDR__SHIFT) & A6XX_RB_SAMPLE_COUNT_ADDR__MASK;\n}\n\n#define REG_A6XX_RB_UNKNOWN_8A00\t\t\t\t0x00008a00\n\n#define REG_A6XX_RB_UNKNOWN_8A10\t\t\t\t0x00008a10\n\n#define REG_A6XX_RB_UNKNOWN_8A20\t\t\t\t0x00008a20\n\n#define REG_A6XX_RB_UNKNOWN_8A30\t\t\t\t0x00008a30\n\n#define REG_A6XX_RB_2D_BLIT_CNTL\t\t\t\t0x00008c00\n#define A6XX_RB_2D_BLIT_CNTL_ROTATE__MASK\t\t\t0x00000007\n#define A6XX_RB_2D_BLIT_CNTL_ROTATE__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_RB_2D_BLIT_CNTL_ROTATE(enum a6xx_rotation val)\n{\n\treturn ((val) << A6XX_RB_2D_BLIT_CNTL_ROTATE__SHIFT) & A6XX_RB_2D_BLIT_CNTL_ROTATE__MASK;\n}\n#define A6XX_RB_2D_BLIT_CNTL_OVERWRITEEN\t\t\t0x00000008\n#define A6XX_RB_2D_BLIT_CNTL_UNK4__MASK\t\t\t\t0x00000070\n#define A6XX_RB_2D_BLIT_CNTL_UNK4__SHIFT\t\t\t4\nstatic inline uint32_t A6XX_RB_2D_BLIT_CNTL_UNK4(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_2D_BLIT_CNTL_UNK4__SHIFT) & A6XX_RB_2D_BLIT_CNTL_UNK4__MASK;\n}\n#define A6XX_RB_2D_BLIT_CNTL_SOLID_COLOR\t\t\t0x00000080\n#define A6XX_RB_2D_BLIT_CNTL_COLOR_FORMAT__MASK\t\t\t0x0000ff00\n#define A6XX_RB_2D_BLIT_CNTL_COLOR_FORMAT__SHIFT\t\t8\nstatic inline uint32_t A6XX_RB_2D_BLIT_CNTL_COLOR_FORMAT(enum a6xx_format val)\n{\n\treturn ((val) << A6XX_RB_2D_BLIT_CNTL_COLOR_FORMAT__SHIFT) & A6XX_RB_2D_BLIT_CNTL_COLOR_FORMAT__MASK;\n}\n#define A6XX_RB_2D_BLIT_CNTL_SCISSOR\t\t\t\t0x00010000\n#define A6XX_RB_2D_BLIT_CNTL_UNK17__MASK\t\t\t0x00060000\n#define A6XX_RB_2D_BLIT_CNTL_UNK17__SHIFT\t\t\t17\nstatic inline uint32_t A6XX_RB_2D_BLIT_CNTL_UNK17(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_2D_BLIT_CNTL_UNK17__SHIFT) & A6XX_RB_2D_BLIT_CNTL_UNK17__MASK;\n}\n#define A6XX_RB_2D_BLIT_CNTL_D24S8\t\t\t\t0x00080000\n#define A6XX_RB_2D_BLIT_CNTL_MASK__MASK\t\t\t\t0x00f00000\n#define A6XX_RB_2D_BLIT_CNTL_MASK__SHIFT\t\t\t20\nstatic inline uint32_t A6XX_RB_2D_BLIT_CNTL_MASK(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_2D_BLIT_CNTL_MASK__SHIFT) & A6XX_RB_2D_BLIT_CNTL_MASK__MASK;\n}\n#define A6XX_RB_2D_BLIT_CNTL_IFMT__MASK\t\t\t\t0x1f000000\n#define A6XX_RB_2D_BLIT_CNTL_IFMT__SHIFT\t\t\t24\nstatic inline uint32_t A6XX_RB_2D_BLIT_CNTL_IFMT(enum a6xx_2d_ifmt val)\n{\n\treturn ((val) << A6XX_RB_2D_BLIT_CNTL_IFMT__SHIFT) & A6XX_RB_2D_BLIT_CNTL_IFMT__MASK;\n}\n#define A6XX_RB_2D_BLIT_CNTL_RASTER_MODE__MASK\t\t\t0x20000000\n#define A6XX_RB_2D_BLIT_CNTL_RASTER_MODE__SHIFT\t\t\t29\nstatic inline uint32_t A6XX_RB_2D_BLIT_CNTL_RASTER_MODE(enum a6xx_raster_mode val)\n{\n\treturn ((val) << A6XX_RB_2D_BLIT_CNTL_RASTER_MODE__SHIFT) & A6XX_RB_2D_BLIT_CNTL_RASTER_MODE__MASK;\n}\n\n#define REG_A6XX_RB_2D_UNKNOWN_8C01\t\t\t\t0x00008c01\n\n#define REG_A6XX_RB_2D_DST_INFO\t\t\t\t\t0x00008c17\n#define A6XX_RB_2D_DST_INFO_COLOR_FORMAT__MASK\t\t\t0x000000ff\n#define A6XX_RB_2D_DST_INFO_COLOR_FORMAT__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_RB_2D_DST_INFO_COLOR_FORMAT(enum a6xx_format val)\n{\n\treturn ((val) << A6XX_RB_2D_DST_INFO_COLOR_FORMAT__SHIFT) & A6XX_RB_2D_DST_INFO_COLOR_FORMAT__MASK;\n}\n#define A6XX_RB_2D_DST_INFO_TILE_MODE__MASK\t\t\t0x00000300\n#define A6XX_RB_2D_DST_INFO_TILE_MODE__SHIFT\t\t\t8\nstatic inline uint32_t A6XX_RB_2D_DST_INFO_TILE_MODE(enum a6xx_tile_mode val)\n{\n\treturn ((val) << A6XX_RB_2D_DST_INFO_TILE_MODE__SHIFT) & A6XX_RB_2D_DST_INFO_TILE_MODE__MASK;\n}\n#define A6XX_RB_2D_DST_INFO_COLOR_SWAP__MASK\t\t\t0x00000c00\n#define A6XX_RB_2D_DST_INFO_COLOR_SWAP__SHIFT\t\t\t10\nstatic inline uint32_t A6XX_RB_2D_DST_INFO_COLOR_SWAP(enum a3xx_color_swap val)\n{\n\treturn ((val) << A6XX_RB_2D_DST_INFO_COLOR_SWAP__SHIFT) & A6XX_RB_2D_DST_INFO_COLOR_SWAP__MASK;\n}\n#define A6XX_RB_2D_DST_INFO_FLAGS\t\t\t\t0x00001000\n#define A6XX_RB_2D_DST_INFO_SRGB\t\t\t\t0x00002000\n#define A6XX_RB_2D_DST_INFO_SAMPLES__MASK\t\t\t0x0000c000\n#define A6XX_RB_2D_DST_INFO_SAMPLES__SHIFT\t\t\t14\nstatic inline uint32_t A6XX_RB_2D_DST_INFO_SAMPLES(enum a3xx_msaa_samples val)\n{\n\treturn ((val) << A6XX_RB_2D_DST_INFO_SAMPLES__SHIFT) & A6XX_RB_2D_DST_INFO_SAMPLES__MASK;\n}\n#define A6XX_RB_2D_DST_INFO_FILTER\t\t\t\t0x00010000\n#define A6XX_RB_2D_DST_INFO_UNK17\t\t\t\t0x00020000\n#define A6XX_RB_2D_DST_INFO_SAMPLES_AVERAGE\t\t\t0x00040000\n#define A6XX_RB_2D_DST_INFO_UNK19\t\t\t\t0x00080000\n#define A6XX_RB_2D_DST_INFO_UNK20\t\t\t\t0x00100000\n#define A6XX_RB_2D_DST_INFO_UNK21\t\t\t\t0x00200000\n#define A6XX_RB_2D_DST_INFO_UNK22\t\t\t\t0x00400000\n#define A6XX_RB_2D_DST_INFO_UNK23__MASK\t\t\t\t0x07800000\n#define A6XX_RB_2D_DST_INFO_UNK23__SHIFT\t\t\t23\nstatic inline uint32_t A6XX_RB_2D_DST_INFO_UNK23(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_2D_DST_INFO_UNK23__SHIFT) & A6XX_RB_2D_DST_INFO_UNK23__MASK;\n}\n#define A6XX_RB_2D_DST_INFO_UNK28\t\t\t\t0x10000000\n\n#define REG_A6XX_RB_2D_DST\t\t\t\t\t0x00008c18\n#define A6XX_RB_2D_DST__MASK\t\t\t\t\t0xffffffff\n#define A6XX_RB_2D_DST__SHIFT\t\t\t\t\t0\nstatic inline uint32_t A6XX_RB_2D_DST(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_2D_DST__SHIFT) & A6XX_RB_2D_DST__MASK;\n}\n\n#define REG_A6XX_RB_2D_DST_PITCH\t\t\t\t0x00008c1a\n#define A6XX_RB_2D_DST_PITCH__MASK\t\t\t\t0x0000ffff\n#define A6XX_RB_2D_DST_PITCH__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_RB_2D_DST_PITCH(uint32_t val)\n{\n\treturn ((val >> 6) << A6XX_RB_2D_DST_PITCH__SHIFT) & A6XX_RB_2D_DST_PITCH__MASK;\n}\n\n#define REG_A6XX_RB_2D_DST_PLANE1\t\t\t\t0x00008c1b\n#define A6XX_RB_2D_DST_PLANE1__MASK\t\t\t\t0xffffffff\n#define A6XX_RB_2D_DST_PLANE1__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_RB_2D_DST_PLANE1(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_2D_DST_PLANE1__SHIFT) & A6XX_RB_2D_DST_PLANE1__MASK;\n}\n\n#define REG_A6XX_RB_2D_DST_PLANE_PITCH\t\t\t\t0x00008c1d\n#define A6XX_RB_2D_DST_PLANE_PITCH__MASK\t\t\t0x0000ffff\n#define A6XX_RB_2D_DST_PLANE_PITCH__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_RB_2D_DST_PLANE_PITCH(uint32_t val)\n{\n\treturn ((val >> 6) << A6XX_RB_2D_DST_PLANE_PITCH__SHIFT) & A6XX_RB_2D_DST_PLANE_PITCH__MASK;\n}\n\n#define REG_A6XX_RB_2D_DST_PLANE2\t\t\t\t0x00008c1e\n#define A6XX_RB_2D_DST_PLANE2__MASK\t\t\t\t0xffffffff\n#define A6XX_RB_2D_DST_PLANE2__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_RB_2D_DST_PLANE2(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_2D_DST_PLANE2__SHIFT) & A6XX_RB_2D_DST_PLANE2__MASK;\n}\n\n#define REG_A6XX_RB_2D_DST_FLAGS\t\t\t\t0x00008c20\n#define A6XX_RB_2D_DST_FLAGS__MASK\t\t\t\t0xffffffff\n#define A6XX_RB_2D_DST_FLAGS__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_RB_2D_DST_FLAGS(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_2D_DST_FLAGS__SHIFT) & A6XX_RB_2D_DST_FLAGS__MASK;\n}\n\n#define REG_A6XX_RB_2D_DST_FLAGS_PITCH\t\t\t\t0x00008c22\n#define A6XX_RB_2D_DST_FLAGS_PITCH__MASK\t\t\t0x000000ff\n#define A6XX_RB_2D_DST_FLAGS_PITCH__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_RB_2D_DST_FLAGS_PITCH(uint32_t val)\n{\n\treturn ((val >> 6) << A6XX_RB_2D_DST_FLAGS_PITCH__SHIFT) & A6XX_RB_2D_DST_FLAGS_PITCH__MASK;\n}\n\n#define REG_A6XX_RB_2D_DST_FLAGS_PLANE\t\t\t\t0x00008c23\n#define A6XX_RB_2D_DST_FLAGS_PLANE__MASK\t\t\t0xffffffff\n#define A6XX_RB_2D_DST_FLAGS_PLANE__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_RB_2D_DST_FLAGS_PLANE(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_2D_DST_FLAGS_PLANE__SHIFT) & A6XX_RB_2D_DST_FLAGS_PLANE__MASK;\n}\n\n#define REG_A6XX_RB_2D_DST_FLAGS_PLANE_PITCH\t\t\t0x00008c25\n#define A6XX_RB_2D_DST_FLAGS_PLANE_PITCH__MASK\t\t\t0x000000ff\n#define A6XX_RB_2D_DST_FLAGS_PLANE_PITCH__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_RB_2D_DST_FLAGS_PLANE_PITCH(uint32_t val)\n{\n\treturn ((val >> 6) << A6XX_RB_2D_DST_FLAGS_PLANE_PITCH__SHIFT) & A6XX_RB_2D_DST_FLAGS_PLANE_PITCH__MASK;\n}\n\n#define REG_A6XX_RB_2D_SRC_SOLID_C0\t\t\t\t0x00008c2c\n\n#define REG_A6XX_RB_2D_SRC_SOLID_C1\t\t\t\t0x00008c2d\n\n#define REG_A6XX_RB_2D_SRC_SOLID_C2\t\t\t\t0x00008c2e\n\n#define REG_A6XX_RB_2D_SRC_SOLID_C3\t\t\t\t0x00008c2f\n\n#define REG_A6XX_RB_UNKNOWN_8E01\t\t\t\t0x00008e01\n\n#define REG_A6XX_RB_DBG_ECO_CNTL\t\t\t\t0x00008e04\n\n#define REG_A6XX_RB_ADDR_MODE_CNTL\t\t\t\t0x00008e05\n\n#define REG_A6XX_RB_CCU_CNTL\t\t\t\t\t0x00008e07\n#define A6XX_RB_CCU_CNTL_CONCURRENT_RESOLVE\t\t\t0x00000004\n#define A6XX_RB_CCU_CNTL_DEPTH_OFFSET_HI__MASK\t\t\t0x00000080\n#define A6XX_RB_CCU_CNTL_DEPTH_OFFSET_HI__SHIFT\t\t\t7\nstatic inline uint32_t A6XX_RB_CCU_CNTL_DEPTH_OFFSET_HI(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_CCU_CNTL_DEPTH_OFFSET_HI__SHIFT) & A6XX_RB_CCU_CNTL_DEPTH_OFFSET_HI__MASK;\n}\n#define A6XX_RB_CCU_CNTL_COLOR_OFFSET_HI__MASK\t\t\t0x00000200\n#define A6XX_RB_CCU_CNTL_COLOR_OFFSET_HI__SHIFT\t\t\t9\nstatic inline uint32_t A6XX_RB_CCU_CNTL_COLOR_OFFSET_HI(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_CCU_CNTL_COLOR_OFFSET_HI__SHIFT) & A6XX_RB_CCU_CNTL_COLOR_OFFSET_HI__MASK;\n}\n#define A6XX_RB_CCU_CNTL_DEPTH_OFFSET__MASK\t\t\t0x001ff000\n#define A6XX_RB_CCU_CNTL_DEPTH_OFFSET__SHIFT\t\t\t12\nstatic inline uint32_t A6XX_RB_CCU_CNTL_DEPTH_OFFSET(uint32_t val)\n{\n\treturn ((val >> 12) << A6XX_RB_CCU_CNTL_DEPTH_OFFSET__SHIFT) & A6XX_RB_CCU_CNTL_DEPTH_OFFSET__MASK;\n}\n#define A6XX_RB_CCU_CNTL_GMEM\t\t\t\t\t0x00400000\n#define A6XX_RB_CCU_CNTL_COLOR_OFFSET__MASK\t\t\t0xff800000\n#define A6XX_RB_CCU_CNTL_COLOR_OFFSET__SHIFT\t\t\t23\nstatic inline uint32_t A6XX_RB_CCU_CNTL_COLOR_OFFSET(uint32_t val)\n{\n\treturn ((val >> 12) << A6XX_RB_CCU_CNTL_COLOR_OFFSET__SHIFT) & A6XX_RB_CCU_CNTL_COLOR_OFFSET__MASK;\n}\n\n#define REG_A6XX_RB_NC_MODE_CNTL\t\t\t\t0x00008e08\n#define A6XX_RB_NC_MODE_CNTL_MODE\t\t\t\t0x00000001\n#define A6XX_RB_NC_MODE_CNTL_LOWER_BIT__MASK\t\t\t0x00000006\n#define A6XX_RB_NC_MODE_CNTL_LOWER_BIT__SHIFT\t\t\t1\nstatic inline uint32_t A6XX_RB_NC_MODE_CNTL_LOWER_BIT(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_NC_MODE_CNTL_LOWER_BIT__SHIFT) & A6XX_RB_NC_MODE_CNTL_LOWER_BIT__MASK;\n}\n#define A6XX_RB_NC_MODE_CNTL_MIN_ACCESS_LENGTH\t\t\t0x00000008\n#define A6XX_RB_NC_MODE_CNTL_AMSBC\t\t\t\t0x00000010\n#define A6XX_RB_NC_MODE_CNTL_UPPER_BIT__MASK\t\t\t0x00000400\n#define A6XX_RB_NC_MODE_CNTL_UPPER_BIT__SHIFT\t\t\t10\nstatic inline uint32_t A6XX_RB_NC_MODE_CNTL_UPPER_BIT(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_NC_MODE_CNTL_UPPER_BIT__SHIFT) & A6XX_RB_NC_MODE_CNTL_UPPER_BIT__MASK;\n}\n#define A6XX_RB_NC_MODE_CNTL_RGB565_PREDICATOR\t\t\t0x00000800\n#define A6XX_RB_NC_MODE_CNTL_UNK12__MASK\t\t\t0x00003000\n#define A6XX_RB_NC_MODE_CNTL_UNK12__SHIFT\t\t\t12\nstatic inline uint32_t A6XX_RB_NC_MODE_CNTL_UNK12(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_NC_MODE_CNTL_UNK12__SHIFT) & A6XX_RB_NC_MODE_CNTL_UNK12__MASK;\n}\n\nstatic inline uint32_t REG_A6XX_RB_PERFCTR_RB_SEL(uint32_t i0) { return 0x00008e10 + 0x1*i0; }\n\nstatic inline uint32_t REG_A6XX_RB_PERFCTR_CCU_SEL(uint32_t i0) { return 0x00008e18 + 0x1*i0; }\n\n#define REG_A6XX_RB_UNKNOWN_8E28\t\t\t\t0x00008e28\n\nstatic inline uint32_t REG_A6XX_RB_PERFCTR_CMP_SEL(uint32_t i0) { return 0x00008e2c + 0x1*i0; }\n\nstatic inline uint32_t REG_A7XX_RB_PERFCTR_UFC_SEL(uint32_t i0) { return 0x00008e30 + 0x1*i0; }\n\n#define REG_A6XX_RB_RB_SUB_BLOCK_SEL_CNTL_HOST\t\t\t0x00008e3b\n\n#define REG_A6XX_RB_RB_SUB_BLOCK_SEL_CNTL_CD\t\t\t0x00008e3d\n\n#define REG_A6XX_RB_CONTEXT_SWITCH_GMEM_SAVE_RESTORE\t\t0x00008e50\n\n#define REG_A6XX_RB_UNKNOWN_8E51\t\t\t\t0x00008e51\n#define A6XX_RB_UNKNOWN_8E51__MASK\t\t\t\t0xffffffff\n#define A6XX_RB_UNKNOWN_8E51__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_RB_UNKNOWN_8E51(uint32_t val)\n{\n\treturn ((val) << A6XX_RB_UNKNOWN_8E51__SHIFT) & A6XX_RB_UNKNOWN_8E51__MASK;\n}\n\n#define REG_A6XX_VPC_GS_PARAM\t\t\t\t\t0x00009100\n#define A6XX_VPC_GS_PARAM_LINELENGTHLOC__MASK\t\t\t0x000000ff\n#define A6XX_VPC_GS_PARAM_LINELENGTHLOC__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_VPC_GS_PARAM_LINELENGTHLOC(uint32_t val)\n{\n\treturn ((val) << A6XX_VPC_GS_PARAM_LINELENGTHLOC__SHIFT) & A6XX_VPC_GS_PARAM_LINELENGTHLOC__MASK;\n}\n\n#define REG_A6XX_VPC_VS_CLIP_CNTL\t\t\t\t0x00009101\n#define A6XX_VPC_VS_CLIP_CNTL_CLIP_MASK__MASK\t\t\t0x000000ff\n#define A6XX_VPC_VS_CLIP_CNTL_CLIP_MASK__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_VPC_VS_CLIP_CNTL_CLIP_MASK(uint32_t val)\n{\n\treturn ((val) << A6XX_VPC_VS_CLIP_CNTL_CLIP_MASK__SHIFT) & A6XX_VPC_VS_CLIP_CNTL_CLIP_MASK__MASK;\n}\n#define A6XX_VPC_VS_CLIP_CNTL_CLIP_DIST_03_LOC__MASK\t\t0x0000ff00\n#define A6XX_VPC_VS_CLIP_CNTL_CLIP_DIST_03_LOC__SHIFT\t\t8\nstatic inline uint32_t A6XX_VPC_VS_CLIP_CNTL_CLIP_DIST_03_LOC(uint32_t val)\n{\n\treturn ((val) << A6XX_VPC_VS_CLIP_CNTL_CLIP_DIST_03_LOC__SHIFT) & A6XX_VPC_VS_CLIP_CNTL_CLIP_DIST_03_LOC__MASK;\n}\n#define A6XX_VPC_VS_CLIP_CNTL_CLIP_DIST_47_LOC__MASK\t\t0x00ff0000\n#define A6XX_VPC_VS_CLIP_CNTL_CLIP_DIST_47_LOC__SHIFT\t\t16\nstatic inline uint32_t A6XX_VPC_VS_CLIP_CNTL_CLIP_DIST_47_LOC(uint32_t val)\n{\n\treturn ((val) << A6XX_VPC_VS_CLIP_CNTL_CLIP_DIST_47_LOC__SHIFT) & A6XX_VPC_VS_CLIP_CNTL_CLIP_DIST_47_LOC__MASK;\n}\n\n#define REG_A6XX_VPC_GS_CLIP_CNTL\t\t\t\t0x00009102\n#define A6XX_VPC_GS_CLIP_CNTL_CLIP_MASK__MASK\t\t\t0x000000ff\n#define A6XX_VPC_GS_CLIP_CNTL_CLIP_MASK__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_VPC_GS_CLIP_CNTL_CLIP_MASK(uint32_t val)\n{\n\treturn ((val) << A6XX_VPC_GS_CLIP_CNTL_CLIP_MASK__SHIFT) & A6XX_VPC_GS_CLIP_CNTL_CLIP_MASK__MASK;\n}\n#define A6XX_VPC_GS_CLIP_CNTL_CLIP_DIST_03_LOC__MASK\t\t0x0000ff00\n#define A6XX_VPC_GS_CLIP_CNTL_CLIP_DIST_03_LOC__SHIFT\t\t8\nstatic inline uint32_t A6XX_VPC_GS_CLIP_CNTL_CLIP_DIST_03_LOC(uint32_t val)\n{\n\treturn ((val) << A6XX_VPC_GS_CLIP_CNTL_CLIP_DIST_03_LOC__SHIFT) & A6XX_VPC_GS_CLIP_CNTL_CLIP_DIST_03_LOC__MASK;\n}\n#define A6XX_VPC_GS_CLIP_CNTL_CLIP_DIST_47_LOC__MASK\t\t0x00ff0000\n#define A6XX_VPC_GS_CLIP_CNTL_CLIP_DIST_47_LOC__SHIFT\t\t16\nstatic inline uint32_t A6XX_VPC_GS_CLIP_CNTL_CLIP_DIST_47_LOC(uint32_t val)\n{\n\treturn ((val) << A6XX_VPC_GS_CLIP_CNTL_CLIP_DIST_47_LOC__SHIFT) & A6XX_VPC_GS_CLIP_CNTL_CLIP_DIST_47_LOC__MASK;\n}\n\n#define REG_A6XX_VPC_DS_CLIP_CNTL\t\t\t\t0x00009103\n#define A6XX_VPC_DS_CLIP_CNTL_CLIP_MASK__MASK\t\t\t0x000000ff\n#define A6XX_VPC_DS_CLIP_CNTL_CLIP_MASK__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_VPC_DS_CLIP_CNTL_CLIP_MASK(uint32_t val)\n{\n\treturn ((val) << A6XX_VPC_DS_CLIP_CNTL_CLIP_MASK__SHIFT) & A6XX_VPC_DS_CLIP_CNTL_CLIP_MASK__MASK;\n}\n#define A6XX_VPC_DS_CLIP_CNTL_CLIP_DIST_03_LOC__MASK\t\t0x0000ff00\n#define A6XX_VPC_DS_CLIP_CNTL_CLIP_DIST_03_LOC__SHIFT\t\t8\nstatic inline uint32_t A6XX_VPC_DS_CLIP_CNTL_CLIP_DIST_03_LOC(uint32_t val)\n{\n\treturn ((val) << A6XX_VPC_DS_CLIP_CNTL_CLIP_DIST_03_LOC__SHIFT) & A6XX_VPC_DS_CLIP_CNTL_CLIP_DIST_03_LOC__MASK;\n}\n#define A6XX_VPC_DS_CLIP_CNTL_CLIP_DIST_47_LOC__MASK\t\t0x00ff0000\n#define A6XX_VPC_DS_CLIP_CNTL_CLIP_DIST_47_LOC__SHIFT\t\t16\nstatic inline uint32_t A6XX_VPC_DS_CLIP_CNTL_CLIP_DIST_47_LOC(uint32_t val)\n{\n\treturn ((val) << A6XX_VPC_DS_CLIP_CNTL_CLIP_DIST_47_LOC__SHIFT) & A6XX_VPC_DS_CLIP_CNTL_CLIP_DIST_47_LOC__MASK;\n}\n\n#define REG_A6XX_VPC_VS_LAYER_CNTL\t\t\t\t0x00009104\n#define A6XX_VPC_VS_LAYER_CNTL_LAYERLOC__MASK\t\t\t0x000000ff\n#define A6XX_VPC_VS_LAYER_CNTL_LAYERLOC__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_VPC_VS_LAYER_CNTL_LAYERLOC(uint32_t val)\n{\n\treturn ((val) << A6XX_VPC_VS_LAYER_CNTL_LAYERLOC__SHIFT) & A6XX_VPC_VS_LAYER_CNTL_LAYERLOC__MASK;\n}\n#define A6XX_VPC_VS_LAYER_CNTL_VIEWLOC__MASK\t\t\t0x0000ff00\n#define A6XX_VPC_VS_LAYER_CNTL_VIEWLOC__SHIFT\t\t\t8\nstatic inline uint32_t A6XX_VPC_VS_LAYER_CNTL_VIEWLOC(uint32_t val)\n{\n\treturn ((val) << A6XX_VPC_VS_LAYER_CNTL_VIEWLOC__SHIFT) & A6XX_VPC_VS_LAYER_CNTL_VIEWLOC__MASK;\n}\n\n#define REG_A6XX_VPC_GS_LAYER_CNTL\t\t\t\t0x00009105\n#define A6XX_VPC_GS_LAYER_CNTL_LAYERLOC__MASK\t\t\t0x000000ff\n#define A6XX_VPC_GS_LAYER_CNTL_LAYERLOC__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_VPC_GS_LAYER_CNTL_LAYERLOC(uint32_t val)\n{\n\treturn ((val) << A6XX_VPC_GS_LAYER_CNTL_LAYERLOC__SHIFT) & A6XX_VPC_GS_LAYER_CNTL_LAYERLOC__MASK;\n}\n#define A6XX_VPC_GS_LAYER_CNTL_VIEWLOC__MASK\t\t\t0x0000ff00\n#define A6XX_VPC_GS_LAYER_CNTL_VIEWLOC__SHIFT\t\t\t8\nstatic inline uint32_t A6XX_VPC_GS_LAYER_CNTL_VIEWLOC(uint32_t val)\n{\n\treturn ((val) << A6XX_VPC_GS_LAYER_CNTL_VIEWLOC__SHIFT) & A6XX_VPC_GS_LAYER_CNTL_VIEWLOC__MASK;\n}\n\n#define REG_A6XX_VPC_DS_LAYER_CNTL\t\t\t\t0x00009106\n#define A6XX_VPC_DS_LAYER_CNTL_LAYERLOC__MASK\t\t\t0x000000ff\n#define A6XX_VPC_DS_LAYER_CNTL_LAYERLOC__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_VPC_DS_LAYER_CNTL_LAYERLOC(uint32_t val)\n{\n\treturn ((val) << A6XX_VPC_DS_LAYER_CNTL_LAYERLOC__SHIFT) & A6XX_VPC_DS_LAYER_CNTL_LAYERLOC__MASK;\n}\n#define A6XX_VPC_DS_LAYER_CNTL_VIEWLOC__MASK\t\t\t0x0000ff00\n#define A6XX_VPC_DS_LAYER_CNTL_VIEWLOC__SHIFT\t\t\t8\nstatic inline uint32_t A6XX_VPC_DS_LAYER_CNTL_VIEWLOC(uint32_t val)\n{\n\treturn ((val) << A6XX_VPC_DS_LAYER_CNTL_VIEWLOC__SHIFT) & A6XX_VPC_DS_LAYER_CNTL_VIEWLOC__MASK;\n}\n\n#define REG_A6XX_VPC_UNKNOWN_9107\t\t\t\t0x00009107\n#define A6XX_VPC_UNKNOWN_9107_RASTER_DISCARD\t\t\t0x00000001\n#define A6XX_VPC_UNKNOWN_9107_UNK2\t\t\t\t0x00000004\n\n#define REG_A6XX_VPC_POLYGON_MODE\t\t\t\t0x00009108\n#define A6XX_VPC_POLYGON_MODE_MODE__MASK\t\t\t0x00000003\n#define A6XX_VPC_POLYGON_MODE_MODE__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_VPC_POLYGON_MODE_MODE(enum a6xx_polygon_mode val)\n{\n\treturn ((val) << A6XX_VPC_POLYGON_MODE_MODE__SHIFT) & A6XX_VPC_POLYGON_MODE_MODE__MASK;\n}\n\nstatic inline uint32_t REG_A6XX_VPC_VARYING_INTERP(uint32_t i0) { return 0x00009200 + 0x1*i0; }\n\nstatic inline uint32_t REG_A6XX_VPC_VARYING_INTERP_MODE(uint32_t i0) { return 0x00009200 + 0x1*i0; }\n\nstatic inline uint32_t REG_A6XX_VPC_VARYING_PS_REPL(uint32_t i0) { return 0x00009208 + 0x1*i0; }\n\nstatic inline uint32_t REG_A6XX_VPC_VARYING_PS_REPL_MODE(uint32_t i0) { return 0x00009208 + 0x1*i0; }\n\n#define REG_A6XX_VPC_UNKNOWN_9210\t\t\t\t0x00009210\n\n#define REG_A6XX_VPC_UNKNOWN_9211\t\t\t\t0x00009211\n\nstatic inline uint32_t REG_A6XX_VPC_VAR(uint32_t i0) { return 0x00009212 + 0x1*i0; }\n\nstatic inline uint32_t REG_A6XX_VPC_VAR_DISABLE(uint32_t i0) { return 0x00009212 + 0x1*i0; }\n\n#define REG_A6XX_VPC_SO_CNTL\t\t\t\t\t0x00009216\n#define A6XX_VPC_SO_CNTL_ADDR__MASK\t\t\t\t0x000000ff\n#define A6XX_VPC_SO_CNTL_ADDR__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_VPC_SO_CNTL_ADDR(uint32_t val)\n{\n\treturn ((val) << A6XX_VPC_SO_CNTL_ADDR__SHIFT) & A6XX_VPC_SO_CNTL_ADDR__MASK;\n}\n#define A6XX_VPC_SO_CNTL_RESET\t\t\t\t\t0x00010000\n\n#define REG_A6XX_VPC_SO_PROG\t\t\t\t\t0x00009217\n#define A6XX_VPC_SO_PROG_A_BUF__MASK\t\t\t\t0x00000003\n#define A6XX_VPC_SO_PROG_A_BUF__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_VPC_SO_PROG_A_BUF(uint32_t val)\n{\n\treturn ((val) << A6XX_VPC_SO_PROG_A_BUF__SHIFT) & A6XX_VPC_SO_PROG_A_BUF__MASK;\n}\n#define A6XX_VPC_SO_PROG_A_OFF__MASK\t\t\t\t0x000007fc\n#define A6XX_VPC_SO_PROG_A_OFF__SHIFT\t\t\t\t2\nstatic inline uint32_t A6XX_VPC_SO_PROG_A_OFF(uint32_t val)\n{\n\treturn ((val >> 2) << A6XX_VPC_SO_PROG_A_OFF__SHIFT) & A6XX_VPC_SO_PROG_A_OFF__MASK;\n}\n#define A6XX_VPC_SO_PROG_A_EN\t\t\t\t\t0x00000800\n#define A6XX_VPC_SO_PROG_B_BUF__MASK\t\t\t\t0x00003000\n#define A6XX_VPC_SO_PROG_B_BUF__SHIFT\t\t\t\t12\nstatic inline uint32_t A6XX_VPC_SO_PROG_B_BUF(uint32_t val)\n{\n\treturn ((val) << A6XX_VPC_SO_PROG_B_BUF__SHIFT) & A6XX_VPC_SO_PROG_B_BUF__MASK;\n}\n#define A6XX_VPC_SO_PROG_B_OFF__MASK\t\t\t\t0x007fc000\n#define A6XX_VPC_SO_PROG_B_OFF__SHIFT\t\t\t\t14\nstatic inline uint32_t A6XX_VPC_SO_PROG_B_OFF(uint32_t val)\n{\n\treturn ((val >> 2) << A6XX_VPC_SO_PROG_B_OFF__SHIFT) & A6XX_VPC_SO_PROG_B_OFF__MASK;\n}\n#define A6XX_VPC_SO_PROG_B_EN\t\t\t\t\t0x00800000\n\n#define REG_A6XX_VPC_SO_STREAM_COUNTS\t\t\t\t0x00009218\n#define A6XX_VPC_SO_STREAM_COUNTS__MASK\t\t\t\t0xffffffff\n#define A6XX_VPC_SO_STREAM_COUNTS__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_VPC_SO_STREAM_COUNTS(uint32_t val)\n{\n\treturn ((val) << A6XX_VPC_SO_STREAM_COUNTS__SHIFT) & A6XX_VPC_SO_STREAM_COUNTS__MASK;\n}\n\nstatic inline uint32_t REG_A6XX_VPC_SO(uint32_t i0) { return 0x0000921a + 0x7*i0; }\n\nstatic inline uint32_t REG_A6XX_VPC_SO_BUFFER_BASE(uint32_t i0) { return 0x0000921a + 0x7*i0; }\n#define A6XX_VPC_SO_BUFFER_BASE__MASK\t\t\t\t0xffffffff\n#define A6XX_VPC_SO_BUFFER_BASE__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_VPC_SO_BUFFER_BASE(uint32_t val)\n{\n\treturn ((val) << A6XX_VPC_SO_BUFFER_BASE__SHIFT) & A6XX_VPC_SO_BUFFER_BASE__MASK;\n}\n\nstatic inline uint32_t REG_A6XX_VPC_SO_BUFFER_SIZE(uint32_t i0) { return 0x0000921c + 0x7*i0; }\n#define A6XX_VPC_SO_BUFFER_SIZE__MASK\t\t\t\t0xfffffffc\n#define A6XX_VPC_SO_BUFFER_SIZE__SHIFT\t\t\t\t2\nstatic inline uint32_t A6XX_VPC_SO_BUFFER_SIZE(uint32_t val)\n{\n\treturn ((val >> 2) << A6XX_VPC_SO_BUFFER_SIZE__SHIFT) & A6XX_VPC_SO_BUFFER_SIZE__MASK;\n}\n\nstatic inline uint32_t REG_A6XX_VPC_SO_BUFFER_STRIDE(uint32_t i0) { return 0x0000921d + 0x7*i0; }\n#define A6XX_VPC_SO_BUFFER_STRIDE__MASK\t\t\t\t0x000003ff\n#define A6XX_VPC_SO_BUFFER_STRIDE__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_VPC_SO_BUFFER_STRIDE(uint32_t val)\n{\n\treturn ((val >> 2) << A6XX_VPC_SO_BUFFER_STRIDE__SHIFT) & A6XX_VPC_SO_BUFFER_STRIDE__MASK;\n}\n\nstatic inline uint32_t REG_A6XX_VPC_SO_BUFFER_OFFSET(uint32_t i0) { return 0x0000921e + 0x7*i0; }\n#define A6XX_VPC_SO_BUFFER_OFFSET__MASK\t\t\t\t0xfffffffc\n#define A6XX_VPC_SO_BUFFER_OFFSET__SHIFT\t\t\t2\nstatic inline uint32_t A6XX_VPC_SO_BUFFER_OFFSET(uint32_t val)\n{\n\treturn ((val >> 2) << A6XX_VPC_SO_BUFFER_OFFSET__SHIFT) & A6XX_VPC_SO_BUFFER_OFFSET__MASK;\n}\n\nstatic inline uint32_t REG_A6XX_VPC_SO_FLUSH_BASE(uint32_t i0) { return 0x0000921f + 0x7*i0; }\n#define A6XX_VPC_SO_FLUSH_BASE__MASK\t\t\t\t0xffffffff\n#define A6XX_VPC_SO_FLUSH_BASE__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_VPC_SO_FLUSH_BASE(uint32_t val)\n{\n\treturn ((val) << A6XX_VPC_SO_FLUSH_BASE__SHIFT) & A6XX_VPC_SO_FLUSH_BASE__MASK;\n}\n\n#define REG_A6XX_VPC_POINT_COORD_INVERT\t\t\t\t0x00009236\n#define A6XX_VPC_POINT_COORD_INVERT_INVERT\t\t\t0x00000001\n\n#define REG_A6XX_VPC_UNKNOWN_9300\t\t\t\t0x00009300\n\n#define REG_A6XX_VPC_VS_PACK\t\t\t\t\t0x00009301\n#define A6XX_VPC_VS_PACK_STRIDE_IN_VPC__MASK\t\t\t0x000000ff\n#define A6XX_VPC_VS_PACK_STRIDE_IN_VPC__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_VPC_VS_PACK_STRIDE_IN_VPC(uint32_t val)\n{\n\treturn ((val) << A6XX_VPC_VS_PACK_STRIDE_IN_VPC__SHIFT) & A6XX_VPC_VS_PACK_STRIDE_IN_VPC__MASK;\n}\n#define A6XX_VPC_VS_PACK_POSITIONLOC__MASK\t\t\t0x0000ff00\n#define A6XX_VPC_VS_PACK_POSITIONLOC__SHIFT\t\t\t8\nstatic inline uint32_t A6XX_VPC_VS_PACK_POSITIONLOC(uint32_t val)\n{\n\treturn ((val) << A6XX_VPC_VS_PACK_POSITIONLOC__SHIFT) & A6XX_VPC_VS_PACK_POSITIONLOC__MASK;\n}\n#define A6XX_VPC_VS_PACK_PSIZELOC__MASK\t\t\t\t0x00ff0000\n#define A6XX_VPC_VS_PACK_PSIZELOC__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_VPC_VS_PACK_PSIZELOC(uint32_t val)\n{\n\treturn ((val) << A6XX_VPC_VS_PACK_PSIZELOC__SHIFT) & A6XX_VPC_VS_PACK_PSIZELOC__MASK;\n}\n#define A6XX_VPC_VS_PACK_EXTRAPOS__MASK\t\t\t\t0x0f000000\n#define A6XX_VPC_VS_PACK_EXTRAPOS__SHIFT\t\t\t24\nstatic inline uint32_t A6XX_VPC_VS_PACK_EXTRAPOS(uint32_t val)\n{\n\treturn ((val) << A6XX_VPC_VS_PACK_EXTRAPOS__SHIFT) & A6XX_VPC_VS_PACK_EXTRAPOS__MASK;\n}\n\n#define REG_A6XX_VPC_GS_PACK\t\t\t\t\t0x00009302\n#define A6XX_VPC_GS_PACK_STRIDE_IN_VPC__MASK\t\t\t0x000000ff\n#define A6XX_VPC_GS_PACK_STRIDE_IN_VPC__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_VPC_GS_PACK_STRIDE_IN_VPC(uint32_t val)\n{\n\treturn ((val) << A6XX_VPC_GS_PACK_STRIDE_IN_VPC__SHIFT) & A6XX_VPC_GS_PACK_STRIDE_IN_VPC__MASK;\n}\n#define A6XX_VPC_GS_PACK_POSITIONLOC__MASK\t\t\t0x0000ff00\n#define A6XX_VPC_GS_PACK_POSITIONLOC__SHIFT\t\t\t8\nstatic inline uint32_t A6XX_VPC_GS_PACK_POSITIONLOC(uint32_t val)\n{\n\treturn ((val) << A6XX_VPC_GS_PACK_POSITIONLOC__SHIFT) & A6XX_VPC_GS_PACK_POSITIONLOC__MASK;\n}\n#define A6XX_VPC_GS_PACK_PSIZELOC__MASK\t\t\t\t0x00ff0000\n#define A6XX_VPC_GS_PACK_PSIZELOC__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_VPC_GS_PACK_PSIZELOC(uint32_t val)\n{\n\treturn ((val) << A6XX_VPC_GS_PACK_PSIZELOC__SHIFT) & A6XX_VPC_GS_PACK_PSIZELOC__MASK;\n}\n#define A6XX_VPC_GS_PACK_EXTRAPOS__MASK\t\t\t\t0x0f000000\n#define A6XX_VPC_GS_PACK_EXTRAPOS__SHIFT\t\t\t24\nstatic inline uint32_t A6XX_VPC_GS_PACK_EXTRAPOS(uint32_t val)\n{\n\treturn ((val) << A6XX_VPC_GS_PACK_EXTRAPOS__SHIFT) & A6XX_VPC_GS_PACK_EXTRAPOS__MASK;\n}\n\n#define REG_A6XX_VPC_DS_PACK\t\t\t\t\t0x00009303\n#define A6XX_VPC_DS_PACK_STRIDE_IN_VPC__MASK\t\t\t0x000000ff\n#define A6XX_VPC_DS_PACK_STRIDE_IN_VPC__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_VPC_DS_PACK_STRIDE_IN_VPC(uint32_t val)\n{\n\treturn ((val) << A6XX_VPC_DS_PACK_STRIDE_IN_VPC__SHIFT) & A6XX_VPC_DS_PACK_STRIDE_IN_VPC__MASK;\n}\n#define A6XX_VPC_DS_PACK_POSITIONLOC__MASK\t\t\t0x0000ff00\n#define A6XX_VPC_DS_PACK_POSITIONLOC__SHIFT\t\t\t8\nstatic inline uint32_t A6XX_VPC_DS_PACK_POSITIONLOC(uint32_t val)\n{\n\treturn ((val) << A6XX_VPC_DS_PACK_POSITIONLOC__SHIFT) & A6XX_VPC_DS_PACK_POSITIONLOC__MASK;\n}\n#define A6XX_VPC_DS_PACK_PSIZELOC__MASK\t\t\t\t0x00ff0000\n#define A6XX_VPC_DS_PACK_PSIZELOC__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_VPC_DS_PACK_PSIZELOC(uint32_t val)\n{\n\treturn ((val) << A6XX_VPC_DS_PACK_PSIZELOC__SHIFT) & A6XX_VPC_DS_PACK_PSIZELOC__MASK;\n}\n#define A6XX_VPC_DS_PACK_EXTRAPOS__MASK\t\t\t\t0x0f000000\n#define A6XX_VPC_DS_PACK_EXTRAPOS__SHIFT\t\t\t24\nstatic inline uint32_t A6XX_VPC_DS_PACK_EXTRAPOS(uint32_t val)\n{\n\treturn ((val) << A6XX_VPC_DS_PACK_EXTRAPOS__SHIFT) & A6XX_VPC_DS_PACK_EXTRAPOS__MASK;\n}\n\n#define REG_A6XX_VPC_CNTL_0\t\t\t\t\t0x00009304\n#define A6XX_VPC_CNTL_0_NUMNONPOSVAR__MASK\t\t\t0x000000ff\n#define A6XX_VPC_CNTL_0_NUMNONPOSVAR__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_VPC_CNTL_0_NUMNONPOSVAR(uint32_t val)\n{\n\treturn ((val) << A6XX_VPC_CNTL_0_NUMNONPOSVAR__SHIFT) & A6XX_VPC_CNTL_0_NUMNONPOSVAR__MASK;\n}\n#define A6XX_VPC_CNTL_0_PRIMIDLOC__MASK\t\t\t\t0x0000ff00\n#define A6XX_VPC_CNTL_0_PRIMIDLOC__SHIFT\t\t\t8\nstatic inline uint32_t A6XX_VPC_CNTL_0_PRIMIDLOC(uint32_t val)\n{\n\treturn ((val) << A6XX_VPC_CNTL_0_PRIMIDLOC__SHIFT) & A6XX_VPC_CNTL_0_PRIMIDLOC__MASK;\n}\n#define A6XX_VPC_CNTL_0_VARYING\t\t\t\t\t0x00010000\n#define A6XX_VPC_CNTL_0_VIEWIDLOC__MASK\t\t\t\t0xff000000\n#define A6XX_VPC_CNTL_0_VIEWIDLOC__SHIFT\t\t\t24\nstatic inline uint32_t A6XX_VPC_CNTL_0_VIEWIDLOC(uint32_t val)\n{\n\treturn ((val) << A6XX_VPC_CNTL_0_VIEWIDLOC__SHIFT) & A6XX_VPC_CNTL_0_VIEWIDLOC__MASK;\n}\n\n#define REG_A6XX_VPC_SO_STREAM_CNTL\t\t\t\t0x00009305\n#define A6XX_VPC_SO_STREAM_CNTL_BUF0_STREAM__MASK\t\t0x00000007\n#define A6XX_VPC_SO_STREAM_CNTL_BUF0_STREAM__SHIFT\t\t0\nstatic inline uint32_t A6XX_VPC_SO_STREAM_CNTL_BUF0_STREAM(uint32_t val)\n{\n\treturn ((val) << A6XX_VPC_SO_STREAM_CNTL_BUF0_STREAM__SHIFT) & A6XX_VPC_SO_STREAM_CNTL_BUF0_STREAM__MASK;\n}\n#define A6XX_VPC_SO_STREAM_CNTL_BUF1_STREAM__MASK\t\t0x00000038\n#define A6XX_VPC_SO_STREAM_CNTL_BUF1_STREAM__SHIFT\t\t3\nstatic inline uint32_t A6XX_VPC_SO_STREAM_CNTL_BUF1_STREAM(uint32_t val)\n{\n\treturn ((val) << A6XX_VPC_SO_STREAM_CNTL_BUF1_STREAM__SHIFT) & A6XX_VPC_SO_STREAM_CNTL_BUF1_STREAM__MASK;\n}\n#define A6XX_VPC_SO_STREAM_CNTL_BUF2_STREAM__MASK\t\t0x000001c0\n#define A6XX_VPC_SO_STREAM_CNTL_BUF2_STREAM__SHIFT\t\t6\nstatic inline uint32_t A6XX_VPC_SO_STREAM_CNTL_BUF2_STREAM(uint32_t val)\n{\n\treturn ((val) << A6XX_VPC_SO_STREAM_CNTL_BUF2_STREAM__SHIFT) & A6XX_VPC_SO_STREAM_CNTL_BUF2_STREAM__MASK;\n}\n#define A6XX_VPC_SO_STREAM_CNTL_BUF3_STREAM__MASK\t\t0x00000e00\n#define A6XX_VPC_SO_STREAM_CNTL_BUF3_STREAM__SHIFT\t\t9\nstatic inline uint32_t A6XX_VPC_SO_STREAM_CNTL_BUF3_STREAM(uint32_t val)\n{\n\treturn ((val) << A6XX_VPC_SO_STREAM_CNTL_BUF3_STREAM__SHIFT) & A6XX_VPC_SO_STREAM_CNTL_BUF3_STREAM__MASK;\n}\n#define A6XX_VPC_SO_STREAM_CNTL_STREAM_ENABLE__MASK\t\t0x00078000\n#define A6XX_VPC_SO_STREAM_CNTL_STREAM_ENABLE__SHIFT\t\t15\nstatic inline uint32_t A6XX_VPC_SO_STREAM_CNTL_STREAM_ENABLE(uint32_t val)\n{\n\treturn ((val) << A6XX_VPC_SO_STREAM_CNTL_STREAM_ENABLE__SHIFT) & A6XX_VPC_SO_STREAM_CNTL_STREAM_ENABLE__MASK;\n}\n\n#define REG_A6XX_VPC_SO_DISABLE\t\t\t\t\t0x00009306\n#define A6XX_VPC_SO_DISABLE_DISABLE\t\t\t\t0x00000001\n\n#define REG_A6XX_VPC_DBG_ECO_CNTL\t\t\t\t0x00009600\n\n#define REG_A6XX_VPC_ADDR_MODE_CNTL\t\t\t\t0x00009601\n\n#define REG_A6XX_VPC_UNKNOWN_9602\t\t\t\t0x00009602\n\n#define REG_A6XX_VPC_UNKNOWN_9603\t\t\t\t0x00009603\n\nstatic inline uint32_t REG_A6XX_VPC_PERFCTR_VPC_SEL(uint32_t i0) { return 0x00009604 + 0x1*i0; }\n\nstatic inline uint32_t REG_A7XX_VPC_PERFCTR_VPC_SEL(uint32_t i0) { return 0x0000960b + 0x1*i0; }\n\n#define REG_A6XX_PC_TESS_NUM_VERTEX\t\t\t\t0x00009800\n\n#define REG_A6XX_PC_HS_INPUT_SIZE\t\t\t\t0x00009801\n#define A6XX_PC_HS_INPUT_SIZE_SIZE__MASK\t\t\t0x000007ff\n#define A6XX_PC_HS_INPUT_SIZE_SIZE__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_PC_HS_INPUT_SIZE_SIZE(uint32_t val)\n{\n\treturn ((val) << A6XX_PC_HS_INPUT_SIZE_SIZE__SHIFT) & A6XX_PC_HS_INPUT_SIZE_SIZE__MASK;\n}\n#define A6XX_PC_HS_INPUT_SIZE_UNK13__MASK\t\t\t0x00002000\n#define A6XX_PC_HS_INPUT_SIZE_UNK13__SHIFT\t\t\t13\nstatic inline uint32_t A6XX_PC_HS_INPUT_SIZE_UNK13(uint32_t val)\n{\n\treturn ((val) << A6XX_PC_HS_INPUT_SIZE_UNK13__SHIFT) & A6XX_PC_HS_INPUT_SIZE_UNK13__MASK;\n}\n\n#define REG_A6XX_PC_TESS_CNTL\t\t\t\t\t0x00009802\n#define A6XX_PC_TESS_CNTL_SPACING__MASK\t\t\t\t0x00000003\n#define A6XX_PC_TESS_CNTL_SPACING__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_PC_TESS_CNTL_SPACING(enum a6xx_tess_spacing val)\n{\n\treturn ((val) << A6XX_PC_TESS_CNTL_SPACING__SHIFT) & A6XX_PC_TESS_CNTL_SPACING__MASK;\n}\n#define A6XX_PC_TESS_CNTL_OUTPUT__MASK\t\t\t\t0x0000000c\n#define A6XX_PC_TESS_CNTL_OUTPUT__SHIFT\t\t\t\t2\nstatic inline uint32_t A6XX_PC_TESS_CNTL_OUTPUT(enum a6xx_tess_output val)\n{\n\treturn ((val) << A6XX_PC_TESS_CNTL_OUTPUT__SHIFT) & A6XX_PC_TESS_CNTL_OUTPUT__MASK;\n}\n\n#define REG_A6XX_PC_RESTART_INDEX\t\t\t\t0x00009803\n\n#define REG_A6XX_PC_MODE_CNTL\t\t\t\t\t0x00009804\n\n#define REG_A6XX_PC_POWER_CNTL\t\t\t\t\t0x00009805\n\n#define REG_A6XX_PC_PRIMID_PASSTHRU\t\t\t\t0x00009806\n\n#define REG_A6XX_PC_SO_STREAM_CNTL\t\t\t\t0x00009808\n#define A6XX_PC_SO_STREAM_CNTL_STREAM_ENABLE__MASK\t\t0x00078000\n#define A6XX_PC_SO_STREAM_CNTL_STREAM_ENABLE__SHIFT\t\t15\nstatic inline uint32_t A6XX_PC_SO_STREAM_CNTL_STREAM_ENABLE(uint32_t val)\n{\n\treturn ((val) << A6XX_PC_SO_STREAM_CNTL_STREAM_ENABLE__SHIFT) & A6XX_PC_SO_STREAM_CNTL_STREAM_ENABLE__MASK;\n}\n\n#define REG_A6XX_PC_DGEN_SU_CONSERVATIVE_RAS_CNTL\t\t0x0000980a\n#define A6XX_PC_DGEN_SU_CONSERVATIVE_RAS_CNTL_CONSERVATIVERASEN\t0x00000001\n\n#define REG_A6XX_PC_DRAW_CMD\t\t\t\t\t0x00009840\n#define A6XX_PC_DRAW_CMD_STATE_ID__MASK\t\t\t\t0x000000ff\n#define A6XX_PC_DRAW_CMD_STATE_ID__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_PC_DRAW_CMD_STATE_ID(uint32_t val)\n{\n\treturn ((val) << A6XX_PC_DRAW_CMD_STATE_ID__SHIFT) & A6XX_PC_DRAW_CMD_STATE_ID__MASK;\n}\n\n#define REG_A6XX_PC_DISPATCH_CMD\t\t\t\t0x00009841\n#define A6XX_PC_DISPATCH_CMD_STATE_ID__MASK\t\t\t0x000000ff\n#define A6XX_PC_DISPATCH_CMD_STATE_ID__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_PC_DISPATCH_CMD_STATE_ID(uint32_t val)\n{\n\treturn ((val) << A6XX_PC_DISPATCH_CMD_STATE_ID__SHIFT) & A6XX_PC_DISPATCH_CMD_STATE_ID__MASK;\n}\n\n#define REG_A6XX_PC_EVENT_CMD\t\t\t\t\t0x00009842\n#define A6XX_PC_EVENT_CMD_STATE_ID__MASK\t\t\t0x00ff0000\n#define A6XX_PC_EVENT_CMD_STATE_ID__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_PC_EVENT_CMD_STATE_ID(uint32_t val)\n{\n\treturn ((val) << A6XX_PC_EVENT_CMD_STATE_ID__SHIFT) & A6XX_PC_EVENT_CMD_STATE_ID__MASK;\n}\n#define A6XX_PC_EVENT_CMD_EVENT__MASK\t\t\t\t0x0000007f\n#define A6XX_PC_EVENT_CMD_EVENT__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_PC_EVENT_CMD_EVENT(enum vgt_event_type val)\n{\n\treturn ((val) << A6XX_PC_EVENT_CMD_EVENT__SHIFT) & A6XX_PC_EVENT_CMD_EVENT__MASK;\n}\n\n#define REG_A6XX_PC_MARKER\t\t\t\t\t0x00009880\n\n#define REG_A6XX_PC_POLYGON_MODE\t\t\t\t0x00009981\n#define A6XX_PC_POLYGON_MODE_MODE__MASK\t\t\t\t0x00000003\n#define A6XX_PC_POLYGON_MODE_MODE__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_PC_POLYGON_MODE_MODE(enum a6xx_polygon_mode val)\n{\n\treturn ((val) << A6XX_PC_POLYGON_MODE_MODE__SHIFT) & A6XX_PC_POLYGON_MODE_MODE__MASK;\n}\n\n#define REG_A6XX_PC_RASTER_CNTL\t\t\t\t\t0x00009980\n#define A6XX_PC_RASTER_CNTL_STREAM__MASK\t\t\t0x00000003\n#define A6XX_PC_RASTER_CNTL_STREAM__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_PC_RASTER_CNTL_STREAM(uint32_t val)\n{\n\treturn ((val) << A6XX_PC_RASTER_CNTL_STREAM__SHIFT) & A6XX_PC_RASTER_CNTL_STREAM__MASK;\n}\n#define A6XX_PC_RASTER_CNTL_DISCARD\t\t\t\t0x00000004\n\n#define REG_A6XX_PC_PRIMITIVE_CNTL_0\t\t\t\t0x00009b00\n#define A6XX_PC_PRIMITIVE_CNTL_0_PRIMITIVE_RESTART\t\t0x00000001\n#define A6XX_PC_PRIMITIVE_CNTL_0_PROVOKING_VTX_LAST\t\t0x00000002\n#define A6XX_PC_PRIMITIVE_CNTL_0_TESS_UPPER_LEFT_DOMAIN_ORIGIN\t0x00000004\n#define A6XX_PC_PRIMITIVE_CNTL_0_UNK3\t\t\t\t0x00000008\n\n#define REG_A6XX_PC_VS_OUT_CNTL\t\t\t\t\t0x00009b01\n#define A6XX_PC_VS_OUT_CNTL_STRIDE_IN_VPC__MASK\t\t\t0x000000ff\n#define A6XX_PC_VS_OUT_CNTL_STRIDE_IN_VPC__SHIFT\t\t0\nstatic inline uint32_t A6XX_PC_VS_OUT_CNTL_STRIDE_IN_VPC(uint32_t val)\n{\n\treturn ((val) << A6XX_PC_VS_OUT_CNTL_STRIDE_IN_VPC__SHIFT) & A6XX_PC_VS_OUT_CNTL_STRIDE_IN_VPC__MASK;\n}\n#define A6XX_PC_VS_OUT_CNTL_PSIZE\t\t\t\t0x00000100\n#define A6XX_PC_VS_OUT_CNTL_LAYER\t\t\t\t0x00000200\n#define A6XX_PC_VS_OUT_CNTL_VIEW\t\t\t\t0x00000400\n#define A6XX_PC_VS_OUT_CNTL_PRIMITIVE_ID\t\t\t0x00000800\n#define A6XX_PC_VS_OUT_CNTL_CLIP_MASK__MASK\t\t\t0x00ff0000\n#define A6XX_PC_VS_OUT_CNTL_CLIP_MASK__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_PC_VS_OUT_CNTL_CLIP_MASK(uint32_t val)\n{\n\treturn ((val) << A6XX_PC_VS_OUT_CNTL_CLIP_MASK__SHIFT) & A6XX_PC_VS_OUT_CNTL_CLIP_MASK__MASK;\n}\n\n#define REG_A6XX_PC_GS_OUT_CNTL\t\t\t\t\t0x00009b02\n#define A6XX_PC_GS_OUT_CNTL_STRIDE_IN_VPC__MASK\t\t\t0x000000ff\n#define A6XX_PC_GS_OUT_CNTL_STRIDE_IN_VPC__SHIFT\t\t0\nstatic inline uint32_t A6XX_PC_GS_OUT_CNTL_STRIDE_IN_VPC(uint32_t val)\n{\n\treturn ((val) << A6XX_PC_GS_OUT_CNTL_STRIDE_IN_VPC__SHIFT) & A6XX_PC_GS_OUT_CNTL_STRIDE_IN_VPC__MASK;\n}\n#define A6XX_PC_GS_OUT_CNTL_PSIZE\t\t\t\t0x00000100\n#define A6XX_PC_GS_OUT_CNTL_LAYER\t\t\t\t0x00000200\n#define A6XX_PC_GS_OUT_CNTL_VIEW\t\t\t\t0x00000400\n#define A6XX_PC_GS_OUT_CNTL_PRIMITIVE_ID\t\t\t0x00000800\n#define A6XX_PC_GS_OUT_CNTL_CLIP_MASK__MASK\t\t\t0x00ff0000\n#define A6XX_PC_GS_OUT_CNTL_CLIP_MASK__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_PC_GS_OUT_CNTL_CLIP_MASK(uint32_t val)\n{\n\treturn ((val) << A6XX_PC_GS_OUT_CNTL_CLIP_MASK__SHIFT) & A6XX_PC_GS_OUT_CNTL_CLIP_MASK__MASK;\n}\n\n#define REG_A6XX_PC_HS_OUT_CNTL\t\t\t\t\t0x00009b03\n#define A6XX_PC_HS_OUT_CNTL_STRIDE_IN_VPC__MASK\t\t\t0x000000ff\n#define A6XX_PC_HS_OUT_CNTL_STRIDE_IN_VPC__SHIFT\t\t0\nstatic inline uint32_t A6XX_PC_HS_OUT_CNTL_STRIDE_IN_VPC(uint32_t val)\n{\n\treturn ((val) << A6XX_PC_HS_OUT_CNTL_STRIDE_IN_VPC__SHIFT) & A6XX_PC_HS_OUT_CNTL_STRIDE_IN_VPC__MASK;\n}\n#define A6XX_PC_HS_OUT_CNTL_PSIZE\t\t\t\t0x00000100\n#define A6XX_PC_HS_OUT_CNTL_LAYER\t\t\t\t0x00000200\n#define A6XX_PC_HS_OUT_CNTL_VIEW\t\t\t\t0x00000400\n#define A6XX_PC_HS_OUT_CNTL_PRIMITIVE_ID\t\t\t0x00000800\n#define A6XX_PC_HS_OUT_CNTL_CLIP_MASK__MASK\t\t\t0x00ff0000\n#define A6XX_PC_HS_OUT_CNTL_CLIP_MASK__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_PC_HS_OUT_CNTL_CLIP_MASK(uint32_t val)\n{\n\treturn ((val) << A6XX_PC_HS_OUT_CNTL_CLIP_MASK__SHIFT) & A6XX_PC_HS_OUT_CNTL_CLIP_MASK__MASK;\n}\n\n#define REG_A6XX_PC_DS_OUT_CNTL\t\t\t\t\t0x00009b04\n#define A6XX_PC_DS_OUT_CNTL_STRIDE_IN_VPC__MASK\t\t\t0x000000ff\n#define A6XX_PC_DS_OUT_CNTL_STRIDE_IN_VPC__SHIFT\t\t0\nstatic inline uint32_t A6XX_PC_DS_OUT_CNTL_STRIDE_IN_VPC(uint32_t val)\n{\n\treturn ((val) << A6XX_PC_DS_OUT_CNTL_STRIDE_IN_VPC__SHIFT) & A6XX_PC_DS_OUT_CNTL_STRIDE_IN_VPC__MASK;\n}\n#define A6XX_PC_DS_OUT_CNTL_PSIZE\t\t\t\t0x00000100\n#define A6XX_PC_DS_OUT_CNTL_LAYER\t\t\t\t0x00000200\n#define A6XX_PC_DS_OUT_CNTL_VIEW\t\t\t\t0x00000400\n#define A6XX_PC_DS_OUT_CNTL_PRIMITIVE_ID\t\t\t0x00000800\n#define A6XX_PC_DS_OUT_CNTL_CLIP_MASK__MASK\t\t\t0x00ff0000\n#define A6XX_PC_DS_OUT_CNTL_CLIP_MASK__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_PC_DS_OUT_CNTL_CLIP_MASK(uint32_t val)\n{\n\treturn ((val) << A6XX_PC_DS_OUT_CNTL_CLIP_MASK__SHIFT) & A6XX_PC_DS_OUT_CNTL_CLIP_MASK__MASK;\n}\n\n#define REG_A6XX_PC_PRIMITIVE_CNTL_5\t\t\t\t0x00009b05\n#define A6XX_PC_PRIMITIVE_CNTL_5_GS_VERTICES_OUT__MASK\t\t0x000000ff\n#define A6XX_PC_PRIMITIVE_CNTL_5_GS_VERTICES_OUT__SHIFT\t\t0\nstatic inline uint32_t A6XX_PC_PRIMITIVE_CNTL_5_GS_VERTICES_OUT(uint32_t val)\n{\n\treturn ((val) << A6XX_PC_PRIMITIVE_CNTL_5_GS_VERTICES_OUT__SHIFT) & A6XX_PC_PRIMITIVE_CNTL_5_GS_VERTICES_OUT__MASK;\n}\n#define A6XX_PC_PRIMITIVE_CNTL_5_GS_INVOCATIONS__MASK\t\t0x00007c00\n#define A6XX_PC_PRIMITIVE_CNTL_5_GS_INVOCATIONS__SHIFT\t\t10\nstatic inline uint32_t A6XX_PC_PRIMITIVE_CNTL_5_GS_INVOCATIONS(uint32_t val)\n{\n\treturn ((val) << A6XX_PC_PRIMITIVE_CNTL_5_GS_INVOCATIONS__SHIFT) & A6XX_PC_PRIMITIVE_CNTL_5_GS_INVOCATIONS__MASK;\n}\n#define A6XX_PC_PRIMITIVE_CNTL_5_LINELENGTHEN\t\t\t0x00008000\n#define A6XX_PC_PRIMITIVE_CNTL_5_GS_OUTPUT__MASK\t\t0x00030000\n#define A6XX_PC_PRIMITIVE_CNTL_5_GS_OUTPUT__SHIFT\t\t16\nstatic inline uint32_t A6XX_PC_PRIMITIVE_CNTL_5_GS_OUTPUT(enum a6xx_tess_output val)\n{\n\treturn ((val) << A6XX_PC_PRIMITIVE_CNTL_5_GS_OUTPUT__SHIFT) & A6XX_PC_PRIMITIVE_CNTL_5_GS_OUTPUT__MASK;\n}\n#define A6XX_PC_PRIMITIVE_CNTL_5_UNK18__MASK\t\t\t0x00040000\n#define A6XX_PC_PRIMITIVE_CNTL_5_UNK18__SHIFT\t\t\t18\nstatic inline uint32_t A6XX_PC_PRIMITIVE_CNTL_5_UNK18(uint32_t val)\n{\n\treturn ((val) << A6XX_PC_PRIMITIVE_CNTL_5_UNK18__SHIFT) & A6XX_PC_PRIMITIVE_CNTL_5_UNK18__MASK;\n}\n\n#define REG_A6XX_PC_PRIMITIVE_CNTL_6\t\t\t\t0x00009b06\n#define A6XX_PC_PRIMITIVE_CNTL_6_STRIDE_IN_VPC__MASK\t\t0x000007ff\n#define A6XX_PC_PRIMITIVE_CNTL_6_STRIDE_IN_VPC__SHIFT\t\t0\nstatic inline uint32_t A6XX_PC_PRIMITIVE_CNTL_6_STRIDE_IN_VPC(uint32_t val)\n{\n\treturn ((val) << A6XX_PC_PRIMITIVE_CNTL_6_STRIDE_IN_VPC__SHIFT) & A6XX_PC_PRIMITIVE_CNTL_6_STRIDE_IN_VPC__MASK;\n}\n\n#define REG_A6XX_PC_MULTIVIEW_CNTL\t\t\t\t0x00009b07\n#define A6XX_PC_MULTIVIEW_CNTL_ENABLE\t\t\t\t0x00000001\n#define A6XX_PC_MULTIVIEW_CNTL_DISABLEMULTIPOS\t\t\t0x00000002\n#define A6XX_PC_MULTIVIEW_CNTL_VIEWS__MASK\t\t\t0x0000007c\n#define A6XX_PC_MULTIVIEW_CNTL_VIEWS__SHIFT\t\t\t2\nstatic inline uint32_t A6XX_PC_MULTIVIEW_CNTL_VIEWS(uint32_t val)\n{\n\treturn ((val) << A6XX_PC_MULTIVIEW_CNTL_VIEWS__SHIFT) & A6XX_PC_MULTIVIEW_CNTL_VIEWS__MASK;\n}\n\n#define REG_A6XX_PC_MULTIVIEW_MASK\t\t\t\t0x00009b08\n\n#define REG_A6XX_PC_2D_EVENT_CMD\t\t\t\t0x00009c00\n#define A6XX_PC_2D_EVENT_CMD_EVENT__MASK\t\t\t0x0000007f\n#define A6XX_PC_2D_EVENT_CMD_EVENT__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_PC_2D_EVENT_CMD_EVENT(enum vgt_event_type val)\n{\n\treturn ((val) << A6XX_PC_2D_EVENT_CMD_EVENT__SHIFT) & A6XX_PC_2D_EVENT_CMD_EVENT__MASK;\n}\n#define A6XX_PC_2D_EVENT_CMD_STATE_ID__MASK\t\t\t0x0000ff00\n#define A6XX_PC_2D_EVENT_CMD_STATE_ID__SHIFT\t\t\t8\nstatic inline uint32_t A6XX_PC_2D_EVENT_CMD_STATE_ID(uint32_t val)\n{\n\treturn ((val) << A6XX_PC_2D_EVENT_CMD_STATE_ID__SHIFT) & A6XX_PC_2D_EVENT_CMD_STATE_ID__MASK;\n}\n\n#define REG_A6XX_PC_DBG_ECO_CNTL\t\t\t\t0x00009e00\n\n#define REG_A6XX_PC_ADDR_MODE_CNTL\t\t\t\t0x00009e01\n\n#define REG_A6XX_PC_DRAW_INDX_BASE\t\t\t\t0x00009e04\n\n#define REG_A6XX_PC_DRAW_FIRST_INDX\t\t\t\t0x00009e06\n\n#define REG_A6XX_PC_DRAW_MAX_INDICES\t\t\t\t0x00009e07\n\n#define REG_A6XX_PC_TESSFACTOR_ADDR\t\t\t\t0x00009e08\n#define A6XX_PC_TESSFACTOR_ADDR__MASK\t\t\t\t0xffffffff\n#define A6XX_PC_TESSFACTOR_ADDR__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_PC_TESSFACTOR_ADDR(uint32_t val)\n{\n\treturn ((val) << A6XX_PC_TESSFACTOR_ADDR__SHIFT) & A6XX_PC_TESSFACTOR_ADDR__MASK;\n}\n\n#define REG_A6XX_PC_DRAW_INITIATOR\t\t\t\t0x00009e0b\n#define A6XX_PC_DRAW_INITIATOR_PRIM_TYPE__MASK\t\t\t0x0000003f\n#define A6XX_PC_DRAW_INITIATOR_PRIM_TYPE__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_PC_DRAW_INITIATOR_PRIM_TYPE(enum pc_di_primtype val)\n{\n\treturn ((val) << A6XX_PC_DRAW_INITIATOR_PRIM_TYPE__SHIFT) & A6XX_PC_DRAW_INITIATOR_PRIM_TYPE__MASK;\n}\n#define A6XX_PC_DRAW_INITIATOR_SOURCE_SELECT__MASK\t\t0x000000c0\n#define A6XX_PC_DRAW_INITIATOR_SOURCE_SELECT__SHIFT\t\t6\nstatic inline uint32_t A6XX_PC_DRAW_INITIATOR_SOURCE_SELECT(enum pc_di_src_sel val)\n{\n\treturn ((val) << A6XX_PC_DRAW_INITIATOR_SOURCE_SELECT__SHIFT) & A6XX_PC_DRAW_INITIATOR_SOURCE_SELECT__MASK;\n}\n#define A6XX_PC_DRAW_INITIATOR_VIS_CULL__MASK\t\t\t0x00000300\n#define A6XX_PC_DRAW_INITIATOR_VIS_CULL__SHIFT\t\t\t8\nstatic inline uint32_t A6XX_PC_DRAW_INITIATOR_VIS_CULL(enum pc_di_vis_cull_mode val)\n{\n\treturn ((val) << A6XX_PC_DRAW_INITIATOR_VIS_CULL__SHIFT) & A6XX_PC_DRAW_INITIATOR_VIS_CULL__MASK;\n}\n#define A6XX_PC_DRAW_INITIATOR_INDEX_SIZE__MASK\t\t\t0x00000c00\n#define A6XX_PC_DRAW_INITIATOR_INDEX_SIZE__SHIFT\t\t10\nstatic inline uint32_t A6XX_PC_DRAW_INITIATOR_INDEX_SIZE(enum a4xx_index_size val)\n{\n\treturn ((val) << A6XX_PC_DRAW_INITIATOR_INDEX_SIZE__SHIFT) & A6XX_PC_DRAW_INITIATOR_INDEX_SIZE__MASK;\n}\n#define A6XX_PC_DRAW_INITIATOR_PATCH_TYPE__MASK\t\t\t0x00003000\n#define A6XX_PC_DRAW_INITIATOR_PATCH_TYPE__SHIFT\t\t12\nstatic inline uint32_t A6XX_PC_DRAW_INITIATOR_PATCH_TYPE(enum a6xx_patch_type val)\n{\n\treturn ((val) << A6XX_PC_DRAW_INITIATOR_PATCH_TYPE__SHIFT) & A6XX_PC_DRAW_INITIATOR_PATCH_TYPE__MASK;\n}\n#define A6XX_PC_DRAW_INITIATOR_GS_ENABLE\t\t\t0x00010000\n#define A6XX_PC_DRAW_INITIATOR_TESS_ENABLE\t\t\t0x00020000\n\n#define REG_A6XX_PC_DRAW_NUM_INSTANCES\t\t\t\t0x00009e0c\n\n#define REG_A6XX_PC_DRAW_NUM_INDICES\t\t\t\t0x00009e0d\n\n#define REG_A6XX_PC_VSTREAM_CONTROL\t\t\t\t0x00009e11\n#define A6XX_PC_VSTREAM_CONTROL_UNK0__MASK\t\t\t0x0000ffff\n#define A6XX_PC_VSTREAM_CONTROL_UNK0__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_PC_VSTREAM_CONTROL_UNK0(uint32_t val)\n{\n\treturn ((val) << A6XX_PC_VSTREAM_CONTROL_UNK0__SHIFT) & A6XX_PC_VSTREAM_CONTROL_UNK0__MASK;\n}\n#define A6XX_PC_VSTREAM_CONTROL_VSC_SIZE__MASK\t\t\t0x003f0000\n#define A6XX_PC_VSTREAM_CONTROL_VSC_SIZE__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_PC_VSTREAM_CONTROL_VSC_SIZE(uint32_t val)\n{\n\treturn ((val) << A6XX_PC_VSTREAM_CONTROL_VSC_SIZE__SHIFT) & A6XX_PC_VSTREAM_CONTROL_VSC_SIZE__MASK;\n}\n#define A6XX_PC_VSTREAM_CONTROL_VSC_N__MASK\t\t\t0x07c00000\n#define A6XX_PC_VSTREAM_CONTROL_VSC_N__SHIFT\t\t\t22\nstatic inline uint32_t A6XX_PC_VSTREAM_CONTROL_VSC_N(uint32_t val)\n{\n\treturn ((val) << A6XX_PC_VSTREAM_CONTROL_VSC_N__SHIFT) & A6XX_PC_VSTREAM_CONTROL_VSC_N__MASK;\n}\n\n#define REG_A6XX_PC_BIN_PRIM_STRM\t\t\t\t0x00009e12\n#define A6XX_PC_BIN_PRIM_STRM__MASK\t\t\t\t0xffffffff\n#define A6XX_PC_BIN_PRIM_STRM__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_PC_BIN_PRIM_STRM(uint32_t val)\n{\n\treturn ((val) << A6XX_PC_BIN_PRIM_STRM__SHIFT) & A6XX_PC_BIN_PRIM_STRM__MASK;\n}\n\n#define REG_A6XX_PC_BIN_DRAW_STRM\t\t\t\t0x00009e14\n#define A6XX_PC_BIN_DRAW_STRM__MASK\t\t\t\t0xffffffff\n#define A6XX_PC_BIN_DRAW_STRM__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_PC_BIN_DRAW_STRM(uint32_t val)\n{\n\treturn ((val) << A6XX_PC_BIN_DRAW_STRM__SHIFT) & A6XX_PC_BIN_DRAW_STRM__MASK;\n}\n\n#define REG_A6XX_PC_VISIBILITY_OVERRIDE\t\t\t\t0x00009e1c\n#define A6XX_PC_VISIBILITY_OVERRIDE_OVERRIDE\t\t\t0x00000001\n\nstatic inline uint32_t REG_A6XX_PC_PERFCTR_PC_SEL(uint32_t i0) { return 0x00009e34 + 0x1*i0; }\n\nstatic inline uint32_t REG_A7XX_PC_PERFCTR_PC_SEL(uint32_t i0) { return 0x00009e42 + 0x1*i0; }\n\n#define REG_A6XX_PC_UNKNOWN_9E72\t\t\t\t0x00009e72\n\n#define REG_A6XX_VFD_CONTROL_0\t\t\t\t\t0x0000a000\n#define A6XX_VFD_CONTROL_0_FETCH_CNT__MASK\t\t\t0x0000003f\n#define A6XX_VFD_CONTROL_0_FETCH_CNT__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_VFD_CONTROL_0_FETCH_CNT(uint32_t val)\n{\n\treturn ((val) << A6XX_VFD_CONTROL_0_FETCH_CNT__SHIFT) & A6XX_VFD_CONTROL_0_FETCH_CNT__MASK;\n}\n#define A6XX_VFD_CONTROL_0_DECODE_CNT__MASK\t\t\t0x00003f00\n#define A6XX_VFD_CONTROL_0_DECODE_CNT__SHIFT\t\t\t8\nstatic inline uint32_t A6XX_VFD_CONTROL_0_DECODE_CNT(uint32_t val)\n{\n\treturn ((val) << A6XX_VFD_CONTROL_0_DECODE_CNT__SHIFT) & A6XX_VFD_CONTROL_0_DECODE_CNT__MASK;\n}\n\n#define REG_A6XX_VFD_CONTROL_1\t\t\t\t\t0x0000a001\n#define A6XX_VFD_CONTROL_1_REGID4VTX__MASK\t\t\t0x000000ff\n#define A6XX_VFD_CONTROL_1_REGID4VTX__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_VFD_CONTROL_1_REGID4VTX(uint32_t val)\n{\n\treturn ((val) << A6XX_VFD_CONTROL_1_REGID4VTX__SHIFT) & A6XX_VFD_CONTROL_1_REGID4VTX__MASK;\n}\n#define A6XX_VFD_CONTROL_1_REGID4INST__MASK\t\t\t0x0000ff00\n#define A6XX_VFD_CONTROL_1_REGID4INST__SHIFT\t\t\t8\nstatic inline uint32_t A6XX_VFD_CONTROL_1_REGID4INST(uint32_t val)\n{\n\treturn ((val) << A6XX_VFD_CONTROL_1_REGID4INST__SHIFT) & A6XX_VFD_CONTROL_1_REGID4INST__MASK;\n}\n#define A6XX_VFD_CONTROL_1_REGID4PRIMID__MASK\t\t\t0x00ff0000\n#define A6XX_VFD_CONTROL_1_REGID4PRIMID__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_VFD_CONTROL_1_REGID4PRIMID(uint32_t val)\n{\n\treturn ((val) << A6XX_VFD_CONTROL_1_REGID4PRIMID__SHIFT) & A6XX_VFD_CONTROL_1_REGID4PRIMID__MASK;\n}\n#define A6XX_VFD_CONTROL_1_REGID4VIEWID__MASK\t\t\t0xff000000\n#define A6XX_VFD_CONTROL_1_REGID4VIEWID__SHIFT\t\t\t24\nstatic inline uint32_t A6XX_VFD_CONTROL_1_REGID4VIEWID(uint32_t val)\n{\n\treturn ((val) << A6XX_VFD_CONTROL_1_REGID4VIEWID__SHIFT) & A6XX_VFD_CONTROL_1_REGID4VIEWID__MASK;\n}\n\n#define REG_A6XX_VFD_CONTROL_2\t\t\t\t\t0x0000a002\n#define A6XX_VFD_CONTROL_2_REGID_HSRELPATCHID__MASK\t\t0x000000ff\n#define A6XX_VFD_CONTROL_2_REGID_HSRELPATCHID__SHIFT\t\t0\nstatic inline uint32_t A6XX_VFD_CONTROL_2_REGID_HSRELPATCHID(uint32_t val)\n{\n\treturn ((val) << A6XX_VFD_CONTROL_2_REGID_HSRELPATCHID__SHIFT) & A6XX_VFD_CONTROL_2_REGID_HSRELPATCHID__MASK;\n}\n#define A6XX_VFD_CONTROL_2_REGID_INVOCATIONID__MASK\t\t0x0000ff00\n#define A6XX_VFD_CONTROL_2_REGID_INVOCATIONID__SHIFT\t\t8\nstatic inline uint32_t A6XX_VFD_CONTROL_2_REGID_INVOCATIONID(uint32_t val)\n{\n\treturn ((val) << A6XX_VFD_CONTROL_2_REGID_INVOCATIONID__SHIFT) & A6XX_VFD_CONTROL_2_REGID_INVOCATIONID__MASK;\n}\n\n#define REG_A6XX_VFD_CONTROL_3\t\t\t\t\t0x0000a003\n#define A6XX_VFD_CONTROL_3_REGID_DSPRIMID__MASK\t\t\t0x000000ff\n#define A6XX_VFD_CONTROL_3_REGID_DSPRIMID__SHIFT\t\t0\nstatic inline uint32_t A6XX_VFD_CONTROL_3_REGID_DSPRIMID(uint32_t val)\n{\n\treturn ((val) << A6XX_VFD_CONTROL_3_REGID_DSPRIMID__SHIFT) & A6XX_VFD_CONTROL_3_REGID_DSPRIMID__MASK;\n}\n#define A6XX_VFD_CONTROL_3_REGID_DSRELPATCHID__MASK\t\t0x0000ff00\n#define A6XX_VFD_CONTROL_3_REGID_DSRELPATCHID__SHIFT\t\t8\nstatic inline uint32_t A6XX_VFD_CONTROL_3_REGID_DSRELPATCHID(uint32_t val)\n{\n\treturn ((val) << A6XX_VFD_CONTROL_3_REGID_DSRELPATCHID__SHIFT) & A6XX_VFD_CONTROL_3_REGID_DSRELPATCHID__MASK;\n}\n#define A6XX_VFD_CONTROL_3_REGID_TESSX__MASK\t\t\t0x00ff0000\n#define A6XX_VFD_CONTROL_3_REGID_TESSX__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_VFD_CONTROL_3_REGID_TESSX(uint32_t val)\n{\n\treturn ((val) << A6XX_VFD_CONTROL_3_REGID_TESSX__SHIFT) & A6XX_VFD_CONTROL_3_REGID_TESSX__MASK;\n}\n#define A6XX_VFD_CONTROL_3_REGID_TESSY__MASK\t\t\t0xff000000\n#define A6XX_VFD_CONTROL_3_REGID_TESSY__SHIFT\t\t\t24\nstatic inline uint32_t A6XX_VFD_CONTROL_3_REGID_TESSY(uint32_t val)\n{\n\treturn ((val) << A6XX_VFD_CONTROL_3_REGID_TESSY__SHIFT) & A6XX_VFD_CONTROL_3_REGID_TESSY__MASK;\n}\n\n#define REG_A6XX_VFD_CONTROL_4\t\t\t\t\t0x0000a004\n#define A6XX_VFD_CONTROL_4_UNK0__MASK\t\t\t\t0x000000ff\n#define A6XX_VFD_CONTROL_4_UNK0__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_VFD_CONTROL_4_UNK0(uint32_t val)\n{\n\treturn ((val) << A6XX_VFD_CONTROL_4_UNK0__SHIFT) & A6XX_VFD_CONTROL_4_UNK0__MASK;\n}\n\n#define REG_A6XX_VFD_CONTROL_5\t\t\t\t\t0x0000a005\n#define A6XX_VFD_CONTROL_5_REGID_GSHEADER__MASK\t\t\t0x000000ff\n#define A6XX_VFD_CONTROL_5_REGID_GSHEADER__SHIFT\t\t0\nstatic inline uint32_t A6XX_VFD_CONTROL_5_REGID_GSHEADER(uint32_t val)\n{\n\treturn ((val) << A6XX_VFD_CONTROL_5_REGID_GSHEADER__SHIFT) & A6XX_VFD_CONTROL_5_REGID_GSHEADER__MASK;\n}\n#define A6XX_VFD_CONTROL_5_UNK8__MASK\t\t\t\t0x0000ff00\n#define A6XX_VFD_CONTROL_5_UNK8__SHIFT\t\t\t\t8\nstatic inline uint32_t A6XX_VFD_CONTROL_5_UNK8(uint32_t val)\n{\n\treturn ((val) << A6XX_VFD_CONTROL_5_UNK8__SHIFT) & A6XX_VFD_CONTROL_5_UNK8__MASK;\n}\n\n#define REG_A6XX_VFD_CONTROL_6\t\t\t\t\t0x0000a006\n#define A6XX_VFD_CONTROL_6_PRIMID_PASSTHRU\t\t\t0x00000001\n\n#define REG_A6XX_VFD_MODE_CNTL\t\t\t\t\t0x0000a007\n#define A6XX_VFD_MODE_CNTL_RENDER_MODE__MASK\t\t\t0x00000007\n#define A6XX_VFD_MODE_CNTL_RENDER_MODE__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_VFD_MODE_CNTL_RENDER_MODE(enum a6xx_render_mode val)\n{\n\treturn ((val) << A6XX_VFD_MODE_CNTL_RENDER_MODE__SHIFT) & A6XX_VFD_MODE_CNTL_RENDER_MODE__MASK;\n}\n\n#define REG_A6XX_VFD_MULTIVIEW_CNTL\t\t\t\t0x0000a008\n#define A6XX_VFD_MULTIVIEW_CNTL_ENABLE\t\t\t\t0x00000001\n#define A6XX_VFD_MULTIVIEW_CNTL_DISABLEMULTIPOS\t\t\t0x00000002\n#define A6XX_VFD_MULTIVIEW_CNTL_VIEWS__MASK\t\t\t0x0000007c\n#define A6XX_VFD_MULTIVIEW_CNTL_VIEWS__SHIFT\t\t\t2\nstatic inline uint32_t A6XX_VFD_MULTIVIEW_CNTL_VIEWS(uint32_t val)\n{\n\treturn ((val) << A6XX_VFD_MULTIVIEW_CNTL_VIEWS__SHIFT) & A6XX_VFD_MULTIVIEW_CNTL_VIEWS__MASK;\n}\n\n#define REG_A6XX_VFD_ADD_OFFSET\t\t\t\t\t0x0000a009\n#define A6XX_VFD_ADD_OFFSET_VERTEX\t\t\t\t0x00000001\n#define A6XX_VFD_ADD_OFFSET_INSTANCE\t\t\t\t0x00000002\n\n#define REG_A6XX_VFD_INDEX_OFFSET\t\t\t\t0x0000a00e\n\n#define REG_A6XX_VFD_INSTANCE_START_OFFSET\t\t\t0x0000a00f\n\nstatic inline uint32_t REG_A6XX_VFD_FETCH(uint32_t i0) { return 0x0000a010 + 0x4*i0; }\n\nstatic inline uint32_t REG_A6XX_VFD_FETCH_BASE(uint32_t i0) { return 0x0000a010 + 0x4*i0; }\n#define A6XX_VFD_FETCH_BASE__MASK\t\t\t\t0xffffffff\n#define A6XX_VFD_FETCH_BASE__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_VFD_FETCH_BASE(uint32_t val)\n{\n\treturn ((val) << A6XX_VFD_FETCH_BASE__SHIFT) & A6XX_VFD_FETCH_BASE__MASK;\n}\n\nstatic inline uint32_t REG_A6XX_VFD_FETCH_SIZE(uint32_t i0) { return 0x0000a012 + 0x4*i0; }\n\nstatic inline uint32_t REG_A6XX_VFD_FETCH_STRIDE(uint32_t i0) { return 0x0000a013 + 0x4*i0; }\n\nstatic inline uint32_t REG_A6XX_VFD_DECODE(uint32_t i0) { return 0x0000a090 + 0x2*i0; }\n\nstatic inline uint32_t REG_A6XX_VFD_DECODE_INSTR(uint32_t i0) { return 0x0000a090 + 0x2*i0; }\n#define A6XX_VFD_DECODE_INSTR_IDX__MASK\t\t\t\t0x0000001f\n#define A6XX_VFD_DECODE_INSTR_IDX__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_VFD_DECODE_INSTR_IDX(uint32_t val)\n{\n\treturn ((val) << A6XX_VFD_DECODE_INSTR_IDX__SHIFT) & A6XX_VFD_DECODE_INSTR_IDX__MASK;\n}\n#define A6XX_VFD_DECODE_INSTR_OFFSET__MASK\t\t\t0x0001ffe0\n#define A6XX_VFD_DECODE_INSTR_OFFSET__SHIFT\t\t\t5\nstatic inline uint32_t A6XX_VFD_DECODE_INSTR_OFFSET(uint32_t val)\n{\n\treturn ((val) << A6XX_VFD_DECODE_INSTR_OFFSET__SHIFT) & A6XX_VFD_DECODE_INSTR_OFFSET__MASK;\n}\n#define A6XX_VFD_DECODE_INSTR_INSTANCED\t\t\t\t0x00020000\n#define A6XX_VFD_DECODE_INSTR_FORMAT__MASK\t\t\t0x0ff00000\n#define A6XX_VFD_DECODE_INSTR_FORMAT__SHIFT\t\t\t20\nstatic inline uint32_t A6XX_VFD_DECODE_INSTR_FORMAT(enum a6xx_format val)\n{\n\treturn ((val) << A6XX_VFD_DECODE_INSTR_FORMAT__SHIFT) & A6XX_VFD_DECODE_INSTR_FORMAT__MASK;\n}\n#define A6XX_VFD_DECODE_INSTR_SWAP__MASK\t\t\t0x30000000\n#define A6XX_VFD_DECODE_INSTR_SWAP__SHIFT\t\t\t28\nstatic inline uint32_t A6XX_VFD_DECODE_INSTR_SWAP(enum a3xx_color_swap val)\n{\n\treturn ((val) << A6XX_VFD_DECODE_INSTR_SWAP__SHIFT) & A6XX_VFD_DECODE_INSTR_SWAP__MASK;\n}\n#define A6XX_VFD_DECODE_INSTR_UNK30\t\t\t\t0x40000000\n#define A6XX_VFD_DECODE_INSTR_FLOAT\t\t\t\t0x80000000\n\nstatic inline uint32_t REG_A6XX_VFD_DECODE_STEP_RATE(uint32_t i0) { return 0x0000a091 + 0x2*i0; }\n\nstatic inline uint32_t REG_A6XX_VFD_DEST_CNTL(uint32_t i0) { return 0x0000a0d0 + 0x1*i0; }\n\nstatic inline uint32_t REG_A6XX_VFD_DEST_CNTL_INSTR(uint32_t i0) { return 0x0000a0d0 + 0x1*i0; }\n#define A6XX_VFD_DEST_CNTL_INSTR_WRITEMASK__MASK\t\t0x0000000f\n#define A6XX_VFD_DEST_CNTL_INSTR_WRITEMASK__SHIFT\t\t0\nstatic inline uint32_t A6XX_VFD_DEST_CNTL_INSTR_WRITEMASK(uint32_t val)\n{\n\treturn ((val) << A6XX_VFD_DEST_CNTL_INSTR_WRITEMASK__SHIFT) & A6XX_VFD_DEST_CNTL_INSTR_WRITEMASK__MASK;\n}\n#define A6XX_VFD_DEST_CNTL_INSTR_REGID__MASK\t\t\t0x00000ff0\n#define A6XX_VFD_DEST_CNTL_INSTR_REGID__SHIFT\t\t\t4\nstatic inline uint32_t A6XX_VFD_DEST_CNTL_INSTR_REGID(uint32_t val)\n{\n\treturn ((val) << A6XX_VFD_DEST_CNTL_INSTR_REGID__SHIFT) & A6XX_VFD_DEST_CNTL_INSTR_REGID__MASK;\n}\n\n#define REG_A6XX_VFD_POWER_CNTL\t\t\t\t\t0x0000a0f8\n\n#define REG_A6XX_VFD_ADDR_MODE_CNTL\t\t\t\t0x0000a601\n\nstatic inline uint32_t REG_A6XX_VFD_PERFCTR_VFD_SEL(uint32_t i0) { return 0x0000a610 + 0x1*i0; }\n\nstatic inline uint32_t REG_A7XX_VFD_PERFCTR_VFD_SEL(uint32_t i0) { return 0x0000a610 + 0x1*i0; }\n\n#define REG_A6XX_SP_VS_CTRL_REG0\t\t\t\t0x0000a800\n#define A6XX_SP_VS_CTRL_REG0_MERGEDREGS\t\t\t\t0x00100000\n#define A6XX_SP_VS_CTRL_REG0_EARLYPREAMBLE\t\t\t0x00200000\n#define A6XX_SP_VS_CTRL_REG0_THREADMODE__MASK\t\t\t0x00000001\n#define A6XX_SP_VS_CTRL_REG0_THREADMODE__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_SP_VS_CTRL_REG0_THREADMODE(enum a3xx_threadmode val)\n{\n\treturn ((val) << A6XX_SP_VS_CTRL_REG0_THREADMODE__SHIFT) & A6XX_SP_VS_CTRL_REG0_THREADMODE__MASK;\n}\n#define A6XX_SP_VS_CTRL_REG0_HALFREGFOOTPRINT__MASK\t\t0x0000007e\n#define A6XX_SP_VS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT\t\t1\nstatic inline uint32_t A6XX_SP_VS_CTRL_REG0_HALFREGFOOTPRINT(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_VS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT) & A6XX_SP_VS_CTRL_REG0_HALFREGFOOTPRINT__MASK;\n}\n#define A6XX_SP_VS_CTRL_REG0_FULLREGFOOTPRINT__MASK\t\t0x00001f80\n#define A6XX_SP_VS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT\t\t7\nstatic inline uint32_t A6XX_SP_VS_CTRL_REG0_FULLREGFOOTPRINT(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_VS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT) & A6XX_SP_VS_CTRL_REG0_FULLREGFOOTPRINT__MASK;\n}\n#define A6XX_SP_VS_CTRL_REG0_UNK13\t\t\t\t0x00002000\n#define A6XX_SP_VS_CTRL_REG0_BRANCHSTACK__MASK\t\t\t0x000fc000\n#define A6XX_SP_VS_CTRL_REG0_BRANCHSTACK__SHIFT\t\t\t14\nstatic inline uint32_t A6XX_SP_VS_CTRL_REG0_BRANCHSTACK(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_VS_CTRL_REG0_BRANCHSTACK__SHIFT) & A6XX_SP_VS_CTRL_REG0_BRANCHSTACK__MASK;\n}\n\n#define REG_A6XX_SP_VS_BRANCH_COND\t\t\t\t0x0000a801\n\n#define REG_A6XX_SP_VS_PRIMITIVE_CNTL\t\t\t\t0x0000a802\n#define A6XX_SP_VS_PRIMITIVE_CNTL_OUT__MASK\t\t\t0x0000003f\n#define A6XX_SP_VS_PRIMITIVE_CNTL_OUT__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_SP_VS_PRIMITIVE_CNTL_OUT(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_VS_PRIMITIVE_CNTL_OUT__SHIFT) & A6XX_SP_VS_PRIMITIVE_CNTL_OUT__MASK;\n}\n#define A6XX_SP_VS_PRIMITIVE_CNTL_FLAGS_REGID__MASK\t\t0x00003fc0\n#define A6XX_SP_VS_PRIMITIVE_CNTL_FLAGS_REGID__SHIFT\t\t6\nstatic inline uint32_t A6XX_SP_VS_PRIMITIVE_CNTL_FLAGS_REGID(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_VS_PRIMITIVE_CNTL_FLAGS_REGID__SHIFT) & A6XX_SP_VS_PRIMITIVE_CNTL_FLAGS_REGID__MASK;\n}\n\nstatic inline uint32_t REG_A6XX_SP_VS_OUT(uint32_t i0) { return 0x0000a803 + 0x1*i0; }\n\nstatic inline uint32_t REG_A6XX_SP_VS_OUT_REG(uint32_t i0) { return 0x0000a803 + 0x1*i0; }\n#define A6XX_SP_VS_OUT_REG_A_REGID__MASK\t\t\t0x000000ff\n#define A6XX_SP_VS_OUT_REG_A_REGID__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_SP_VS_OUT_REG_A_REGID(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_VS_OUT_REG_A_REGID__SHIFT) & A6XX_SP_VS_OUT_REG_A_REGID__MASK;\n}\n#define A6XX_SP_VS_OUT_REG_A_COMPMASK__MASK\t\t\t0x00000f00\n#define A6XX_SP_VS_OUT_REG_A_COMPMASK__SHIFT\t\t\t8\nstatic inline uint32_t A6XX_SP_VS_OUT_REG_A_COMPMASK(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_VS_OUT_REG_A_COMPMASK__SHIFT) & A6XX_SP_VS_OUT_REG_A_COMPMASK__MASK;\n}\n#define A6XX_SP_VS_OUT_REG_B_REGID__MASK\t\t\t0x00ff0000\n#define A6XX_SP_VS_OUT_REG_B_REGID__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_SP_VS_OUT_REG_B_REGID(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_VS_OUT_REG_B_REGID__SHIFT) & A6XX_SP_VS_OUT_REG_B_REGID__MASK;\n}\n#define A6XX_SP_VS_OUT_REG_B_COMPMASK__MASK\t\t\t0x0f000000\n#define A6XX_SP_VS_OUT_REG_B_COMPMASK__SHIFT\t\t\t24\nstatic inline uint32_t A6XX_SP_VS_OUT_REG_B_COMPMASK(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_VS_OUT_REG_B_COMPMASK__SHIFT) & A6XX_SP_VS_OUT_REG_B_COMPMASK__MASK;\n}\n\nstatic inline uint32_t REG_A6XX_SP_VS_VPC_DST(uint32_t i0) { return 0x0000a813 + 0x1*i0; }\n\nstatic inline uint32_t REG_A6XX_SP_VS_VPC_DST_REG(uint32_t i0) { return 0x0000a813 + 0x1*i0; }\n#define A6XX_SP_VS_VPC_DST_REG_OUTLOC0__MASK\t\t\t0x000000ff\n#define A6XX_SP_VS_VPC_DST_REG_OUTLOC0__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_SP_VS_VPC_DST_REG_OUTLOC0(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_VS_VPC_DST_REG_OUTLOC0__SHIFT) & A6XX_SP_VS_VPC_DST_REG_OUTLOC0__MASK;\n}\n#define A6XX_SP_VS_VPC_DST_REG_OUTLOC1__MASK\t\t\t0x0000ff00\n#define A6XX_SP_VS_VPC_DST_REG_OUTLOC1__SHIFT\t\t\t8\nstatic inline uint32_t A6XX_SP_VS_VPC_DST_REG_OUTLOC1(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_VS_VPC_DST_REG_OUTLOC1__SHIFT) & A6XX_SP_VS_VPC_DST_REG_OUTLOC1__MASK;\n}\n#define A6XX_SP_VS_VPC_DST_REG_OUTLOC2__MASK\t\t\t0x00ff0000\n#define A6XX_SP_VS_VPC_DST_REG_OUTLOC2__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_SP_VS_VPC_DST_REG_OUTLOC2(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_VS_VPC_DST_REG_OUTLOC2__SHIFT) & A6XX_SP_VS_VPC_DST_REG_OUTLOC2__MASK;\n}\n#define A6XX_SP_VS_VPC_DST_REG_OUTLOC3__MASK\t\t\t0xff000000\n#define A6XX_SP_VS_VPC_DST_REG_OUTLOC3__SHIFT\t\t\t24\nstatic inline uint32_t A6XX_SP_VS_VPC_DST_REG_OUTLOC3(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_VS_VPC_DST_REG_OUTLOC3__SHIFT) & A6XX_SP_VS_VPC_DST_REG_OUTLOC3__MASK;\n}\n\n#define REG_A6XX_SP_VS_OBJ_FIRST_EXEC_OFFSET\t\t\t0x0000a81b\n\n#define REG_A6XX_SP_VS_OBJ_START\t\t\t\t0x0000a81c\n#define A6XX_SP_VS_OBJ_START__MASK\t\t\t\t0xffffffff\n#define A6XX_SP_VS_OBJ_START__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_SP_VS_OBJ_START(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_VS_OBJ_START__SHIFT) & A6XX_SP_VS_OBJ_START__MASK;\n}\n\n#define REG_A6XX_SP_VS_PVT_MEM_PARAM\t\t\t\t0x0000a81e\n#define A6XX_SP_VS_PVT_MEM_PARAM_MEMSIZEPERITEM__MASK\t\t0x000000ff\n#define A6XX_SP_VS_PVT_MEM_PARAM_MEMSIZEPERITEM__SHIFT\t\t0\nstatic inline uint32_t A6XX_SP_VS_PVT_MEM_PARAM_MEMSIZEPERITEM(uint32_t val)\n{\n\treturn ((val >> 9) << A6XX_SP_VS_PVT_MEM_PARAM_MEMSIZEPERITEM__SHIFT) & A6XX_SP_VS_PVT_MEM_PARAM_MEMSIZEPERITEM__MASK;\n}\n#define A6XX_SP_VS_PVT_MEM_PARAM_HWSTACKSIZEPERTHREAD__MASK\t0xff000000\n#define A6XX_SP_VS_PVT_MEM_PARAM_HWSTACKSIZEPERTHREAD__SHIFT\t24\nstatic inline uint32_t A6XX_SP_VS_PVT_MEM_PARAM_HWSTACKSIZEPERTHREAD(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_VS_PVT_MEM_PARAM_HWSTACKSIZEPERTHREAD__SHIFT) & A6XX_SP_VS_PVT_MEM_PARAM_HWSTACKSIZEPERTHREAD__MASK;\n}\n\n#define REG_A6XX_SP_VS_PVT_MEM_ADDR\t\t\t\t0x0000a81f\n#define A6XX_SP_VS_PVT_MEM_ADDR__MASK\t\t\t\t0xffffffff\n#define A6XX_SP_VS_PVT_MEM_ADDR__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_SP_VS_PVT_MEM_ADDR(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_VS_PVT_MEM_ADDR__SHIFT) & A6XX_SP_VS_PVT_MEM_ADDR__MASK;\n}\n\n#define REG_A6XX_SP_VS_PVT_MEM_SIZE\t\t\t\t0x0000a821\n#define A6XX_SP_VS_PVT_MEM_SIZE_TOTALPVTMEMSIZE__MASK\t\t0x0003ffff\n#define A6XX_SP_VS_PVT_MEM_SIZE_TOTALPVTMEMSIZE__SHIFT\t\t0\nstatic inline uint32_t A6XX_SP_VS_PVT_MEM_SIZE_TOTALPVTMEMSIZE(uint32_t val)\n{\n\treturn ((val >> 12) << A6XX_SP_VS_PVT_MEM_SIZE_TOTALPVTMEMSIZE__SHIFT) & A6XX_SP_VS_PVT_MEM_SIZE_TOTALPVTMEMSIZE__MASK;\n}\n#define A6XX_SP_VS_PVT_MEM_SIZE_PERWAVEMEMLAYOUT\t\t0x80000000\n\n#define REG_A6XX_SP_VS_TEX_COUNT\t\t\t\t0x0000a822\n\n#define REG_A6XX_SP_VS_CONFIG\t\t\t\t\t0x0000a823\n#define A6XX_SP_VS_CONFIG_BINDLESS_TEX\t\t\t\t0x00000001\n#define A6XX_SP_VS_CONFIG_BINDLESS_SAMP\t\t\t\t0x00000002\n#define A6XX_SP_VS_CONFIG_BINDLESS_IBO\t\t\t\t0x00000004\n#define A6XX_SP_VS_CONFIG_BINDLESS_UBO\t\t\t\t0x00000008\n#define A6XX_SP_VS_CONFIG_ENABLED\t\t\t\t0x00000100\n#define A6XX_SP_VS_CONFIG_NTEX__MASK\t\t\t\t0x0001fe00\n#define A6XX_SP_VS_CONFIG_NTEX__SHIFT\t\t\t\t9\nstatic inline uint32_t A6XX_SP_VS_CONFIG_NTEX(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_VS_CONFIG_NTEX__SHIFT) & A6XX_SP_VS_CONFIG_NTEX__MASK;\n}\n#define A6XX_SP_VS_CONFIG_NSAMP__MASK\t\t\t\t0x003e0000\n#define A6XX_SP_VS_CONFIG_NSAMP__SHIFT\t\t\t\t17\nstatic inline uint32_t A6XX_SP_VS_CONFIG_NSAMP(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_VS_CONFIG_NSAMP__SHIFT) & A6XX_SP_VS_CONFIG_NSAMP__MASK;\n}\n#define A6XX_SP_VS_CONFIG_NIBO__MASK\t\t\t\t0x1fc00000\n#define A6XX_SP_VS_CONFIG_NIBO__SHIFT\t\t\t\t22\nstatic inline uint32_t A6XX_SP_VS_CONFIG_NIBO(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_VS_CONFIG_NIBO__SHIFT) & A6XX_SP_VS_CONFIG_NIBO__MASK;\n}\n\n#define REG_A6XX_SP_VS_INSTRLEN\t\t\t\t\t0x0000a824\n\n#define REG_A6XX_SP_VS_PVT_MEM_HW_STACK_OFFSET\t\t\t0x0000a825\n#define A6XX_SP_VS_PVT_MEM_HW_STACK_OFFSET_OFFSET__MASK\t\t0x0007ffff\n#define A6XX_SP_VS_PVT_MEM_HW_STACK_OFFSET_OFFSET__SHIFT\t0\nstatic inline uint32_t A6XX_SP_VS_PVT_MEM_HW_STACK_OFFSET_OFFSET(uint32_t val)\n{\n\treturn ((val >> 11) << A6XX_SP_VS_PVT_MEM_HW_STACK_OFFSET_OFFSET__SHIFT) & A6XX_SP_VS_PVT_MEM_HW_STACK_OFFSET_OFFSET__MASK;\n}\n\n#define REG_A6XX_SP_HS_CTRL_REG0\t\t\t\t0x0000a830\n#define A6XX_SP_HS_CTRL_REG0_EARLYPREAMBLE\t\t\t0x00100000\n#define A6XX_SP_HS_CTRL_REG0_THREADMODE__MASK\t\t\t0x00000001\n#define A6XX_SP_HS_CTRL_REG0_THREADMODE__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_SP_HS_CTRL_REG0_THREADMODE(enum a3xx_threadmode val)\n{\n\treturn ((val) << A6XX_SP_HS_CTRL_REG0_THREADMODE__SHIFT) & A6XX_SP_HS_CTRL_REG0_THREADMODE__MASK;\n}\n#define A6XX_SP_HS_CTRL_REG0_HALFREGFOOTPRINT__MASK\t\t0x0000007e\n#define A6XX_SP_HS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT\t\t1\nstatic inline uint32_t A6XX_SP_HS_CTRL_REG0_HALFREGFOOTPRINT(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_HS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT) & A6XX_SP_HS_CTRL_REG0_HALFREGFOOTPRINT__MASK;\n}\n#define A6XX_SP_HS_CTRL_REG0_FULLREGFOOTPRINT__MASK\t\t0x00001f80\n#define A6XX_SP_HS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT\t\t7\nstatic inline uint32_t A6XX_SP_HS_CTRL_REG0_FULLREGFOOTPRINT(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_HS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT) & A6XX_SP_HS_CTRL_REG0_FULLREGFOOTPRINT__MASK;\n}\n#define A6XX_SP_HS_CTRL_REG0_UNK13\t\t\t\t0x00002000\n#define A6XX_SP_HS_CTRL_REG0_BRANCHSTACK__MASK\t\t\t0x000fc000\n#define A6XX_SP_HS_CTRL_REG0_BRANCHSTACK__SHIFT\t\t\t14\nstatic inline uint32_t A6XX_SP_HS_CTRL_REG0_BRANCHSTACK(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_HS_CTRL_REG0_BRANCHSTACK__SHIFT) & A6XX_SP_HS_CTRL_REG0_BRANCHSTACK__MASK;\n}\n\n#define REG_A6XX_SP_HS_WAVE_INPUT_SIZE\t\t\t\t0x0000a831\n\n#define REG_A6XX_SP_HS_BRANCH_COND\t\t\t\t0x0000a832\n\n#define REG_A6XX_SP_HS_OBJ_FIRST_EXEC_OFFSET\t\t\t0x0000a833\n\n#define REG_A6XX_SP_HS_OBJ_START\t\t\t\t0x0000a834\n#define A6XX_SP_HS_OBJ_START__MASK\t\t\t\t0xffffffff\n#define A6XX_SP_HS_OBJ_START__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_SP_HS_OBJ_START(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_HS_OBJ_START__SHIFT) & A6XX_SP_HS_OBJ_START__MASK;\n}\n\n#define REG_A6XX_SP_HS_PVT_MEM_PARAM\t\t\t\t0x0000a836\n#define A6XX_SP_HS_PVT_MEM_PARAM_MEMSIZEPERITEM__MASK\t\t0x000000ff\n#define A6XX_SP_HS_PVT_MEM_PARAM_MEMSIZEPERITEM__SHIFT\t\t0\nstatic inline uint32_t A6XX_SP_HS_PVT_MEM_PARAM_MEMSIZEPERITEM(uint32_t val)\n{\n\treturn ((val >> 9) << A6XX_SP_HS_PVT_MEM_PARAM_MEMSIZEPERITEM__SHIFT) & A6XX_SP_HS_PVT_MEM_PARAM_MEMSIZEPERITEM__MASK;\n}\n#define A6XX_SP_HS_PVT_MEM_PARAM_HWSTACKSIZEPERTHREAD__MASK\t0xff000000\n#define A6XX_SP_HS_PVT_MEM_PARAM_HWSTACKSIZEPERTHREAD__SHIFT\t24\nstatic inline uint32_t A6XX_SP_HS_PVT_MEM_PARAM_HWSTACKSIZEPERTHREAD(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_HS_PVT_MEM_PARAM_HWSTACKSIZEPERTHREAD__SHIFT) & A6XX_SP_HS_PVT_MEM_PARAM_HWSTACKSIZEPERTHREAD__MASK;\n}\n\n#define REG_A6XX_SP_HS_PVT_MEM_ADDR\t\t\t\t0x0000a837\n#define A6XX_SP_HS_PVT_MEM_ADDR__MASK\t\t\t\t0xffffffff\n#define A6XX_SP_HS_PVT_MEM_ADDR__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_SP_HS_PVT_MEM_ADDR(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_HS_PVT_MEM_ADDR__SHIFT) & A6XX_SP_HS_PVT_MEM_ADDR__MASK;\n}\n\n#define REG_A6XX_SP_HS_PVT_MEM_SIZE\t\t\t\t0x0000a839\n#define A6XX_SP_HS_PVT_MEM_SIZE_TOTALPVTMEMSIZE__MASK\t\t0x0003ffff\n#define A6XX_SP_HS_PVT_MEM_SIZE_TOTALPVTMEMSIZE__SHIFT\t\t0\nstatic inline uint32_t A6XX_SP_HS_PVT_MEM_SIZE_TOTALPVTMEMSIZE(uint32_t val)\n{\n\treturn ((val >> 12) << A6XX_SP_HS_PVT_MEM_SIZE_TOTALPVTMEMSIZE__SHIFT) & A6XX_SP_HS_PVT_MEM_SIZE_TOTALPVTMEMSIZE__MASK;\n}\n#define A6XX_SP_HS_PVT_MEM_SIZE_PERWAVEMEMLAYOUT\t\t0x80000000\n\n#define REG_A6XX_SP_HS_TEX_COUNT\t\t\t\t0x0000a83a\n\n#define REG_A6XX_SP_HS_CONFIG\t\t\t\t\t0x0000a83b\n#define A6XX_SP_HS_CONFIG_BINDLESS_TEX\t\t\t\t0x00000001\n#define A6XX_SP_HS_CONFIG_BINDLESS_SAMP\t\t\t\t0x00000002\n#define A6XX_SP_HS_CONFIG_BINDLESS_IBO\t\t\t\t0x00000004\n#define A6XX_SP_HS_CONFIG_BINDLESS_UBO\t\t\t\t0x00000008\n#define A6XX_SP_HS_CONFIG_ENABLED\t\t\t\t0x00000100\n#define A6XX_SP_HS_CONFIG_NTEX__MASK\t\t\t\t0x0001fe00\n#define A6XX_SP_HS_CONFIG_NTEX__SHIFT\t\t\t\t9\nstatic inline uint32_t A6XX_SP_HS_CONFIG_NTEX(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_HS_CONFIG_NTEX__SHIFT) & A6XX_SP_HS_CONFIG_NTEX__MASK;\n}\n#define A6XX_SP_HS_CONFIG_NSAMP__MASK\t\t\t\t0x003e0000\n#define A6XX_SP_HS_CONFIG_NSAMP__SHIFT\t\t\t\t17\nstatic inline uint32_t A6XX_SP_HS_CONFIG_NSAMP(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_HS_CONFIG_NSAMP__SHIFT) & A6XX_SP_HS_CONFIG_NSAMP__MASK;\n}\n#define A6XX_SP_HS_CONFIG_NIBO__MASK\t\t\t\t0x1fc00000\n#define A6XX_SP_HS_CONFIG_NIBO__SHIFT\t\t\t\t22\nstatic inline uint32_t A6XX_SP_HS_CONFIG_NIBO(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_HS_CONFIG_NIBO__SHIFT) & A6XX_SP_HS_CONFIG_NIBO__MASK;\n}\n\n#define REG_A6XX_SP_HS_INSTRLEN\t\t\t\t\t0x0000a83c\n\n#define REG_A6XX_SP_HS_PVT_MEM_HW_STACK_OFFSET\t\t\t0x0000a83d\n#define A6XX_SP_HS_PVT_MEM_HW_STACK_OFFSET_OFFSET__MASK\t\t0x0007ffff\n#define A6XX_SP_HS_PVT_MEM_HW_STACK_OFFSET_OFFSET__SHIFT\t0\nstatic inline uint32_t A6XX_SP_HS_PVT_MEM_HW_STACK_OFFSET_OFFSET(uint32_t val)\n{\n\treturn ((val >> 11) << A6XX_SP_HS_PVT_MEM_HW_STACK_OFFSET_OFFSET__SHIFT) & A6XX_SP_HS_PVT_MEM_HW_STACK_OFFSET_OFFSET__MASK;\n}\n\n#define REG_A6XX_SP_DS_CTRL_REG0\t\t\t\t0x0000a840\n#define A6XX_SP_DS_CTRL_REG0_EARLYPREAMBLE\t\t\t0x00100000\n#define A6XX_SP_DS_CTRL_REG0_THREADMODE__MASK\t\t\t0x00000001\n#define A6XX_SP_DS_CTRL_REG0_THREADMODE__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_SP_DS_CTRL_REG0_THREADMODE(enum a3xx_threadmode val)\n{\n\treturn ((val) << A6XX_SP_DS_CTRL_REG0_THREADMODE__SHIFT) & A6XX_SP_DS_CTRL_REG0_THREADMODE__MASK;\n}\n#define A6XX_SP_DS_CTRL_REG0_HALFREGFOOTPRINT__MASK\t\t0x0000007e\n#define A6XX_SP_DS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT\t\t1\nstatic inline uint32_t A6XX_SP_DS_CTRL_REG0_HALFREGFOOTPRINT(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_DS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT) & A6XX_SP_DS_CTRL_REG0_HALFREGFOOTPRINT__MASK;\n}\n#define A6XX_SP_DS_CTRL_REG0_FULLREGFOOTPRINT__MASK\t\t0x00001f80\n#define A6XX_SP_DS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT\t\t7\nstatic inline uint32_t A6XX_SP_DS_CTRL_REG0_FULLREGFOOTPRINT(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_DS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT) & A6XX_SP_DS_CTRL_REG0_FULLREGFOOTPRINT__MASK;\n}\n#define A6XX_SP_DS_CTRL_REG0_UNK13\t\t\t\t0x00002000\n#define A6XX_SP_DS_CTRL_REG0_BRANCHSTACK__MASK\t\t\t0x000fc000\n#define A6XX_SP_DS_CTRL_REG0_BRANCHSTACK__SHIFT\t\t\t14\nstatic inline uint32_t A6XX_SP_DS_CTRL_REG0_BRANCHSTACK(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_DS_CTRL_REG0_BRANCHSTACK__SHIFT) & A6XX_SP_DS_CTRL_REG0_BRANCHSTACK__MASK;\n}\n\n#define REG_A6XX_SP_DS_BRANCH_COND\t\t\t\t0x0000a841\n\n#define REG_A6XX_SP_DS_PRIMITIVE_CNTL\t\t\t\t0x0000a842\n#define A6XX_SP_DS_PRIMITIVE_CNTL_OUT__MASK\t\t\t0x0000003f\n#define A6XX_SP_DS_PRIMITIVE_CNTL_OUT__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_SP_DS_PRIMITIVE_CNTL_OUT(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_DS_PRIMITIVE_CNTL_OUT__SHIFT) & A6XX_SP_DS_PRIMITIVE_CNTL_OUT__MASK;\n}\n#define A6XX_SP_DS_PRIMITIVE_CNTL_FLAGS_REGID__MASK\t\t0x00003fc0\n#define A6XX_SP_DS_PRIMITIVE_CNTL_FLAGS_REGID__SHIFT\t\t6\nstatic inline uint32_t A6XX_SP_DS_PRIMITIVE_CNTL_FLAGS_REGID(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_DS_PRIMITIVE_CNTL_FLAGS_REGID__SHIFT) & A6XX_SP_DS_PRIMITIVE_CNTL_FLAGS_REGID__MASK;\n}\n\nstatic inline uint32_t REG_A6XX_SP_DS_OUT(uint32_t i0) { return 0x0000a843 + 0x1*i0; }\n\nstatic inline uint32_t REG_A6XX_SP_DS_OUT_REG(uint32_t i0) { return 0x0000a843 + 0x1*i0; }\n#define A6XX_SP_DS_OUT_REG_A_REGID__MASK\t\t\t0x000000ff\n#define A6XX_SP_DS_OUT_REG_A_REGID__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_SP_DS_OUT_REG_A_REGID(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_DS_OUT_REG_A_REGID__SHIFT) & A6XX_SP_DS_OUT_REG_A_REGID__MASK;\n}\n#define A6XX_SP_DS_OUT_REG_A_COMPMASK__MASK\t\t\t0x00000f00\n#define A6XX_SP_DS_OUT_REG_A_COMPMASK__SHIFT\t\t\t8\nstatic inline uint32_t A6XX_SP_DS_OUT_REG_A_COMPMASK(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_DS_OUT_REG_A_COMPMASK__SHIFT) & A6XX_SP_DS_OUT_REG_A_COMPMASK__MASK;\n}\n#define A6XX_SP_DS_OUT_REG_B_REGID__MASK\t\t\t0x00ff0000\n#define A6XX_SP_DS_OUT_REG_B_REGID__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_SP_DS_OUT_REG_B_REGID(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_DS_OUT_REG_B_REGID__SHIFT) & A6XX_SP_DS_OUT_REG_B_REGID__MASK;\n}\n#define A6XX_SP_DS_OUT_REG_B_COMPMASK__MASK\t\t\t0x0f000000\n#define A6XX_SP_DS_OUT_REG_B_COMPMASK__SHIFT\t\t\t24\nstatic inline uint32_t A6XX_SP_DS_OUT_REG_B_COMPMASK(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_DS_OUT_REG_B_COMPMASK__SHIFT) & A6XX_SP_DS_OUT_REG_B_COMPMASK__MASK;\n}\n\nstatic inline uint32_t REG_A6XX_SP_DS_VPC_DST(uint32_t i0) { return 0x0000a853 + 0x1*i0; }\n\nstatic inline uint32_t REG_A6XX_SP_DS_VPC_DST_REG(uint32_t i0) { return 0x0000a853 + 0x1*i0; }\n#define A6XX_SP_DS_VPC_DST_REG_OUTLOC0__MASK\t\t\t0x000000ff\n#define A6XX_SP_DS_VPC_DST_REG_OUTLOC0__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_SP_DS_VPC_DST_REG_OUTLOC0(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_DS_VPC_DST_REG_OUTLOC0__SHIFT) & A6XX_SP_DS_VPC_DST_REG_OUTLOC0__MASK;\n}\n#define A6XX_SP_DS_VPC_DST_REG_OUTLOC1__MASK\t\t\t0x0000ff00\n#define A6XX_SP_DS_VPC_DST_REG_OUTLOC1__SHIFT\t\t\t8\nstatic inline uint32_t A6XX_SP_DS_VPC_DST_REG_OUTLOC1(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_DS_VPC_DST_REG_OUTLOC1__SHIFT) & A6XX_SP_DS_VPC_DST_REG_OUTLOC1__MASK;\n}\n#define A6XX_SP_DS_VPC_DST_REG_OUTLOC2__MASK\t\t\t0x00ff0000\n#define A6XX_SP_DS_VPC_DST_REG_OUTLOC2__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_SP_DS_VPC_DST_REG_OUTLOC2(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_DS_VPC_DST_REG_OUTLOC2__SHIFT) & A6XX_SP_DS_VPC_DST_REG_OUTLOC2__MASK;\n}\n#define A6XX_SP_DS_VPC_DST_REG_OUTLOC3__MASK\t\t\t0xff000000\n#define A6XX_SP_DS_VPC_DST_REG_OUTLOC3__SHIFT\t\t\t24\nstatic inline uint32_t A6XX_SP_DS_VPC_DST_REG_OUTLOC3(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_DS_VPC_DST_REG_OUTLOC3__SHIFT) & A6XX_SP_DS_VPC_DST_REG_OUTLOC3__MASK;\n}\n\n#define REG_A6XX_SP_DS_OBJ_FIRST_EXEC_OFFSET\t\t\t0x0000a85b\n\n#define REG_A6XX_SP_DS_OBJ_START\t\t\t\t0x0000a85c\n#define A6XX_SP_DS_OBJ_START__MASK\t\t\t\t0xffffffff\n#define A6XX_SP_DS_OBJ_START__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_SP_DS_OBJ_START(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_DS_OBJ_START__SHIFT) & A6XX_SP_DS_OBJ_START__MASK;\n}\n\n#define REG_A6XX_SP_DS_PVT_MEM_PARAM\t\t\t\t0x0000a85e\n#define A6XX_SP_DS_PVT_MEM_PARAM_MEMSIZEPERITEM__MASK\t\t0x000000ff\n#define A6XX_SP_DS_PVT_MEM_PARAM_MEMSIZEPERITEM__SHIFT\t\t0\nstatic inline uint32_t A6XX_SP_DS_PVT_MEM_PARAM_MEMSIZEPERITEM(uint32_t val)\n{\n\treturn ((val >> 9) << A6XX_SP_DS_PVT_MEM_PARAM_MEMSIZEPERITEM__SHIFT) & A6XX_SP_DS_PVT_MEM_PARAM_MEMSIZEPERITEM__MASK;\n}\n#define A6XX_SP_DS_PVT_MEM_PARAM_HWSTACKSIZEPERTHREAD__MASK\t0xff000000\n#define A6XX_SP_DS_PVT_MEM_PARAM_HWSTACKSIZEPERTHREAD__SHIFT\t24\nstatic inline uint32_t A6XX_SP_DS_PVT_MEM_PARAM_HWSTACKSIZEPERTHREAD(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_DS_PVT_MEM_PARAM_HWSTACKSIZEPERTHREAD__SHIFT) & A6XX_SP_DS_PVT_MEM_PARAM_HWSTACKSIZEPERTHREAD__MASK;\n}\n\n#define REG_A6XX_SP_DS_PVT_MEM_ADDR\t\t\t\t0x0000a85f\n#define A6XX_SP_DS_PVT_MEM_ADDR__MASK\t\t\t\t0xffffffff\n#define A6XX_SP_DS_PVT_MEM_ADDR__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_SP_DS_PVT_MEM_ADDR(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_DS_PVT_MEM_ADDR__SHIFT) & A6XX_SP_DS_PVT_MEM_ADDR__MASK;\n}\n\n#define REG_A6XX_SP_DS_PVT_MEM_SIZE\t\t\t\t0x0000a861\n#define A6XX_SP_DS_PVT_MEM_SIZE_TOTALPVTMEMSIZE__MASK\t\t0x0003ffff\n#define A6XX_SP_DS_PVT_MEM_SIZE_TOTALPVTMEMSIZE__SHIFT\t\t0\nstatic inline uint32_t A6XX_SP_DS_PVT_MEM_SIZE_TOTALPVTMEMSIZE(uint32_t val)\n{\n\treturn ((val >> 12) << A6XX_SP_DS_PVT_MEM_SIZE_TOTALPVTMEMSIZE__SHIFT) & A6XX_SP_DS_PVT_MEM_SIZE_TOTALPVTMEMSIZE__MASK;\n}\n#define A6XX_SP_DS_PVT_MEM_SIZE_PERWAVEMEMLAYOUT\t\t0x80000000\n\n#define REG_A6XX_SP_DS_TEX_COUNT\t\t\t\t0x0000a862\n\n#define REG_A6XX_SP_DS_CONFIG\t\t\t\t\t0x0000a863\n#define A6XX_SP_DS_CONFIG_BINDLESS_TEX\t\t\t\t0x00000001\n#define A6XX_SP_DS_CONFIG_BINDLESS_SAMP\t\t\t\t0x00000002\n#define A6XX_SP_DS_CONFIG_BINDLESS_IBO\t\t\t\t0x00000004\n#define A6XX_SP_DS_CONFIG_BINDLESS_UBO\t\t\t\t0x00000008\n#define A6XX_SP_DS_CONFIG_ENABLED\t\t\t\t0x00000100\n#define A6XX_SP_DS_CONFIG_NTEX__MASK\t\t\t\t0x0001fe00\n#define A6XX_SP_DS_CONFIG_NTEX__SHIFT\t\t\t\t9\nstatic inline uint32_t A6XX_SP_DS_CONFIG_NTEX(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_DS_CONFIG_NTEX__SHIFT) & A6XX_SP_DS_CONFIG_NTEX__MASK;\n}\n#define A6XX_SP_DS_CONFIG_NSAMP__MASK\t\t\t\t0x003e0000\n#define A6XX_SP_DS_CONFIG_NSAMP__SHIFT\t\t\t\t17\nstatic inline uint32_t A6XX_SP_DS_CONFIG_NSAMP(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_DS_CONFIG_NSAMP__SHIFT) & A6XX_SP_DS_CONFIG_NSAMP__MASK;\n}\n#define A6XX_SP_DS_CONFIG_NIBO__MASK\t\t\t\t0x1fc00000\n#define A6XX_SP_DS_CONFIG_NIBO__SHIFT\t\t\t\t22\nstatic inline uint32_t A6XX_SP_DS_CONFIG_NIBO(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_DS_CONFIG_NIBO__SHIFT) & A6XX_SP_DS_CONFIG_NIBO__MASK;\n}\n\n#define REG_A6XX_SP_DS_INSTRLEN\t\t\t\t\t0x0000a864\n\n#define REG_A6XX_SP_DS_PVT_MEM_HW_STACK_OFFSET\t\t\t0x0000a865\n#define A6XX_SP_DS_PVT_MEM_HW_STACK_OFFSET_OFFSET__MASK\t\t0x0007ffff\n#define A6XX_SP_DS_PVT_MEM_HW_STACK_OFFSET_OFFSET__SHIFT\t0\nstatic inline uint32_t A6XX_SP_DS_PVT_MEM_HW_STACK_OFFSET_OFFSET(uint32_t val)\n{\n\treturn ((val >> 11) << A6XX_SP_DS_PVT_MEM_HW_STACK_OFFSET_OFFSET__SHIFT) & A6XX_SP_DS_PVT_MEM_HW_STACK_OFFSET_OFFSET__MASK;\n}\n\n#define REG_A6XX_SP_GS_CTRL_REG0\t\t\t\t0x0000a870\n#define A6XX_SP_GS_CTRL_REG0_EARLYPREAMBLE\t\t\t0x00100000\n#define A6XX_SP_GS_CTRL_REG0_THREADMODE__MASK\t\t\t0x00000001\n#define A6XX_SP_GS_CTRL_REG0_THREADMODE__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_SP_GS_CTRL_REG0_THREADMODE(enum a3xx_threadmode val)\n{\n\treturn ((val) << A6XX_SP_GS_CTRL_REG0_THREADMODE__SHIFT) & A6XX_SP_GS_CTRL_REG0_THREADMODE__MASK;\n}\n#define A6XX_SP_GS_CTRL_REG0_HALFREGFOOTPRINT__MASK\t\t0x0000007e\n#define A6XX_SP_GS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT\t\t1\nstatic inline uint32_t A6XX_SP_GS_CTRL_REG0_HALFREGFOOTPRINT(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_GS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT) & A6XX_SP_GS_CTRL_REG0_HALFREGFOOTPRINT__MASK;\n}\n#define A6XX_SP_GS_CTRL_REG0_FULLREGFOOTPRINT__MASK\t\t0x00001f80\n#define A6XX_SP_GS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT\t\t7\nstatic inline uint32_t A6XX_SP_GS_CTRL_REG0_FULLREGFOOTPRINT(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_GS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT) & A6XX_SP_GS_CTRL_REG0_FULLREGFOOTPRINT__MASK;\n}\n#define A6XX_SP_GS_CTRL_REG0_UNK13\t\t\t\t0x00002000\n#define A6XX_SP_GS_CTRL_REG0_BRANCHSTACK__MASK\t\t\t0x000fc000\n#define A6XX_SP_GS_CTRL_REG0_BRANCHSTACK__SHIFT\t\t\t14\nstatic inline uint32_t A6XX_SP_GS_CTRL_REG0_BRANCHSTACK(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_GS_CTRL_REG0_BRANCHSTACK__SHIFT) & A6XX_SP_GS_CTRL_REG0_BRANCHSTACK__MASK;\n}\n\n#define REG_A6XX_SP_GS_PRIM_SIZE\t\t\t\t0x0000a871\n\n#define REG_A6XX_SP_GS_BRANCH_COND\t\t\t\t0x0000a872\n\n#define REG_A6XX_SP_GS_PRIMITIVE_CNTL\t\t\t\t0x0000a873\n#define A6XX_SP_GS_PRIMITIVE_CNTL_OUT__MASK\t\t\t0x0000003f\n#define A6XX_SP_GS_PRIMITIVE_CNTL_OUT__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_SP_GS_PRIMITIVE_CNTL_OUT(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_GS_PRIMITIVE_CNTL_OUT__SHIFT) & A6XX_SP_GS_PRIMITIVE_CNTL_OUT__MASK;\n}\n#define A6XX_SP_GS_PRIMITIVE_CNTL_FLAGS_REGID__MASK\t\t0x00003fc0\n#define A6XX_SP_GS_PRIMITIVE_CNTL_FLAGS_REGID__SHIFT\t\t6\nstatic inline uint32_t A6XX_SP_GS_PRIMITIVE_CNTL_FLAGS_REGID(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_GS_PRIMITIVE_CNTL_FLAGS_REGID__SHIFT) & A6XX_SP_GS_PRIMITIVE_CNTL_FLAGS_REGID__MASK;\n}\n\nstatic inline uint32_t REG_A6XX_SP_GS_OUT(uint32_t i0) { return 0x0000a874 + 0x1*i0; }\n\nstatic inline uint32_t REG_A6XX_SP_GS_OUT_REG(uint32_t i0) { return 0x0000a874 + 0x1*i0; }\n#define A6XX_SP_GS_OUT_REG_A_REGID__MASK\t\t\t0x000000ff\n#define A6XX_SP_GS_OUT_REG_A_REGID__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_SP_GS_OUT_REG_A_REGID(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_GS_OUT_REG_A_REGID__SHIFT) & A6XX_SP_GS_OUT_REG_A_REGID__MASK;\n}\n#define A6XX_SP_GS_OUT_REG_A_COMPMASK__MASK\t\t\t0x00000f00\n#define A6XX_SP_GS_OUT_REG_A_COMPMASK__SHIFT\t\t\t8\nstatic inline uint32_t A6XX_SP_GS_OUT_REG_A_COMPMASK(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_GS_OUT_REG_A_COMPMASK__SHIFT) & A6XX_SP_GS_OUT_REG_A_COMPMASK__MASK;\n}\n#define A6XX_SP_GS_OUT_REG_B_REGID__MASK\t\t\t0x00ff0000\n#define A6XX_SP_GS_OUT_REG_B_REGID__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_SP_GS_OUT_REG_B_REGID(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_GS_OUT_REG_B_REGID__SHIFT) & A6XX_SP_GS_OUT_REG_B_REGID__MASK;\n}\n#define A6XX_SP_GS_OUT_REG_B_COMPMASK__MASK\t\t\t0x0f000000\n#define A6XX_SP_GS_OUT_REG_B_COMPMASK__SHIFT\t\t\t24\nstatic inline uint32_t A6XX_SP_GS_OUT_REG_B_COMPMASK(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_GS_OUT_REG_B_COMPMASK__SHIFT) & A6XX_SP_GS_OUT_REG_B_COMPMASK__MASK;\n}\n\nstatic inline uint32_t REG_A6XX_SP_GS_VPC_DST(uint32_t i0) { return 0x0000a884 + 0x1*i0; }\n\nstatic inline uint32_t REG_A6XX_SP_GS_VPC_DST_REG(uint32_t i0) { return 0x0000a884 + 0x1*i0; }\n#define A6XX_SP_GS_VPC_DST_REG_OUTLOC0__MASK\t\t\t0x000000ff\n#define A6XX_SP_GS_VPC_DST_REG_OUTLOC0__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_SP_GS_VPC_DST_REG_OUTLOC0(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_GS_VPC_DST_REG_OUTLOC0__SHIFT) & A6XX_SP_GS_VPC_DST_REG_OUTLOC0__MASK;\n}\n#define A6XX_SP_GS_VPC_DST_REG_OUTLOC1__MASK\t\t\t0x0000ff00\n#define A6XX_SP_GS_VPC_DST_REG_OUTLOC1__SHIFT\t\t\t8\nstatic inline uint32_t A6XX_SP_GS_VPC_DST_REG_OUTLOC1(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_GS_VPC_DST_REG_OUTLOC1__SHIFT) & A6XX_SP_GS_VPC_DST_REG_OUTLOC1__MASK;\n}\n#define A6XX_SP_GS_VPC_DST_REG_OUTLOC2__MASK\t\t\t0x00ff0000\n#define A6XX_SP_GS_VPC_DST_REG_OUTLOC2__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_SP_GS_VPC_DST_REG_OUTLOC2(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_GS_VPC_DST_REG_OUTLOC2__SHIFT) & A6XX_SP_GS_VPC_DST_REG_OUTLOC2__MASK;\n}\n#define A6XX_SP_GS_VPC_DST_REG_OUTLOC3__MASK\t\t\t0xff000000\n#define A6XX_SP_GS_VPC_DST_REG_OUTLOC3__SHIFT\t\t\t24\nstatic inline uint32_t A6XX_SP_GS_VPC_DST_REG_OUTLOC3(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_GS_VPC_DST_REG_OUTLOC3__SHIFT) & A6XX_SP_GS_VPC_DST_REG_OUTLOC3__MASK;\n}\n\n#define REG_A6XX_SP_GS_OBJ_FIRST_EXEC_OFFSET\t\t\t0x0000a88c\n\n#define REG_A6XX_SP_GS_OBJ_START\t\t\t\t0x0000a88d\n#define A6XX_SP_GS_OBJ_START__MASK\t\t\t\t0xffffffff\n#define A6XX_SP_GS_OBJ_START__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_SP_GS_OBJ_START(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_GS_OBJ_START__SHIFT) & A6XX_SP_GS_OBJ_START__MASK;\n}\n\n#define REG_A6XX_SP_GS_PVT_MEM_PARAM\t\t\t\t0x0000a88f\n#define A6XX_SP_GS_PVT_MEM_PARAM_MEMSIZEPERITEM__MASK\t\t0x000000ff\n#define A6XX_SP_GS_PVT_MEM_PARAM_MEMSIZEPERITEM__SHIFT\t\t0\nstatic inline uint32_t A6XX_SP_GS_PVT_MEM_PARAM_MEMSIZEPERITEM(uint32_t val)\n{\n\treturn ((val >> 9) << A6XX_SP_GS_PVT_MEM_PARAM_MEMSIZEPERITEM__SHIFT) & A6XX_SP_GS_PVT_MEM_PARAM_MEMSIZEPERITEM__MASK;\n}\n#define A6XX_SP_GS_PVT_MEM_PARAM_HWSTACKSIZEPERTHREAD__MASK\t0xff000000\n#define A6XX_SP_GS_PVT_MEM_PARAM_HWSTACKSIZEPERTHREAD__SHIFT\t24\nstatic inline uint32_t A6XX_SP_GS_PVT_MEM_PARAM_HWSTACKSIZEPERTHREAD(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_GS_PVT_MEM_PARAM_HWSTACKSIZEPERTHREAD__SHIFT) & A6XX_SP_GS_PVT_MEM_PARAM_HWSTACKSIZEPERTHREAD__MASK;\n}\n\n#define REG_A6XX_SP_GS_PVT_MEM_ADDR\t\t\t\t0x0000a890\n#define A6XX_SP_GS_PVT_MEM_ADDR__MASK\t\t\t\t0xffffffff\n#define A6XX_SP_GS_PVT_MEM_ADDR__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_SP_GS_PVT_MEM_ADDR(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_GS_PVT_MEM_ADDR__SHIFT) & A6XX_SP_GS_PVT_MEM_ADDR__MASK;\n}\n\n#define REG_A6XX_SP_GS_PVT_MEM_SIZE\t\t\t\t0x0000a892\n#define A6XX_SP_GS_PVT_MEM_SIZE_TOTALPVTMEMSIZE__MASK\t\t0x0003ffff\n#define A6XX_SP_GS_PVT_MEM_SIZE_TOTALPVTMEMSIZE__SHIFT\t\t0\nstatic inline uint32_t A6XX_SP_GS_PVT_MEM_SIZE_TOTALPVTMEMSIZE(uint32_t val)\n{\n\treturn ((val >> 12) << A6XX_SP_GS_PVT_MEM_SIZE_TOTALPVTMEMSIZE__SHIFT) & A6XX_SP_GS_PVT_MEM_SIZE_TOTALPVTMEMSIZE__MASK;\n}\n#define A6XX_SP_GS_PVT_MEM_SIZE_PERWAVEMEMLAYOUT\t\t0x80000000\n\n#define REG_A6XX_SP_GS_TEX_COUNT\t\t\t\t0x0000a893\n\n#define REG_A6XX_SP_GS_CONFIG\t\t\t\t\t0x0000a894\n#define A6XX_SP_GS_CONFIG_BINDLESS_TEX\t\t\t\t0x00000001\n#define A6XX_SP_GS_CONFIG_BINDLESS_SAMP\t\t\t\t0x00000002\n#define A6XX_SP_GS_CONFIG_BINDLESS_IBO\t\t\t\t0x00000004\n#define A6XX_SP_GS_CONFIG_BINDLESS_UBO\t\t\t\t0x00000008\n#define A6XX_SP_GS_CONFIG_ENABLED\t\t\t\t0x00000100\n#define A6XX_SP_GS_CONFIG_NTEX__MASK\t\t\t\t0x0001fe00\n#define A6XX_SP_GS_CONFIG_NTEX__SHIFT\t\t\t\t9\nstatic inline uint32_t A6XX_SP_GS_CONFIG_NTEX(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_GS_CONFIG_NTEX__SHIFT) & A6XX_SP_GS_CONFIG_NTEX__MASK;\n}\n#define A6XX_SP_GS_CONFIG_NSAMP__MASK\t\t\t\t0x003e0000\n#define A6XX_SP_GS_CONFIG_NSAMP__SHIFT\t\t\t\t17\nstatic inline uint32_t A6XX_SP_GS_CONFIG_NSAMP(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_GS_CONFIG_NSAMP__SHIFT) & A6XX_SP_GS_CONFIG_NSAMP__MASK;\n}\n#define A6XX_SP_GS_CONFIG_NIBO__MASK\t\t\t\t0x1fc00000\n#define A6XX_SP_GS_CONFIG_NIBO__SHIFT\t\t\t\t22\nstatic inline uint32_t A6XX_SP_GS_CONFIG_NIBO(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_GS_CONFIG_NIBO__SHIFT) & A6XX_SP_GS_CONFIG_NIBO__MASK;\n}\n\n#define REG_A6XX_SP_GS_INSTRLEN\t\t\t\t\t0x0000a895\n\n#define REG_A6XX_SP_GS_PVT_MEM_HW_STACK_OFFSET\t\t\t0x0000a896\n#define A6XX_SP_GS_PVT_MEM_HW_STACK_OFFSET_OFFSET__MASK\t\t0x0007ffff\n#define A6XX_SP_GS_PVT_MEM_HW_STACK_OFFSET_OFFSET__SHIFT\t0\nstatic inline uint32_t A6XX_SP_GS_PVT_MEM_HW_STACK_OFFSET_OFFSET(uint32_t val)\n{\n\treturn ((val >> 11) << A6XX_SP_GS_PVT_MEM_HW_STACK_OFFSET_OFFSET__SHIFT) & A6XX_SP_GS_PVT_MEM_HW_STACK_OFFSET_OFFSET__MASK;\n}\n\n#define REG_A6XX_SP_VS_TEX_SAMP\t\t\t\t\t0x0000a8a0\n#define A6XX_SP_VS_TEX_SAMP__MASK\t\t\t\t0xffffffff\n#define A6XX_SP_VS_TEX_SAMP__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_SP_VS_TEX_SAMP(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_VS_TEX_SAMP__SHIFT) & A6XX_SP_VS_TEX_SAMP__MASK;\n}\n\n#define REG_A6XX_SP_HS_TEX_SAMP\t\t\t\t\t0x0000a8a2\n#define A6XX_SP_HS_TEX_SAMP__MASK\t\t\t\t0xffffffff\n#define A6XX_SP_HS_TEX_SAMP__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_SP_HS_TEX_SAMP(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_HS_TEX_SAMP__SHIFT) & A6XX_SP_HS_TEX_SAMP__MASK;\n}\n\n#define REG_A6XX_SP_DS_TEX_SAMP\t\t\t\t\t0x0000a8a4\n#define A6XX_SP_DS_TEX_SAMP__MASK\t\t\t\t0xffffffff\n#define A6XX_SP_DS_TEX_SAMP__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_SP_DS_TEX_SAMP(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_DS_TEX_SAMP__SHIFT) & A6XX_SP_DS_TEX_SAMP__MASK;\n}\n\n#define REG_A6XX_SP_GS_TEX_SAMP\t\t\t\t\t0x0000a8a6\n#define A6XX_SP_GS_TEX_SAMP__MASK\t\t\t\t0xffffffff\n#define A6XX_SP_GS_TEX_SAMP__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_SP_GS_TEX_SAMP(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_GS_TEX_SAMP__SHIFT) & A6XX_SP_GS_TEX_SAMP__MASK;\n}\n\n#define REG_A6XX_SP_VS_TEX_CONST\t\t\t\t0x0000a8a8\n#define A6XX_SP_VS_TEX_CONST__MASK\t\t\t\t0xffffffff\n#define A6XX_SP_VS_TEX_CONST__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_SP_VS_TEX_CONST(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_VS_TEX_CONST__SHIFT) & A6XX_SP_VS_TEX_CONST__MASK;\n}\n\n#define REG_A6XX_SP_HS_TEX_CONST\t\t\t\t0x0000a8aa\n#define A6XX_SP_HS_TEX_CONST__MASK\t\t\t\t0xffffffff\n#define A6XX_SP_HS_TEX_CONST__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_SP_HS_TEX_CONST(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_HS_TEX_CONST__SHIFT) & A6XX_SP_HS_TEX_CONST__MASK;\n}\n\n#define REG_A6XX_SP_DS_TEX_CONST\t\t\t\t0x0000a8ac\n#define A6XX_SP_DS_TEX_CONST__MASK\t\t\t\t0xffffffff\n#define A6XX_SP_DS_TEX_CONST__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_SP_DS_TEX_CONST(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_DS_TEX_CONST__SHIFT) & A6XX_SP_DS_TEX_CONST__MASK;\n}\n\n#define REG_A6XX_SP_GS_TEX_CONST\t\t\t\t0x0000a8ae\n#define A6XX_SP_GS_TEX_CONST__MASK\t\t\t\t0xffffffff\n#define A6XX_SP_GS_TEX_CONST__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_SP_GS_TEX_CONST(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_GS_TEX_CONST__SHIFT) & A6XX_SP_GS_TEX_CONST__MASK;\n}\n\n#define REG_A6XX_SP_FS_CTRL_REG0\t\t\t\t0x0000a980\n#define A6XX_SP_FS_CTRL_REG0_THREADSIZE__MASK\t\t\t0x00100000\n#define A6XX_SP_FS_CTRL_REG0_THREADSIZE__SHIFT\t\t\t20\nstatic inline uint32_t A6XX_SP_FS_CTRL_REG0_THREADSIZE(enum a6xx_threadsize val)\n{\n\treturn ((val) << A6XX_SP_FS_CTRL_REG0_THREADSIZE__SHIFT) & A6XX_SP_FS_CTRL_REG0_THREADSIZE__MASK;\n}\n#define A6XX_SP_FS_CTRL_REG0_UNK21\t\t\t\t0x00200000\n#define A6XX_SP_FS_CTRL_REG0_VARYING\t\t\t\t0x00400000\n#define A6XX_SP_FS_CTRL_REG0_DIFF_FINE\t\t\t\t0x00800000\n#define A6XX_SP_FS_CTRL_REG0_UNK24\t\t\t\t0x01000000\n#define A6XX_SP_FS_CTRL_REG0_UNK25\t\t\t\t0x02000000\n#define A6XX_SP_FS_CTRL_REG0_PIXLODENABLE\t\t\t0x04000000\n#define A6XX_SP_FS_CTRL_REG0_UNK27\t\t\t\t0x08000000\n#define A6XX_SP_FS_CTRL_REG0_EARLYPREAMBLE\t\t\t0x10000000\n#define A6XX_SP_FS_CTRL_REG0_MERGEDREGS\t\t\t\t0x80000000\n#define A6XX_SP_FS_CTRL_REG0_THREADMODE__MASK\t\t\t0x00000001\n#define A6XX_SP_FS_CTRL_REG0_THREADMODE__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_SP_FS_CTRL_REG0_THREADMODE(enum a3xx_threadmode val)\n{\n\treturn ((val) << A6XX_SP_FS_CTRL_REG0_THREADMODE__SHIFT) & A6XX_SP_FS_CTRL_REG0_THREADMODE__MASK;\n}\n#define A6XX_SP_FS_CTRL_REG0_HALFREGFOOTPRINT__MASK\t\t0x0000007e\n#define A6XX_SP_FS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT\t\t1\nstatic inline uint32_t A6XX_SP_FS_CTRL_REG0_HALFREGFOOTPRINT(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_FS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT) & A6XX_SP_FS_CTRL_REG0_HALFREGFOOTPRINT__MASK;\n}\n#define A6XX_SP_FS_CTRL_REG0_FULLREGFOOTPRINT__MASK\t\t0x00001f80\n#define A6XX_SP_FS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT\t\t7\nstatic inline uint32_t A6XX_SP_FS_CTRL_REG0_FULLREGFOOTPRINT(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_FS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT) & A6XX_SP_FS_CTRL_REG0_FULLREGFOOTPRINT__MASK;\n}\n#define A6XX_SP_FS_CTRL_REG0_UNK13\t\t\t\t0x00002000\n#define A6XX_SP_FS_CTRL_REG0_BRANCHSTACK__MASK\t\t\t0x000fc000\n#define A6XX_SP_FS_CTRL_REG0_BRANCHSTACK__SHIFT\t\t\t14\nstatic inline uint32_t A6XX_SP_FS_CTRL_REG0_BRANCHSTACK(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_FS_CTRL_REG0_BRANCHSTACK__SHIFT) & A6XX_SP_FS_CTRL_REG0_BRANCHSTACK__MASK;\n}\n\n#define REG_A6XX_SP_FS_BRANCH_COND\t\t\t\t0x0000a981\n\n#define REG_A6XX_SP_FS_OBJ_FIRST_EXEC_OFFSET\t\t\t0x0000a982\n\n#define REG_A6XX_SP_FS_OBJ_START\t\t\t\t0x0000a983\n#define A6XX_SP_FS_OBJ_START__MASK\t\t\t\t0xffffffff\n#define A6XX_SP_FS_OBJ_START__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_SP_FS_OBJ_START(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_FS_OBJ_START__SHIFT) & A6XX_SP_FS_OBJ_START__MASK;\n}\n\n#define REG_A6XX_SP_FS_PVT_MEM_PARAM\t\t\t\t0x0000a985\n#define A6XX_SP_FS_PVT_MEM_PARAM_MEMSIZEPERITEM__MASK\t\t0x000000ff\n#define A6XX_SP_FS_PVT_MEM_PARAM_MEMSIZEPERITEM__SHIFT\t\t0\nstatic inline uint32_t A6XX_SP_FS_PVT_MEM_PARAM_MEMSIZEPERITEM(uint32_t val)\n{\n\treturn ((val >> 9) << A6XX_SP_FS_PVT_MEM_PARAM_MEMSIZEPERITEM__SHIFT) & A6XX_SP_FS_PVT_MEM_PARAM_MEMSIZEPERITEM__MASK;\n}\n#define A6XX_SP_FS_PVT_MEM_PARAM_HWSTACKSIZEPERTHREAD__MASK\t0xff000000\n#define A6XX_SP_FS_PVT_MEM_PARAM_HWSTACKSIZEPERTHREAD__SHIFT\t24\nstatic inline uint32_t A6XX_SP_FS_PVT_MEM_PARAM_HWSTACKSIZEPERTHREAD(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_FS_PVT_MEM_PARAM_HWSTACKSIZEPERTHREAD__SHIFT) & A6XX_SP_FS_PVT_MEM_PARAM_HWSTACKSIZEPERTHREAD__MASK;\n}\n\n#define REG_A6XX_SP_FS_PVT_MEM_ADDR\t\t\t\t0x0000a986\n#define A6XX_SP_FS_PVT_MEM_ADDR__MASK\t\t\t\t0xffffffff\n#define A6XX_SP_FS_PVT_MEM_ADDR__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_SP_FS_PVT_MEM_ADDR(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_FS_PVT_MEM_ADDR__SHIFT) & A6XX_SP_FS_PVT_MEM_ADDR__MASK;\n}\n\n#define REG_A6XX_SP_FS_PVT_MEM_SIZE\t\t\t\t0x0000a988\n#define A6XX_SP_FS_PVT_MEM_SIZE_TOTALPVTMEMSIZE__MASK\t\t0x0003ffff\n#define A6XX_SP_FS_PVT_MEM_SIZE_TOTALPVTMEMSIZE__SHIFT\t\t0\nstatic inline uint32_t A6XX_SP_FS_PVT_MEM_SIZE_TOTALPVTMEMSIZE(uint32_t val)\n{\n\treturn ((val >> 12) << A6XX_SP_FS_PVT_MEM_SIZE_TOTALPVTMEMSIZE__SHIFT) & A6XX_SP_FS_PVT_MEM_SIZE_TOTALPVTMEMSIZE__MASK;\n}\n#define A6XX_SP_FS_PVT_MEM_SIZE_PERWAVEMEMLAYOUT\t\t0x80000000\n\n#define REG_A6XX_SP_BLEND_CNTL\t\t\t\t\t0x0000a989\n#define A6XX_SP_BLEND_CNTL_ENABLE_BLEND__MASK\t\t\t0x000000ff\n#define A6XX_SP_BLEND_CNTL_ENABLE_BLEND__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_SP_BLEND_CNTL_ENABLE_BLEND(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_BLEND_CNTL_ENABLE_BLEND__SHIFT) & A6XX_SP_BLEND_CNTL_ENABLE_BLEND__MASK;\n}\n#define A6XX_SP_BLEND_CNTL_UNK8\t\t\t\t\t0x00000100\n#define A6XX_SP_BLEND_CNTL_DUAL_COLOR_IN_ENABLE\t\t\t0x00000200\n#define A6XX_SP_BLEND_CNTL_ALPHA_TO_COVERAGE\t\t\t0x00000400\n\n#define REG_A6XX_SP_SRGB_CNTL\t\t\t\t\t0x0000a98a\n#define A6XX_SP_SRGB_CNTL_SRGB_MRT0\t\t\t\t0x00000001\n#define A6XX_SP_SRGB_CNTL_SRGB_MRT1\t\t\t\t0x00000002\n#define A6XX_SP_SRGB_CNTL_SRGB_MRT2\t\t\t\t0x00000004\n#define A6XX_SP_SRGB_CNTL_SRGB_MRT3\t\t\t\t0x00000008\n#define A6XX_SP_SRGB_CNTL_SRGB_MRT4\t\t\t\t0x00000010\n#define A6XX_SP_SRGB_CNTL_SRGB_MRT5\t\t\t\t0x00000020\n#define A6XX_SP_SRGB_CNTL_SRGB_MRT6\t\t\t\t0x00000040\n#define A6XX_SP_SRGB_CNTL_SRGB_MRT7\t\t\t\t0x00000080\n\n#define REG_A6XX_SP_FS_RENDER_COMPONENTS\t\t\t0x0000a98b\n#define A6XX_SP_FS_RENDER_COMPONENTS_RT0__MASK\t\t\t0x0000000f\n#define A6XX_SP_FS_RENDER_COMPONENTS_RT0__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_SP_FS_RENDER_COMPONENTS_RT0(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_FS_RENDER_COMPONENTS_RT0__SHIFT) & A6XX_SP_FS_RENDER_COMPONENTS_RT0__MASK;\n}\n#define A6XX_SP_FS_RENDER_COMPONENTS_RT1__MASK\t\t\t0x000000f0\n#define A6XX_SP_FS_RENDER_COMPONENTS_RT1__SHIFT\t\t\t4\nstatic inline uint32_t A6XX_SP_FS_RENDER_COMPONENTS_RT1(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_FS_RENDER_COMPONENTS_RT1__SHIFT) & A6XX_SP_FS_RENDER_COMPONENTS_RT1__MASK;\n}\n#define A6XX_SP_FS_RENDER_COMPONENTS_RT2__MASK\t\t\t0x00000f00\n#define A6XX_SP_FS_RENDER_COMPONENTS_RT2__SHIFT\t\t\t8\nstatic inline uint32_t A6XX_SP_FS_RENDER_COMPONENTS_RT2(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_FS_RENDER_COMPONENTS_RT2__SHIFT) & A6XX_SP_FS_RENDER_COMPONENTS_RT2__MASK;\n}\n#define A6XX_SP_FS_RENDER_COMPONENTS_RT3__MASK\t\t\t0x0000f000\n#define A6XX_SP_FS_RENDER_COMPONENTS_RT3__SHIFT\t\t\t12\nstatic inline uint32_t A6XX_SP_FS_RENDER_COMPONENTS_RT3(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_FS_RENDER_COMPONENTS_RT3__SHIFT) & A6XX_SP_FS_RENDER_COMPONENTS_RT3__MASK;\n}\n#define A6XX_SP_FS_RENDER_COMPONENTS_RT4__MASK\t\t\t0x000f0000\n#define A6XX_SP_FS_RENDER_COMPONENTS_RT4__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_SP_FS_RENDER_COMPONENTS_RT4(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_FS_RENDER_COMPONENTS_RT4__SHIFT) & A6XX_SP_FS_RENDER_COMPONENTS_RT4__MASK;\n}\n#define A6XX_SP_FS_RENDER_COMPONENTS_RT5__MASK\t\t\t0x00f00000\n#define A6XX_SP_FS_RENDER_COMPONENTS_RT5__SHIFT\t\t\t20\nstatic inline uint32_t A6XX_SP_FS_RENDER_COMPONENTS_RT5(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_FS_RENDER_COMPONENTS_RT5__SHIFT) & A6XX_SP_FS_RENDER_COMPONENTS_RT5__MASK;\n}\n#define A6XX_SP_FS_RENDER_COMPONENTS_RT6__MASK\t\t\t0x0f000000\n#define A6XX_SP_FS_RENDER_COMPONENTS_RT6__SHIFT\t\t\t24\nstatic inline uint32_t A6XX_SP_FS_RENDER_COMPONENTS_RT6(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_FS_RENDER_COMPONENTS_RT6__SHIFT) & A6XX_SP_FS_RENDER_COMPONENTS_RT6__MASK;\n}\n#define A6XX_SP_FS_RENDER_COMPONENTS_RT7__MASK\t\t\t0xf0000000\n#define A6XX_SP_FS_RENDER_COMPONENTS_RT7__SHIFT\t\t\t28\nstatic inline uint32_t A6XX_SP_FS_RENDER_COMPONENTS_RT7(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_FS_RENDER_COMPONENTS_RT7__SHIFT) & A6XX_SP_FS_RENDER_COMPONENTS_RT7__MASK;\n}\n\n#define REG_A6XX_SP_FS_OUTPUT_CNTL0\t\t\t\t0x0000a98c\n#define A6XX_SP_FS_OUTPUT_CNTL0_DUAL_COLOR_IN_ENABLE\t\t0x00000001\n#define A6XX_SP_FS_OUTPUT_CNTL0_DEPTH_REGID__MASK\t\t0x0000ff00\n#define A6XX_SP_FS_OUTPUT_CNTL0_DEPTH_REGID__SHIFT\t\t8\nstatic inline uint32_t A6XX_SP_FS_OUTPUT_CNTL0_DEPTH_REGID(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_FS_OUTPUT_CNTL0_DEPTH_REGID__SHIFT) & A6XX_SP_FS_OUTPUT_CNTL0_DEPTH_REGID__MASK;\n}\n#define A6XX_SP_FS_OUTPUT_CNTL0_SAMPMASK_REGID__MASK\t\t0x00ff0000\n#define A6XX_SP_FS_OUTPUT_CNTL0_SAMPMASK_REGID__SHIFT\t\t16\nstatic inline uint32_t A6XX_SP_FS_OUTPUT_CNTL0_SAMPMASK_REGID(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_FS_OUTPUT_CNTL0_SAMPMASK_REGID__SHIFT) & A6XX_SP_FS_OUTPUT_CNTL0_SAMPMASK_REGID__MASK;\n}\n#define A6XX_SP_FS_OUTPUT_CNTL0_STENCILREF_REGID__MASK\t\t0xff000000\n#define A6XX_SP_FS_OUTPUT_CNTL0_STENCILREF_REGID__SHIFT\t\t24\nstatic inline uint32_t A6XX_SP_FS_OUTPUT_CNTL0_STENCILREF_REGID(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_FS_OUTPUT_CNTL0_STENCILREF_REGID__SHIFT) & A6XX_SP_FS_OUTPUT_CNTL0_STENCILREF_REGID__MASK;\n}\n\n#define REG_A6XX_SP_FS_OUTPUT_CNTL1\t\t\t\t0x0000a98d\n#define A6XX_SP_FS_OUTPUT_CNTL1_MRT__MASK\t\t\t0x0000000f\n#define A6XX_SP_FS_OUTPUT_CNTL1_MRT__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_SP_FS_OUTPUT_CNTL1_MRT(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_FS_OUTPUT_CNTL1_MRT__SHIFT) & A6XX_SP_FS_OUTPUT_CNTL1_MRT__MASK;\n}\n\nstatic inline uint32_t REG_A6XX_SP_FS_OUTPUT(uint32_t i0) { return 0x0000a98e + 0x1*i0; }\n\nstatic inline uint32_t REG_A6XX_SP_FS_OUTPUT_REG(uint32_t i0) { return 0x0000a98e + 0x1*i0; }\n#define A6XX_SP_FS_OUTPUT_REG_REGID__MASK\t\t\t0x000000ff\n#define A6XX_SP_FS_OUTPUT_REG_REGID__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_SP_FS_OUTPUT_REG_REGID(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_FS_OUTPUT_REG_REGID__SHIFT) & A6XX_SP_FS_OUTPUT_REG_REGID__MASK;\n}\n#define A6XX_SP_FS_OUTPUT_REG_HALF_PRECISION\t\t\t0x00000100\n\nstatic inline uint32_t REG_A6XX_SP_FS_MRT(uint32_t i0) { return 0x0000a996 + 0x1*i0; }\n\nstatic inline uint32_t REG_A6XX_SP_FS_MRT_REG(uint32_t i0) { return 0x0000a996 + 0x1*i0; }\n#define A6XX_SP_FS_MRT_REG_COLOR_FORMAT__MASK\t\t\t0x000000ff\n#define A6XX_SP_FS_MRT_REG_COLOR_FORMAT__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_SP_FS_MRT_REG_COLOR_FORMAT(enum a6xx_format val)\n{\n\treturn ((val) << A6XX_SP_FS_MRT_REG_COLOR_FORMAT__SHIFT) & A6XX_SP_FS_MRT_REG_COLOR_FORMAT__MASK;\n}\n#define A6XX_SP_FS_MRT_REG_COLOR_SINT\t\t\t\t0x00000100\n#define A6XX_SP_FS_MRT_REG_COLOR_UINT\t\t\t\t0x00000200\n#define A6XX_SP_FS_MRT_REG_UNK10\t\t\t\t0x00000400\n\n#define REG_A6XX_SP_FS_PREFETCH_CNTL\t\t\t\t0x0000a99e\n#define A6XX_SP_FS_PREFETCH_CNTL_COUNT__MASK\t\t\t0x00000007\n#define A6XX_SP_FS_PREFETCH_CNTL_COUNT__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_SP_FS_PREFETCH_CNTL_COUNT(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_FS_PREFETCH_CNTL_COUNT__SHIFT) & A6XX_SP_FS_PREFETCH_CNTL_COUNT__MASK;\n}\n#define A6XX_SP_FS_PREFETCH_CNTL_IJ_WRITE_DISABLE\t\t0x00000008\n#define A6XX_SP_FS_PREFETCH_CNTL_UNK4\t\t\t\t0x00000010\n#define A6XX_SP_FS_PREFETCH_CNTL_WRITE_COLOR_TO_OUTPUT\t\t0x00000020\n#define A6XX_SP_FS_PREFETCH_CNTL_UNK6__MASK\t\t\t0x00007fc0\n#define A6XX_SP_FS_PREFETCH_CNTL_UNK6__SHIFT\t\t\t6\nstatic inline uint32_t A6XX_SP_FS_PREFETCH_CNTL_UNK6(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_FS_PREFETCH_CNTL_UNK6__SHIFT) & A6XX_SP_FS_PREFETCH_CNTL_UNK6__MASK;\n}\n\nstatic inline uint32_t REG_A6XX_SP_FS_PREFETCH(uint32_t i0) { return 0x0000a99f + 0x1*i0; }\n\nstatic inline uint32_t REG_A6XX_SP_FS_PREFETCH_CMD(uint32_t i0) { return 0x0000a99f + 0x1*i0; }\n#define A6XX_SP_FS_PREFETCH_CMD_SRC__MASK\t\t\t0x0000007f\n#define A6XX_SP_FS_PREFETCH_CMD_SRC__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_SP_FS_PREFETCH_CMD_SRC(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_FS_PREFETCH_CMD_SRC__SHIFT) & A6XX_SP_FS_PREFETCH_CMD_SRC__MASK;\n}\n#define A6XX_SP_FS_PREFETCH_CMD_SAMP_ID__MASK\t\t\t0x00000780\n#define A6XX_SP_FS_PREFETCH_CMD_SAMP_ID__SHIFT\t\t\t7\nstatic inline uint32_t A6XX_SP_FS_PREFETCH_CMD_SAMP_ID(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_FS_PREFETCH_CMD_SAMP_ID__SHIFT) & A6XX_SP_FS_PREFETCH_CMD_SAMP_ID__MASK;\n}\n#define A6XX_SP_FS_PREFETCH_CMD_TEX_ID__MASK\t\t\t0x0000f800\n#define A6XX_SP_FS_PREFETCH_CMD_TEX_ID__SHIFT\t\t\t11\nstatic inline uint32_t A6XX_SP_FS_PREFETCH_CMD_TEX_ID(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_FS_PREFETCH_CMD_TEX_ID__SHIFT) & A6XX_SP_FS_PREFETCH_CMD_TEX_ID__MASK;\n}\n#define A6XX_SP_FS_PREFETCH_CMD_DST__MASK\t\t\t0x003f0000\n#define A6XX_SP_FS_PREFETCH_CMD_DST__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_SP_FS_PREFETCH_CMD_DST(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_FS_PREFETCH_CMD_DST__SHIFT) & A6XX_SP_FS_PREFETCH_CMD_DST__MASK;\n}\n#define A6XX_SP_FS_PREFETCH_CMD_WRMASK__MASK\t\t\t0x03c00000\n#define A6XX_SP_FS_PREFETCH_CMD_WRMASK__SHIFT\t\t\t22\nstatic inline uint32_t A6XX_SP_FS_PREFETCH_CMD_WRMASK(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_FS_PREFETCH_CMD_WRMASK__SHIFT) & A6XX_SP_FS_PREFETCH_CMD_WRMASK__MASK;\n}\n#define A6XX_SP_FS_PREFETCH_CMD_HALF\t\t\t\t0x04000000\n#define A6XX_SP_FS_PREFETCH_CMD_UNK27\t\t\t\t0x08000000\n#define A6XX_SP_FS_PREFETCH_CMD_BINDLESS\t\t\t0x10000000\n#define A6XX_SP_FS_PREFETCH_CMD_CMD__MASK\t\t\t0xe0000000\n#define A6XX_SP_FS_PREFETCH_CMD_CMD__SHIFT\t\t\t29\nstatic inline uint32_t A6XX_SP_FS_PREFETCH_CMD_CMD(enum a6xx_tex_prefetch_cmd val)\n{\n\treturn ((val) << A6XX_SP_FS_PREFETCH_CMD_CMD__SHIFT) & A6XX_SP_FS_PREFETCH_CMD_CMD__MASK;\n}\n\nstatic inline uint32_t REG_A6XX_SP_FS_BINDLESS_PREFETCH(uint32_t i0) { return 0x0000a9a3 + 0x1*i0; }\n\nstatic inline uint32_t REG_A6XX_SP_FS_BINDLESS_PREFETCH_CMD(uint32_t i0) { return 0x0000a9a3 + 0x1*i0; }\n#define A6XX_SP_FS_BINDLESS_PREFETCH_CMD_SAMP_ID__MASK\t\t0x0000ffff\n#define A6XX_SP_FS_BINDLESS_PREFETCH_CMD_SAMP_ID__SHIFT\t\t0\nstatic inline uint32_t A6XX_SP_FS_BINDLESS_PREFETCH_CMD_SAMP_ID(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_FS_BINDLESS_PREFETCH_CMD_SAMP_ID__SHIFT) & A6XX_SP_FS_BINDLESS_PREFETCH_CMD_SAMP_ID__MASK;\n}\n#define A6XX_SP_FS_BINDLESS_PREFETCH_CMD_TEX_ID__MASK\t\t0xffff0000\n#define A6XX_SP_FS_BINDLESS_PREFETCH_CMD_TEX_ID__SHIFT\t\t16\nstatic inline uint32_t A6XX_SP_FS_BINDLESS_PREFETCH_CMD_TEX_ID(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_FS_BINDLESS_PREFETCH_CMD_TEX_ID__SHIFT) & A6XX_SP_FS_BINDLESS_PREFETCH_CMD_TEX_ID__MASK;\n}\n\n#define REG_A6XX_SP_FS_TEX_COUNT\t\t\t\t0x0000a9a7\n\n#define REG_A6XX_SP_UNKNOWN_A9A8\t\t\t\t0x0000a9a8\n\n#define REG_A6XX_SP_FS_PVT_MEM_HW_STACK_OFFSET\t\t\t0x0000a9a9\n#define A6XX_SP_FS_PVT_MEM_HW_STACK_OFFSET_OFFSET__MASK\t\t0x0007ffff\n#define A6XX_SP_FS_PVT_MEM_HW_STACK_OFFSET_OFFSET__SHIFT\t0\nstatic inline uint32_t A6XX_SP_FS_PVT_MEM_HW_STACK_OFFSET_OFFSET(uint32_t val)\n{\n\treturn ((val >> 11) << A6XX_SP_FS_PVT_MEM_HW_STACK_OFFSET_OFFSET__SHIFT) & A6XX_SP_FS_PVT_MEM_HW_STACK_OFFSET_OFFSET__MASK;\n}\n\n#define REG_A6XX_SP_CS_CTRL_REG0\t\t\t\t0x0000a9b0\n#define A6XX_SP_CS_CTRL_REG0_THREADSIZE__MASK\t\t\t0x00100000\n#define A6XX_SP_CS_CTRL_REG0_THREADSIZE__SHIFT\t\t\t20\nstatic inline uint32_t A6XX_SP_CS_CTRL_REG0_THREADSIZE(enum a6xx_threadsize val)\n{\n\treturn ((val) << A6XX_SP_CS_CTRL_REG0_THREADSIZE__SHIFT) & A6XX_SP_CS_CTRL_REG0_THREADSIZE__MASK;\n}\n#define A6XX_SP_CS_CTRL_REG0_UNK21\t\t\t\t0x00200000\n#define A6XX_SP_CS_CTRL_REG0_UNK22\t\t\t\t0x00400000\n#define A6XX_SP_CS_CTRL_REG0_EARLYPREAMBLE\t\t\t0x00800000\n#define A6XX_SP_CS_CTRL_REG0_MERGEDREGS\t\t\t\t0x80000000\n#define A6XX_SP_CS_CTRL_REG0_THREADMODE__MASK\t\t\t0x00000001\n#define A6XX_SP_CS_CTRL_REG0_THREADMODE__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_SP_CS_CTRL_REG0_THREADMODE(enum a3xx_threadmode val)\n{\n\treturn ((val) << A6XX_SP_CS_CTRL_REG0_THREADMODE__SHIFT) & A6XX_SP_CS_CTRL_REG0_THREADMODE__MASK;\n}\n#define A6XX_SP_CS_CTRL_REG0_HALFREGFOOTPRINT__MASK\t\t0x0000007e\n#define A6XX_SP_CS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT\t\t1\nstatic inline uint32_t A6XX_SP_CS_CTRL_REG0_HALFREGFOOTPRINT(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_CS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT) & A6XX_SP_CS_CTRL_REG0_HALFREGFOOTPRINT__MASK;\n}\n#define A6XX_SP_CS_CTRL_REG0_FULLREGFOOTPRINT__MASK\t\t0x00001f80\n#define A6XX_SP_CS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT\t\t7\nstatic inline uint32_t A6XX_SP_CS_CTRL_REG0_FULLREGFOOTPRINT(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_CS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT) & A6XX_SP_CS_CTRL_REG0_FULLREGFOOTPRINT__MASK;\n}\n#define A6XX_SP_CS_CTRL_REG0_UNK13\t\t\t\t0x00002000\n#define A6XX_SP_CS_CTRL_REG0_BRANCHSTACK__MASK\t\t\t0x000fc000\n#define A6XX_SP_CS_CTRL_REG0_BRANCHSTACK__SHIFT\t\t\t14\nstatic inline uint32_t A6XX_SP_CS_CTRL_REG0_BRANCHSTACK(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_CS_CTRL_REG0_BRANCHSTACK__SHIFT) & A6XX_SP_CS_CTRL_REG0_BRANCHSTACK__MASK;\n}\n\n#define REG_A6XX_SP_CS_UNKNOWN_A9B1\t\t\t\t0x0000a9b1\n#define A6XX_SP_CS_UNKNOWN_A9B1_SHARED_SIZE__MASK\t\t0x0000001f\n#define A6XX_SP_CS_UNKNOWN_A9B1_SHARED_SIZE__SHIFT\t\t0\nstatic inline uint32_t A6XX_SP_CS_UNKNOWN_A9B1_SHARED_SIZE(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_CS_UNKNOWN_A9B1_SHARED_SIZE__SHIFT) & A6XX_SP_CS_UNKNOWN_A9B1_SHARED_SIZE__MASK;\n}\n#define A6XX_SP_CS_UNKNOWN_A9B1_UNK5\t\t\t\t0x00000020\n#define A6XX_SP_CS_UNKNOWN_A9B1_UNK6\t\t\t\t0x00000040\n\n#define REG_A6XX_SP_CS_BRANCH_COND\t\t\t\t0x0000a9b2\n\n#define REG_A6XX_SP_CS_OBJ_FIRST_EXEC_OFFSET\t\t\t0x0000a9b3\n\n#define REG_A6XX_SP_CS_OBJ_START\t\t\t\t0x0000a9b4\n#define A6XX_SP_CS_OBJ_START__MASK\t\t\t\t0xffffffff\n#define A6XX_SP_CS_OBJ_START__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_SP_CS_OBJ_START(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_CS_OBJ_START__SHIFT) & A6XX_SP_CS_OBJ_START__MASK;\n}\n\n#define REG_A6XX_SP_CS_PVT_MEM_PARAM\t\t\t\t0x0000a9b6\n#define A6XX_SP_CS_PVT_MEM_PARAM_MEMSIZEPERITEM__MASK\t\t0x000000ff\n#define A6XX_SP_CS_PVT_MEM_PARAM_MEMSIZEPERITEM__SHIFT\t\t0\nstatic inline uint32_t A6XX_SP_CS_PVT_MEM_PARAM_MEMSIZEPERITEM(uint32_t val)\n{\n\treturn ((val >> 9) << A6XX_SP_CS_PVT_MEM_PARAM_MEMSIZEPERITEM__SHIFT) & A6XX_SP_CS_PVT_MEM_PARAM_MEMSIZEPERITEM__MASK;\n}\n#define A6XX_SP_CS_PVT_MEM_PARAM_HWSTACKSIZEPERTHREAD__MASK\t0xff000000\n#define A6XX_SP_CS_PVT_MEM_PARAM_HWSTACKSIZEPERTHREAD__SHIFT\t24\nstatic inline uint32_t A6XX_SP_CS_PVT_MEM_PARAM_HWSTACKSIZEPERTHREAD(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_CS_PVT_MEM_PARAM_HWSTACKSIZEPERTHREAD__SHIFT) & A6XX_SP_CS_PVT_MEM_PARAM_HWSTACKSIZEPERTHREAD__MASK;\n}\n\n#define REG_A6XX_SP_CS_PVT_MEM_ADDR\t\t\t\t0x0000a9b7\n#define A6XX_SP_CS_PVT_MEM_ADDR__MASK\t\t\t\t0xffffffff\n#define A6XX_SP_CS_PVT_MEM_ADDR__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_SP_CS_PVT_MEM_ADDR(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_CS_PVT_MEM_ADDR__SHIFT) & A6XX_SP_CS_PVT_MEM_ADDR__MASK;\n}\n\n#define REG_A6XX_SP_CS_PVT_MEM_SIZE\t\t\t\t0x0000a9b9\n#define A6XX_SP_CS_PVT_MEM_SIZE_TOTALPVTMEMSIZE__MASK\t\t0x0003ffff\n#define A6XX_SP_CS_PVT_MEM_SIZE_TOTALPVTMEMSIZE__SHIFT\t\t0\nstatic inline uint32_t A6XX_SP_CS_PVT_MEM_SIZE_TOTALPVTMEMSIZE(uint32_t val)\n{\n\treturn ((val >> 12) << A6XX_SP_CS_PVT_MEM_SIZE_TOTALPVTMEMSIZE__SHIFT) & A6XX_SP_CS_PVT_MEM_SIZE_TOTALPVTMEMSIZE__MASK;\n}\n#define A6XX_SP_CS_PVT_MEM_SIZE_PERWAVEMEMLAYOUT\t\t0x80000000\n\n#define REG_A6XX_SP_CS_TEX_COUNT\t\t\t\t0x0000a9ba\n\n#define REG_A6XX_SP_CS_CONFIG\t\t\t\t\t0x0000a9bb\n#define A6XX_SP_CS_CONFIG_BINDLESS_TEX\t\t\t\t0x00000001\n#define A6XX_SP_CS_CONFIG_BINDLESS_SAMP\t\t\t\t0x00000002\n#define A6XX_SP_CS_CONFIG_BINDLESS_IBO\t\t\t\t0x00000004\n#define A6XX_SP_CS_CONFIG_BINDLESS_UBO\t\t\t\t0x00000008\n#define A6XX_SP_CS_CONFIG_ENABLED\t\t\t\t0x00000100\n#define A6XX_SP_CS_CONFIG_NTEX__MASK\t\t\t\t0x0001fe00\n#define A6XX_SP_CS_CONFIG_NTEX__SHIFT\t\t\t\t9\nstatic inline uint32_t A6XX_SP_CS_CONFIG_NTEX(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_CS_CONFIG_NTEX__SHIFT) & A6XX_SP_CS_CONFIG_NTEX__MASK;\n}\n#define A6XX_SP_CS_CONFIG_NSAMP__MASK\t\t\t\t0x003e0000\n#define A6XX_SP_CS_CONFIG_NSAMP__SHIFT\t\t\t\t17\nstatic inline uint32_t A6XX_SP_CS_CONFIG_NSAMP(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_CS_CONFIG_NSAMP__SHIFT) & A6XX_SP_CS_CONFIG_NSAMP__MASK;\n}\n#define A6XX_SP_CS_CONFIG_NIBO__MASK\t\t\t\t0x1fc00000\n#define A6XX_SP_CS_CONFIG_NIBO__SHIFT\t\t\t\t22\nstatic inline uint32_t A6XX_SP_CS_CONFIG_NIBO(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_CS_CONFIG_NIBO__SHIFT) & A6XX_SP_CS_CONFIG_NIBO__MASK;\n}\n\n#define REG_A6XX_SP_CS_INSTRLEN\t\t\t\t\t0x0000a9bc\n\n#define REG_A6XX_SP_CS_PVT_MEM_HW_STACK_OFFSET\t\t\t0x0000a9bd\n#define A6XX_SP_CS_PVT_MEM_HW_STACK_OFFSET_OFFSET__MASK\t\t0x0007ffff\n#define A6XX_SP_CS_PVT_MEM_HW_STACK_OFFSET_OFFSET__SHIFT\t0\nstatic inline uint32_t A6XX_SP_CS_PVT_MEM_HW_STACK_OFFSET_OFFSET(uint32_t val)\n{\n\treturn ((val >> 11) << A6XX_SP_CS_PVT_MEM_HW_STACK_OFFSET_OFFSET__SHIFT) & A6XX_SP_CS_PVT_MEM_HW_STACK_OFFSET_OFFSET__MASK;\n}\n\n#define REG_A6XX_SP_CS_CNTL_0\t\t\t\t\t0x0000a9c2\n#define A6XX_SP_CS_CNTL_0_WGIDCONSTID__MASK\t\t\t0x000000ff\n#define A6XX_SP_CS_CNTL_0_WGIDCONSTID__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_SP_CS_CNTL_0_WGIDCONSTID(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_CS_CNTL_0_WGIDCONSTID__SHIFT) & A6XX_SP_CS_CNTL_0_WGIDCONSTID__MASK;\n}\n#define A6XX_SP_CS_CNTL_0_WGSIZECONSTID__MASK\t\t\t0x0000ff00\n#define A6XX_SP_CS_CNTL_0_WGSIZECONSTID__SHIFT\t\t\t8\nstatic inline uint32_t A6XX_SP_CS_CNTL_0_WGSIZECONSTID(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_CS_CNTL_0_WGSIZECONSTID__SHIFT) & A6XX_SP_CS_CNTL_0_WGSIZECONSTID__MASK;\n}\n#define A6XX_SP_CS_CNTL_0_WGOFFSETCONSTID__MASK\t\t\t0x00ff0000\n#define A6XX_SP_CS_CNTL_0_WGOFFSETCONSTID__SHIFT\t\t16\nstatic inline uint32_t A6XX_SP_CS_CNTL_0_WGOFFSETCONSTID(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_CS_CNTL_0_WGOFFSETCONSTID__SHIFT) & A6XX_SP_CS_CNTL_0_WGOFFSETCONSTID__MASK;\n}\n#define A6XX_SP_CS_CNTL_0_LOCALIDREGID__MASK\t\t\t0xff000000\n#define A6XX_SP_CS_CNTL_0_LOCALIDREGID__SHIFT\t\t\t24\nstatic inline uint32_t A6XX_SP_CS_CNTL_0_LOCALIDREGID(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_CS_CNTL_0_LOCALIDREGID__SHIFT) & A6XX_SP_CS_CNTL_0_LOCALIDREGID__MASK;\n}\n\n#define REG_A6XX_SP_CS_CNTL_1\t\t\t\t\t0x0000a9c3\n#define A6XX_SP_CS_CNTL_1_LINEARLOCALIDREGID__MASK\t\t0x000000ff\n#define A6XX_SP_CS_CNTL_1_LINEARLOCALIDREGID__SHIFT\t\t0\nstatic inline uint32_t A6XX_SP_CS_CNTL_1_LINEARLOCALIDREGID(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_CS_CNTL_1_LINEARLOCALIDREGID__SHIFT) & A6XX_SP_CS_CNTL_1_LINEARLOCALIDREGID__MASK;\n}\n#define A6XX_SP_CS_CNTL_1_SINGLE_SP_CORE\t\t\t0x00000100\n#define A6XX_SP_CS_CNTL_1_THREADSIZE__MASK\t\t\t0x00000200\n#define A6XX_SP_CS_CNTL_1_THREADSIZE__SHIFT\t\t\t9\nstatic inline uint32_t A6XX_SP_CS_CNTL_1_THREADSIZE(enum a6xx_threadsize val)\n{\n\treturn ((val) << A6XX_SP_CS_CNTL_1_THREADSIZE__SHIFT) & A6XX_SP_CS_CNTL_1_THREADSIZE__MASK;\n}\n#define A6XX_SP_CS_CNTL_1_THREADSIZE_SCALAR\t\t\t0x00000400\n\n#define REG_A6XX_SP_FS_TEX_SAMP\t\t\t\t\t0x0000a9e0\n#define A6XX_SP_FS_TEX_SAMP__MASK\t\t\t\t0xffffffff\n#define A6XX_SP_FS_TEX_SAMP__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_SP_FS_TEX_SAMP(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_FS_TEX_SAMP__SHIFT) & A6XX_SP_FS_TEX_SAMP__MASK;\n}\n\n#define REG_A6XX_SP_CS_TEX_SAMP\t\t\t\t\t0x0000a9e2\n#define A6XX_SP_CS_TEX_SAMP__MASK\t\t\t\t0xffffffff\n#define A6XX_SP_CS_TEX_SAMP__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_SP_CS_TEX_SAMP(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_CS_TEX_SAMP__SHIFT) & A6XX_SP_CS_TEX_SAMP__MASK;\n}\n\n#define REG_A6XX_SP_FS_TEX_CONST\t\t\t\t0x0000a9e4\n#define A6XX_SP_FS_TEX_CONST__MASK\t\t\t\t0xffffffff\n#define A6XX_SP_FS_TEX_CONST__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_SP_FS_TEX_CONST(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_FS_TEX_CONST__SHIFT) & A6XX_SP_FS_TEX_CONST__MASK;\n}\n\n#define REG_A6XX_SP_CS_TEX_CONST\t\t\t\t0x0000a9e6\n#define A6XX_SP_CS_TEX_CONST__MASK\t\t\t\t0xffffffff\n#define A6XX_SP_CS_TEX_CONST__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_SP_CS_TEX_CONST(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_CS_TEX_CONST__SHIFT) & A6XX_SP_CS_TEX_CONST__MASK;\n}\n\nstatic inline uint32_t REG_A6XX_SP_CS_BINDLESS_BASE(uint32_t i0) { return 0x0000a9e8 + 0x2*i0; }\n\nstatic inline uint32_t REG_A6XX_SP_CS_BINDLESS_BASE_DESCRIPTOR(uint32_t i0) { return 0x0000a9e8 + 0x2*i0; }\n#define A6XX_SP_CS_BINDLESS_BASE_DESCRIPTOR_DESC_SIZE__MASK\t0x00000003\n#define A6XX_SP_CS_BINDLESS_BASE_DESCRIPTOR_DESC_SIZE__SHIFT\t0\nstatic inline uint32_t A6XX_SP_CS_BINDLESS_BASE_DESCRIPTOR_DESC_SIZE(enum a6xx_bindless_descriptor_size val)\n{\n\treturn ((val) << A6XX_SP_CS_BINDLESS_BASE_DESCRIPTOR_DESC_SIZE__SHIFT) & A6XX_SP_CS_BINDLESS_BASE_DESCRIPTOR_DESC_SIZE__MASK;\n}\n#define A6XX_SP_CS_BINDLESS_BASE_DESCRIPTOR_ADDR__MASK\t\t0xfffffffc\n#define A6XX_SP_CS_BINDLESS_BASE_DESCRIPTOR_ADDR__SHIFT\t\t2\nstatic inline uint32_t A6XX_SP_CS_BINDLESS_BASE_DESCRIPTOR_ADDR(uint32_t val)\n{\n\treturn ((val >> 2) << A6XX_SP_CS_BINDLESS_BASE_DESCRIPTOR_ADDR__SHIFT) & A6XX_SP_CS_BINDLESS_BASE_DESCRIPTOR_ADDR__MASK;\n}\n\n#define REG_A6XX_SP_CS_IBO\t\t\t\t\t0x0000a9f2\n#define A6XX_SP_CS_IBO__MASK\t\t\t\t\t0xffffffff\n#define A6XX_SP_CS_IBO__SHIFT\t\t\t\t\t0\nstatic inline uint32_t A6XX_SP_CS_IBO(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_CS_IBO__SHIFT) & A6XX_SP_CS_IBO__MASK;\n}\n\n#define REG_A6XX_SP_CS_IBO_COUNT\t\t\t\t0x0000aa00\n\n#define REG_A6XX_SP_MODE_CONTROL\t\t\t\t0x0000ab00\n#define A6XX_SP_MODE_CONTROL_CONSTANT_DEMOTION_ENABLE\t\t0x00000001\n#define A6XX_SP_MODE_CONTROL_ISAMMODE__MASK\t\t\t0x00000006\n#define A6XX_SP_MODE_CONTROL_ISAMMODE__SHIFT\t\t\t1\nstatic inline uint32_t A6XX_SP_MODE_CONTROL_ISAMMODE(enum a6xx_isam_mode val)\n{\n\treturn ((val) << A6XX_SP_MODE_CONTROL_ISAMMODE__SHIFT) & A6XX_SP_MODE_CONTROL_ISAMMODE__MASK;\n}\n#define A6XX_SP_MODE_CONTROL_SHARED_CONSTS_ENABLE\t\t0x00000008\n\n#define REG_A6XX_SP_FS_CONFIG\t\t\t\t\t0x0000ab04\n#define A6XX_SP_FS_CONFIG_BINDLESS_TEX\t\t\t\t0x00000001\n#define A6XX_SP_FS_CONFIG_BINDLESS_SAMP\t\t\t\t0x00000002\n#define A6XX_SP_FS_CONFIG_BINDLESS_IBO\t\t\t\t0x00000004\n#define A6XX_SP_FS_CONFIG_BINDLESS_UBO\t\t\t\t0x00000008\n#define A6XX_SP_FS_CONFIG_ENABLED\t\t\t\t0x00000100\n#define A6XX_SP_FS_CONFIG_NTEX__MASK\t\t\t\t0x0001fe00\n#define A6XX_SP_FS_CONFIG_NTEX__SHIFT\t\t\t\t9\nstatic inline uint32_t A6XX_SP_FS_CONFIG_NTEX(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_FS_CONFIG_NTEX__SHIFT) & A6XX_SP_FS_CONFIG_NTEX__MASK;\n}\n#define A6XX_SP_FS_CONFIG_NSAMP__MASK\t\t\t\t0x003e0000\n#define A6XX_SP_FS_CONFIG_NSAMP__SHIFT\t\t\t\t17\nstatic inline uint32_t A6XX_SP_FS_CONFIG_NSAMP(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_FS_CONFIG_NSAMP__SHIFT) & A6XX_SP_FS_CONFIG_NSAMP__MASK;\n}\n#define A6XX_SP_FS_CONFIG_NIBO__MASK\t\t\t\t0x1fc00000\n#define A6XX_SP_FS_CONFIG_NIBO__SHIFT\t\t\t\t22\nstatic inline uint32_t A6XX_SP_FS_CONFIG_NIBO(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_FS_CONFIG_NIBO__SHIFT) & A6XX_SP_FS_CONFIG_NIBO__MASK;\n}\n\n#define REG_A6XX_SP_FS_INSTRLEN\t\t\t\t\t0x0000ab05\n\nstatic inline uint32_t REG_A6XX_SP_BINDLESS_BASE(uint32_t i0) { return 0x0000ab10 + 0x2*i0; }\n\nstatic inline uint32_t REG_A6XX_SP_BINDLESS_BASE_DESCRIPTOR(uint32_t i0) { return 0x0000ab10 + 0x2*i0; }\n#define A6XX_SP_BINDLESS_BASE_DESCRIPTOR_DESC_SIZE__MASK\t0x00000003\n#define A6XX_SP_BINDLESS_BASE_DESCRIPTOR_DESC_SIZE__SHIFT\t0\nstatic inline uint32_t A6XX_SP_BINDLESS_BASE_DESCRIPTOR_DESC_SIZE(enum a6xx_bindless_descriptor_size val)\n{\n\treturn ((val) << A6XX_SP_BINDLESS_BASE_DESCRIPTOR_DESC_SIZE__SHIFT) & A6XX_SP_BINDLESS_BASE_DESCRIPTOR_DESC_SIZE__MASK;\n}\n#define A6XX_SP_BINDLESS_BASE_DESCRIPTOR_ADDR__MASK\t\t0xfffffffc\n#define A6XX_SP_BINDLESS_BASE_DESCRIPTOR_ADDR__SHIFT\t\t2\nstatic inline uint32_t A6XX_SP_BINDLESS_BASE_DESCRIPTOR_ADDR(uint32_t val)\n{\n\treturn ((val >> 2) << A6XX_SP_BINDLESS_BASE_DESCRIPTOR_ADDR__SHIFT) & A6XX_SP_BINDLESS_BASE_DESCRIPTOR_ADDR__MASK;\n}\n\n#define REG_A6XX_SP_IBO\t\t\t\t\t\t0x0000ab1a\n#define A6XX_SP_IBO__MASK\t\t\t\t\t0xffffffff\n#define A6XX_SP_IBO__SHIFT\t\t\t\t\t0\nstatic inline uint32_t A6XX_SP_IBO(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_IBO__SHIFT) & A6XX_SP_IBO__MASK;\n}\n\n#define REG_A6XX_SP_IBO_COUNT\t\t\t\t\t0x0000ab20\n\n#define REG_A6XX_SP_2D_DST_FORMAT\t\t\t\t0x0000acc0\n#define A6XX_SP_2D_DST_FORMAT_NORM\t\t\t\t0x00000001\n#define A6XX_SP_2D_DST_FORMAT_SINT\t\t\t\t0x00000002\n#define A6XX_SP_2D_DST_FORMAT_UINT\t\t\t\t0x00000004\n#define A6XX_SP_2D_DST_FORMAT_COLOR_FORMAT__MASK\t\t0x000007f8\n#define A6XX_SP_2D_DST_FORMAT_COLOR_FORMAT__SHIFT\t\t3\nstatic inline uint32_t A6XX_SP_2D_DST_FORMAT_COLOR_FORMAT(enum a6xx_format val)\n{\n\treturn ((val) << A6XX_SP_2D_DST_FORMAT_COLOR_FORMAT__SHIFT) & A6XX_SP_2D_DST_FORMAT_COLOR_FORMAT__MASK;\n}\n#define A6XX_SP_2D_DST_FORMAT_SRGB\t\t\t\t0x00000800\n#define A6XX_SP_2D_DST_FORMAT_MASK__MASK\t\t\t0x0000f000\n#define A6XX_SP_2D_DST_FORMAT_MASK__SHIFT\t\t\t12\nstatic inline uint32_t A6XX_SP_2D_DST_FORMAT_MASK(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_2D_DST_FORMAT_MASK__SHIFT) & A6XX_SP_2D_DST_FORMAT_MASK__MASK;\n}\n\n#define REG_A6XX_SP_DBG_ECO_CNTL\t\t\t\t0x0000ae00\n\n#define REG_A6XX_SP_ADDR_MODE_CNTL\t\t\t\t0x0000ae01\n\n#define REG_A6XX_SP_NC_MODE_CNTL\t\t\t\t0x0000ae02\n\n#define REG_A6XX_SP_CHICKEN_BITS\t\t\t\t0x0000ae03\n\n#define REG_A6XX_SP_FLOAT_CNTL\t\t\t\t\t0x0000ae04\n#define A6XX_SP_FLOAT_CNTL_F16_NO_INF\t\t\t\t0x00000008\n\n#define REG_A6XX_SP_PERFCTR_ENABLE\t\t\t\t0x0000ae0f\n#define A6XX_SP_PERFCTR_ENABLE_VS\t\t\t\t0x00000001\n#define A6XX_SP_PERFCTR_ENABLE_HS\t\t\t\t0x00000002\n#define A6XX_SP_PERFCTR_ENABLE_DS\t\t\t\t0x00000004\n#define A6XX_SP_PERFCTR_ENABLE_GS\t\t\t\t0x00000008\n#define A6XX_SP_PERFCTR_ENABLE_FS\t\t\t\t0x00000010\n#define A6XX_SP_PERFCTR_ENABLE_CS\t\t\t\t0x00000020\n\nstatic inline uint32_t REG_A6XX_SP_PERFCTR_SP_SEL(uint32_t i0) { return 0x0000ae10 + 0x1*i0; }\n\nstatic inline uint32_t REG_A7XX_SP_PERFCTR_HLSQ_SEL(uint32_t i0) { return 0x0000ae60 + 0x1*i0; }\n\n#define REG_A7XX_SP_READ_SEL\t\t\t\t\t0x0000ae6d\n\nstatic inline uint32_t REG_A7XX_SP_PERFCTR_SP_SEL(uint32_t i0) { return 0x0000ae80 + 0x1*i0; }\n\n#define REG_A6XX_SP_CONTEXT_SWITCH_GFX_PREEMPTION_SAFE_MODE\t0x0000be22\n\n#define REG_A6XX_SP_PS_TP_BORDER_COLOR_BASE_ADDR\t\t0x0000b180\n#define A6XX_SP_PS_TP_BORDER_COLOR_BASE_ADDR__MASK\t\t0xffffffff\n#define A6XX_SP_PS_TP_BORDER_COLOR_BASE_ADDR__SHIFT\t\t0\nstatic inline uint32_t A6XX_SP_PS_TP_BORDER_COLOR_BASE_ADDR(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_PS_TP_BORDER_COLOR_BASE_ADDR__SHIFT) & A6XX_SP_PS_TP_BORDER_COLOR_BASE_ADDR__MASK;\n}\n\n#define REG_A6XX_SP_UNKNOWN_B182\t\t\t\t0x0000b182\n\n#define REG_A6XX_SP_UNKNOWN_B183\t\t\t\t0x0000b183\n\n#define REG_A6XX_SP_UNKNOWN_B190\t\t\t\t0x0000b190\n\n#define REG_A6XX_SP_UNKNOWN_B191\t\t\t\t0x0000b191\n\n#define REG_A6XX_SP_TP_RAS_MSAA_CNTL\t\t\t\t0x0000b300\n#define A6XX_SP_TP_RAS_MSAA_CNTL_SAMPLES__MASK\t\t\t0x00000003\n#define A6XX_SP_TP_RAS_MSAA_CNTL_SAMPLES__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_SP_TP_RAS_MSAA_CNTL_SAMPLES(enum a3xx_msaa_samples val)\n{\n\treturn ((val) << A6XX_SP_TP_RAS_MSAA_CNTL_SAMPLES__SHIFT) & A6XX_SP_TP_RAS_MSAA_CNTL_SAMPLES__MASK;\n}\n#define A6XX_SP_TP_RAS_MSAA_CNTL_UNK2__MASK\t\t\t0x0000000c\n#define A6XX_SP_TP_RAS_MSAA_CNTL_UNK2__SHIFT\t\t\t2\nstatic inline uint32_t A6XX_SP_TP_RAS_MSAA_CNTL_UNK2(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_TP_RAS_MSAA_CNTL_UNK2__SHIFT) & A6XX_SP_TP_RAS_MSAA_CNTL_UNK2__MASK;\n}\n\n#define REG_A6XX_SP_TP_DEST_MSAA_CNTL\t\t\t\t0x0000b301\n#define A6XX_SP_TP_DEST_MSAA_CNTL_SAMPLES__MASK\t\t\t0x00000003\n#define A6XX_SP_TP_DEST_MSAA_CNTL_SAMPLES__SHIFT\t\t0\nstatic inline uint32_t A6XX_SP_TP_DEST_MSAA_CNTL_SAMPLES(enum a3xx_msaa_samples val)\n{\n\treturn ((val) << A6XX_SP_TP_DEST_MSAA_CNTL_SAMPLES__SHIFT) & A6XX_SP_TP_DEST_MSAA_CNTL_SAMPLES__MASK;\n}\n#define A6XX_SP_TP_DEST_MSAA_CNTL_MSAA_DISABLE\t\t\t0x00000004\n\n#define REG_A6XX_SP_TP_BORDER_COLOR_BASE_ADDR\t\t\t0x0000b302\n#define A6XX_SP_TP_BORDER_COLOR_BASE_ADDR__MASK\t\t\t0xffffffff\n#define A6XX_SP_TP_BORDER_COLOR_BASE_ADDR__SHIFT\t\t0\nstatic inline uint32_t A6XX_SP_TP_BORDER_COLOR_BASE_ADDR(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_TP_BORDER_COLOR_BASE_ADDR__SHIFT) & A6XX_SP_TP_BORDER_COLOR_BASE_ADDR__MASK;\n}\n\n#define REG_A6XX_SP_TP_SAMPLE_CONFIG\t\t\t\t0x0000b304\n#define A6XX_SP_TP_SAMPLE_CONFIG_UNK0\t\t\t\t0x00000001\n#define A6XX_SP_TP_SAMPLE_CONFIG_LOCATION_ENABLE\t\t0x00000002\n\n#define REG_A6XX_SP_TP_SAMPLE_LOCATION_0\t\t\t0x0000b305\n#define A6XX_SP_TP_SAMPLE_LOCATION_0_SAMPLE_0_X__MASK\t\t0x0000000f\n#define A6XX_SP_TP_SAMPLE_LOCATION_0_SAMPLE_0_X__SHIFT\t\t0\nstatic inline uint32_t A6XX_SP_TP_SAMPLE_LOCATION_0_SAMPLE_0_X(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_SP_TP_SAMPLE_LOCATION_0_SAMPLE_0_X__SHIFT) & A6XX_SP_TP_SAMPLE_LOCATION_0_SAMPLE_0_X__MASK;\n}\n#define A6XX_SP_TP_SAMPLE_LOCATION_0_SAMPLE_0_Y__MASK\t\t0x000000f0\n#define A6XX_SP_TP_SAMPLE_LOCATION_0_SAMPLE_0_Y__SHIFT\t\t4\nstatic inline uint32_t A6XX_SP_TP_SAMPLE_LOCATION_0_SAMPLE_0_Y(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_SP_TP_SAMPLE_LOCATION_0_SAMPLE_0_Y__SHIFT) & A6XX_SP_TP_SAMPLE_LOCATION_0_SAMPLE_0_Y__MASK;\n}\n#define A6XX_SP_TP_SAMPLE_LOCATION_0_SAMPLE_1_X__MASK\t\t0x00000f00\n#define A6XX_SP_TP_SAMPLE_LOCATION_0_SAMPLE_1_X__SHIFT\t\t8\nstatic inline uint32_t A6XX_SP_TP_SAMPLE_LOCATION_0_SAMPLE_1_X(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_SP_TP_SAMPLE_LOCATION_0_SAMPLE_1_X__SHIFT) & A6XX_SP_TP_SAMPLE_LOCATION_0_SAMPLE_1_X__MASK;\n}\n#define A6XX_SP_TP_SAMPLE_LOCATION_0_SAMPLE_1_Y__MASK\t\t0x0000f000\n#define A6XX_SP_TP_SAMPLE_LOCATION_0_SAMPLE_1_Y__SHIFT\t\t12\nstatic inline uint32_t A6XX_SP_TP_SAMPLE_LOCATION_0_SAMPLE_1_Y(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_SP_TP_SAMPLE_LOCATION_0_SAMPLE_1_Y__SHIFT) & A6XX_SP_TP_SAMPLE_LOCATION_0_SAMPLE_1_Y__MASK;\n}\n#define A6XX_SP_TP_SAMPLE_LOCATION_0_SAMPLE_2_X__MASK\t\t0x000f0000\n#define A6XX_SP_TP_SAMPLE_LOCATION_0_SAMPLE_2_X__SHIFT\t\t16\nstatic inline uint32_t A6XX_SP_TP_SAMPLE_LOCATION_0_SAMPLE_2_X(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_SP_TP_SAMPLE_LOCATION_0_SAMPLE_2_X__SHIFT) & A6XX_SP_TP_SAMPLE_LOCATION_0_SAMPLE_2_X__MASK;\n}\n#define A6XX_SP_TP_SAMPLE_LOCATION_0_SAMPLE_2_Y__MASK\t\t0x00f00000\n#define A6XX_SP_TP_SAMPLE_LOCATION_0_SAMPLE_2_Y__SHIFT\t\t20\nstatic inline uint32_t A6XX_SP_TP_SAMPLE_LOCATION_0_SAMPLE_2_Y(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_SP_TP_SAMPLE_LOCATION_0_SAMPLE_2_Y__SHIFT) & A6XX_SP_TP_SAMPLE_LOCATION_0_SAMPLE_2_Y__MASK;\n}\n#define A6XX_SP_TP_SAMPLE_LOCATION_0_SAMPLE_3_X__MASK\t\t0x0f000000\n#define A6XX_SP_TP_SAMPLE_LOCATION_0_SAMPLE_3_X__SHIFT\t\t24\nstatic inline uint32_t A6XX_SP_TP_SAMPLE_LOCATION_0_SAMPLE_3_X(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_SP_TP_SAMPLE_LOCATION_0_SAMPLE_3_X__SHIFT) & A6XX_SP_TP_SAMPLE_LOCATION_0_SAMPLE_3_X__MASK;\n}\n#define A6XX_SP_TP_SAMPLE_LOCATION_0_SAMPLE_3_Y__MASK\t\t0xf0000000\n#define A6XX_SP_TP_SAMPLE_LOCATION_0_SAMPLE_3_Y__SHIFT\t\t28\nstatic inline uint32_t A6XX_SP_TP_SAMPLE_LOCATION_0_SAMPLE_3_Y(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_SP_TP_SAMPLE_LOCATION_0_SAMPLE_3_Y__SHIFT) & A6XX_SP_TP_SAMPLE_LOCATION_0_SAMPLE_3_Y__MASK;\n}\n\n#define REG_A6XX_SP_TP_SAMPLE_LOCATION_1\t\t\t0x0000b306\n#define A6XX_SP_TP_SAMPLE_LOCATION_1_SAMPLE_0_X__MASK\t\t0x0000000f\n#define A6XX_SP_TP_SAMPLE_LOCATION_1_SAMPLE_0_X__SHIFT\t\t0\nstatic inline uint32_t A6XX_SP_TP_SAMPLE_LOCATION_1_SAMPLE_0_X(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_SP_TP_SAMPLE_LOCATION_1_SAMPLE_0_X__SHIFT) & A6XX_SP_TP_SAMPLE_LOCATION_1_SAMPLE_0_X__MASK;\n}\n#define A6XX_SP_TP_SAMPLE_LOCATION_1_SAMPLE_0_Y__MASK\t\t0x000000f0\n#define A6XX_SP_TP_SAMPLE_LOCATION_1_SAMPLE_0_Y__SHIFT\t\t4\nstatic inline uint32_t A6XX_SP_TP_SAMPLE_LOCATION_1_SAMPLE_0_Y(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_SP_TP_SAMPLE_LOCATION_1_SAMPLE_0_Y__SHIFT) & A6XX_SP_TP_SAMPLE_LOCATION_1_SAMPLE_0_Y__MASK;\n}\n#define A6XX_SP_TP_SAMPLE_LOCATION_1_SAMPLE_1_X__MASK\t\t0x00000f00\n#define A6XX_SP_TP_SAMPLE_LOCATION_1_SAMPLE_1_X__SHIFT\t\t8\nstatic inline uint32_t A6XX_SP_TP_SAMPLE_LOCATION_1_SAMPLE_1_X(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_SP_TP_SAMPLE_LOCATION_1_SAMPLE_1_X__SHIFT) & A6XX_SP_TP_SAMPLE_LOCATION_1_SAMPLE_1_X__MASK;\n}\n#define A6XX_SP_TP_SAMPLE_LOCATION_1_SAMPLE_1_Y__MASK\t\t0x0000f000\n#define A6XX_SP_TP_SAMPLE_LOCATION_1_SAMPLE_1_Y__SHIFT\t\t12\nstatic inline uint32_t A6XX_SP_TP_SAMPLE_LOCATION_1_SAMPLE_1_Y(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_SP_TP_SAMPLE_LOCATION_1_SAMPLE_1_Y__SHIFT) & A6XX_SP_TP_SAMPLE_LOCATION_1_SAMPLE_1_Y__MASK;\n}\n#define A6XX_SP_TP_SAMPLE_LOCATION_1_SAMPLE_2_X__MASK\t\t0x000f0000\n#define A6XX_SP_TP_SAMPLE_LOCATION_1_SAMPLE_2_X__SHIFT\t\t16\nstatic inline uint32_t A6XX_SP_TP_SAMPLE_LOCATION_1_SAMPLE_2_X(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_SP_TP_SAMPLE_LOCATION_1_SAMPLE_2_X__SHIFT) & A6XX_SP_TP_SAMPLE_LOCATION_1_SAMPLE_2_X__MASK;\n}\n#define A6XX_SP_TP_SAMPLE_LOCATION_1_SAMPLE_2_Y__MASK\t\t0x00f00000\n#define A6XX_SP_TP_SAMPLE_LOCATION_1_SAMPLE_2_Y__SHIFT\t\t20\nstatic inline uint32_t A6XX_SP_TP_SAMPLE_LOCATION_1_SAMPLE_2_Y(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_SP_TP_SAMPLE_LOCATION_1_SAMPLE_2_Y__SHIFT) & A6XX_SP_TP_SAMPLE_LOCATION_1_SAMPLE_2_Y__MASK;\n}\n#define A6XX_SP_TP_SAMPLE_LOCATION_1_SAMPLE_3_X__MASK\t\t0x0f000000\n#define A6XX_SP_TP_SAMPLE_LOCATION_1_SAMPLE_3_X__SHIFT\t\t24\nstatic inline uint32_t A6XX_SP_TP_SAMPLE_LOCATION_1_SAMPLE_3_X(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_SP_TP_SAMPLE_LOCATION_1_SAMPLE_3_X__SHIFT) & A6XX_SP_TP_SAMPLE_LOCATION_1_SAMPLE_3_X__MASK;\n}\n#define A6XX_SP_TP_SAMPLE_LOCATION_1_SAMPLE_3_Y__MASK\t\t0xf0000000\n#define A6XX_SP_TP_SAMPLE_LOCATION_1_SAMPLE_3_Y__SHIFT\t\t28\nstatic inline uint32_t A6XX_SP_TP_SAMPLE_LOCATION_1_SAMPLE_3_Y(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A6XX_SP_TP_SAMPLE_LOCATION_1_SAMPLE_3_Y__SHIFT) & A6XX_SP_TP_SAMPLE_LOCATION_1_SAMPLE_3_Y__MASK;\n}\n\n#define REG_A6XX_SP_TP_WINDOW_OFFSET\t\t\t\t0x0000b307\n#define A6XX_SP_TP_WINDOW_OFFSET_X__MASK\t\t\t0x00003fff\n#define A6XX_SP_TP_WINDOW_OFFSET_X__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_SP_TP_WINDOW_OFFSET_X(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_TP_WINDOW_OFFSET_X__SHIFT) & A6XX_SP_TP_WINDOW_OFFSET_X__MASK;\n}\n#define A6XX_SP_TP_WINDOW_OFFSET_Y__MASK\t\t\t0x3fff0000\n#define A6XX_SP_TP_WINDOW_OFFSET_Y__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_SP_TP_WINDOW_OFFSET_Y(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_TP_WINDOW_OFFSET_Y__SHIFT) & A6XX_SP_TP_WINDOW_OFFSET_Y__MASK;\n}\n\n#define REG_A6XX_SP_TP_MODE_CNTL\t\t\t\t0x0000b309\n#define A6XX_SP_TP_MODE_CNTL_ISAMMODE__MASK\t\t\t0x00000003\n#define A6XX_SP_TP_MODE_CNTL_ISAMMODE__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_SP_TP_MODE_CNTL_ISAMMODE(enum a6xx_isam_mode val)\n{\n\treturn ((val) << A6XX_SP_TP_MODE_CNTL_ISAMMODE__SHIFT) & A6XX_SP_TP_MODE_CNTL_ISAMMODE__MASK;\n}\n#define A6XX_SP_TP_MODE_CNTL_UNK3__MASK\t\t\t\t0x000000fc\n#define A6XX_SP_TP_MODE_CNTL_UNK3__SHIFT\t\t\t2\nstatic inline uint32_t A6XX_SP_TP_MODE_CNTL_UNK3(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_TP_MODE_CNTL_UNK3__SHIFT) & A6XX_SP_TP_MODE_CNTL_UNK3__MASK;\n}\n\n#define REG_A6XX_SP_PS_2D_SRC_INFO\t\t\t\t0x0000b4c0\n#define A6XX_SP_PS_2D_SRC_INFO_COLOR_FORMAT__MASK\t\t0x000000ff\n#define A6XX_SP_PS_2D_SRC_INFO_COLOR_FORMAT__SHIFT\t\t0\nstatic inline uint32_t A6XX_SP_PS_2D_SRC_INFO_COLOR_FORMAT(enum a6xx_format val)\n{\n\treturn ((val) << A6XX_SP_PS_2D_SRC_INFO_COLOR_FORMAT__SHIFT) & A6XX_SP_PS_2D_SRC_INFO_COLOR_FORMAT__MASK;\n}\n#define A6XX_SP_PS_2D_SRC_INFO_TILE_MODE__MASK\t\t\t0x00000300\n#define A6XX_SP_PS_2D_SRC_INFO_TILE_MODE__SHIFT\t\t\t8\nstatic inline uint32_t A6XX_SP_PS_2D_SRC_INFO_TILE_MODE(enum a6xx_tile_mode val)\n{\n\treturn ((val) << A6XX_SP_PS_2D_SRC_INFO_TILE_MODE__SHIFT) & A6XX_SP_PS_2D_SRC_INFO_TILE_MODE__MASK;\n}\n#define A6XX_SP_PS_2D_SRC_INFO_COLOR_SWAP__MASK\t\t\t0x00000c00\n#define A6XX_SP_PS_2D_SRC_INFO_COLOR_SWAP__SHIFT\t\t10\nstatic inline uint32_t A6XX_SP_PS_2D_SRC_INFO_COLOR_SWAP(enum a3xx_color_swap val)\n{\n\treturn ((val) << A6XX_SP_PS_2D_SRC_INFO_COLOR_SWAP__SHIFT) & A6XX_SP_PS_2D_SRC_INFO_COLOR_SWAP__MASK;\n}\n#define A6XX_SP_PS_2D_SRC_INFO_FLAGS\t\t\t\t0x00001000\n#define A6XX_SP_PS_2D_SRC_INFO_SRGB\t\t\t\t0x00002000\n#define A6XX_SP_PS_2D_SRC_INFO_SAMPLES__MASK\t\t\t0x0000c000\n#define A6XX_SP_PS_2D_SRC_INFO_SAMPLES__SHIFT\t\t\t14\nstatic inline uint32_t A6XX_SP_PS_2D_SRC_INFO_SAMPLES(enum a3xx_msaa_samples val)\n{\n\treturn ((val) << A6XX_SP_PS_2D_SRC_INFO_SAMPLES__SHIFT) & A6XX_SP_PS_2D_SRC_INFO_SAMPLES__MASK;\n}\n#define A6XX_SP_PS_2D_SRC_INFO_FILTER\t\t\t\t0x00010000\n#define A6XX_SP_PS_2D_SRC_INFO_UNK17\t\t\t\t0x00020000\n#define A6XX_SP_PS_2D_SRC_INFO_SAMPLES_AVERAGE\t\t\t0x00040000\n#define A6XX_SP_PS_2D_SRC_INFO_UNK19\t\t\t\t0x00080000\n#define A6XX_SP_PS_2D_SRC_INFO_UNK20\t\t\t\t0x00100000\n#define A6XX_SP_PS_2D_SRC_INFO_UNK21\t\t\t\t0x00200000\n#define A6XX_SP_PS_2D_SRC_INFO_UNK22\t\t\t\t0x00400000\n#define A6XX_SP_PS_2D_SRC_INFO_UNK23__MASK\t\t\t0x07800000\n#define A6XX_SP_PS_2D_SRC_INFO_UNK23__SHIFT\t\t\t23\nstatic inline uint32_t A6XX_SP_PS_2D_SRC_INFO_UNK23(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_PS_2D_SRC_INFO_UNK23__SHIFT) & A6XX_SP_PS_2D_SRC_INFO_UNK23__MASK;\n}\n#define A6XX_SP_PS_2D_SRC_INFO_UNK28\t\t\t\t0x10000000\n\n#define REG_A6XX_SP_PS_2D_SRC_SIZE\t\t\t\t0x0000b4c1\n#define A6XX_SP_PS_2D_SRC_SIZE_WIDTH__MASK\t\t\t0x00007fff\n#define A6XX_SP_PS_2D_SRC_SIZE_WIDTH__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_SP_PS_2D_SRC_SIZE_WIDTH(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_PS_2D_SRC_SIZE_WIDTH__SHIFT) & A6XX_SP_PS_2D_SRC_SIZE_WIDTH__MASK;\n}\n#define A6XX_SP_PS_2D_SRC_SIZE_HEIGHT__MASK\t\t\t0x3fff8000\n#define A6XX_SP_PS_2D_SRC_SIZE_HEIGHT__SHIFT\t\t\t15\nstatic inline uint32_t A6XX_SP_PS_2D_SRC_SIZE_HEIGHT(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_PS_2D_SRC_SIZE_HEIGHT__SHIFT) & A6XX_SP_PS_2D_SRC_SIZE_HEIGHT__MASK;\n}\n\n#define REG_A6XX_SP_PS_2D_SRC\t\t\t\t\t0x0000b4c2\n#define A6XX_SP_PS_2D_SRC__MASK\t\t\t\t\t0xffffffff\n#define A6XX_SP_PS_2D_SRC__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_SP_PS_2D_SRC(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_PS_2D_SRC__SHIFT) & A6XX_SP_PS_2D_SRC__MASK;\n}\n\n#define REG_A6XX_SP_PS_2D_SRC_PITCH\t\t\t\t0x0000b4c4\n#define A6XX_SP_PS_2D_SRC_PITCH_UNK0__MASK\t\t\t0x000001ff\n#define A6XX_SP_PS_2D_SRC_PITCH_UNK0__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_SP_PS_2D_SRC_PITCH_UNK0(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_PS_2D_SRC_PITCH_UNK0__SHIFT) & A6XX_SP_PS_2D_SRC_PITCH_UNK0__MASK;\n}\n#define A6XX_SP_PS_2D_SRC_PITCH_PITCH__MASK\t\t\t0x00fffe00\n#define A6XX_SP_PS_2D_SRC_PITCH_PITCH__SHIFT\t\t\t9\nstatic inline uint32_t A6XX_SP_PS_2D_SRC_PITCH_PITCH(uint32_t val)\n{\n\treturn ((val >> 6) << A6XX_SP_PS_2D_SRC_PITCH_PITCH__SHIFT) & A6XX_SP_PS_2D_SRC_PITCH_PITCH__MASK;\n}\n\n#define REG_A6XX_SP_PS_2D_SRC_PLANE1\t\t\t\t0x0000b4c5\n#define A6XX_SP_PS_2D_SRC_PLANE1__MASK\t\t\t\t0xffffffff\n#define A6XX_SP_PS_2D_SRC_PLANE1__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_SP_PS_2D_SRC_PLANE1(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_PS_2D_SRC_PLANE1__SHIFT) & A6XX_SP_PS_2D_SRC_PLANE1__MASK;\n}\n\n#define REG_A6XX_SP_PS_2D_SRC_PLANE_PITCH\t\t\t0x0000b4c7\n#define A6XX_SP_PS_2D_SRC_PLANE_PITCH__MASK\t\t\t0x00000fff\n#define A6XX_SP_PS_2D_SRC_PLANE_PITCH__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_SP_PS_2D_SRC_PLANE_PITCH(uint32_t val)\n{\n\treturn ((val >> 6) << A6XX_SP_PS_2D_SRC_PLANE_PITCH__SHIFT) & A6XX_SP_PS_2D_SRC_PLANE_PITCH__MASK;\n}\n\n#define REG_A6XX_SP_PS_2D_SRC_PLANE2\t\t\t\t0x0000b4c8\n#define A6XX_SP_PS_2D_SRC_PLANE2__MASK\t\t\t\t0xffffffff\n#define A6XX_SP_PS_2D_SRC_PLANE2__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_SP_PS_2D_SRC_PLANE2(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_PS_2D_SRC_PLANE2__SHIFT) & A6XX_SP_PS_2D_SRC_PLANE2__MASK;\n}\n\n#define REG_A6XX_SP_PS_2D_SRC_FLAGS\t\t\t\t0x0000b4ca\n#define A6XX_SP_PS_2D_SRC_FLAGS__MASK\t\t\t\t0xffffffff\n#define A6XX_SP_PS_2D_SRC_FLAGS__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_SP_PS_2D_SRC_FLAGS(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_PS_2D_SRC_FLAGS__SHIFT) & A6XX_SP_PS_2D_SRC_FLAGS__MASK;\n}\n\n#define REG_A6XX_SP_PS_2D_SRC_FLAGS_PITCH\t\t\t0x0000b4cc\n#define A6XX_SP_PS_2D_SRC_FLAGS_PITCH__MASK\t\t\t0x000000ff\n#define A6XX_SP_PS_2D_SRC_FLAGS_PITCH__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_SP_PS_2D_SRC_FLAGS_PITCH(uint32_t val)\n{\n\treturn ((val >> 6) << A6XX_SP_PS_2D_SRC_FLAGS_PITCH__SHIFT) & A6XX_SP_PS_2D_SRC_FLAGS_PITCH__MASK;\n}\n\n#define REG_A6XX_SP_PS_UNKNOWN_B4CD\t\t\t\t0x0000b4cd\n\n#define REG_A6XX_SP_PS_UNKNOWN_B4CE\t\t\t\t0x0000b4ce\n\n#define REG_A6XX_SP_PS_UNKNOWN_B4CF\t\t\t\t0x0000b4cf\n\n#define REG_A6XX_SP_PS_UNKNOWN_B4D0\t\t\t\t0x0000b4d0\n\n#define REG_A6XX_SP_WINDOW_OFFSET\t\t\t\t0x0000b4d1\n#define A6XX_SP_WINDOW_OFFSET_X__MASK\t\t\t\t0x00003fff\n#define A6XX_SP_WINDOW_OFFSET_X__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_SP_WINDOW_OFFSET_X(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_WINDOW_OFFSET_X__SHIFT) & A6XX_SP_WINDOW_OFFSET_X__MASK;\n}\n#define A6XX_SP_WINDOW_OFFSET_Y__MASK\t\t\t\t0x3fff0000\n#define A6XX_SP_WINDOW_OFFSET_Y__SHIFT\t\t\t\t16\nstatic inline uint32_t A6XX_SP_WINDOW_OFFSET_Y(uint32_t val)\n{\n\treturn ((val) << A6XX_SP_WINDOW_OFFSET_Y__SHIFT) & A6XX_SP_WINDOW_OFFSET_Y__MASK;\n}\n\n#define REG_A6XX_TPL1_DBG_ECO_CNTL\t\t\t\t0x0000b600\n\n#define REG_A6XX_TPL1_ADDR_MODE_CNTL\t\t\t\t0x0000b601\n\n#define REG_A6XX_TPL1_UNKNOWN_B602\t\t\t\t0x0000b602\n\n#define REG_A6XX_TPL1_NC_MODE_CNTL\t\t\t\t0x0000b604\n#define A6XX_TPL1_NC_MODE_CNTL_MODE\t\t\t\t0x00000001\n#define A6XX_TPL1_NC_MODE_CNTL_LOWER_BIT__MASK\t\t\t0x00000006\n#define A6XX_TPL1_NC_MODE_CNTL_LOWER_BIT__SHIFT\t\t\t1\nstatic inline uint32_t A6XX_TPL1_NC_MODE_CNTL_LOWER_BIT(uint32_t val)\n{\n\treturn ((val) << A6XX_TPL1_NC_MODE_CNTL_LOWER_BIT__SHIFT) & A6XX_TPL1_NC_MODE_CNTL_LOWER_BIT__MASK;\n}\n#define A6XX_TPL1_NC_MODE_CNTL_MIN_ACCESS_LENGTH\t\t0x00000008\n#define A6XX_TPL1_NC_MODE_CNTL_UPPER_BIT__MASK\t\t\t0x00000010\n#define A6XX_TPL1_NC_MODE_CNTL_UPPER_BIT__SHIFT\t\t\t4\nstatic inline uint32_t A6XX_TPL1_NC_MODE_CNTL_UPPER_BIT(uint32_t val)\n{\n\treturn ((val) << A6XX_TPL1_NC_MODE_CNTL_UPPER_BIT__SHIFT) & A6XX_TPL1_NC_MODE_CNTL_UPPER_BIT__MASK;\n}\n#define A6XX_TPL1_NC_MODE_CNTL_UNK6__MASK\t\t\t0x000000c0\n#define A6XX_TPL1_NC_MODE_CNTL_UNK6__SHIFT\t\t\t6\nstatic inline uint32_t A6XX_TPL1_NC_MODE_CNTL_UNK6(uint32_t val)\n{\n\treturn ((val) << A6XX_TPL1_NC_MODE_CNTL_UNK6__SHIFT) & A6XX_TPL1_NC_MODE_CNTL_UNK6__MASK;\n}\n\n#define REG_A6XX_TPL1_UNKNOWN_B605\t\t\t\t0x0000b605\n\n#define REG_A6XX_TPL1_BICUBIC_WEIGHTS_TABLE_0\t\t\t0x0000b608\n\n#define REG_A6XX_TPL1_BICUBIC_WEIGHTS_TABLE_1\t\t\t0x0000b609\n\n#define REG_A6XX_TPL1_BICUBIC_WEIGHTS_TABLE_2\t\t\t0x0000b60a\n\n#define REG_A6XX_TPL1_BICUBIC_WEIGHTS_TABLE_3\t\t\t0x0000b60b\n\n#define REG_A6XX_TPL1_BICUBIC_WEIGHTS_TABLE_4\t\t\t0x0000b60c\n\nstatic inline uint32_t REG_A6XX_TPL1_PERFCTR_TP_SEL(uint32_t i0) { return 0x0000b610 + 0x1*i0; }\n\n#define REG_A6XX_HLSQ_VS_CNTL\t\t\t\t\t0x0000b800\n#define A6XX_HLSQ_VS_CNTL_CONSTLEN__MASK\t\t\t0x000000ff\n#define A6XX_HLSQ_VS_CNTL_CONSTLEN__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_HLSQ_VS_CNTL_CONSTLEN(uint32_t val)\n{\n\treturn ((val >> 2) << A6XX_HLSQ_VS_CNTL_CONSTLEN__SHIFT) & A6XX_HLSQ_VS_CNTL_CONSTLEN__MASK;\n}\n#define A6XX_HLSQ_VS_CNTL_ENABLED\t\t\t\t0x00000100\n\n#define REG_A6XX_HLSQ_HS_CNTL\t\t\t\t\t0x0000b801\n#define A6XX_HLSQ_HS_CNTL_CONSTLEN__MASK\t\t\t0x000000ff\n#define A6XX_HLSQ_HS_CNTL_CONSTLEN__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_HLSQ_HS_CNTL_CONSTLEN(uint32_t val)\n{\n\treturn ((val >> 2) << A6XX_HLSQ_HS_CNTL_CONSTLEN__SHIFT) & A6XX_HLSQ_HS_CNTL_CONSTLEN__MASK;\n}\n#define A6XX_HLSQ_HS_CNTL_ENABLED\t\t\t\t0x00000100\n\n#define REG_A6XX_HLSQ_DS_CNTL\t\t\t\t\t0x0000b802\n#define A6XX_HLSQ_DS_CNTL_CONSTLEN__MASK\t\t\t0x000000ff\n#define A6XX_HLSQ_DS_CNTL_CONSTLEN__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_HLSQ_DS_CNTL_CONSTLEN(uint32_t val)\n{\n\treturn ((val >> 2) << A6XX_HLSQ_DS_CNTL_CONSTLEN__SHIFT) & A6XX_HLSQ_DS_CNTL_CONSTLEN__MASK;\n}\n#define A6XX_HLSQ_DS_CNTL_ENABLED\t\t\t\t0x00000100\n\n#define REG_A6XX_HLSQ_GS_CNTL\t\t\t\t\t0x0000b803\n#define A6XX_HLSQ_GS_CNTL_CONSTLEN__MASK\t\t\t0x000000ff\n#define A6XX_HLSQ_GS_CNTL_CONSTLEN__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_HLSQ_GS_CNTL_CONSTLEN(uint32_t val)\n{\n\treturn ((val >> 2) << A6XX_HLSQ_GS_CNTL_CONSTLEN__SHIFT) & A6XX_HLSQ_GS_CNTL_CONSTLEN__MASK;\n}\n#define A6XX_HLSQ_GS_CNTL_ENABLED\t\t\t\t0x00000100\n\n#define REG_A6XX_HLSQ_LOAD_STATE_GEOM_CMD\t\t\t0x0000b820\n\n#define REG_A6XX_HLSQ_LOAD_STATE_GEOM_EXT_SRC_ADDR\t\t0x0000b821\n#define A6XX_HLSQ_LOAD_STATE_GEOM_EXT_SRC_ADDR__MASK\t\t0xffffffff\n#define A6XX_HLSQ_LOAD_STATE_GEOM_EXT_SRC_ADDR__SHIFT\t\t0\nstatic inline uint32_t A6XX_HLSQ_LOAD_STATE_GEOM_EXT_SRC_ADDR(uint32_t val)\n{\n\treturn ((val) << A6XX_HLSQ_LOAD_STATE_GEOM_EXT_SRC_ADDR__SHIFT) & A6XX_HLSQ_LOAD_STATE_GEOM_EXT_SRC_ADDR__MASK;\n}\n\n#define REG_A6XX_HLSQ_LOAD_STATE_GEOM_DATA\t\t\t0x0000b823\n\n#define REG_A6XX_HLSQ_FS_CNTL_0\t\t\t\t\t0x0000b980\n#define A6XX_HLSQ_FS_CNTL_0_THREADSIZE__MASK\t\t\t0x00000001\n#define A6XX_HLSQ_FS_CNTL_0_THREADSIZE__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_HLSQ_FS_CNTL_0_THREADSIZE(enum a6xx_threadsize val)\n{\n\treturn ((val) << A6XX_HLSQ_FS_CNTL_0_THREADSIZE__SHIFT) & A6XX_HLSQ_FS_CNTL_0_THREADSIZE__MASK;\n}\n#define A6XX_HLSQ_FS_CNTL_0_VARYINGS\t\t\t\t0x00000002\n#define A6XX_HLSQ_FS_CNTL_0_UNK2__MASK\t\t\t\t0x00000ffc\n#define A6XX_HLSQ_FS_CNTL_0_UNK2__SHIFT\t\t\t\t2\nstatic inline uint32_t A6XX_HLSQ_FS_CNTL_0_UNK2(uint32_t val)\n{\n\treturn ((val) << A6XX_HLSQ_FS_CNTL_0_UNK2__SHIFT) & A6XX_HLSQ_FS_CNTL_0_UNK2__MASK;\n}\n\n#define REG_A6XX_HLSQ_UNKNOWN_B981\t\t\t\t0x0000b981\n\n#define REG_A6XX_HLSQ_CONTROL_1_REG\t\t\t\t0x0000b982\n\n#define REG_A7XX_HLSQ_CONTROL_1_REG\t\t\t\t0x0000a9c7\n\n#define REG_A6XX_HLSQ_CONTROL_2_REG\t\t\t\t0x0000b983\n#define A6XX_HLSQ_CONTROL_2_REG_FACEREGID__MASK\t\t\t0x000000ff\n#define A6XX_HLSQ_CONTROL_2_REG_FACEREGID__SHIFT\t\t0\nstatic inline uint32_t A6XX_HLSQ_CONTROL_2_REG_FACEREGID(uint32_t val)\n{\n\treturn ((val) << A6XX_HLSQ_CONTROL_2_REG_FACEREGID__SHIFT) & A6XX_HLSQ_CONTROL_2_REG_FACEREGID__MASK;\n}\n#define A6XX_HLSQ_CONTROL_2_REG_SAMPLEID__MASK\t\t\t0x0000ff00\n#define A6XX_HLSQ_CONTROL_2_REG_SAMPLEID__SHIFT\t\t\t8\nstatic inline uint32_t A6XX_HLSQ_CONTROL_2_REG_SAMPLEID(uint32_t val)\n{\n\treturn ((val) << A6XX_HLSQ_CONTROL_2_REG_SAMPLEID__SHIFT) & A6XX_HLSQ_CONTROL_2_REG_SAMPLEID__MASK;\n}\n#define A6XX_HLSQ_CONTROL_2_REG_SAMPLEMASK__MASK\t\t0x00ff0000\n#define A6XX_HLSQ_CONTROL_2_REG_SAMPLEMASK__SHIFT\t\t16\nstatic inline uint32_t A6XX_HLSQ_CONTROL_2_REG_SAMPLEMASK(uint32_t val)\n{\n\treturn ((val) << A6XX_HLSQ_CONTROL_2_REG_SAMPLEMASK__SHIFT) & A6XX_HLSQ_CONTROL_2_REG_SAMPLEMASK__MASK;\n}\n#define A6XX_HLSQ_CONTROL_2_REG_CENTERRHW__MASK\t\t\t0xff000000\n#define A6XX_HLSQ_CONTROL_2_REG_CENTERRHW__SHIFT\t\t24\nstatic inline uint32_t A6XX_HLSQ_CONTROL_2_REG_CENTERRHW(uint32_t val)\n{\n\treturn ((val) << A6XX_HLSQ_CONTROL_2_REG_CENTERRHW__SHIFT) & A6XX_HLSQ_CONTROL_2_REG_CENTERRHW__MASK;\n}\n\n#define REG_A7XX_HLSQ_CONTROL_2_REG\t\t\t\t0x0000a9c8\n#define A7XX_HLSQ_CONTROL_2_REG_FACEREGID__MASK\t\t\t0x000000ff\n#define A7XX_HLSQ_CONTROL_2_REG_FACEREGID__SHIFT\t\t0\nstatic inline uint32_t A7XX_HLSQ_CONTROL_2_REG_FACEREGID(uint32_t val)\n{\n\treturn ((val) << A7XX_HLSQ_CONTROL_2_REG_FACEREGID__SHIFT) & A7XX_HLSQ_CONTROL_2_REG_FACEREGID__MASK;\n}\n#define A7XX_HLSQ_CONTROL_2_REG_SAMPLEID__MASK\t\t\t0x0000ff00\n#define A7XX_HLSQ_CONTROL_2_REG_SAMPLEID__SHIFT\t\t\t8\nstatic inline uint32_t A7XX_HLSQ_CONTROL_2_REG_SAMPLEID(uint32_t val)\n{\n\treturn ((val) << A7XX_HLSQ_CONTROL_2_REG_SAMPLEID__SHIFT) & A7XX_HLSQ_CONTROL_2_REG_SAMPLEID__MASK;\n}\n#define A7XX_HLSQ_CONTROL_2_REG_SAMPLEMASK__MASK\t\t0x00ff0000\n#define A7XX_HLSQ_CONTROL_2_REG_SAMPLEMASK__SHIFT\t\t16\nstatic inline uint32_t A7XX_HLSQ_CONTROL_2_REG_SAMPLEMASK(uint32_t val)\n{\n\treturn ((val) << A7XX_HLSQ_CONTROL_2_REG_SAMPLEMASK__SHIFT) & A7XX_HLSQ_CONTROL_2_REG_SAMPLEMASK__MASK;\n}\n#define A7XX_HLSQ_CONTROL_2_REG_CENTERRHW__MASK\t\t\t0xff000000\n#define A7XX_HLSQ_CONTROL_2_REG_CENTERRHW__SHIFT\t\t24\nstatic inline uint32_t A7XX_HLSQ_CONTROL_2_REG_CENTERRHW(uint32_t val)\n{\n\treturn ((val) << A7XX_HLSQ_CONTROL_2_REG_CENTERRHW__SHIFT) & A7XX_HLSQ_CONTROL_2_REG_CENTERRHW__MASK;\n}\n\n#define REG_A6XX_HLSQ_CONTROL_3_REG\t\t\t\t0x0000b984\n#define A6XX_HLSQ_CONTROL_3_REG_IJ_PERSP_PIXEL__MASK\t\t0x000000ff\n#define A6XX_HLSQ_CONTROL_3_REG_IJ_PERSP_PIXEL__SHIFT\t\t0\nstatic inline uint32_t A6XX_HLSQ_CONTROL_3_REG_IJ_PERSP_PIXEL(uint32_t val)\n{\n\treturn ((val) << A6XX_HLSQ_CONTROL_3_REG_IJ_PERSP_PIXEL__SHIFT) & A6XX_HLSQ_CONTROL_3_REG_IJ_PERSP_PIXEL__MASK;\n}\n#define A6XX_HLSQ_CONTROL_3_REG_IJ_LINEAR_PIXEL__MASK\t\t0x0000ff00\n#define A6XX_HLSQ_CONTROL_3_REG_IJ_LINEAR_PIXEL__SHIFT\t\t8\nstatic inline uint32_t A6XX_HLSQ_CONTROL_3_REG_IJ_LINEAR_PIXEL(uint32_t val)\n{\n\treturn ((val) << A6XX_HLSQ_CONTROL_3_REG_IJ_LINEAR_PIXEL__SHIFT) & A6XX_HLSQ_CONTROL_3_REG_IJ_LINEAR_PIXEL__MASK;\n}\n#define A6XX_HLSQ_CONTROL_3_REG_IJ_PERSP_CENTROID__MASK\t\t0x00ff0000\n#define A6XX_HLSQ_CONTROL_3_REG_IJ_PERSP_CENTROID__SHIFT\t16\nstatic inline uint32_t A6XX_HLSQ_CONTROL_3_REG_IJ_PERSP_CENTROID(uint32_t val)\n{\n\treturn ((val) << A6XX_HLSQ_CONTROL_3_REG_IJ_PERSP_CENTROID__SHIFT) & A6XX_HLSQ_CONTROL_3_REG_IJ_PERSP_CENTROID__MASK;\n}\n#define A6XX_HLSQ_CONTROL_3_REG_IJ_LINEAR_CENTROID__MASK\t0xff000000\n#define A6XX_HLSQ_CONTROL_3_REG_IJ_LINEAR_CENTROID__SHIFT\t24\nstatic inline uint32_t A6XX_HLSQ_CONTROL_3_REG_IJ_LINEAR_CENTROID(uint32_t val)\n{\n\treturn ((val) << A6XX_HLSQ_CONTROL_3_REG_IJ_LINEAR_CENTROID__SHIFT) & A6XX_HLSQ_CONTROL_3_REG_IJ_LINEAR_CENTROID__MASK;\n}\n\n#define REG_A7XX_HLSQ_CONTROL_3_REG\t\t\t\t0x0000a9c9\n#define A7XX_HLSQ_CONTROL_3_REG_IJ_PERSP_PIXEL__MASK\t\t0x000000ff\n#define A7XX_HLSQ_CONTROL_3_REG_IJ_PERSP_PIXEL__SHIFT\t\t0\nstatic inline uint32_t A7XX_HLSQ_CONTROL_3_REG_IJ_PERSP_PIXEL(uint32_t val)\n{\n\treturn ((val) << A7XX_HLSQ_CONTROL_3_REG_IJ_PERSP_PIXEL__SHIFT) & A7XX_HLSQ_CONTROL_3_REG_IJ_PERSP_PIXEL__MASK;\n}\n#define A7XX_HLSQ_CONTROL_3_REG_IJ_LINEAR_PIXEL__MASK\t\t0x0000ff00\n#define A7XX_HLSQ_CONTROL_3_REG_IJ_LINEAR_PIXEL__SHIFT\t\t8\nstatic inline uint32_t A7XX_HLSQ_CONTROL_3_REG_IJ_LINEAR_PIXEL(uint32_t val)\n{\n\treturn ((val) << A7XX_HLSQ_CONTROL_3_REG_IJ_LINEAR_PIXEL__SHIFT) & A7XX_HLSQ_CONTROL_3_REG_IJ_LINEAR_PIXEL__MASK;\n}\n#define A7XX_HLSQ_CONTROL_3_REG_IJ_PERSP_CENTROID__MASK\t\t0x00ff0000\n#define A7XX_HLSQ_CONTROL_3_REG_IJ_PERSP_CENTROID__SHIFT\t16\nstatic inline uint32_t A7XX_HLSQ_CONTROL_3_REG_IJ_PERSP_CENTROID(uint32_t val)\n{\n\treturn ((val) << A7XX_HLSQ_CONTROL_3_REG_IJ_PERSP_CENTROID__SHIFT) & A7XX_HLSQ_CONTROL_3_REG_IJ_PERSP_CENTROID__MASK;\n}\n#define A7XX_HLSQ_CONTROL_3_REG_IJ_LINEAR_CENTROID__MASK\t0xff000000\n#define A7XX_HLSQ_CONTROL_3_REG_IJ_LINEAR_CENTROID__SHIFT\t24\nstatic inline uint32_t A7XX_HLSQ_CONTROL_3_REG_IJ_LINEAR_CENTROID(uint32_t val)\n{\n\treturn ((val) << A7XX_HLSQ_CONTROL_3_REG_IJ_LINEAR_CENTROID__SHIFT) & A7XX_HLSQ_CONTROL_3_REG_IJ_LINEAR_CENTROID__MASK;\n}\n\n#define REG_A6XX_HLSQ_CONTROL_4_REG\t\t\t\t0x0000b985\n#define A6XX_HLSQ_CONTROL_4_REG_IJ_PERSP_SAMPLE__MASK\t\t0x000000ff\n#define A6XX_HLSQ_CONTROL_4_REG_IJ_PERSP_SAMPLE__SHIFT\t\t0\nstatic inline uint32_t A6XX_HLSQ_CONTROL_4_REG_IJ_PERSP_SAMPLE(uint32_t val)\n{\n\treturn ((val) << A6XX_HLSQ_CONTROL_4_REG_IJ_PERSP_SAMPLE__SHIFT) & A6XX_HLSQ_CONTROL_4_REG_IJ_PERSP_SAMPLE__MASK;\n}\n#define A6XX_HLSQ_CONTROL_4_REG_IJ_LINEAR_SAMPLE__MASK\t\t0x0000ff00\n#define A6XX_HLSQ_CONTROL_4_REG_IJ_LINEAR_SAMPLE__SHIFT\t\t8\nstatic inline uint32_t A6XX_HLSQ_CONTROL_4_REG_IJ_LINEAR_SAMPLE(uint32_t val)\n{\n\treturn ((val) << A6XX_HLSQ_CONTROL_4_REG_IJ_LINEAR_SAMPLE__SHIFT) & A6XX_HLSQ_CONTROL_4_REG_IJ_LINEAR_SAMPLE__MASK;\n}\n#define A6XX_HLSQ_CONTROL_4_REG_XYCOORDREGID__MASK\t\t0x00ff0000\n#define A6XX_HLSQ_CONTROL_4_REG_XYCOORDREGID__SHIFT\t\t16\nstatic inline uint32_t A6XX_HLSQ_CONTROL_4_REG_XYCOORDREGID(uint32_t val)\n{\n\treturn ((val) << A6XX_HLSQ_CONTROL_4_REG_XYCOORDREGID__SHIFT) & A6XX_HLSQ_CONTROL_4_REG_XYCOORDREGID__MASK;\n}\n#define A6XX_HLSQ_CONTROL_4_REG_ZWCOORDREGID__MASK\t\t0xff000000\n#define A6XX_HLSQ_CONTROL_4_REG_ZWCOORDREGID__SHIFT\t\t24\nstatic inline uint32_t A6XX_HLSQ_CONTROL_4_REG_ZWCOORDREGID(uint32_t val)\n{\n\treturn ((val) << A6XX_HLSQ_CONTROL_4_REG_ZWCOORDREGID__SHIFT) & A6XX_HLSQ_CONTROL_4_REG_ZWCOORDREGID__MASK;\n}\n\n#define REG_A7XX_HLSQ_CONTROL_4_REG\t\t\t\t0x0000a9ca\n#define A7XX_HLSQ_CONTROL_4_REG_IJ_PERSP_SAMPLE__MASK\t\t0x000000ff\n#define A7XX_HLSQ_CONTROL_4_REG_IJ_PERSP_SAMPLE__SHIFT\t\t0\nstatic inline uint32_t A7XX_HLSQ_CONTROL_4_REG_IJ_PERSP_SAMPLE(uint32_t val)\n{\n\treturn ((val) << A7XX_HLSQ_CONTROL_4_REG_IJ_PERSP_SAMPLE__SHIFT) & A7XX_HLSQ_CONTROL_4_REG_IJ_PERSP_SAMPLE__MASK;\n}\n#define A7XX_HLSQ_CONTROL_4_REG_IJ_LINEAR_SAMPLE__MASK\t\t0x0000ff00\n#define A7XX_HLSQ_CONTROL_4_REG_IJ_LINEAR_SAMPLE__SHIFT\t\t8\nstatic inline uint32_t A7XX_HLSQ_CONTROL_4_REG_IJ_LINEAR_SAMPLE(uint32_t val)\n{\n\treturn ((val) << A7XX_HLSQ_CONTROL_4_REG_IJ_LINEAR_SAMPLE__SHIFT) & A7XX_HLSQ_CONTROL_4_REG_IJ_LINEAR_SAMPLE__MASK;\n}\n#define A7XX_HLSQ_CONTROL_4_REG_XYCOORDREGID__MASK\t\t0x00ff0000\n#define A7XX_HLSQ_CONTROL_4_REG_XYCOORDREGID__SHIFT\t\t16\nstatic inline uint32_t A7XX_HLSQ_CONTROL_4_REG_XYCOORDREGID(uint32_t val)\n{\n\treturn ((val) << A7XX_HLSQ_CONTROL_4_REG_XYCOORDREGID__SHIFT) & A7XX_HLSQ_CONTROL_4_REG_XYCOORDREGID__MASK;\n}\n#define A7XX_HLSQ_CONTROL_4_REG_ZWCOORDREGID__MASK\t\t0xff000000\n#define A7XX_HLSQ_CONTROL_4_REG_ZWCOORDREGID__SHIFT\t\t24\nstatic inline uint32_t A7XX_HLSQ_CONTROL_4_REG_ZWCOORDREGID(uint32_t val)\n{\n\treturn ((val) << A7XX_HLSQ_CONTROL_4_REG_ZWCOORDREGID__SHIFT) & A7XX_HLSQ_CONTROL_4_REG_ZWCOORDREGID__MASK;\n}\n\n#define REG_A6XX_HLSQ_CONTROL_5_REG\t\t\t\t0x0000b986\n#define A6XX_HLSQ_CONTROL_5_REG_LINELENGTHREGID__MASK\t\t0x000000ff\n#define A6XX_HLSQ_CONTROL_5_REG_LINELENGTHREGID__SHIFT\t\t0\nstatic inline uint32_t A6XX_HLSQ_CONTROL_5_REG_LINELENGTHREGID(uint32_t val)\n{\n\treturn ((val) << A6XX_HLSQ_CONTROL_5_REG_LINELENGTHREGID__SHIFT) & A6XX_HLSQ_CONTROL_5_REG_LINELENGTHREGID__MASK;\n}\n#define A6XX_HLSQ_CONTROL_5_REG_FOVEATIONQUALITYREGID__MASK\t0x0000ff00\n#define A6XX_HLSQ_CONTROL_5_REG_FOVEATIONQUALITYREGID__SHIFT\t8\nstatic inline uint32_t A6XX_HLSQ_CONTROL_5_REG_FOVEATIONQUALITYREGID(uint32_t val)\n{\n\treturn ((val) << A6XX_HLSQ_CONTROL_5_REG_FOVEATIONQUALITYREGID__SHIFT) & A6XX_HLSQ_CONTROL_5_REG_FOVEATIONQUALITYREGID__MASK;\n}\n\n#define REG_A7XX_HLSQ_CONTROL_5_REG\t\t\t\t0x0000a9cb\n#define A7XX_HLSQ_CONTROL_5_REG_LINELENGTHREGID__MASK\t\t0x000000ff\n#define A7XX_HLSQ_CONTROL_5_REG_LINELENGTHREGID__SHIFT\t\t0\nstatic inline uint32_t A7XX_HLSQ_CONTROL_5_REG_LINELENGTHREGID(uint32_t val)\n{\n\treturn ((val) << A7XX_HLSQ_CONTROL_5_REG_LINELENGTHREGID__SHIFT) & A7XX_HLSQ_CONTROL_5_REG_LINELENGTHREGID__MASK;\n}\n#define A7XX_HLSQ_CONTROL_5_REG_FOVEATIONQUALITYREGID__MASK\t0x0000ff00\n#define A7XX_HLSQ_CONTROL_5_REG_FOVEATIONQUALITYREGID__SHIFT\t8\nstatic inline uint32_t A7XX_HLSQ_CONTROL_5_REG_FOVEATIONQUALITYREGID(uint32_t val)\n{\n\treturn ((val) << A7XX_HLSQ_CONTROL_5_REG_FOVEATIONQUALITYREGID__SHIFT) & A7XX_HLSQ_CONTROL_5_REG_FOVEATIONQUALITYREGID__MASK;\n}\n\n#define REG_A6XX_HLSQ_CS_CNTL\t\t\t\t\t0x0000b987\n#define A6XX_HLSQ_CS_CNTL_CONSTLEN__MASK\t\t\t0x000000ff\n#define A6XX_HLSQ_CS_CNTL_CONSTLEN__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_HLSQ_CS_CNTL_CONSTLEN(uint32_t val)\n{\n\treturn ((val >> 2) << A6XX_HLSQ_CS_CNTL_CONSTLEN__SHIFT) & A6XX_HLSQ_CS_CNTL_CONSTLEN__MASK;\n}\n#define A6XX_HLSQ_CS_CNTL_ENABLED\t\t\t\t0x00000100\n\n#define REG_A6XX_HLSQ_CS_NDRANGE_0\t\t\t\t0x0000b990\n#define A6XX_HLSQ_CS_NDRANGE_0_KERNELDIM__MASK\t\t\t0x00000003\n#define A6XX_HLSQ_CS_NDRANGE_0_KERNELDIM__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_HLSQ_CS_NDRANGE_0_KERNELDIM(uint32_t val)\n{\n\treturn ((val) << A6XX_HLSQ_CS_NDRANGE_0_KERNELDIM__SHIFT) & A6XX_HLSQ_CS_NDRANGE_0_KERNELDIM__MASK;\n}\n#define A6XX_HLSQ_CS_NDRANGE_0_LOCALSIZEX__MASK\t\t\t0x00000ffc\n#define A6XX_HLSQ_CS_NDRANGE_0_LOCALSIZEX__SHIFT\t\t2\nstatic inline uint32_t A6XX_HLSQ_CS_NDRANGE_0_LOCALSIZEX(uint32_t val)\n{\n\treturn ((val) << A6XX_HLSQ_CS_NDRANGE_0_LOCALSIZEX__SHIFT) & A6XX_HLSQ_CS_NDRANGE_0_LOCALSIZEX__MASK;\n}\n#define A6XX_HLSQ_CS_NDRANGE_0_LOCALSIZEY__MASK\t\t\t0x003ff000\n#define A6XX_HLSQ_CS_NDRANGE_0_LOCALSIZEY__SHIFT\t\t12\nstatic inline uint32_t A6XX_HLSQ_CS_NDRANGE_0_LOCALSIZEY(uint32_t val)\n{\n\treturn ((val) << A6XX_HLSQ_CS_NDRANGE_0_LOCALSIZEY__SHIFT) & A6XX_HLSQ_CS_NDRANGE_0_LOCALSIZEY__MASK;\n}\n#define A6XX_HLSQ_CS_NDRANGE_0_LOCALSIZEZ__MASK\t\t\t0xffc00000\n#define A6XX_HLSQ_CS_NDRANGE_0_LOCALSIZEZ__SHIFT\t\t22\nstatic inline uint32_t A6XX_HLSQ_CS_NDRANGE_0_LOCALSIZEZ(uint32_t val)\n{\n\treturn ((val) << A6XX_HLSQ_CS_NDRANGE_0_LOCALSIZEZ__SHIFT) & A6XX_HLSQ_CS_NDRANGE_0_LOCALSIZEZ__MASK;\n}\n\n#define REG_A6XX_HLSQ_CS_NDRANGE_1\t\t\t\t0x0000b991\n#define A6XX_HLSQ_CS_NDRANGE_1_GLOBALSIZE_X__MASK\t\t0xffffffff\n#define A6XX_HLSQ_CS_NDRANGE_1_GLOBALSIZE_X__SHIFT\t\t0\nstatic inline uint32_t A6XX_HLSQ_CS_NDRANGE_1_GLOBALSIZE_X(uint32_t val)\n{\n\treturn ((val) << A6XX_HLSQ_CS_NDRANGE_1_GLOBALSIZE_X__SHIFT) & A6XX_HLSQ_CS_NDRANGE_1_GLOBALSIZE_X__MASK;\n}\n\n#define REG_A6XX_HLSQ_CS_NDRANGE_2\t\t\t\t0x0000b992\n#define A6XX_HLSQ_CS_NDRANGE_2_GLOBALOFF_X__MASK\t\t0xffffffff\n#define A6XX_HLSQ_CS_NDRANGE_2_GLOBALOFF_X__SHIFT\t\t0\nstatic inline uint32_t A6XX_HLSQ_CS_NDRANGE_2_GLOBALOFF_X(uint32_t val)\n{\n\treturn ((val) << A6XX_HLSQ_CS_NDRANGE_2_GLOBALOFF_X__SHIFT) & A6XX_HLSQ_CS_NDRANGE_2_GLOBALOFF_X__MASK;\n}\n\n#define REG_A6XX_HLSQ_CS_NDRANGE_3\t\t\t\t0x0000b993\n#define A6XX_HLSQ_CS_NDRANGE_3_GLOBALSIZE_Y__MASK\t\t0xffffffff\n#define A6XX_HLSQ_CS_NDRANGE_3_GLOBALSIZE_Y__SHIFT\t\t0\nstatic inline uint32_t A6XX_HLSQ_CS_NDRANGE_3_GLOBALSIZE_Y(uint32_t val)\n{\n\treturn ((val) << A6XX_HLSQ_CS_NDRANGE_3_GLOBALSIZE_Y__SHIFT) & A6XX_HLSQ_CS_NDRANGE_3_GLOBALSIZE_Y__MASK;\n}\n\n#define REG_A6XX_HLSQ_CS_NDRANGE_4\t\t\t\t0x0000b994\n#define A6XX_HLSQ_CS_NDRANGE_4_GLOBALOFF_Y__MASK\t\t0xffffffff\n#define A6XX_HLSQ_CS_NDRANGE_4_GLOBALOFF_Y__SHIFT\t\t0\nstatic inline uint32_t A6XX_HLSQ_CS_NDRANGE_4_GLOBALOFF_Y(uint32_t val)\n{\n\treturn ((val) << A6XX_HLSQ_CS_NDRANGE_4_GLOBALOFF_Y__SHIFT) & A6XX_HLSQ_CS_NDRANGE_4_GLOBALOFF_Y__MASK;\n}\n\n#define REG_A6XX_HLSQ_CS_NDRANGE_5\t\t\t\t0x0000b995\n#define A6XX_HLSQ_CS_NDRANGE_5_GLOBALSIZE_Z__MASK\t\t0xffffffff\n#define A6XX_HLSQ_CS_NDRANGE_5_GLOBALSIZE_Z__SHIFT\t\t0\nstatic inline uint32_t A6XX_HLSQ_CS_NDRANGE_5_GLOBALSIZE_Z(uint32_t val)\n{\n\treturn ((val) << A6XX_HLSQ_CS_NDRANGE_5_GLOBALSIZE_Z__SHIFT) & A6XX_HLSQ_CS_NDRANGE_5_GLOBALSIZE_Z__MASK;\n}\n\n#define REG_A6XX_HLSQ_CS_NDRANGE_6\t\t\t\t0x0000b996\n#define A6XX_HLSQ_CS_NDRANGE_6_GLOBALOFF_Z__MASK\t\t0xffffffff\n#define A6XX_HLSQ_CS_NDRANGE_6_GLOBALOFF_Z__SHIFT\t\t0\nstatic inline uint32_t A6XX_HLSQ_CS_NDRANGE_6_GLOBALOFF_Z(uint32_t val)\n{\n\treturn ((val) << A6XX_HLSQ_CS_NDRANGE_6_GLOBALOFF_Z__SHIFT) & A6XX_HLSQ_CS_NDRANGE_6_GLOBALOFF_Z__MASK;\n}\n\n#define REG_A6XX_HLSQ_CS_CNTL_0\t\t\t\t\t0x0000b997\n#define A6XX_HLSQ_CS_CNTL_0_WGIDCONSTID__MASK\t\t\t0x000000ff\n#define A6XX_HLSQ_CS_CNTL_0_WGIDCONSTID__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_HLSQ_CS_CNTL_0_WGIDCONSTID(uint32_t val)\n{\n\treturn ((val) << A6XX_HLSQ_CS_CNTL_0_WGIDCONSTID__SHIFT) & A6XX_HLSQ_CS_CNTL_0_WGIDCONSTID__MASK;\n}\n#define A6XX_HLSQ_CS_CNTL_0_WGSIZECONSTID__MASK\t\t\t0x0000ff00\n#define A6XX_HLSQ_CS_CNTL_0_WGSIZECONSTID__SHIFT\t\t8\nstatic inline uint32_t A6XX_HLSQ_CS_CNTL_0_WGSIZECONSTID(uint32_t val)\n{\n\treturn ((val) << A6XX_HLSQ_CS_CNTL_0_WGSIZECONSTID__SHIFT) & A6XX_HLSQ_CS_CNTL_0_WGSIZECONSTID__MASK;\n}\n#define A6XX_HLSQ_CS_CNTL_0_WGOFFSETCONSTID__MASK\t\t0x00ff0000\n#define A6XX_HLSQ_CS_CNTL_0_WGOFFSETCONSTID__SHIFT\t\t16\nstatic inline uint32_t A6XX_HLSQ_CS_CNTL_0_WGOFFSETCONSTID(uint32_t val)\n{\n\treturn ((val) << A6XX_HLSQ_CS_CNTL_0_WGOFFSETCONSTID__SHIFT) & A6XX_HLSQ_CS_CNTL_0_WGOFFSETCONSTID__MASK;\n}\n#define A6XX_HLSQ_CS_CNTL_0_LOCALIDREGID__MASK\t\t\t0xff000000\n#define A6XX_HLSQ_CS_CNTL_0_LOCALIDREGID__SHIFT\t\t\t24\nstatic inline uint32_t A6XX_HLSQ_CS_CNTL_0_LOCALIDREGID(uint32_t val)\n{\n\treturn ((val) << A6XX_HLSQ_CS_CNTL_0_LOCALIDREGID__SHIFT) & A6XX_HLSQ_CS_CNTL_0_LOCALIDREGID__MASK;\n}\n\n#define REG_A6XX_HLSQ_CS_CNTL_1\t\t\t\t\t0x0000b998\n#define A6XX_HLSQ_CS_CNTL_1_LINEARLOCALIDREGID__MASK\t\t0x000000ff\n#define A6XX_HLSQ_CS_CNTL_1_LINEARLOCALIDREGID__SHIFT\t\t0\nstatic inline uint32_t A6XX_HLSQ_CS_CNTL_1_LINEARLOCALIDREGID(uint32_t val)\n{\n\treturn ((val) << A6XX_HLSQ_CS_CNTL_1_LINEARLOCALIDREGID__SHIFT) & A6XX_HLSQ_CS_CNTL_1_LINEARLOCALIDREGID__MASK;\n}\n#define A6XX_HLSQ_CS_CNTL_1_SINGLE_SP_CORE\t\t\t0x00000100\n#define A6XX_HLSQ_CS_CNTL_1_THREADSIZE__MASK\t\t\t0x00000200\n#define A6XX_HLSQ_CS_CNTL_1_THREADSIZE__SHIFT\t\t\t9\nstatic inline uint32_t A6XX_HLSQ_CS_CNTL_1_THREADSIZE(enum a6xx_threadsize val)\n{\n\treturn ((val) << A6XX_HLSQ_CS_CNTL_1_THREADSIZE__SHIFT) & A6XX_HLSQ_CS_CNTL_1_THREADSIZE__MASK;\n}\n#define A6XX_HLSQ_CS_CNTL_1_THREADSIZE_SCALAR\t\t\t0x00000400\n\n#define REG_A6XX_HLSQ_CS_KERNEL_GROUP_X\t\t\t\t0x0000b999\n\n#define REG_A6XX_HLSQ_CS_KERNEL_GROUP_Y\t\t\t\t0x0000b99a\n\n#define REG_A6XX_HLSQ_CS_KERNEL_GROUP_Z\t\t\t\t0x0000b99b\n\n#define REG_A6XX_HLSQ_LOAD_STATE_FRAG_CMD\t\t\t0x0000b9a0\n\n#define REG_A6XX_HLSQ_LOAD_STATE_FRAG_EXT_SRC_ADDR\t\t0x0000b9a1\n#define A6XX_HLSQ_LOAD_STATE_FRAG_EXT_SRC_ADDR__MASK\t\t0xffffffff\n#define A6XX_HLSQ_LOAD_STATE_FRAG_EXT_SRC_ADDR__SHIFT\t\t0\nstatic inline uint32_t A6XX_HLSQ_LOAD_STATE_FRAG_EXT_SRC_ADDR(uint32_t val)\n{\n\treturn ((val) << A6XX_HLSQ_LOAD_STATE_FRAG_EXT_SRC_ADDR__SHIFT) & A6XX_HLSQ_LOAD_STATE_FRAG_EXT_SRC_ADDR__MASK;\n}\n\n#define REG_A6XX_HLSQ_LOAD_STATE_FRAG_DATA\t\t\t0x0000b9a3\n\nstatic inline uint32_t REG_A6XX_HLSQ_CS_BINDLESS_BASE(uint32_t i0) { return 0x0000b9c0 + 0x2*i0; }\n\nstatic inline uint32_t REG_A6XX_HLSQ_CS_BINDLESS_BASE_DESCRIPTOR(uint32_t i0) { return 0x0000b9c0 + 0x2*i0; }\n#define A6XX_HLSQ_CS_BINDLESS_BASE_DESCRIPTOR_DESC_SIZE__MASK\t0x00000003\n#define A6XX_HLSQ_CS_BINDLESS_BASE_DESCRIPTOR_DESC_SIZE__SHIFT\t0\nstatic inline uint32_t A6XX_HLSQ_CS_BINDLESS_BASE_DESCRIPTOR_DESC_SIZE(enum a6xx_bindless_descriptor_size val)\n{\n\treturn ((val) << A6XX_HLSQ_CS_BINDLESS_BASE_DESCRIPTOR_DESC_SIZE__SHIFT) & A6XX_HLSQ_CS_BINDLESS_BASE_DESCRIPTOR_DESC_SIZE__MASK;\n}\n#define A6XX_HLSQ_CS_BINDLESS_BASE_DESCRIPTOR_ADDR__MASK\t0xfffffffc\n#define A6XX_HLSQ_CS_BINDLESS_BASE_DESCRIPTOR_ADDR__SHIFT\t2\nstatic inline uint32_t A6XX_HLSQ_CS_BINDLESS_BASE_DESCRIPTOR_ADDR(uint32_t val)\n{\n\treturn ((val >> 2) << A6XX_HLSQ_CS_BINDLESS_BASE_DESCRIPTOR_ADDR__SHIFT) & A6XX_HLSQ_CS_BINDLESS_BASE_DESCRIPTOR_ADDR__MASK;\n}\n\n#define REG_A6XX_HLSQ_CS_UNKNOWN_B9D0\t\t\t\t0x0000b9d0\n#define A6XX_HLSQ_CS_UNKNOWN_B9D0_SHARED_SIZE__MASK\t\t0x0000001f\n#define A6XX_HLSQ_CS_UNKNOWN_B9D0_SHARED_SIZE__SHIFT\t\t0\nstatic inline uint32_t A6XX_HLSQ_CS_UNKNOWN_B9D0_SHARED_SIZE(uint32_t val)\n{\n\treturn ((val) << A6XX_HLSQ_CS_UNKNOWN_B9D0_SHARED_SIZE__SHIFT) & A6XX_HLSQ_CS_UNKNOWN_B9D0_SHARED_SIZE__MASK;\n}\n#define A6XX_HLSQ_CS_UNKNOWN_B9D0_UNK5\t\t\t\t0x00000020\n#define A6XX_HLSQ_CS_UNKNOWN_B9D0_UNK6\t\t\t\t0x00000040\n\n#define REG_A6XX_HLSQ_DRAW_CMD\t\t\t\t\t0x0000bb00\n#define A6XX_HLSQ_DRAW_CMD_STATE_ID__MASK\t\t\t0x000000ff\n#define A6XX_HLSQ_DRAW_CMD_STATE_ID__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_HLSQ_DRAW_CMD_STATE_ID(uint32_t val)\n{\n\treturn ((val) << A6XX_HLSQ_DRAW_CMD_STATE_ID__SHIFT) & A6XX_HLSQ_DRAW_CMD_STATE_ID__MASK;\n}\n\n#define REG_A6XX_HLSQ_DISPATCH_CMD\t\t\t\t0x0000bb01\n#define A6XX_HLSQ_DISPATCH_CMD_STATE_ID__MASK\t\t\t0x000000ff\n#define A6XX_HLSQ_DISPATCH_CMD_STATE_ID__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_HLSQ_DISPATCH_CMD_STATE_ID(uint32_t val)\n{\n\treturn ((val) << A6XX_HLSQ_DISPATCH_CMD_STATE_ID__SHIFT) & A6XX_HLSQ_DISPATCH_CMD_STATE_ID__MASK;\n}\n\n#define REG_A6XX_HLSQ_EVENT_CMD\t\t\t\t\t0x0000bb02\n#define A6XX_HLSQ_EVENT_CMD_STATE_ID__MASK\t\t\t0x00ff0000\n#define A6XX_HLSQ_EVENT_CMD_STATE_ID__SHIFT\t\t\t16\nstatic inline uint32_t A6XX_HLSQ_EVENT_CMD_STATE_ID(uint32_t val)\n{\n\treturn ((val) << A6XX_HLSQ_EVENT_CMD_STATE_ID__SHIFT) & A6XX_HLSQ_EVENT_CMD_STATE_ID__MASK;\n}\n#define A6XX_HLSQ_EVENT_CMD_EVENT__MASK\t\t\t\t0x0000007f\n#define A6XX_HLSQ_EVENT_CMD_EVENT__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_HLSQ_EVENT_CMD_EVENT(enum vgt_event_type val)\n{\n\treturn ((val) << A6XX_HLSQ_EVENT_CMD_EVENT__SHIFT) & A6XX_HLSQ_EVENT_CMD_EVENT__MASK;\n}\n\n#define REG_A6XX_HLSQ_INVALIDATE_CMD\t\t\t\t0x0000bb08\n#define A6XX_HLSQ_INVALIDATE_CMD_VS_STATE\t\t\t0x00000001\n#define A6XX_HLSQ_INVALIDATE_CMD_HS_STATE\t\t\t0x00000002\n#define A6XX_HLSQ_INVALIDATE_CMD_DS_STATE\t\t\t0x00000004\n#define A6XX_HLSQ_INVALIDATE_CMD_GS_STATE\t\t\t0x00000008\n#define A6XX_HLSQ_INVALIDATE_CMD_FS_STATE\t\t\t0x00000010\n#define A6XX_HLSQ_INVALIDATE_CMD_CS_STATE\t\t\t0x00000020\n#define A6XX_HLSQ_INVALIDATE_CMD_CS_IBO\t\t\t\t0x00000040\n#define A6XX_HLSQ_INVALIDATE_CMD_GFX_IBO\t\t\t0x00000080\n#define A6XX_HLSQ_INVALIDATE_CMD_CS_SHARED_CONST\t\t0x00080000\n#define A6XX_HLSQ_INVALIDATE_CMD_GFX_SHARED_CONST\t\t0x00000100\n#define A6XX_HLSQ_INVALIDATE_CMD_CS_BINDLESS__MASK\t\t0x00003e00\n#define A6XX_HLSQ_INVALIDATE_CMD_CS_BINDLESS__SHIFT\t\t9\nstatic inline uint32_t A6XX_HLSQ_INVALIDATE_CMD_CS_BINDLESS(uint32_t val)\n{\n\treturn ((val) << A6XX_HLSQ_INVALIDATE_CMD_CS_BINDLESS__SHIFT) & A6XX_HLSQ_INVALIDATE_CMD_CS_BINDLESS__MASK;\n}\n#define A6XX_HLSQ_INVALIDATE_CMD_GFX_BINDLESS__MASK\t\t0x0007c000\n#define A6XX_HLSQ_INVALIDATE_CMD_GFX_BINDLESS__SHIFT\t\t14\nstatic inline uint32_t A6XX_HLSQ_INVALIDATE_CMD_GFX_BINDLESS(uint32_t val)\n{\n\treturn ((val) << A6XX_HLSQ_INVALIDATE_CMD_GFX_BINDLESS__SHIFT) & A6XX_HLSQ_INVALIDATE_CMD_GFX_BINDLESS__MASK;\n}\n\n#define REG_A6XX_HLSQ_FS_CNTL\t\t\t\t\t0x0000bb10\n#define A6XX_HLSQ_FS_CNTL_CONSTLEN__MASK\t\t\t0x000000ff\n#define A6XX_HLSQ_FS_CNTL_CONSTLEN__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_HLSQ_FS_CNTL_CONSTLEN(uint32_t val)\n{\n\treturn ((val >> 2) << A6XX_HLSQ_FS_CNTL_CONSTLEN__SHIFT) & A6XX_HLSQ_FS_CNTL_CONSTLEN__MASK;\n}\n#define A6XX_HLSQ_FS_CNTL_ENABLED\t\t\t\t0x00000100\n\n#define REG_A6XX_HLSQ_SHARED_CONSTS\t\t\t\t0x0000bb11\n#define A6XX_HLSQ_SHARED_CONSTS_ENABLE\t\t\t\t0x00000001\n\nstatic inline uint32_t REG_A6XX_HLSQ_BINDLESS_BASE(uint32_t i0) { return 0x0000bb20 + 0x2*i0; }\n\nstatic inline uint32_t REG_A6XX_HLSQ_BINDLESS_BASE_DESCRIPTOR(uint32_t i0) { return 0x0000bb20 + 0x2*i0; }\n#define A6XX_HLSQ_BINDLESS_BASE_DESCRIPTOR_DESC_SIZE__MASK\t0x00000003\n#define A6XX_HLSQ_BINDLESS_BASE_DESCRIPTOR_DESC_SIZE__SHIFT\t0\nstatic inline uint32_t A6XX_HLSQ_BINDLESS_BASE_DESCRIPTOR_DESC_SIZE(enum a6xx_bindless_descriptor_size val)\n{\n\treturn ((val) << A6XX_HLSQ_BINDLESS_BASE_DESCRIPTOR_DESC_SIZE__SHIFT) & A6XX_HLSQ_BINDLESS_BASE_DESCRIPTOR_DESC_SIZE__MASK;\n}\n#define A6XX_HLSQ_BINDLESS_BASE_DESCRIPTOR_ADDR__MASK\t\t0xfffffffc\n#define A6XX_HLSQ_BINDLESS_BASE_DESCRIPTOR_ADDR__SHIFT\t\t2\nstatic inline uint32_t A6XX_HLSQ_BINDLESS_BASE_DESCRIPTOR_ADDR(uint32_t val)\n{\n\treturn ((val >> 2) << A6XX_HLSQ_BINDLESS_BASE_DESCRIPTOR_ADDR__SHIFT) & A6XX_HLSQ_BINDLESS_BASE_DESCRIPTOR_ADDR__MASK;\n}\n\n#define REG_A6XX_HLSQ_2D_EVENT_CMD\t\t\t\t0x0000bd80\n#define A6XX_HLSQ_2D_EVENT_CMD_STATE_ID__MASK\t\t\t0x0000ff00\n#define A6XX_HLSQ_2D_EVENT_CMD_STATE_ID__SHIFT\t\t\t8\nstatic inline uint32_t A6XX_HLSQ_2D_EVENT_CMD_STATE_ID(uint32_t val)\n{\n\treturn ((val) << A6XX_HLSQ_2D_EVENT_CMD_STATE_ID__SHIFT) & A6XX_HLSQ_2D_EVENT_CMD_STATE_ID__MASK;\n}\n#define A6XX_HLSQ_2D_EVENT_CMD_EVENT__MASK\t\t\t0x0000007f\n#define A6XX_HLSQ_2D_EVENT_CMD_EVENT__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_HLSQ_2D_EVENT_CMD_EVENT(enum vgt_event_type val)\n{\n\treturn ((val) << A6XX_HLSQ_2D_EVENT_CMD_EVENT__SHIFT) & A6XX_HLSQ_2D_EVENT_CMD_EVENT__MASK;\n}\n\n#define REG_A6XX_HLSQ_UNKNOWN_BE00\t\t\t\t0x0000be00\n\n#define REG_A6XX_HLSQ_UNKNOWN_BE01\t\t\t\t0x0000be01\n\n#define REG_A6XX_HLSQ_DBG_ECO_CNTL\t\t\t\t0x0000be04\n\n#define REG_A6XX_HLSQ_ADDR_MODE_CNTL\t\t\t\t0x0000be05\n\n#define REG_A6XX_HLSQ_UNKNOWN_BE08\t\t\t\t0x0000be08\n\nstatic inline uint32_t REG_A6XX_HLSQ_PERFCTR_HLSQ_SEL(uint32_t i0) { return 0x0000be10 + 0x1*i0; }\n\n#define REG_A6XX_HLSQ_CONTEXT_SWITCH_GFX_PREEMPTION_SAFE_MODE\t0x0000be22\n\n#define REG_A7XX_SP_AHB_READ_APERTURE\t\t\t\t0x0000c000\n\n#define REG_A6XX_CP_EVENT_START\t\t\t\t\t0x0000d600\n#define A6XX_CP_EVENT_START_STATE_ID__MASK\t\t\t0x000000ff\n#define A6XX_CP_EVENT_START_STATE_ID__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_CP_EVENT_START_STATE_ID(uint32_t val)\n{\n\treturn ((val) << A6XX_CP_EVENT_START_STATE_ID__SHIFT) & A6XX_CP_EVENT_START_STATE_ID__MASK;\n}\n\n#define REG_A6XX_CP_EVENT_END\t\t\t\t\t0x0000d601\n#define A6XX_CP_EVENT_END_STATE_ID__MASK\t\t\t0x000000ff\n#define A6XX_CP_EVENT_END_STATE_ID__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_CP_EVENT_END_STATE_ID(uint32_t val)\n{\n\treturn ((val) << A6XX_CP_EVENT_END_STATE_ID__SHIFT) & A6XX_CP_EVENT_END_STATE_ID__MASK;\n}\n\n#define REG_A6XX_CP_2D_EVENT_START\t\t\t\t0x0000d700\n#define A6XX_CP_2D_EVENT_START_STATE_ID__MASK\t\t\t0x000000ff\n#define A6XX_CP_2D_EVENT_START_STATE_ID__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_CP_2D_EVENT_START_STATE_ID(uint32_t val)\n{\n\treturn ((val) << A6XX_CP_2D_EVENT_START_STATE_ID__SHIFT) & A6XX_CP_2D_EVENT_START_STATE_ID__MASK;\n}\n\n#define REG_A6XX_CP_2D_EVENT_END\t\t\t\t0x0000d701\n#define A6XX_CP_2D_EVENT_END_STATE_ID__MASK\t\t\t0x000000ff\n#define A6XX_CP_2D_EVENT_END_STATE_ID__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_CP_2D_EVENT_END_STATE_ID(uint32_t val)\n{\n\treturn ((val) << A6XX_CP_2D_EVENT_END_STATE_ID__SHIFT) & A6XX_CP_2D_EVENT_END_STATE_ID__MASK;\n}\n\n#define REG_A6XX_TEX_SAMP_0\t\t\t\t\t0x00000000\n#define A6XX_TEX_SAMP_0_MIPFILTER_LINEAR_NEAR\t\t\t0x00000001\n#define A6XX_TEX_SAMP_0_XY_MAG__MASK\t\t\t\t0x00000006\n#define A6XX_TEX_SAMP_0_XY_MAG__SHIFT\t\t\t\t1\nstatic inline uint32_t A6XX_TEX_SAMP_0_XY_MAG(enum a6xx_tex_filter val)\n{\n\treturn ((val) << A6XX_TEX_SAMP_0_XY_MAG__SHIFT) & A6XX_TEX_SAMP_0_XY_MAG__MASK;\n}\n#define A6XX_TEX_SAMP_0_XY_MIN__MASK\t\t\t\t0x00000018\n#define A6XX_TEX_SAMP_0_XY_MIN__SHIFT\t\t\t\t3\nstatic inline uint32_t A6XX_TEX_SAMP_0_XY_MIN(enum a6xx_tex_filter val)\n{\n\treturn ((val) << A6XX_TEX_SAMP_0_XY_MIN__SHIFT) & A6XX_TEX_SAMP_0_XY_MIN__MASK;\n}\n#define A6XX_TEX_SAMP_0_WRAP_S__MASK\t\t\t\t0x000000e0\n#define A6XX_TEX_SAMP_0_WRAP_S__SHIFT\t\t\t\t5\nstatic inline uint32_t A6XX_TEX_SAMP_0_WRAP_S(enum a6xx_tex_clamp val)\n{\n\treturn ((val) << A6XX_TEX_SAMP_0_WRAP_S__SHIFT) & A6XX_TEX_SAMP_0_WRAP_S__MASK;\n}\n#define A6XX_TEX_SAMP_0_WRAP_T__MASK\t\t\t\t0x00000700\n#define A6XX_TEX_SAMP_0_WRAP_T__SHIFT\t\t\t\t8\nstatic inline uint32_t A6XX_TEX_SAMP_0_WRAP_T(enum a6xx_tex_clamp val)\n{\n\treturn ((val) << A6XX_TEX_SAMP_0_WRAP_T__SHIFT) & A6XX_TEX_SAMP_0_WRAP_T__MASK;\n}\n#define A6XX_TEX_SAMP_0_WRAP_R__MASK\t\t\t\t0x00003800\n#define A6XX_TEX_SAMP_0_WRAP_R__SHIFT\t\t\t\t11\nstatic inline uint32_t A6XX_TEX_SAMP_0_WRAP_R(enum a6xx_tex_clamp val)\n{\n\treturn ((val) << A6XX_TEX_SAMP_0_WRAP_R__SHIFT) & A6XX_TEX_SAMP_0_WRAP_R__MASK;\n}\n#define A6XX_TEX_SAMP_0_ANISO__MASK\t\t\t\t0x0001c000\n#define A6XX_TEX_SAMP_0_ANISO__SHIFT\t\t\t\t14\nstatic inline uint32_t A6XX_TEX_SAMP_0_ANISO(enum a6xx_tex_aniso val)\n{\n\treturn ((val) << A6XX_TEX_SAMP_0_ANISO__SHIFT) & A6XX_TEX_SAMP_0_ANISO__MASK;\n}\n#define A6XX_TEX_SAMP_0_LOD_BIAS__MASK\t\t\t\t0xfff80000\n#define A6XX_TEX_SAMP_0_LOD_BIAS__SHIFT\t\t\t\t19\nstatic inline uint32_t A6XX_TEX_SAMP_0_LOD_BIAS(float val)\n{\n\treturn ((((int32_t)(val * 256.0))) << A6XX_TEX_SAMP_0_LOD_BIAS__SHIFT) & A6XX_TEX_SAMP_0_LOD_BIAS__MASK;\n}\n\n#define REG_A6XX_TEX_SAMP_1\t\t\t\t\t0x00000001\n#define A6XX_TEX_SAMP_1_CLAMPENABLE\t\t\t\t0x00000001\n#define A6XX_TEX_SAMP_1_COMPARE_FUNC__MASK\t\t\t0x0000000e\n#define A6XX_TEX_SAMP_1_COMPARE_FUNC__SHIFT\t\t\t1\nstatic inline uint32_t A6XX_TEX_SAMP_1_COMPARE_FUNC(enum adreno_compare_func val)\n{\n\treturn ((val) << A6XX_TEX_SAMP_1_COMPARE_FUNC__SHIFT) & A6XX_TEX_SAMP_1_COMPARE_FUNC__MASK;\n}\n#define A6XX_TEX_SAMP_1_CUBEMAPSEAMLESSFILTOFF\t\t\t0x00000010\n#define A6XX_TEX_SAMP_1_UNNORM_COORDS\t\t\t\t0x00000020\n#define A6XX_TEX_SAMP_1_MIPFILTER_LINEAR_FAR\t\t\t0x00000040\n#define A6XX_TEX_SAMP_1_MAX_LOD__MASK\t\t\t\t0x000fff00\n#define A6XX_TEX_SAMP_1_MAX_LOD__SHIFT\t\t\t\t8\nstatic inline uint32_t A6XX_TEX_SAMP_1_MAX_LOD(float val)\n{\n\treturn ((((uint32_t)(val * 256.0))) << A6XX_TEX_SAMP_1_MAX_LOD__SHIFT) & A6XX_TEX_SAMP_1_MAX_LOD__MASK;\n}\n#define A6XX_TEX_SAMP_1_MIN_LOD__MASK\t\t\t\t0xfff00000\n#define A6XX_TEX_SAMP_1_MIN_LOD__SHIFT\t\t\t\t20\nstatic inline uint32_t A6XX_TEX_SAMP_1_MIN_LOD(float val)\n{\n\treturn ((((uint32_t)(val * 256.0))) << A6XX_TEX_SAMP_1_MIN_LOD__SHIFT) & A6XX_TEX_SAMP_1_MIN_LOD__MASK;\n}\n\n#define REG_A6XX_TEX_SAMP_2\t\t\t\t\t0x00000002\n#define A6XX_TEX_SAMP_2_REDUCTION_MODE__MASK\t\t\t0x00000003\n#define A6XX_TEX_SAMP_2_REDUCTION_MODE__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_TEX_SAMP_2_REDUCTION_MODE(enum a6xx_reduction_mode val)\n{\n\treturn ((val) << A6XX_TEX_SAMP_2_REDUCTION_MODE__SHIFT) & A6XX_TEX_SAMP_2_REDUCTION_MODE__MASK;\n}\n#define A6XX_TEX_SAMP_2_CHROMA_LINEAR\t\t\t\t0x00000020\n#define A6XX_TEX_SAMP_2_BCOLOR__MASK\t\t\t\t0xffffff80\n#define A6XX_TEX_SAMP_2_BCOLOR__SHIFT\t\t\t\t7\nstatic inline uint32_t A6XX_TEX_SAMP_2_BCOLOR(uint32_t val)\n{\n\treturn ((val) << A6XX_TEX_SAMP_2_BCOLOR__SHIFT) & A6XX_TEX_SAMP_2_BCOLOR__MASK;\n}\n\n#define REG_A6XX_TEX_SAMP_3\t\t\t\t\t0x00000003\n\n#define REG_A6XX_TEX_CONST_0\t\t\t\t\t0x00000000\n#define A6XX_TEX_CONST_0_TILE_MODE__MASK\t\t\t0x00000003\n#define A6XX_TEX_CONST_0_TILE_MODE__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_TEX_CONST_0_TILE_MODE(enum a6xx_tile_mode val)\n{\n\treturn ((val) << A6XX_TEX_CONST_0_TILE_MODE__SHIFT) & A6XX_TEX_CONST_0_TILE_MODE__MASK;\n}\n#define A6XX_TEX_CONST_0_SRGB\t\t\t\t\t0x00000004\n#define A6XX_TEX_CONST_0_SWIZ_X__MASK\t\t\t\t0x00000070\n#define A6XX_TEX_CONST_0_SWIZ_X__SHIFT\t\t\t\t4\nstatic inline uint32_t A6XX_TEX_CONST_0_SWIZ_X(enum a6xx_tex_swiz val)\n{\n\treturn ((val) << A6XX_TEX_CONST_0_SWIZ_X__SHIFT) & A6XX_TEX_CONST_0_SWIZ_X__MASK;\n}\n#define A6XX_TEX_CONST_0_SWIZ_Y__MASK\t\t\t\t0x00000380\n#define A6XX_TEX_CONST_0_SWIZ_Y__SHIFT\t\t\t\t7\nstatic inline uint32_t A6XX_TEX_CONST_0_SWIZ_Y(enum a6xx_tex_swiz val)\n{\n\treturn ((val) << A6XX_TEX_CONST_0_SWIZ_Y__SHIFT) & A6XX_TEX_CONST_0_SWIZ_Y__MASK;\n}\n#define A6XX_TEX_CONST_0_SWIZ_Z__MASK\t\t\t\t0x00001c00\n#define A6XX_TEX_CONST_0_SWIZ_Z__SHIFT\t\t\t\t10\nstatic inline uint32_t A6XX_TEX_CONST_0_SWIZ_Z(enum a6xx_tex_swiz val)\n{\n\treturn ((val) << A6XX_TEX_CONST_0_SWIZ_Z__SHIFT) & A6XX_TEX_CONST_0_SWIZ_Z__MASK;\n}\n#define A6XX_TEX_CONST_0_SWIZ_W__MASK\t\t\t\t0x0000e000\n#define A6XX_TEX_CONST_0_SWIZ_W__SHIFT\t\t\t\t13\nstatic inline uint32_t A6XX_TEX_CONST_0_SWIZ_W(enum a6xx_tex_swiz val)\n{\n\treturn ((val) << A6XX_TEX_CONST_0_SWIZ_W__SHIFT) & A6XX_TEX_CONST_0_SWIZ_W__MASK;\n}\n#define A6XX_TEX_CONST_0_MIPLVLS__MASK\t\t\t\t0x000f0000\n#define A6XX_TEX_CONST_0_MIPLVLS__SHIFT\t\t\t\t16\nstatic inline uint32_t A6XX_TEX_CONST_0_MIPLVLS(uint32_t val)\n{\n\treturn ((val) << A6XX_TEX_CONST_0_MIPLVLS__SHIFT) & A6XX_TEX_CONST_0_MIPLVLS__MASK;\n}\n#define A6XX_TEX_CONST_0_CHROMA_MIDPOINT_X\t\t\t0x00010000\n#define A6XX_TEX_CONST_0_CHROMA_MIDPOINT_Y\t\t\t0x00040000\n#define A6XX_TEX_CONST_0_SAMPLES__MASK\t\t\t\t0x00300000\n#define A6XX_TEX_CONST_0_SAMPLES__SHIFT\t\t\t\t20\nstatic inline uint32_t A6XX_TEX_CONST_0_SAMPLES(enum a3xx_msaa_samples val)\n{\n\treturn ((val) << A6XX_TEX_CONST_0_SAMPLES__SHIFT) & A6XX_TEX_CONST_0_SAMPLES__MASK;\n}\n#define A6XX_TEX_CONST_0_FMT__MASK\t\t\t\t0x3fc00000\n#define A6XX_TEX_CONST_0_FMT__SHIFT\t\t\t\t22\nstatic inline uint32_t A6XX_TEX_CONST_0_FMT(enum a6xx_format val)\n{\n\treturn ((val) << A6XX_TEX_CONST_0_FMT__SHIFT) & A6XX_TEX_CONST_0_FMT__MASK;\n}\n#define A6XX_TEX_CONST_0_SWAP__MASK\t\t\t\t0xc0000000\n#define A6XX_TEX_CONST_0_SWAP__SHIFT\t\t\t\t30\nstatic inline uint32_t A6XX_TEX_CONST_0_SWAP(enum a3xx_color_swap val)\n{\n\treturn ((val) << A6XX_TEX_CONST_0_SWAP__SHIFT) & A6XX_TEX_CONST_0_SWAP__MASK;\n}\n\n#define REG_A6XX_TEX_CONST_1\t\t\t\t\t0x00000001\n#define A6XX_TEX_CONST_1_WIDTH__MASK\t\t\t\t0x00007fff\n#define A6XX_TEX_CONST_1_WIDTH__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_TEX_CONST_1_WIDTH(uint32_t val)\n{\n\treturn ((val) << A6XX_TEX_CONST_1_WIDTH__SHIFT) & A6XX_TEX_CONST_1_WIDTH__MASK;\n}\n#define A6XX_TEX_CONST_1_HEIGHT__MASK\t\t\t\t0x3fff8000\n#define A6XX_TEX_CONST_1_HEIGHT__SHIFT\t\t\t\t15\nstatic inline uint32_t A6XX_TEX_CONST_1_HEIGHT(uint32_t val)\n{\n\treturn ((val) << A6XX_TEX_CONST_1_HEIGHT__SHIFT) & A6XX_TEX_CONST_1_HEIGHT__MASK;\n}\n\n#define REG_A6XX_TEX_CONST_2\t\t\t\t\t0x00000002\n#define A6XX_TEX_CONST_2_STRUCTSIZETEXELS__MASK\t\t\t0x0000fff0\n#define A6XX_TEX_CONST_2_STRUCTSIZETEXELS__SHIFT\t\t4\nstatic inline uint32_t A6XX_TEX_CONST_2_STRUCTSIZETEXELS(uint32_t val)\n{\n\treturn ((val) << A6XX_TEX_CONST_2_STRUCTSIZETEXELS__SHIFT) & A6XX_TEX_CONST_2_STRUCTSIZETEXELS__MASK;\n}\n#define A6XX_TEX_CONST_2_STARTOFFSETTEXELS__MASK\t\t0x003f0000\n#define A6XX_TEX_CONST_2_STARTOFFSETTEXELS__SHIFT\t\t16\nstatic inline uint32_t A6XX_TEX_CONST_2_STARTOFFSETTEXELS(uint32_t val)\n{\n\treturn ((val) << A6XX_TEX_CONST_2_STARTOFFSETTEXELS__SHIFT) & A6XX_TEX_CONST_2_STARTOFFSETTEXELS__MASK;\n}\n#define A6XX_TEX_CONST_2_PITCHALIGN__MASK\t\t\t0x0000000f\n#define A6XX_TEX_CONST_2_PITCHALIGN__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_TEX_CONST_2_PITCHALIGN(uint32_t val)\n{\n\treturn ((val) << A6XX_TEX_CONST_2_PITCHALIGN__SHIFT) & A6XX_TEX_CONST_2_PITCHALIGN__MASK;\n}\n#define A6XX_TEX_CONST_2_PITCH__MASK\t\t\t\t0x1fffff80\n#define A6XX_TEX_CONST_2_PITCH__SHIFT\t\t\t\t7\nstatic inline uint32_t A6XX_TEX_CONST_2_PITCH(uint32_t val)\n{\n\treturn ((val) << A6XX_TEX_CONST_2_PITCH__SHIFT) & A6XX_TEX_CONST_2_PITCH__MASK;\n}\n#define A6XX_TEX_CONST_2_TYPE__MASK\t\t\t\t0xe0000000\n#define A6XX_TEX_CONST_2_TYPE__SHIFT\t\t\t\t29\nstatic inline uint32_t A6XX_TEX_CONST_2_TYPE(enum a6xx_tex_type val)\n{\n\treturn ((val) << A6XX_TEX_CONST_2_TYPE__SHIFT) & A6XX_TEX_CONST_2_TYPE__MASK;\n}\n\n#define REG_A6XX_TEX_CONST_3\t\t\t\t\t0x00000003\n#define A6XX_TEX_CONST_3_ARRAY_PITCH__MASK\t\t\t0x00003fff\n#define A6XX_TEX_CONST_3_ARRAY_PITCH__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_TEX_CONST_3_ARRAY_PITCH(uint32_t val)\n{\n\treturn ((val >> 12) << A6XX_TEX_CONST_3_ARRAY_PITCH__SHIFT) & A6XX_TEX_CONST_3_ARRAY_PITCH__MASK;\n}\n#define A6XX_TEX_CONST_3_MIN_LAYERSZ__MASK\t\t\t0x07800000\n#define A6XX_TEX_CONST_3_MIN_LAYERSZ__SHIFT\t\t\t23\nstatic inline uint32_t A6XX_TEX_CONST_3_MIN_LAYERSZ(uint32_t val)\n{\n\treturn ((val >> 12) << A6XX_TEX_CONST_3_MIN_LAYERSZ__SHIFT) & A6XX_TEX_CONST_3_MIN_LAYERSZ__MASK;\n}\n#define A6XX_TEX_CONST_3_TILE_ALL\t\t\t\t0x08000000\n#define A6XX_TEX_CONST_3_FLAG\t\t\t\t\t0x10000000\n\n#define REG_A6XX_TEX_CONST_4\t\t\t\t\t0x00000004\n#define A6XX_TEX_CONST_4_BASE_LO__MASK\t\t\t\t0xffffffe0\n#define A6XX_TEX_CONST_4_BASE_LO__SHIFT\t\t\t\t5\nstatic inline uint32_t A6XX_TEX_CONST_4_BASE_LO(uint32_t val)\n{\n\treturn ((val >> 5) << A6XX_TEX_CONST_4_BASE_LO__SHIFT) & A6XX_TEX_CONST_4_BASE_LO__MASK;\n}\n\n#define REG_A6XX_TEX_CONST_5\t\t\t\t\t0x00000005\n#define A6XX_TEX_CONST_5_BASE_HI__MASK\t\t\t\t0x0001ffff\n#define A6XX_TEX_CONST_5_BASE_HI__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_TEX_CONST_5_BASE_HI(uint32_t val)\n{\n\treturn ((val) << A6XX_TEX_CONST_5_BASE_HI__SHIFT) & A6XX_TEX_CONST_5_BASE_HI__MASK;\n}\n#define A6XX_TEX_CONST_5_DEPTH__MASK\t\t\t\t0x3ffe0000\n#define A6XX_TEX_CONST_5_DEPTH__SHIFT\t\t\t\t17\nstatic inline uint32_t A6XX_TEX_CONST_5_DEPTH(uint32_t val)\n{\n\treturn ((val) << A6XX_TEX_CONST_5_DEPTH__SHIFT) & A6XX_TEX_CONST_5_DEPTH__MASK;\n}\n\n#define REG_A6XX_TEX_CONST_6\t\t\t\t\t0x00000006\n#define A6XX_TEX_CONST_6_MIN_LOD_CLAMP__MASK\t\t\t0x00000fff\n#define A6XX_TEX_CONST_6_MIN_LOD_CLAMP__SHIFT\t\t\t0\nstatic inline uint32_t A6XX_TEX_CONST_6_MIN_LOD_CLAMP(float val)\n{\n\treturn ((((uint32_t)(val * 256.0))) << A6XX_TEX_CONST_6_MIN_LOD_CLAMP__SHIFT) & A6XX_TEX_CONST_6_MIN_LOD_CLAMP__MASK;\n}\n#define A6XX_TEX_CONST_6_PLANE_PITCH__MASK\t\t\t0xffffff00\n#define A6XX_TEX_CONST_6_PLANE_PITCH__SHIFT\t\t\t8\nstatic inline uint32_t A6XX_TEX_CONST_6_PLANE_PITCH(uint32_t val)\n{\n\treturn ((val) << A6XX_TEX_CONST_6_PLANE_PITCH__SHIFT) & A6XX_TEX_CONST_6_PLANE_PITCH__MASK;\n}\n\n#define REG_A6XX_TEX_CONST_7\t\t\t\t\t0x00000007\n#define A6XX_TEX_CONST_7_FLAG_LO__MASK\t\t\t\t0xffffffe0\n#define A6XX_TEX_CONST_7_FLAG_LO__SHIFT\t\t\t\t5\nstatic inline uint32_t A6XX_TEX_CONST_7_FLAG_LO(uint32_t val)\n{\n\treturn ((val >> 5) << A6XX_TEX_CONST_7_FLAG_LO__SHIFT) & A6XX_TEX_CONST_7_FLAG_LO__MASK;\n}\n\n#define REG_A6XX_TEX_CONST_8\t\t\t\t\t0x00000008\n#define A6XX_TEX_CONST_8_FLAG_HI__MASK\t\t\t\t0x0001ffff\n#define A6XX_TEX_CONST_8_FLAG_HI__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_TEX_CONST_8_FLAG_HI(uint32_t val)\n{\n\treturn ((val) << A6XX_TEX_CONST_8_FLAG_HI__SHIFT) & A6XX_TEX_CONST_8_FLAG_HI__MASK;\n}\n\n#define REG_A6XX_TEX_CONST_9\t\t\t\t\t0x00000009\n#define A6XX_TEX_CONST_9_FLAG_BUFFER_ARRAY_PITCH__MASK\t\t0x0001ffff\n#define A6XX_TEX_CONST_9_FLAG_BUFFER_ARRAY_PITCH__SHIFT\t\t0\nstatic inline uint32_t A6XX_TEX_CONST_9_FLAG_BUFFER_ARRAY_PITCH(uint32_t val)\n{\n\treturn ((val >> 4) << A6XX_TEX_CONST_9_FLAG_BUFFER_ARRAY_PITCH__SHIFT) & A6XX_TEX_CONST_9_FLAG_BUFFER_ARRAY_PITCH__MASK;\n}\n\n#define REG_A6XX_TEX_CONST_10\t\t\t\t\t0x0000000a\n#define A6XX_TEX_CONST_10_FLAG_BUFFER_PITCH__MASK\t\t0x0000007f\n#define A6XX_TEX_CONST_10_FLAG_BUFFER_PITCH__SHIFT\t\t0\nstatic inline uint32_t A6XX_TEX_CONST_10_FLAG_BUFFER_PITCH(uint32_t val)\n{\n\treturn ((val >> 6) << A6XX_TEX_CONST_10_FLAG_BUFFER_PITCH__SHIFT) & A6XX_TEX_CONST_10_FLAG_BUFFER_PITCH__MASK;\n}\n#define A6XX_TEX_CONST_10_FLAG_BUFFER_LOGW__MASK\t\t0x00000f00\n#define A6XX_TEX_CONST_10_FLAG_BUFFER_LOGW__SHIFT\t\t8\nstatic inline uint32_t A6XX_TEX_CONST_10_FLAG_BUFFER_LOGW(uint32_t val)\n{\n\treturn ((val) << A6XX_TEX_CONST_10_FLAG_BUFFER_LOGW__SHIFT) & A6XX_TEX_CONST_10_FLAG_BUFFER_LOGW__MASK;\n}\n#define A6XX_TEX_CONST_10_FLAG_BUFFER_LOGH__MASK\t\t0x0000f000\n#define A6XX_TEX_CONST_10_FLAG_BUFFER_LOGH__SHIFT\t\t12\nstatic inline uint32_t A6XX_TEX_CONST_10_FLAG_BUFFER_LOGH(uint32_t val)\n{\n\treturn ((val) << A6XX_TEX_CONST_10_FLAG_BUFFER_LOGH__SHIFT) & A6XX_TEX_CONST_10_FLAG_BUFFER_LOGH__MASK;\n}\n\n#define REG_A6XX_TEX_CONST_11\t\t\t\t\t0x0000000b\n\n#define REG_A6XX_TEX_CONST_12\t\t\t\t\t0x0000000c\n\n#define REG_A6XX_TEX_CONST_13\t\t\t\t\t0x0000000d\n\n#define REG_A6XX_TEX_CONST_14\t\t\t\t\t0x0000000e\n\n#define REG_A6XX_TEX_CONST_15\t\t\t\t\t0x0000000f\n\n#define REG_A6XX_UBO_0\t\t\t\t\t\t0x00000000\n#define A6XX_UBO_0_BASE_LO__MASK\t\t\t\t0xffffffff\n#define A6XX_UBO_0_BASE_LO__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_UBO_0_BASE_LO(uint32_t val)\n{\n\treturn ((val) << A6XX_UBO_0_BASE_LO__SHIFT) & A6XX_UBO_0_BASE_LO__MASK;\n}\n\n#define REG_A6XX_UBO_1\t\t\t\t\t\t0x00000001\n#define A6XX_UBO_1_BASE_HI__MASK\t\t\t\t0x0001ffff\n#define A6XX_UBO_1_BASE_HI__SHIFT\t\t\t\t0\nstatic inline uint32_t A6XX_UBO_1_BASE_HI(uint32_t val)\n{\n\treturn ((val) << A6XX_UBO_1_BASE_HI__SHIFT) & A6XX_UBO_1_BASE_HI__MASK;\n}\n#define A6XX_UBO_1_SIZE__MASK\t\t\t\t\t0xfffe0000\n#define A6XX_UBO_1_SIZE__SHIFT\t\t\t\t\t17\nstatic inline uint32_t A6XX_UBO_1_SIZE(uint32_t val)\n{\n\treturn ((val) << A6XX_UBO_1_SIZE__SHIFT) & A6XX_UBO_1_SIZE__MASK;\n}\n\n#define REG_A6XX_PDC_GPU_ENABLE_PDC\t\t\t\t0x00001140\n\n#define REG_A6XX_PDC_GPU_SEQ_START_ADDR\t\t\t\t0x00001148\n\n#define REG_A6XX_PDC_GPU_TCS0_CONTROL\t\t\t\t0x00001540\n\n#define REG_A6XX_PDC_GPU_TCS0_CMD_ENABLE_BANK\t\t\t0x00001541\n\n#define REG_A6XX_PDC_GPU_TCS0_CMD_WAIT_FOR_CMPL_BANK\t\t0x00001542\n\n#define REG_A6XX_PDC_GPU_TCS0_CMD0_MSGID\t\t\t0x00001543\n\n#define REG_A6XX_PDC_GPU_TCS0_CMD0_ADDR\t\t\t\t0x00001544\n\n#define REG_A6XX_PDC_GPU_TCS0_CMD0_DATA\t\t\t\t0x00001545\n\n#define REG_A6XX_PDC_GPU_TCS1_CONTROL\t\t\t\t0x00001572\n\n#define REG_A6XX_PDC_GPU_TCS1_CMD_ENABLE_BANK\t\t\t0x00001573\n\n#define REG_A6XX_PDC_GPU_TCS1_CMD_WAIT_FOR_CMPL_BANK\t\t0x00001574\n\n#define REG_A6XX_PDC_GPU_TCS1_CMD0_MSGID\t\t\t0x00001575\n\n#define REG_A6XX_PDC_GPU_TCS1_CMD0_ADDR\t\t\t\t0x00001576\n\n#define REG_A6XX_PDC_GPU_TCS1_CMD0_DATA\t\t\t\t0x00001577\n\n#define REG_A6XX_PDC_GPU_TCS2_CONTROL\t\t\t\t0x000015a4\n\n#define REG_A6XX_PDC_GPU_TCS2_CMD_ENABLE_BANK\t\t\t0x000015a5\n\n#define REG_A6XX_PDC_GPU_TCS2_CMD_WAIT_FOR_CMPL_BANK\t\t0x000015a6\n\n#define REG_A6XX_PDC_GPU_TCS2_CMD0_MSGID\t\t\t0x000015a7\n\n#define REG_A6XX_PDC_GPU_TCS2_CMD0_ADDR\t\t\t\t0x000015a8\n\n#define REG_A6XX_PDC_GPU_TCS2_CMD0_DATA\t\t\t\t0x000015a9\n\n#define REG_A6XX_PDC_GPU_TCS3_CONTROL\t\t\t\t0x000015d6\n\n#define REG_A6XX_PDC_GPU_TCS3_CMD_ENABLE_BANK\t\t\t0x000015d7\n\n#define REG_A6XX_PDC_GPU_TCS3_CMD_WAIT_FOR_CMPL_BANK\t\t0x000015d8\n\n#define REG_A6XX_PDC_GPU_TCS3_CMD0_MSGID\t\t\t0x000015d9\n\n#define REG_A6XX_PDC_GPU_TCS3_CMD0_ADDR\t\t\t\t0x000015da\n\n#define REG_A6XX_PDC_GPU_TCS3_CMD0_DATA\t\t\t\t0x000015db\n\n#define REG_A6XX_PDC_GPU_SEQ_MEM_0\t\t\t\t0x00000000\n\n#define REG_A6XX_CX_DBGC_CFG_DBGBUS_SEL_A\t\t\t0x00000000\n#define A6XX_CX_DBGC_CFG_DBGBUS_SEL_A_PING_INDEX__MASK\t\t0x000000ff\n#define A6XX_CX_DBGC_CFG_DBGBUS_SEL_A_PING_INDEX__SHIFT\t\t0\nstatic inline uint32_t A6XX_CX_DBGC_CFG_DBGBUS_SEL_A_PING_INDEX(uint32_t val)\n{\n\treturn ((val) << A6XX_CX_DBGC_CFG_DBGBUS_SEL_A_PING_INDEX__SHIFT) & A6XX_CX_DBGC_CFG_DBGBUS_SEL_A_PING_INDEX__MASK;\n}\n#define A6XX_CX_DBGC_CFG_DBGBUS_SEL_A_PING_BLK_SEL__MASK\t0x0000ff00\n#define A6XX_CX_DBGC_CFG_DBGBUS_SEL_A_PING_BLK_SEL__SHIFT\t8\nstatic inline uint32_t A6XX_CX_DBGC_CFG_DBGBUS_SEL_A_PING_BLK_SEL(uint32_t val)\n{\n\treturn ((val) << A6XX_CX_DBGC_CFG_DBGBUS_SEL_A_PING_BLK_SEL__SHIFT) & A6XX_CX_DBGC_CFG_DBGBUS_SEL_A_PING_BLK_SEL__MASK;\n}\n\n#define REG_A6XX_CX_DBGC_CFG_DBGBUS_SEL_B\t\t\t0x00000001\n\n#define REG_A6XX_CX_DBGC_CFG_DBGBUS_SEL_C\t\t\t0x00000002\n\n#define REG_A6XX_CX_DBGC_CFG_DBGBUS_SEL_D\t\t\t0x00000003\n\n#define REG_A6XX_CX_DBGC_CFG_DBGBUS_CNTLT\t\t\t0x00000004\n#define A6XX_CX_DBGC_CFG_DBGBUS_CNTLT_TRACEEN__MASK\t\t0x0000003f\n#define A6XX_CX_DBGC_CFG_DBGBUS_CNTLT_TRACEEN__SHIFT\t\t0\nstatic inline uint32_t A6XX_CX_DBGC_CFG_DBGBUS_CNTLT_TRACEEN(uint32_t val)\n{\n\treturn ((val) << A6XX_CX_DBGC_CFG_DBGBUS_CNTLT_TRACEEN__SHIFT) & A6XX_CX_DBGC_CFG_DBGBUS_CNTLT_TRACEEN__MASK;\n}\n#define A6XX_CX_DBGC_CFG_DBGBUS_CNTLT_GRANU__MASK\t\t0x00007000\n#define A6XX_CX_DBGC_CFG_DBGBUS_CNTLT_GRANU__SHIFT\t\t12\nstatic inline uint32_t A6XX_CX_DBGC_CFG_DBGBUS_CNTLT_GRANU(uint32_t val)\n{\n\treturn ((val) << A6XX_CX_DBGC_CFG_DBGBUS_CNTLT_GRANU__SHIFT) & A6XX_CX_DBGC_CFG_DBGBUS_CNTLT_GRANU__MASK;\n}\n#define A6XX_CX_DBGC_CFG_DBGBUS_CNTLT_SEGT__MASK\t\t0xf0000000\n#define A6XX_CX_DBGC_CFG_DBGBUS_CNTLT_SEGT__SHIFT\t\t28\nstatic inline uint32_t A6XX_CX_DBGC_CFG_DBGBUS_CNTLT_SEGT(uint32_t val)\n{\n\treturn ((val) << A6XX_CX_DBGC_CFG_DBGBUS_CNTLT_SEGT__SHIFT) & A6XX_CX_DBGC_CFG_DBGBUS_CNTLT_SEGT__MASK;\n}\n\n#define REG_A6XX_CX_DBGC_CFG_DBGBUS_CNTLM\t\t\t0x00000005\n#define A6XX_CX_DBGC_CFG_DBGBUS_CNTLM_ENABLE__MASK\t\t0x0f000000\n#define A6XX_CX_DBGC_CFG_DBGBUS_CNTLM_ENABLE__SHIFT\t\t24\nstatic inline uint32_t A6XX_CX_DBGC_CFG_DBGBUS_CNTLM_ENABLE(uint32_t val)\n{\n\treturn ((val) << A6XX_CX_DBGC_CFG_DBGBUS_CNTLM_ENABLE__SHIFT) & A6XX_CX_DBGC_CFG_DBGBUS_CNTLM_ENABLE__MASK;\n}\n\n#define REG_A6XX_CX_DBGC_CFG_DBGBUS_IVTL_0\t\t\t0x00000008\n\n#define REG_A6XX_CX_DBGC_CFG_DBGBUS_IVTL_1\t\t\t0x00000009\n\n#define REG_A6XX_CX_DBGC_CFG_DBGBUS_IVTL_2\t\t\t0x0000000a\n\n#define REG_A6XX_CX_DBGC_CFG_DBGBUS_IVTL_3\t\t\t0x0000000b\n\n#define REG_A6XX_CX_DBGC_CFG_DBGBUS_MASKL_0\t\t\t0x0000000c\n\n#define REG_A6XX_CX_DBGC_CFG_DBGBUS_MASKL_1\t\t\t0x0000000d\n\n#define REG_A6XX_CX_DBGC_CFG_DBGBUS_MASKL_2\t\t\t0x0000000e\n\n#define REG_A6XX_CX_DBGC_CFG_DBGBUS_MASKL_3\t\t\t0x0000000f\n\n#define REG_A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_0\t\t\t0x00000010\n#define A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL0__MASK\t\t0x0000000f\n#define A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL0__SHIFT\t\t0\nstatic inline uint32_t A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL0(uint32_t val)\n{\n\treturn ((val) << A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL0__SHIFT) & A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL0__MASK;\n}\n#define A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL1__MASK\t\t0x000000f0\n#define A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL1__SHIFT\t\t4\nstatic inline uint32_t A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL1(uint32_t val)\n{\n\treturn ((val) << A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL1__SHIFT) & A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL1__MASK;\n}\n#define A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL2__MASK\t\t0x00000f00\n#define A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL2__SHIFT\t\t8\nstatic inline uint32_t A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL2(uint32_t val)\n{\n\treturn ((val) << A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL2__SHIFT) & A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL2__MASK;\n}\n#define A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL3__MASK\t\t0x0000f000\n#define A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL3__SHIFT\t\t12\nstatic inline uint32_t A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL3(uint32_t val)\n{\n\treturn ((val) << A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL3__SHIFT) & A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL3__MASK;\n}\n#define A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL4__MASK\t\t0x000f0000\n#define A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL4__SHIFT\t\t16\nstatic inline uint32_t A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL4(uint32_t val)\n{\n\treturn ((val) << A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL4__SHIFT) & A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL4__MASK;\n}\n#define A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL5__MASK\t\t0x00f00000\n#define A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL5__SHIFT\t\t20\nstatic inline uint32_t A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL5(uint32_t val)\n{\n\treturn ((val) << A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL5__SHIFT) & A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL5__MASK;\n}\n#define A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL6__MASK\t\t0x0f000000\n#define A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL6__SHIFT\t\t24\nstatic inline uint32_t A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL6(uint32_t val)\n{\n\treturn ((val) << A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL6__SHIFT) & A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL6__MASK;\n}\n#define A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL7__MASK\t\t0xf0000000\n#define A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL7__SHIFT\t\t28\nstatic inline uint32_t A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL7(uint32_t val)\n{\n\treturn ((val) << A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL7__SHIFT) & A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_0_BYTEL7__MASK;\n}\n\n#define REG_A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_1\t\t\t0x00000011\n#define A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL8__MASK\t\t0x0000000f\n#define A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL8__SHIFT\t\t0\nstatic inline uint32_t A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL8(uint32_t val)\n{\n\treturn ((val) << A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL8__SHIFT) & A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL8__MASK;\n}\n#define A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL9__MASK\t\t0x000000f0\n#define A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL9__SHIFT\t\t4\nstatic inline uint32_t A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL9(uint32_t val)\n{\n\treturn ((val) << A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL9__SHIFT) & A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL9__MASK;\n}\n#define A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL10__MASK\t\t0x00000f00\n#define A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL10__SHIFT\t\t8\nstatic inline uint32_t A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL10(uint32_t val)\n{\n\treturn ((val) << A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL10__SHIFT) & A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL10__MASK;\n}\n#define A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL11__MASK\t\t0x0000f000\n#define A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL11__SHIFT\t\t12\nstatic inline uint32_t A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL11(uint32_t val)\n{\n\treturn ((val) << A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL11__SHIFT) & A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL11__MASK;\n}\n#define A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL12__MASK\t\t0x000f0000\n#define A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL12__SHIFT\t\t16\nstatic inline uint32_t A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL12(uint32_t val)\n{\n\treturn ((val) << A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL12__SHIFT) & A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL12__MASK;\n}\n#define A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL13__MASK\t\t0x00f00000\n#define A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL13__SHIFT\t\t20\nstatic inline uint32_t A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL13(uint32_t val)\n{\n\treturn ((val) << A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL13__SHIFT) & A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL13__MASK;\n}\n#define A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL14__MASK\t\t0x0f000000\n#define A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL14__SHIFT\t\t24\nstatic inline uint32_t A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL14(uint32_t val)\n{\n\treturn ((val) << A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL14__SHIFT) & A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL14__MASK;\n}\n#define A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL15__MASK\t\t0xf0000000\n#define A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL15__SHIFT\t\t28\nstatic inline uint32_t A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL15(uint32_t val)\n{\n\treturn ((val) << A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL15__SHIFT) & A6XX_CX_DBGC_CFG_DBGBUS_BYTEL_1_BYTEL15__MASK;\n}\n\n#define REG_A6XX_CX_DBGC_CFG_DBGBUS_TRACE_BUF1\t\t\t0x0000002f\n\n#define REG_A6XX_CX_DBGC_CFG_DBGBUS_TRACE_BUF2\t\t\t0x00000030\n\n#define REG_A6XX_CX_MISC_SYSTEM_CACHE_CNTL_0\t\t\t0x00000001\n\n#define REG_A6XX_CX_MISC_SYSTEM_CACHE_CNTL_1\t\t\t0x00000002\n\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}