# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../ov5640_mnist.srcs/sources_1/bd/system/ipshared/f8d8/hdl" --include "../../../../ov5640_mnist.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../ov5640_mnist.srcs/sources_1/bd/system/ipshared/02c8/hdl/verilog" --include "../../../../ov5640_mnist.srcs/sources_1/bd/system/ipshared/1313/hdl" --include "../../../../ov5640_mnist.srcs/sources_1/bd/system/ipshared/0ab1/hdl" --include "D:/Vivado2017.4/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../ov5640_mnist.ip_user_files/ip/pooling_ram/sim/pooling_ram.v" \
"../../../../ov5640_mnist.srcs/sources_1/imports/pooling/max2to1.v" \
"../../../../ov5640_mnist.srcs/sources_1/imports/pooling/max_pooling.v" \
"../../../../ov5640_mnist.srcs/sources_1/imports/pooling/max_pooling_1serial.v" \
"../../../../ov5640_mnist.srcs/sources_1/imports/pooling/max_pooling_core.v" \
"../../../../ov5640_mnist.srcs/sources_1/imports/pooling/pooling_ctrl.v" \
"../../../../ov5640_mnist.srcs/sim_1/imports/pooling/max_pooling_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
