Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Apr  3 19:20:39 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7z014s
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   649 |
|    Minimum number of control sets                        |   649 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1526 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   649 |
| >= 0 to < 4        |    44 |
| >= 4 to < 6        |   126 |
| >= 6 to < 8        |    19 |
| >= 8 to < 10       |   130 |
| >= 10 to < 12      |    31 |
| >= 12 to < 14      |    31 |
| >= 14 to < 16      |     8 |
| >= 16              |   260 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4540 |         1470 |
| No           | No                    | Yes                    |             171 |           60 |
| No           | Yes                   | No                     |            1720 |          717 |
| Yes          | No                    | No                     |            2958 |         1416 |
| Yes          | No                    | Yes                    |             142 |           35 |
| Yes          | Yes                   | No                     |            4775 |         2176 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                          Clock Signal                                         |                                                                                                                            Enable Signal                                                                                                                            |                                                                                                                                     Set/Reset Signal                                                                                                                                     | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                              |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                          |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                     |                1 |              1 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                               | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                           |                1 |              1 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                   | nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[24][11]_i_1_n_0                                                                                                                                                                                                          |                1 |              1 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                   | nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][11]_i_1_n_0                                                                                                                                                                                                          |                1 |              1 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                               | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                           |                1 |              1 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                    |                1 |              1 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                 | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                           |                1 |              1 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                     |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                     |                1 |              1 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                     |                1 |              1 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                  |                1 |              1 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                  |                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                         |                1 |              2 |
| ~nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/CLK                                  |                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                          |                2 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                         |                1 |              2 |
|  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                              |                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                              |                1 |              2 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                         |                1 |              2 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                         |                1 |              2 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                   |                1 |              2 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                              |                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg[1]_i_1_n_0                                                                                                                                                                         |                1 |              2 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                       |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                  |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                  |                1 |              3 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                  |                2 |              3 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                             |                1 |              3 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                          |                3 |              3 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                               |                2 |              3 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                  |                1 |              3 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i[0]_i_1_n_0                                                                                                                                        | nolabel_line171/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                            |                2 |              3 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                          |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                  |                1 |              3 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                  |                1 |              3 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                                        |                2 |              3 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                      |                1 |              3 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/cnt[3]_i_1__46_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/cnt[3]_i_1__47_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/cnt[3]_i_1__48_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/cnt[3]_i_1__49_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/cnt[3]_i_1__50_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                           |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/cnt[3]_i_1__51_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/cnt[3]_i_1__52_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/cnt[3]_i_1__53_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/cnt[3]_i_1__54_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/cnt[3]_i_1__67_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/CLK                                  | nolabel_line171/adc_trigger_0/inst/nolabel_line455/auto_state                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                          |                2 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/cnt[3]_i_1__55_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/cnt[3]_i_1__56_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/cnt[3]_i_1__57_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/cnt[3]_i_1__58_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/cnt[3]_i_1__59_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                           |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/cnt[3]_i_1__61_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/cnt[3]_i_1__62_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/CLK                         | nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/FSM_sequential_current_state[3]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                          |                3 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                           |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/cnt[3]_i_1__63_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/CLK                         | nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/hs_tx_byte_d0[7]_i_1_n_0                                                                                                                                                                           | nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/hs_tx_byte_d0[6]_i_1_n_0                                                                                                                                                                                                |                2 |              4 |
|  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/CLK                         | nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/hs_tx_byte_d0[7]_i_1_n_0                                                                                                                                                                           | nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/hs_tx_byte_d1[6]_i_1_n_0                                                                                                                                                                                                |                3 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/cnt[3]_i_1__64_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/CLK                         | nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                          |                2 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                        | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                             |                2 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/cnt[3]_i_1__65_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout1_buf                 | nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_lpclk_state_reg[1]_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                  | nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                               |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                               | nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                            |                2 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1__39_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                           |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                              |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                          |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_2_n_0                                                                                                                                                                                  | nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_1_n_0                                                                                                                                                                                                       |                2 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_2_n_0                                                                                                                                                                                     | nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_1_n_0                                                                                                                                                                                                          |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                                   |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_push_block_reg[0]                                                                                    | nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                 |                2 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                 | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                            |                3 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/cnt[3]_i_1__66_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/cnt[3]_i_1__60_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | nolabel_line171/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                           |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                             | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                 | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                2 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/fifo_reset_holdoff_ctr[3]_i_2_n_0                                                                                                                                                             | nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/fifo_reset_holdoff_ctr[3]_i_1_n_0                                                                                                                                                                                  |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                      |                2 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/cnt[3]_i_1__68_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                     |                                                                                                                                                                                                                                                                                          |                4 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1__40_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                           |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1__41_n_0                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          |                2 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                               |                3 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                   |                4 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                   | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                       |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1__42_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1__43_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                                           |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__76_n_0                                                                                                                                                                          |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/cnt[3]_i_1__75_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                           |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                           |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/cnt[3]_i_1__44_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/cnt[3]_i_1__74_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/cnt[3]_i_1__45_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/cnt[3]_i_1__73_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/cnt[3]_i_1__72_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/mipi_dma/U0/I_RST_MODULE/gen_arbiter.m_amesg_i_reg[7]                                                                                                                                                                                                                    |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                       |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/cnt[3]_i_1__71_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/rst_ps7_0_20M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                         |                3 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/cnt[3]_i_1__70_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/cnt[3]_i_1__69_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                           |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                           |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                                                         |                1 |              4 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                   | nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[36][5]_i_1_n_0                                                                                                                                                                                                           |                2 |              5 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                   | nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[34][5]_i_1_n_0                                                                                                                                                                                                           |                2 |              5 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                               | nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                                                          |                3 |              5 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                                    | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                                                      |                2 |              5 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                    | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                                                      |                3 |              5 |
|  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout1_buf                 |                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                          |                3 |              5 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                4 |              5 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                                            |                3 |              5 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                          | nolabel_line171/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                              |                1 |              5 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                          |                1 |              5 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                          |                2 |              5 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                            | nolabel_line171/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                              |                2 |              5 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                   | nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[26][5]_i_1_n_0                                                                                                                                                                                                           |                2 |              5 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                   | nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[28][5]_i_1_n_0                                                                                                                                                                                                           |                2 |              5 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                   | nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[30][5]_i_1_n_0                                                                                                                                                                                                           |                2 |              5 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                   | nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[38][5]_i_1_n_0                                                                                                                                                                                                           |                2 |              5 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                   | nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[32][5]_i_1_n_0                                                                                                                                                                                                           |                2 |              5 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                                             |                4 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                             |                1 |              6 |
|  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/CLK                                  | nolabel_line171/adc_trigger_0/inst/nolabel_line360/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                          |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                              |                3 |              6 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_2                                                                                                                                                  |                4 |              6 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                2 |              6 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wrack_reg_10                                                                                                                                                                                                           |                1 |              6 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/rst_ps7_0_20M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                     | nolabel_line171/rst_ps7_0_20M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                   |                1 |              6 |
|  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/CLK                         | nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size[14]_i_1_n_0                                                                                                                                                                                     | nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size[15]_i_1_n_0                                                                                                                                                                                                          |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                              |                3 |              7 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                               | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                          |                2 |              7 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                 | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                2 |              7 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_2_n_0                                                                                                                                                                                        | nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_1_n_0                                                                                                                                                                                                             |                2 |              7 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                                | nolabel_line171/adc_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                     |                2 |              7 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                  |                2 |              7 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | nolabel_line171/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                      |                3 |              7 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                  |                2 |              7 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/mipi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                               | nolabel_line171/mipi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                    |                3 |              7 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                               | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                          |                2 |              7 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64[7]_i_1_n_0                                                                                                                                                                         | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                2 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg66[15]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                4 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                   |                2 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg66[31]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                3 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg66[7]_i_1_n_0                                                                                                                                                                         | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                4 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg67[31]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                3 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65[7]_i_1_n_0                                                                                                                                                                         | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                2 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg67[23]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                2 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg66[23]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                3 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg40[7]_i_1_n_0                                                                                                                                                                         | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                3 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg41[7]_i_1_n_0                                                                                                                                                                         | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                4 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg39[31]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                6 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44[23]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                4 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44[7]_i_1_n_0                                                                                                                                                                         | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                4 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg37[23]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                5 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg43[31]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                2 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64[31]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                3 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65[31]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                3 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg39[15]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                4 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg37[7]_i_1_n_0                                                                                                                                                                         | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                7 |              8 |
|  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/CLK                         | nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/hs_tx_byte_d0[7]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                          |                4 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg67[7]_i_1_n_0                                                                                                                                                                         | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                2 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg38[15]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                5 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                   | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                4 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg26[23]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                4 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg51[23]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                3 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                   | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg_0[0]                                                                                                    |                2 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg39[23]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                4 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44[31]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                6 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg40[31]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                4 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg37[31]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                3 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                   |                2 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64[15]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                6 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg51[7]_i_1_n_0                                                                                                                                                                         | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                4 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg50[7]_i_1_n_0                                                                                                                                                                         | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                5 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg50[31]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                2 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg49[31]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                3 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg48[31]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                2 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg36[31]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                5 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg48[7]_i_1_n_0                                                                                                                                                                         | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                1 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                 | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                5 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                         | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                4 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                          | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                5 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg17[7]_i_1_n_0                                                                                                                                                                         | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                6 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg17[28]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                5 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg20[7]_i_1_n_0                                                                                                                                                                         | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                5 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg25[23]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                2 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65[20]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                3 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg20[23]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                4 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg25[31]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                4 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg25[7]_i_1_n_0                                                                                                                                                                         | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                3 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                4 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                         | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                4 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg17[23]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                2 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg48[15]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                2 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                         | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                2 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg25[15]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                5 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg43[7]_i_1_n_0                                                                                                                                                                         | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                5 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg41[31]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                3 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg48[23]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                2 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg49[15]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                3 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg26[7]_i_1_n_0                                                                                                                                                                         | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                5 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg38[31]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                4 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg38[7]_i_1_n_0                                                                                                                                                                         | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                5 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg42[23]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                3 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg42[31]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                4 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg40[23]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                3 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg49[23]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                4 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg41[23]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                2 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg49[7]_i_1_n_0                                                                                                                                                                         | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                4 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg50[15]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                2 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg50[23]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                3 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg51[15]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                4 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg51[31]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                4 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg36[23]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                6 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg36[7]_i_1_n_0                                                                                                                                                                         | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                5 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg26[15]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                4 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg38[23]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                4 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg39[7]_i_1_n_0                                                                                                                                                                         | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                6 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg40[15]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                       |                2 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg42[7]_i_1_n_0                                                                                                                                                                         | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                3 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg36[15]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                5 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg37[15]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                3 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg43[15]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                3 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg43[23]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                5 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg26[31]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                2 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                               | nolabel_line171/adc_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_1[0]                                                                                                                                                                    |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                             | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                4 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/p_0_in                                                                                                                                                                                                                   |                4 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65[15]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                3 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg41[15]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                3 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | nolabel_line171/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                        |                2 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg20[15]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                5 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                   | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                4 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg20[31]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                6 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/SR[0]                                                                                                                           |                2 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                 | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                4 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                     |                2 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                            | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                3 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                            |                3 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/mipi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                       | nolabel_line171/mipi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                                                    |                2 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                               |                1 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg67[15]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                2 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/simple_reset_control_0/inst/p_0_in_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44[15]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                3 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                    | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                4 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/p_1_in[28]                                                                                                                                                                                   | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                3 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64[23]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                4 |              8 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg42[15]_i_1_n_0                                                                                                                                                                        | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |                3 |              8 |
| ~nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/CLK                                  | nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_i_2_n_0                                                                                                                                                                                         | nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/SR[0]                                                                                                                                                                                                            |                3 |              9 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                               |                4 |              9 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5]0                                                                | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0                                                                               |                6 |              9 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                  | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                              |                3 |              9 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6]0                                                                | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0                                                                               |                6 |              9 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                               |                5 |              9 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                    |                3 |              9 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                              |                2 |              9 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                                                | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                               |                6 |              9 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4]0                                                                | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0                                                                               |                5 |              9 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7]0                                                                | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0                                                                               |                6 |              9 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/sig_m_valid_out_reg                                                                                                   | nolabel_line171/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                      |                3 |              9 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                      |                5 |              9 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                     |                4 |              9 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                         | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                                          |                2 |              9 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                           | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                4 |              9 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                               |                4 |              9 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                  |                                                                                                                                                                                                                                                                                          |                2 |             10 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[5][0]             | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_1[0]                                                                                         |                2 |             10 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                            | nolabel_line171/adc_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                            |                3 |             10 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/mipi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                           | nolabel_line171/mipi_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                           |                3 |             10 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                  | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                 |                7 |             10 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_2_n_0                                                            | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0                                                                                 |                5 |             10 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | nolabel_line171/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                          |                2 |             10 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_2_n_0                                                            | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0[0] |                5 |             10 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]0                                                                  | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0                                                                                 |                9 |             10 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | nolabel_line171/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                          |                2 |             10 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0     |                4 |             10 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | nolabel_line171/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                               |                2 |             10 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[2][0]             | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_4[0]                                                                                         |                5 |             10 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                              |                4 |             10 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[6][0]             | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_0[0]                                                                                         |                4 |             10 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                  | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                 |                9 |             10 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]0                                                                  | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8][0] |                8 |             10 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[1][0]             | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_5[0]                                                                                         |                5 |             10 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                         | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                              |                3 |             10 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2_n_0                                                            | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1[0] |                6 |             10 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                              |                5 |             10 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[0][0]             | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_6[0]                                                                                         |                2 |             10 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[4][0]             | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_2[0]                                                                                         |                6 |             10 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[3][0]             | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_3[0]                                                                                         |                5 |             10 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0     |                3 |             10 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[7]_0[0]           | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                          |                4 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                            |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                   |                4 |             10 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | nolabel_line171/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                               |                2 |             10 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/trigger_out_ctr[10]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          |                6 |             11 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                        |                                                                                                                                                                                                                                                                                          |                2 |             11 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                                          |                4 |             12 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                            |                5 |             12 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0     |                4 |             12 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                     |                6 |             12 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1_n_0                                                                                                                                                                                   |                3 |             12 |
|  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/CLK                                  | nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/bitslip_gen1                                                                                                                                                                                | nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_bitslip_ctr                                                                                                                                                                                              |                3 |             12 |
|  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/CLK                                  | nolabel_line171/adc_trigger_0/inst/nolabel_line455/auto_repeat_reg[11]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          |                4 |             12 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                     |                                                                                                                                                                                                                                                                                          |                6 |             12 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                            |                8 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                   |                3 |             12 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                7 |             12 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_WIDTH_ID.r_cmd_push_0                                                                                                                                                                          | nolabel_line171/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/p_0_in                                                                                                                                                                                                                   |                3 |             12 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_WIDTH_ID.awcnt                                                                                                                                                                                 | nolabel_line171/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/p_0_in                                                                                                                                                                                                                   |                3 |             12 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_WIDTH_ID.arcnt                                                                                                                                                                                 | nolabel_line171/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/p_0_in                                                                                                                                                                                                                   |                3 |             12 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_WIDTH_ID.w_cmd_push_0                                                                                                                                                                          | nolabel_line171/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/p_0_in                                                                                                                                                                                                                   |                3 |             12 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/shift_en_reg                                                                                                                                   | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q                                                                                                                                                      |                3 |             12 |
|  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/CLK                                  | nolabel_line171/adc_trigger_0/inst/nolabel_line455/auto_initial_reg                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          |                4 |             12 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                        | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                       |                3 |             12 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                          |                3 |             12 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                               |                3 |             12 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_3[0]                                                                                                                    |                                                                                                                                                                                                                                                                                          |                6 |             12 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                          |                3 |             12 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                   |                2 |             12 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          |                3 |             12 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                                          |                4 |             13 |
|  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/CLK                                  | nolabel_line171/adc_trigger_0/inst/trig_auto_arm_reg_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                          |                4 |             13 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                              | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0                                          |                5 |             13 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                               | nolabel_line171/adc_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                 |                8 |             13 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/mipi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                       | nolabel_line171/mipi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                |                6 |             13 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                              |                7 |             13 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                 |                5 |             13 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                    | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                5 |             14 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                          |                5 |             14 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                    |                                                                                                                                                                                                                                                                                          |                5 |             14 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                         | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                4 |             14 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                            |                                                                                                                                                                                                                                                                                          |                2 |             14 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                          |                5 |             14 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                   | nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                 |                4 |             14 |
|  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/CLK                         |                                                                                                                                                                                                                                                                     | nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                        |                6 |             15 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                             | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                  |                4 |             16 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                       |                                                                                                                                                                                                                                                                                          |                2 |             16 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[23]_i_1_n_0                                                                                                                                                   |                4 |             16 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0[0]                                                                                                                                          | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                              |                8 |             16 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                          |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                   |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                         |                5 |             16 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_2_n_0                                                                                                                                                                                          | nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1_n_0                                                                                                                                                                                                               |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                   |                                                                                                                                                                                                                                                                                          |                4 |             16 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                               |                                                                                                                                                                                                                                                                                          |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]            |                                                                                                                                                                                                                                                                                          |                6 |             16 |
|  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/dbg_adc_fifo_gated_clk |                                                                                                                                                                                                                                                                     | nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line255/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                         |                7 |             16 |
|  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/CLK                         |                                                                                                                                                                                                                                                                     | nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/I258                                                                                                                                                                                                                    |                5 |             16 |
|  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/CLK                         |                                                                                                                                                                                                                                                                     | nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clk_state_timer_rst_reg_n_0                                                                                                                                                                                             |                4 |             16 |
|  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/CLK                         | nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/state_timer_2[15]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          |                5 |             16 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                                          |               12 |             16 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                          |               11 |             16 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                          |                7 |             16 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                          |                9 |             16 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                          |               11 |             16 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                          |               11 |             16 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                          |                9 |             16 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                          |                9 |             16 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                          |                8 |             16 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                          |                7 |             16 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                          |                7 |             16 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                          |                7 |             16 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                          |                7 |             16 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                          |                4 |             16 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          |                5 |             16 |
|  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/CLK                         | nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/FSM_sequential_csi_ctrl_state_reg[2][0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                          |                8 |             16 |
|  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/CLK                         | nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/tx_words_counter[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                          |               10 |             16 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                   |                2 |             16 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                         | nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                 |                4 |             16 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                     |                9 |             16 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                           |                                                                                                                                                                                                                                                                                          |                4 |             16 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                          |                8 |             16 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                             | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                  |                4 |             16 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                  |                5 |             17 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                |               12 |             17 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                      |                6 |             17 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                  |                5 |             17 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                      |                7 |             17 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                  |                5 |             18 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                                                                         | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                  |               11 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                  |                3 |             18 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rst_reg[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                          |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                   |                3 |             18 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                   |                5 |             18 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/mipi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                |                7 |             20 |
|  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/CLK                         | nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/dt_id_latch[5]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                          |                7 |             22 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                    | nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1                                       |                5 |             22 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                 |                6 |             23 |
|  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_div4_oserdese_ln0   |                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                          |               21 |             23 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/mipi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[1]                                                                                                                                                                       | nolabel_line171/mipi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                |                9 |             24 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                           |                                                                                                                                                                                                                                                                                          |                3 |             24 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[23]_i_1_n_0                                                                                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                  |                6 |             24 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                               | nolabel_line171/adc_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                 |                5 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                           |                                                                                                                                                                                                                                                                                          |                3 |             24 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               10 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/mipi_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                           |               10 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               12 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               11 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               12 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               12 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/adc_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                            |               11 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               13 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               11 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               10 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               14 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               12 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          |                9 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               12 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               12 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               12 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               13 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          |               11 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               13 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               11 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               13 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               12 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               10 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               13 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          |               11 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               13 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          |               13 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               13 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               11 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          |               11 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               10 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               11 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               14 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                                                                          |                4 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               14 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               11 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               13 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               11 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               11 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               12 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               13 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               12 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               14 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          |               11 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               13 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               10 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               12 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               14 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               12 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               14 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               15 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               13 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          |               16 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               13 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               12 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               13 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               13 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               13 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               14 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               14 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               14 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          |               12 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               13 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               12 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               13 |             25 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                          |               11 |             26 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line255/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                         |                8 |             26 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          |                7 |             26 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line255/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_rd_en                                                                                             | nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line255/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                         |                6 |             26 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                          |                8 |             26 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                  |               14 |             27 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                         |                                                                                                                                                                                                                                                                                          |                4 |             27 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                      | nolabel_line171/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                            |               12 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                  |                4 |             28 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                  |                8 |             28 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                  |                9 |             29 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                     | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                7 |             29 |
|  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/CLK                         | nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size[14]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                          |               16 |             30 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                                        |                8 |             30 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[31]_i_2_n_0                                                                                                                                                                       | nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[31]_i_1_n_0                                                                                                                                                                                            |               13 |             30 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                            |                                                                                                                                                                                                                                                                                          |                5 |             30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                                   |                9 |             31 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                      | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1_n_0                                                                                                                                       |                6 |             31 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[8]_2[0]                                                                                                                                                               | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                              |               13 |             31 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_2[0]                                                                                                                                                               | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                              |               23 |             32 |
|  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/CLK                                  | nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg[31]_i_1_n_0                                                                                                                                                                                          | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/R_trig_config_a[3]                                                                                                                                                                                                |                8 |             32 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                 | nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                 |               12 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                              |               10 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                     |               13 |             32 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/mipi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                 | nolabel_line171/mipi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                |                9 |             32 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/mipi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                               | nolabel_line171/mipi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                |               11 |             32 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                |               11 |             32 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                              | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg16[28]_i_1_n_0                                                                                                                                                                                             |               14 |             32 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                | nolabel_line171/adc_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                 |               10 |             32 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                  | nolabel_line171/adc_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                 |               11 |             32 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_rep__1_0[0]                                                                                                                                                        | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                              |               25 |             32 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_rep_3[0]                                                                                                                                                           | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                              |               25 |             32 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_rep_5[0]                                                                                                                                                           | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                              |               26 |             32 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_0[0]                                                                                                                                                               | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                              |               25 |             32 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_rep_0[0]                                                                                                                                                           | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                              |               25 |             32 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_rep_7[0]                                                                                                                                                           | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                              |               24 |             32 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_rep__0_0[0]                                                                                                                                                        | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                              |               25 |             32 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_rep_1[0]                                                                                                                                                           | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                              |               28 |             32 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_rep_1[0]                                                                                                                                                           | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                              |               27 |             32 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_rep_4[0]                                                                                                                                                           | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                              |               27 |             32 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_rep__0[0]                                                                                                                                                          | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                              |               26 |             32 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_2[0]                                                                                                                                                               | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                              |               23 |             32 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_rep__0[0]                                                                                                                                                          | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                              |               25 |             32 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_rep_6[0]                                                                                                                                                           | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                              |               22 |             32 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_3[0]                                                                                                                                                               | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                              |               24 |             32 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5][0]                                                                                                                                                                 | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                              |               27 |             32 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_0[0]                                                                                                                                                               | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                              |               24 |             32 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_3[0]                                                                                                                                                               | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                              |               25 |             32 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_1[0]                                                                                                                                                               | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                              |               27 |             32 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_rep_2[0]                                                                                                                                                           | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                              |               22 |             32 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_0[0]                                                                                                                                                               | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                              |               29 |             32 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_rep[0]                                                                                                                                                             | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                              |               23 |             32 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_rep_0[0]                                                                                                                                                           | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                              |               25 |             32 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                    | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                              |               13 |             32 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_rep[0]                                                                                                                                                             | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                              |               24 |             32 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4][0]                                                                                                                                                                 | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                              |               26 |             32 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_1[0]                                                                                                                                                               | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                              |               23 |             32 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_rep__1[0]                                                                                                                                                          | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                              |               22 |             32 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_1[0]                                                                                                                                                               | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                              |               20 |             32 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_4[0]                                                                                                                                                               | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                              |               11 |             32 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6][0]                                                                                                                                                                 | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                              |               26 |             32 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               12 |             33 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                  |               17 |             33 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               15 |             33 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_push_block_reg[0]                                                                                    | nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                         |                9 |             33 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | nolabel_line171/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                      |                9 |             33 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               12 |             33 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                    | nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                 |               12 |             33 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               13 |             33 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               15 |             33 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               14 |             33 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               14 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                              |               12 |             34 |
|  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/CLK                                  |                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                          |               16 |             34 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                                          |                9 |             34 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                            |               18 |             34 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          |               11 |             35 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                           |               13 |             35 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |               12 |             35 |
|  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/CLK                                  |                                                                                                                                                                                                                                                                     | nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/R_trig_config_a[2]                                                                                                                                                                                                |               19 |             36 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          |               21 |             36 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                           | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                               |               14 |             36 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                  |               16 |             36 |
|  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/dbg_adc_fifo_gated_clk | nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line255/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_wr_en                                                                                             | nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line255/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                         |               11 |             39 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                        | nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                 |               13 |             40 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                 |               13 |             41 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                        |                                                                                                                                                                                                                                                                                          |                6 |             41 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                                                                          |                6 |             41 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                       | nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                |                8 |             44 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                  | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                 |                8 |             44 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/adc_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                 |               10 |             46 |
|  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/CLK                         | nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_rd_en                                                                                                                            | nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                        |               12 |             46 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                          |               16 |             47 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                          |               20 |             47 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                     |                                                                                                                                                                                                                                                                                          |               14 |             48 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                          |               17 |             48 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                          |               16 |             48 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                            |               17 |             48 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                          |               15 |             48 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               15 |             49 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          |               13 |             49 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               13 |             49 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               17 |             49 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               14 |             49 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               16 |             49 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          |               14 |             49 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                         | nolabel_line171/adc_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                 |               15 |             57 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/mipi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                        | nolabel_line171/mipi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                |               18 |             57 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                        | nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                            |               18 |             58 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                             | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |               16 |             58 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter[28]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          |               17 |             58 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                          |               28 |             63 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                  | nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                         |               18 |             63 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | nolabel_line171/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                      |               23 |             63 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                | nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                       |               26 |             64 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                             |                                                                                                                                                                                                                                                                                          |               30 |             64 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                           |                                                                                                                                                                                                                                                                                          |               27 |             64 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                    | nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                            |               24 |             64 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                 |                                                                                                                                                                                                                                                                                          |               34 |             64 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                       |                                                                                                                                                                                                                                                                                          |               28 |             64 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |               38 |             69 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                          |               21 |             69 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                      | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                                   |               38 |             73 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |               36 |             73 |
|  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/dbg_adc_fifo_gated_clk |                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                          |               23 |             76 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                            | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |               26 |             78 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                        | nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |               31 |             78 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                                |               75 |             78 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          |               17 |             97 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                          |               31 |            103 |
|  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/CLK                         |                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                          |               52 |            106 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       | nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          |               69 |            162 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                       |               87 |            182 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     | nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                     |              162 |            413 |
|  nolabel_line171/zynq_ps/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                          |             1325 |           4666 |
+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


