m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/18.0
vram
Z0 !s110 1615118352
!i10b 1
!s100 Zk5@BY_E8K;]OB7nfTTDc3
IjeM1HB6D]8[Qzd`dJZCT73
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab5. ram/sim
w1615002296
8D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab5. ram/rtl/ram.v
FD:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab5. ram/rtl/ram.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1615118352.000000
!s107 D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab5. ram/rtl/ram.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab5. ram/rtl/ram.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vram_tb
R0
!i10b 1
!s100 zL3DQZ[eFE9:[mXPg@<bl0
IYGf5E[B?>VLP;=o6jf5X41
R1
R2
w1615002303
8D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab5. ram/tb/ram_tb.v
FD:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab5. ram/tb/ram_tb.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab5. ram/tb/ram_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab5. ram/tb/ram_tb.v|
!i113 1
R5
R6
