// Seed: 1912384763
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  always begin : LABEL_0
    if (1) $display(id_1, id_1, id_1, 1, 1);
  end
  wire id_3, id_4;
  assign module_2.type_1 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input tri1  id_1
);
  wire id_3, id_4;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  wire id_5, id_6;
endmodule
module module_2 (
    output wire  id_0,
    output wor   id_1,
    output logic id_2,
    output wire  id_3,
    input  tri0  id_4,
    input  logic id_5
);
  assign id_1 = id_4;
  if (id_4) wire id_7;
  else
    initial
      if (id_4 ^ 1) id_2 <= #1 id_5;
      else id_2 = id_5;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_7
  );
  id_9(
      id_4, id_4, id_1, id_0
  );
endmodule
