// Seed: 1217825542
module module_0 #(
    parameter id_3 = 32'd99
) (
    input supply0 id_0
);
  integer id_2;
  ;
  wire _id_3[-1 'b0 : -1];
  assign module_1.id_0 = 0;
  assign id_2 = -1;
  wire [id_3 : 1  ^  1 'h0] id_4, id_5;
  integer id_6;
  assign id_5 = id_6;
  assign id_3 = id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd29
) (
    input  wire  id_0,
    output logic id_1,
    input  wire  _id_2,
    input  tri0  id_3
);
  always begin : LABEL_0
    id_1 = id_0;
    @(posedge id_0) id_1 <= 1;
  end
  always begin : LABEL_1
    id_1 = -1;
  end
  module_0 modCall_1 (id_3);
  wire id_5[id_2 : -1];
  logic id_6 = id_5;
endmodule
