
---------- Begin Simulation Statistics ----------
host_inst_rate                                 221106                       # Simulator instruction rate (inst/s)
host_mem_usage                                 380372                       # Number of bytes of host memory used
host_seconds                                    90.45                       # Real time elapsed on the host
host_tick_rate                              252509644                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.022841                       # Number of seconds simulated
sim_ticks                                 22840696000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4693379                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 31898.397228                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 28160.274670                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4267367                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    13589100000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.090769                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               426012                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            290503                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   3815942500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.028872                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          135508                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2287638                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 62926.180191                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 64142.814119                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2086912                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   12630920445                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.087744                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              200726                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           128524                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   4631239465                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.031562                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          72202                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 32603.020893                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  38.009998                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           93714                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   3055359500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6981017                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 41835.696009                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 40668.152544                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6354279                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     26220020445                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.089777                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                626738                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             419027                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   8447181965                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.029754                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           207710                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996693                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.613389                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6981017                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 41835.696009                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 40668.152544                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6354279                       # number of overall hits
system.cpu.dcache.overall_miss_latency    26220020445                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.089777                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               626738                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            419027                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   8447181965                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.029754                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          207710                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 167816                       # number of replacements
system.cpu.dcache.sampled_refs                 168840                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1020.613389                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6417608                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           525076974000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    72163                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13341469                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 68003.389831                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 66108.695652                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13341174                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       20061000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  295                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                64                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     15205000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             230                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        73800                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                      57754                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       369000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13341469                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 68003.389831                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 66108.695652                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13341174                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        20061000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   295                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 64                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     15205000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              230                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.206685                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            105.822757                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13341469                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 68003.389831                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 66108.695652                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13341174                       # number of overall hits
system.cpu.icache.overall_miss_latency       20061000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  295                       # number of overall misses
system.cpu.icache.overall_mshr_hits                64                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     15205000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             230                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.icache.sampled_refs                    231                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                105.822757                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13341174                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 44859.674101                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      1220945750                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 27217                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    33331                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     69744.647068                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 58851.073960                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         1526                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           2218228500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.954217                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      31805                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    3452                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      1668604500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.850650                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 28353                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     135740                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       70437.477219                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  58215.394068                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          97330                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             2705503500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.282967                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        38410                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      3414                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        2037189500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.257802                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   34994                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   38871                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    59358.994803                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 43465.694194                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          2307343487                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     38871                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     1689554999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                38871                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    72163                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        72163                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.456418                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      169071                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        70123.648793                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   58499.913177                       # average overall mshr miss latency
system.l2.demand_hits                           98856                       # number of demand (read+write) hits
system.l2.demand_miss_latency              4923732000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.415299                       # miss rate for demand accesses
system.l2.demand_misses                         70215                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       6866                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         3705794000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.374677                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    63347                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.149600                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.324952                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   2451.040799                       # Average occupied blocks per context
system.l2.occ_blocks::1                   5324.006058                       # Average occupied blocks per context
system.l2.overall_accesses                     169071                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       70123.648793                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  54400.642087                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          98856                       # number of overall hits
system.l2.overall_miss_latency             4923732000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.415299                       # miss rate for overall accesses
system.l2.overall_misses                        70215                       # number of overall misses
system.l2.overall_mshr_hits                      6866                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        4926739750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.535657                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   90564                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.489878                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         13333                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        13098                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        80691                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            27838                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        39755                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          78451                       # number of replacements
system.l2.sampled_refs                          88202                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       7775.046856                       # Cycle average of tags in use
system.l2.total_refs                           128459                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            43041                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3466591                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3462053                       # DTB hits
system.switch_cpus.dtb.data_misses               4538                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2343921                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2339392                       # DTB read hits
system.switch_cpus.dtb.read_misses               4529                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1122670                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1122661                       # DTB write hits
system.switch_cpus.dtb.write_misses                 9                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10004545                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10004539                       # ITB hits
system.switch_cpus.itb.fetch_misses                 6                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 31533560                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4468027                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1798344                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1881010                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        51012                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1887539                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1903098                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           7551                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       749135                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       224205                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     12575025                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.798251                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.829786                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      9653948     76.77%     76.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       737200      5.86%     82.63% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       571084      4.54%     87.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       483629      3.85%     91.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       391465      3.11%     94.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        84005      0.67%     94.80% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        78179      0.62%     95.42% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       351310      2.79%     98.22% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       224205      1.78%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     12575025                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10038024                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2943885                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4240268                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        50905                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10038024                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      7317825                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.414783                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.414783                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1116951                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          113                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         7598                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     22942297                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7494380                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3905611                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1301222                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          456                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        58082                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4865899                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4676562                       # DTB hits
system.switch_cpus_1.dtb.data_misses           189337                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3666104                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3479334                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           186770                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1199795                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1197228                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2567                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1903098                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3336929                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8009175                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        42832                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             28546901                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        809961                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.134515                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3337078                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1805895                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.017758                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     13876247                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.057249                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.198986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        9204028     66.33%     66.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         580433      4.18%     70.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          48061      0.35%     70.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          37602      0.27%     71.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         515028      3.71%     74.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          43405      0.31%     75.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         579379      4.18%     79.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         942359      6.79%     86.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1925952     13.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     13876247                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                271584                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1029662                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               73217                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.129437                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6153442                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1336652                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7690442                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14601759                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.812974                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6252128                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.032085                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14804542                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        62298                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        435743                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5041204                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       107650                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1855419                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     17494144                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      4816790                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       296037                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15979081                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents          794                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1301222                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        10333                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1148636                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1592                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        64593                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      2097311                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       559032                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        64593                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         4717                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        57581                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.706822                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.706822                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      8138382     50.01%     50.01% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         4035      0.02%     50.03% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     50.03% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       866591      5.32%     55.35% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         3373      0.02%     55.38% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt           81      0.00%     55.38% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1019243      6.26%     61.64% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv          660      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      4891726     30.06%     91.70% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1351029      8.30%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     16275120                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt        55926                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.003436                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu          762      1.36%      1.36% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          344      0.62%      1.98% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      1.98% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      1.98% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        42735     76.41%     78.39% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            9      0.02%     78.41% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     78.41% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        11337     20.27%     98.68% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          739      1.32%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     13876247                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.172876                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.828404                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      8429739     60.75%     60.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1608341     11.59%     72.34% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       720057      5.19%     77.53% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1168938      8.42%     85.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       907587      6.54%     92.49% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       257508      1.86%     94.35% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       694309      5.00%     99.35% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        82035      0.59%     99.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         7733      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     13876247                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.150361                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         17420927                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        16275120                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      7345314                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued         9856                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      3513161                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3336959                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3336929                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              30                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       984205                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       997666                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5041204                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1855419                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               14147831                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       853454                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7039443                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        21319                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7588142                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       243581                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         4285                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     31862363                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     22454777                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     15576486                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3869229                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1301222                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       264199                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      8537023                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       440571                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                  5664                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
