# USART data clock timing diagrams in synchronous modes

**Source**: Page 95, Chunk 713  
**Category**: USART data clock timing diagrams in synchronous modes  
**Chunk Index**: 713

---

Figure 584. USART data clock timing diagram in synchronous master mode
(M bits = 01) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2049
Figure 585. USART data clock timing diagram in synchronous slave mode
(M bits = 00) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2050

---

**AI Reasoning**: The content is focused on USART data clock timing diagrams, which are technical specifications related to the operation of USART in different synchronous modes. Placing it under 'specifications' makes it easy to locate for users looking for detailed technical diagrams and timing information. The filename captures the essence of the content by specifying the USART data clock timing diagrams.
