$date
  Thu Nov 25 02:51:47 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 1 ! d $end
$var reg 1 " clk $end
$var reg 1 # q $end
$var reg 1 $ not_q $end
$scope module dlatch $end
$var reg 1 % d $end
$var reg 1 & clk $end
$var reg 1 ' q $end
$var reg 1 ( not_q $end
$var reg 1 ) r_out_dlatch $end
$var reg 1 * s_out_dlatch $end
$var reg 1 + outq $end
$var reg 1 , out_notq $end
$scope module srlatch $end
$var reg 1 - s $end
$var reg 1 . r $end
$var reg 1 / q $end
$var reg 1 0 not_q $end
$var reg 1 1 outq $end
$var reg 1 2 out_notq $end
$var reg 1 3 prev_q $end
$var reg 1 4 prev_not_q $end
$var reg 1 5 prevs $end
$var reg 1 6 prevr $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
1#
0$
0%
1&
1'
0(
0)
1*
U+
U,
1-
0.
1/
00
11
02
13
U4
15
06
#10000000
0"
0&
1)
1.
U3
04
#20000000
1"
1&
0)
0.
13
U4
#30000000
1!
0"
1%
0&
1)
1.
U3
04
#40000000
1"
0#
1$
1&
0'
1(
0*
0-
0/
10
01
12
13
14
05
16
#50000000
0!
0"
0%
0&
1*
1-
03
04
#60000000
