// Seed: 1550218057
`timescale 1 ps / 1 ps
module module_0 (
    output logic id_0,
    output logic id_1,
    output id_2
    , id_6,
    input id_3,
    input id_4,
    input id_5
);
  assign id_2 = 1 ? 1'b0 : 1'h0 ? id_3 : id_5;
  type_10(
      id_1, 1, 1, 1, id_2 - id_4, 1 & 1'd0
  );
  logic id_7;
endmodule
