INFO-FLOW: Workspace C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1 opened at Tue Aug 04 18:24:22 +0200 2020
Execute     config_clock -quiet -name default -period 13.5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.19 sec.
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.127 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.278 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.293 sec.
Command     ap_source done; 0.298 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z010clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z010:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z010 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
Execute       get_default_platform 
Command     set_part done; 0.145 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -description=Gaussian_blur_1 
Execute     config_export -display_name=Gaussian_blur_1 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vendor=Balducci_Lorenzo 
Execute     config_export -version=1.0 
Command   open_solution done; 0.806 sec.
Execute   set_part xc7z010clg400-1 -tool vivado 
Execute     add_library xilinx/zynq/zynq:xc7z010:clg400:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z010 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 13.5 -name default 
Execute     config_clock -quiet -name default -period 13.5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.5ns.
Execute   config_export -description Gaussian_blur_1 -display_name Gaussian_blur_1 -format ip_catalog -rtl verilog -vendor Balducci_Lorenzo -version 1.0 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     config_compile -blackbox  
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'fitler_step_one/filter.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling fitler_step_one/filter.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted fitler_step_one/filter.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "fitler_step_one/filter.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/filter.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E fitler_step_one/filter.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/filter.pp.0.cpp
Command       clang done; 1.683 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/filter.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/filter.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.367 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/filter.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/filter.pp.0.cpp"  -o "C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/filter.pp.0.cpp -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/useless.bc
Command       clang done; 4.247 sec.
INFO-FLOW: Done: GCC PP time: 7.3 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/filter.pp.0.cpp std=gnu++98 -directive=C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/filter.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.081 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/filter.pp.0.cpp std=gnu++98 -directive=C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/filter.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.124 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/xilinx-dataflow-lawyer.filter.pp.0.cpp.diag.yml C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/filter.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/xilinx-dataflow-lawyer.filter.pp.0.cpp.out.log 2> C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/xilinx-dataflow-lawyer.filter.pp.0.cpp.err.log 
Command       ap_eval done; 1.118 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/filter.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/tidy-3.1.filter.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/filter.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/tidy-3.1.filter.pp.0.cpp.out.log 2> C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/tidy-3.1.filter.pp.0.cpp.err.log 
Command         ap_eval done; 1.388 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/filter.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/xilinx-legacy-rewriter.filter.pp.0.cpp.out.log 2> C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/xilinx-legacy-rewriter.filter.pp.0.cpp.err.log 
Command         ap_eval done; 1.048 sec.
Command       tidy_31 done; 2.47 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.7 seconds per iteration
INFO-FLOW: Pragma Handling...
WARNING: [HLS 200-41] Resource core 'AXIS' on port '&input' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXIS' on port '&output' is deprecated. Please use the interface directive to specify the AXI interface.
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/filter.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/filter.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.422 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/filter.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/filter.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/filter.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/filter.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/filter.bc
Command       clang done; 4.685 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/filter.g.bc -hls-opt -except-internalize image_filter -LC:/Xilinx/Vivado/2018.3/win64/lib -lhlsm -lhlsmc++ -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 6.466 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 103.770 ; gain = 21.711
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 103.770 ; gain = 21.711
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/a.pp.bc -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 1.159 sec.
Execute         llvm-ld C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2018.3/win64/lib -lfloatconversion -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 2.593 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top image_filter -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/a.g.0.bc -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<512, 512, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<512, 512, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::init' into 'hls::Mat<512, 512, 0>::Mat.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 512, 512, 0>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::write' into 'hls::Mat<512, 512, 0>::operator<<' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 512, 512, 0>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::normalizeAnchor<int, int>' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:424).
INFO: [XFORM 203-603] Inlining function 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::get_parameters<7, 7, int>' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:434).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:470).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506).
INFO: [XFORM 203-603] Inlining function 'hls::Window<7, 7, unsigned char>::getval' into 'hls::Window<7, 7, unsigned char>::operator()' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<7, 7, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507).
INFO: [XFORM 203-603] Inlining function 'hls::Window<7, 7, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:503).
INFO: [XFORM 203-603] Inlining function 'hls::Window<7, 7, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484).
INFO: [XFORM 203-603] Inlining function 'hls::Window<7, 7, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481).
INFO: [XFORM 203-603] Inlining function 'hls::Window<7, 7, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481).
INFO: [XFORM 203-603] Inlining function 'hls::Window<7, 7, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458).
INFO: [XFORM 203-603] Inlining function 'hls::Window<7, 1, unsigned char>::getval' into 'hls::Window<7, 1, unsigned char>::operator()' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<7, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458).
INFO: [XFORM 203-603] Inlining function 'hls::Window<7, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460).
INFO: [XFORM 203-603] Inlining function 'hls::Window<7, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484).
INFO: [XFORM 203-603] Inlining function 'hls::Window<7, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:503).
INFO: [XFORM 203-603] Inlining function 'hls::Window<7, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<14, 512, unsigned char, 0>::getval' into 'hls::LineBuffer<14, 512, unsigned char, 0>::operator()' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<14, 512, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:493).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<14, 512, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<14, 512, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<14, 512, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<14, 512, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460).
INFO: [XFORM 203-603] Inlining function 'hls::Window<7, 7, unsigned char>::shift_pixels_right' into 'hls::Window<7, 7, unsigned char>::shift_right' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543).
INFO: [XFORM 203-603] Inlining function 'hls::Window<7, 7, unsigned char>::shift_right' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499).
INFO: [XFORM 203-603] Inlining function 'hls::filter2d_kernel::apply<unsigned char, ap_fixed<30, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, 7, 7>' into 'hls::filter2d_kernel::apply<unsigned char, unsigned char, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, 7, 7>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303).
INFO: [XFORM 203-603] Inlining function 'hls::filter2d_kernel::apply<unsigned char, unsigned char, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, 7, 7>' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514).
INFO: [XFORM 203-603] Inlining function 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' into 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::read' into 'hls::Mat<512, 512, 0>::operator>>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::operator>>' into 'hls::Mat2AXIvideo<8, 512, 512, 0>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>.1' into 'hls::AXISetBitFields<8, unsigned char>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2AXIvideo<8, 512, 512, 0>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
Command         transform done; 3.548 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:37 . Memory (MB): peak = 320.422 ; gain = 238.363
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/a.g.1.bc -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<30, 16, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<30, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<30, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::GaussianBlur<7, 7, hls::BORDER_DEFAULT, 0, 0, 512, 512>' into 'hls::GaussianBlur<7, 7, 0, 0, 512, 512>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:2688) automatically.
Command         transform done; 1.438 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.262 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:38 . Memory (MB): peak = 378.133 ; gain = 296.074
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/a.g.1.bc to C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/a.o.1.bc -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_input.data_stream.V' (fitler_step_one/filter.cpp:10).
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:398) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:403) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:405) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:398) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:403) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:405) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:456) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:469) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:478) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.3.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:479) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.4' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:487) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.5' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:161) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.5.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:163) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.6' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:501) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loop_height' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:285) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:286) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' completely with a factor of 7.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_input.data_stream.V' (fitler_step_one/filter.cpp:10) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'filtered.data_stream.V' (fitler_step_one/filter.cpp:11) .
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.val.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:405) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_input.data_stream.V' (fitler_step_one/filter.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'filtered.data_stream.V' (fitler_step_one/filter.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.val.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:405) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:405) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<30, 16, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<30, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<30, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::GaussianBlur<7, 7, hls::BORDER_DEFAULT, 0, 0, 512, 512>' into 'hls::GaussianBlur<7, 7, 0, 0, 512, 512>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:2688) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'loop_width' in function 'hls::Mat2AXIvideo<8, 512, 512, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'loop_height' in function 'hls::Mat2AXIvideo<8, 512, 512, 0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'image_filter', detected/extracted 4 process function(s): 
	 'Block__proc'
	 'hls::AXIvideo2Mat<8, 512, 512, 0>'
	 'hls::GaussianBlur<7, 7, 0, 0, 512, 512>'
	 'hls::Mat2AXIvideo<8, 512, 512, 0>'.
Command         transform done; 3.177 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444:57) to (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:465:21) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165:17) to (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512:24) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:118:33)...47 expression(s) balanced.
Command         transform done; 0.981 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:42 . Memory (MB): peak = 485.426 ; gain = 403.367
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/a.o.2.bc -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<8, 512, 512, 0>' to 'Mat2AXIvideo' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:125:50)
WARNING: [XFORM 203-631] Renaming function 'hls::GaussianBlur<7, 7, 0, 0, 512, 512>' to 'GaussianBlur' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:2678:5)
WARNING: [XFORM 203-631] Renaming function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 512, 512, 7, 7>' to 'Filter2D' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:118:33)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 512, 512, 0>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:63:9)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[8]' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[11]' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[12]' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[13]' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[10]' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[7]' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[9]' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400).
Command         transform done; 1.821 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:44 . Memory (MB): peak = 545.719 ; gain = 463.660
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 15.117 sec.
Command     elaborate done; 41.411 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'image_filter' ...
Execute       ap_set_top_model image_filter 
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
Execute       get_model_list image_filter -filter all-wo-channel -topdown 
Execute       preproc_iomode -model image_filter 
Execute       preproc_iomode -model Mat2AXIvideo 
Execute       preproc_iomode -model GaussianBlur 
Execute       preproc_iomode -model Filter2D 
Execute       preproc_iomode -model AXIvideo2Mat 
Execute       preproc_iomode -model Block__proc 
Execute       get_model_list image_filter -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block__proc AXIvideo2Mat Filter2D GaussianBlur Mat2AXIvideo image_filter
INFO-FLOW: Configuring Module : Block__proc ...
Execute       set_default_model Block__proc 
Execute       apply_spec_resource_limit Block__proc 
INFO-FLOW: Configuring Module : AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       apply_spec_resource_limit AXIvideo2Mat 
INFO-FLOW: Configuring Module : Filter2D ...
Execute       set_default_model Filter2D 
Execute       apply_spec_resource_limit Filter2D 
INFO-FLOW: Configuring Module : GaussianBlur ...
Execute       set_default_model GaussianBlur 
Execute       apply_spec_resource_limit GaussianBlur 
INFO-FLOW: Configuring Module : Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       apply_spec_resource_limit Mat2AXIvideo 
INFO-FLOW: Configuring Module : image_filter ...
Execute       set_default_model image_filter 
Execute       apply_spec_resource_limit image_filter 
INFO-FLOW: Model list for preprocess: Block__proc AXIvideo2Mat Filter2D GaussianBlur Mat2AXIvideo image_filter
INFO-FLOW: Preprocessing Module: Block__proc ...
Execute       set_default_model Block__proc 
Execute       cdfg_preprocess -model Block__proc 
Execute       rtl_gen_preprocess Block__proc 
INFO-FLOW: Preprocessing Module: AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       cdfg_preprocess -model AXIvideo2Mat 
Execute       rtl_gen_preprocess AXIvideo2Mat 
INFO-FLOW: Preprocessing Module: Filter2D ...
Execute       set_default_model Filter2D 
Execute       cdfg_preprocess -model Filter2D 
Execute       rtl_gen_preprocess Filter2D 
INFO-FLOW: Preprocessing Module: GaussianBlur ...
Execute       set_default_model GaussianBlur 
Execute       cdfg_preprocess -model GaussianBlur 
Execute       rtl_gen_preprocess GaussianBlur 
INFO-FLOW: Preprocessing Module: Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       cdfg_preprocess -model Mat2AXIvideo 
Execute       rtl_gen_preprocess Mat2AXIvideo 
INFO-FLOW: Preprocessing Module: image_filter ...
Execute       set_default_model image_filter 
Execute       cdfg_preprocess -model image_filter 
Execute       rtl_gen_preprocess image_filter 
INFO-FLOW: Model list for synthesis: Block__proc AXIvideo2Mat Filter2D GaussianBlur Mat2AXIvideo image_filter
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block__proc 
Execute       schedule -model Block__proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.164 sec.
INFO: [HLS 200-111]  Elapsed time: 44.672 seconds; current allocated memory: 475.887 MB.
Execute       report -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Block_proc.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Block_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block__proc.
Execute       set_default_model Block__proc 
Execute       bind -model Block__proc 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Block__proc
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 475.941 MB.
Execute       report -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Block_proc.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Block_proc.bind.adb -f 
INFO-FLOW: Finish binding Block__proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AXIvideo2Mat 
Execute       schedule -model AXIvideo2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.332 sec.
INFO: [HLS 200-111]  Elapsed time: 0.476 seconds; current allocated memory: 476.165 MB.
Execute       report -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/AXIvideo2Mat.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
Execute       db_write -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/AXIvideo2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2Mat.
Execute       set_default_model AXIvideo2Mat 
Execute       bind -model AXIvideo2Mat 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=AXIvideo2Mat
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 476.485 MB.
Execute       report -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/AXIvideo2Mat.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/AXIvideo2Mat.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Filter2D 
Execute       schedule -model Filter2D 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (12.7712ns) exceeds the target (target clock period: 13.5ns, clock uncertainty: 1.6875ns, effective delay budget: 11.8125ns).
WARNING: [SCHED 204-21] The critical path in module 'Filter2D' consists of the following:
	'add' operation of DSP[608] ('r_V_41_4_s', C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289) [600]  (0 ns)
	'mul' operation of DSP[608] ('tmp31', C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289) [602]  (3.36 ns)
	'add' operation of DSP[608] ('tmp34', C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289) [608]  (3.02 ns)
	'add' operation ('tmp40', C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289) [622]  (2.2 ns)
	'add' operation ('tmp41', C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289) [624]  (0 ns)
	'add' operation ('sum_V_6_5', C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289) [674]  (4.2 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.73 sec.
INFO: [HLS 200-111]  Elapsed time: 0.931 seconds; current allocated memory: 478.889 MB.
Execute       report -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Filter2D.verbose.sched.rpt -verbose -f 
Command       report done; 0.329 sec.
Execute       db_write -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Filter2D.sched.adb -f 
Command       db_write done; 0.272 sec.
INFO-FLOW: Finish scheduling Filter2D.
Execute       set_default_model Filter2D 
Execute       bind -model Filter2D 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Filter2D
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 0.906 seconds; current allocated memory: 480.863 MB.
Execute       report -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Filter2D.verbose.bind.rpt -verbose -f 
Command       report done; 0.58 sec.
Execute       db_write -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Filter2D.bind.adb -f 
Command       db_write done; 0.283 sec.
INFO-FLOW: Finish binding Filter2D.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GaussianBlur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GaussianBlur 
Execute       schedule -model GaussianBlur 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.115 sec.
INFO: [HLS 200-111]  Elapsed time: 1.095 seconds; current allocated memory: 481.119 MB.
Execute       report -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/GaussianBlur.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/GaussianBlur.sched.adb -f 
INFO-FLOW: Finish scheduling GaussianBlur.
Execute       set_default_model GaussianBlur 
Execute       bind -model GaussianBlur 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=GaussianBlur
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.161 sec.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 481.240 MB.
Execute       report -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/GaussianBlur.verbose.bind.rpt -verbose -f 
Command       report done; 0.347 sec.
Execute       db_write -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/GaussianBlur.bind.adb -f 
INFO-FLOW: Finish binding GaussianBlur.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2AXIvideo 
Execute       schedule -model Mat2AXIvideo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.112 sec.
INFO: [HLS 200-111]  Elapsed time: 0.597 seconds; current allocated memory: 481.516 MB.
Execute       report -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Mat2AXIvideo.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Mat2AXIvideo.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2AXIvideo.
Execute       set_default_model Mat2AXIvideo 
Execute       bind -model Mat2AXIvideo 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Mat2AXIvideo
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 481.711 MB.
Execute       report -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Mat2AXIvideo.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Mat2AXIvideo.bind.adb -f 
INFO-FLOW: Finish binding Mat2AXIvideo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model image_filter 
Execute       schedule -model image_filter 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 481.831 MB.
Execute       report -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.sched.adb -f 
INFO-FLOW: Finish scheduling image_filter.
Execute       set_default_model image_filter 
Execute       bind -model image_filter 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=image_filter
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.408 sec.
INFO: [HLS 200-111]  Elapsed time: 0.549 seconds; current allocated memory: 482.269 MB.
Execute       report -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.verbose.bind.rpt -verbose -f 
Command       report done; 0.375 sec.
Execute       db_write -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.bind.adb -f 
INFO-FLOW: Finish binding image_filter.
Execute       get_model_list image_filter -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Block__proc 
Execute       rtl_gen_preprocess AXIvideo2Mat 
Execute       rtl_gen_preprocess Filter2D 
Execute       rtl_gen_preprocess GaussianBlur 
Execute       rtl_gen_preprocess Mat2AXIvideo 
Execute       rtl_gen_preprocess image_filter 
INFO-FLOW: Model list for RTL generation: Block__proc AXIvideo2Mat Filter2D GaussianBlur Mat2AXIvideo image_filter
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Block__proc -vendor xilinx -mg_file C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.569 seconds; current allocated memory: 482.566 MB.
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block__proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/syn/systemc/Block_proc -synmodules Block__proc AXIvideo2Mat Filter2D GaussianBlur Mat2AXIvideo image_filter 
Execute       gen_rtl Block__proc -style xilinx -f -lang vhdl -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/syn/vhdl/Block_proc 
Execute       gen_rtl Block__proc -style xilinx -f -lang vlog -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/syn/verilog/Block_proc 
Execute       gen_tb_info Block__proc -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Block_proc -p C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db 
Execute       report -model Block__proc -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/syn/report/Block_proc_csynth.rpt -f 
Execute       report -model Block__proc -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/syn/report/Block_proc_csynth.xml -f -x 
Execute       report -model Block__proc -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Block_proc.verbose.rpt -verbose -f 
Execute       db_write -model Block__proc -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Block_proc.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model AXIvideo2Mat -vendor xilinx -mg_file C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 483.119 MB.
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute       gen_rtl AXIvideo2Mat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/syn/systemc/AXIvideo2Mat -synmodules Block__proc AXIvideo2Mat Filter2D GaussianBlur Mat2AXIvideo image_filter 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vhdl -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/syn/vhdl/AXIvideo2Mat 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vlog -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/syn/verilog/AXIvideo2Mat 
Execute       gen_tb_info AXIvideo2Mat -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/AXIvideo2Mat -p C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db 
Execute       report -model AXIvideo2Mat -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/syn/report/AXIvideo2Mat_csynth.rpt -f 
Execute       report -model AXIvideo2Mat -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/syn/report/AXIvideo2Mat_csynth.xml -f -x 
Execute       report -model AXIvideo2Mat -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/AXIvideo2Mat.verbose.rpt -verbose -f 
Execute       db_write -model AXIvideo2Mat -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/AXIvideo2Mat.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Filter2D -vendor xilinx -mg_file C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Filter2D.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_0_val_7' to 'Filter2D_k_buf_0_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_0_val_8' to 'Filter2D_k_buf_0_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_0_val_9' to 'Filter2D_k_buf_0_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_0_val_10' to 'Filter2D_k_buf_0_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_0_val_11' to 'Filter2D_k_buf_0_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_0_val_12' to 'Filter2D_k_buf_0_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_0_val_13' to 'Filter2D_k_buf_0_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'image_filter_mux_73_8_1_1' to 'image_filter_mux_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'image_filter_mac_muladd_9ns_8ns_16ns_16_1_1' to 'image_filter_mac_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'image_filter_ama_addmuladd_8ns_8ns_7ns_16ns_16_1_1' to 'image_filter_ama_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'image_filter_mac_muladd_10ns_8ns_18ns_19_1_1' to 'image_filter_mac_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'image_filter_mac_muladd_10ns_8ns_18ns_18_1_1' to 'image_filter_mac_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'image_filter_mac_muladd_9ns_8ns_17ns_17_1_1' to 'image_filter_mac_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'image_filter_mac_muladd_12ns_8ns_20ns_20_1_1' to 'image_filter_mac_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'image_filter_mul_mul_12ns_8ns_20_1_1' to 'image_filter_mul_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'image_filter_mac_muladd_9ns_8ns_16ns_17_1_1' to 'image_filter_mac_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'image_filter_ama_addmuladd_8ns_8ns_12ns_24ns_25_1_1' to 'image_filter_ama_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'image_filter_ama_addmuladd_8ns_8ns_11ns_20ns_20_1_1' to 'image_filter_ama_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'image_filter_ama_addmuladd_8ns_8ns_10ns_18ns_19_1_1' to 'image_filter_ama_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'image_filter_ama_addmuladd_8ns_8ns_9ns_18ns_18_1_1' to 'image_filter_ama_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'image_filter_ama_addmuladd_8ns_8ns_8ns_17ns_18_1_1' to 'image_filter_ama_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'image_filter_ama_addmuladd_8ns_8ns_8ns_16ns_17_1_1' to 'image_filter_ama_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'image_filter_ama_addmuladd_8ns_8ns_7ns_15ns_16_1_1' to 'image_filter_ama_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'image_filter_ama_addmuladd_8ns_8ns_11ns_19ns_20_1_1' to 'image_filter_ama_yd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'image_filter_ama_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'image_filter_ama_rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'image_filter_ama_sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'image_filter_ama_tde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'image_filter_ama_udo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'image_filter_ama_vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'image_filter_ama_wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'image_filter_ama_xdS': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'image_filter_ama_yd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'image_filter_mac_jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'image_filter_mac_lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'image_filter_mac_mb6': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'image_filter_mac_ncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'image_filter_mac_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'image_filter_mac_qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'image_filter_mul_pcA': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'image_filter_mux_ibs': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter2D'.
Command       create_rtl_model done; 0.673 sec.
INFO: [HLS 200-111]  Elapsed time: 1.159 seconds; current allocated memory: 487.060 MB.
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute       gen_rtl Filter2D -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/syn/systemc/Filter2D -synmodules Block__proc AXIvideo2Mat Filter2D GaussianBlur Mat2AXIvideo image_filter 
Execute       gen_rtl Filter2D -style xilinx -f -lang vhdl -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/syn/vhdl/Filter2D 
Execute       gen_rtl Filter2D -style xilinx -f -lang vlog -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/syn/verilog/Filter2D 
Execute       gen_tb_info Filter2D -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Filter2D -p C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db 
Command       gen_tb_info done; 0.138 sec.
Execute       report -model Filter2D -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/syn/report/Filter2D_csynth.rpt -f 
Command       report done; 0.145 sec.
Execute       report -model Filter2D -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/syn/report/Filter2D_csynth.xml -f -x 
Command       report done; 0.131 sec.
Execute       report -model Filter2D -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Filter2D.verbose.rpt -verbose -f 
Command       report done; 0.731 sec.
Execute       db_write -model Filter2D -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Filter2D.adb -f 
Command       db_write done; 0.565 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GaussianBlur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model GaussianBlur -vendor xilinx -mg_file C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'GaussianBlur'.
INFO: [HLS 200-111]  Elapsed time: 3.741 seconds; current allocated memory: 488.435 MB.
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute       gen_rtl GaussianBlur -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/syn/systemc/GaussianBlur -synmodules Block__proc AXIvideo2Mat Filter2D GaussianBlur Mat2AXIvideo image_filter 
Execute       gen_rtl GaussianBlur -style xilinx -f -lang vhdl -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/syn/vhdl/GaussianBlur 
Execute       gen_rtl GaussianBlur -style xilinx -f -lang vlog -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/syn/verilog/GaussianBlur 
Execute       gen_tb_info GaussianBlur -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/GaussianBlur -p C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db 
Execute       report -model GaussianBlur -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/syn/report/GaussianBlur_csynth.rpt -f 
Execute       report -model GaussianBlur -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/syn/report/GaussianBlur_csynth.xml -f -x 
Execute       report -model GaussianBlur -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/GaussianBlur.verbose.rpt -verbose -f 
Command       report done; 0.382 sec.
Execute       db_write -model GaussianBlur -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/GaussianBlur.adb -f 
Command       db_write done; 0.101 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Mat2AXIvideo -vendor xilinx -mg_file C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.737 seconds; current allocated memory: 488.904 MB.
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2AXIvideo -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/syn/systemc/Mat2AXIvideo -synmodules Block__proc AXIvideo2Mat Filter2D GaussianBlur Mat2AXIvideo image_filter 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vhdl -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/syn/vhdl/Mat2AXIvideo 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vlog -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/syn/verilog/Mat2AXIvideo 
Execute       gen_tb_info Mat2AXIvideo -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Mat2AXIvideo -p C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db 
Execute       report -model Mat2AXIvideo -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/syn/report/Mat2AXIvideo_csynth.rpt -f 
Execute       report -model Mat2AXIvideo -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/syn/report/Mat2AXIvideo_csynth.xml -f -x 
Execute       report -model Mat2AXIvideo -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Mat2AXIvideo.verbose.rpt -verbose -f 
Execute       db_write -model Mat2AXIvideo -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Mat2AXIvideo.adb -f 
Command       db_write done; 0.121 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model image_filter -vendor xilinx -mg_file C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/input_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/input_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/input_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/input_V_user_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/input_V_id_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/input_V_dest_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/output_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/output_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/output_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/output_V_user_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/output_V_id_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/output_V_dest_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_filter' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_GaussianBlur_U0' to 'start_for_Gaussiazec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIAem' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_filter'.
Command       create_rtl_model done; 0.314 sec.
INFO: [HLS 200-111]  Elapsed time: 0.794 seconds; current allocated memory: 489.636 MB.
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute       gen_rtl image_filter -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/syn/systemc/image_filter -synmodules Block__proc AXIvideo2Mat Filter2D GaussianBlur Mat2AXIvideo image_filter 
Execute       gen_rtl image_filter -istop -style xilinx -f -lang vhdl -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/syn/vhdl/image_filter 
Execute       gen_rtl image_filter -istop -style xilinx -f -lang vlog -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/syn/verilog/image_filter 
Execute       export_constraint_db -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.constraint.tcl -f -tool general 
Execute       report -model image_filter -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.design.xml -verbose -f -dv 
Command       report done; 0.51 sec.
Execute       report -model image_filter -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.sdaccel.xml -verbose -f -sdaccel 
Execute       gen_tb_info image_filter -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter -p C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db 
Execute       report -model image_filter -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/syn/report/image_filter_csynth.rpt -f 
Execute       report -model image_filter -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/syn/report/image_filter_csynth.xml -f -x 
Execute       report -model image_filter -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.verbose.rpt -verbose -f 
Command       report done; 0.406 sec.
Execute       db_write -model image_filter -o C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.adb -f 
Command       db_write done; 0.186 sec.
Execute       sc_get_clocks image_filter 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain image_filter 
INFO-FLOW: Model list for RTL component generation: Block__proc AXIvideo2Mat Filter2D GaussianBlur Mat2AXIvideo image_filter
INFO-FLOW: Handling components in module [Block_proc] ... 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO-FLOW: Handling components in module [AXIvideo2Mat] ... 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO-FLOW: Handling components in module [Filter2D] ... 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Filter2D.compgen.tcl 
INFO-FLOW: Found component image_filter_mux_ibs.
INFO-FLOW: Append model image_filter_mux_ibs
INFO-FLOW: Found component image_filter_mac_jbC.
INFO-FLOW: Append model image_filter_mac_jbC
INFO-FLOW: Found component image_filter_ama_kbM.
INFO-FLOW: Append model image_filter_ama_kbM
INFO-FLOW: Found component image_filter_mac_lbW.
INFO-FLOW: Append model image_filter_mac_lbW
INFO-FLOW: Found component image_filter_mac_mb6.
INFO-FLOW: Append model image_filter_mac_mb6
INFO-FLOW: Found component image_filter_mac_ncg.
INFO-FLOW: Append model image_filter_mac_ncg
INFO-FLOW: Found component image_filter_mac_ocq.
INFO-FLOW: Append model image_filter_mac_ocq
INFO-FLOW: Found component image_filter_mul_pcA.
INFO-FLOW: Append model image_filter_mul_pcA
INFO-FLOW: Found component image_filter_mac_qcK.
INFO-FLOW: Append model image_filter_mac_qcK
INFO-FLOW: Found component image_filter_ama_rcU.
INFO-FLOW: Append model image_filter_ama_rcU
INFO-FLOW: Found component image_filter_ama_sc4.
INFO-FLOW: Append model image_filter_ama_sc4
INFO-FLOW: Found component image_filter_ama_tde.
INFO-FLOW: Append model image_filter_ama_tde
INFO-FLOW: Found component image_filter_ama_udo.
INFO-FLOW: Append model image_filter_ama_udo
INFO-FLOW: Found component image_filter_ama_vdy.
INFO-FLOW: Append model image_filter_ama_vdy
INFO-FLOW: Found component image_filter_ama_wdI.
INFO-FLOW: Append model image_filter_ama_wdI
INFO-FLOW: Found component image_filter_ama_xdS.
INFO-FLOW: Append model image_filter_ama_xdS
INFO-FLOW: Found component image_filter_ama_yd2.
INFO-FLOW: Append model image_filter_ama_yd2
INFO-FLOW: Found component Filter2D_k_buf_0_bkb.
INFO-FLOW: Append model Filter2D_k_buf_0_bkb
INFO-FLOW: Handling components in module [GaussianBlur] ... 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2AXIvideo] ... 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO-FLOW: Handling components in module [image_filter] ... 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.compgen.tcl 
INFO-FLOW: Found component fifo_w11_d2_A.
INFO-FLOW: Append model fifo_w11_d2_A
INFO-FLOW: Found component fifo_w11_d2_A.
INFO-FLOW: Append model fifo_w11_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w11_d2_A.
INFO-FLOW: Append model fifo_w11_d2_A
INFO-FLOW: Found component fifo_w11_d2_A.
INFO-FLOW: Append model fifo_w11_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component start_for_Gaussiazec.
INFO-FLOW: Append model start_for_Gaussiazec
INFO-FLOW: Found component start_for_Mat2AXIAem.
INFO-FLOW: Append model start_for_Mat2AXIAem
INFO-FLOW: Append model Block_proc
INFO-FLOW: Append model AXIvideo2Mat
INFO-FLOW: Append model Filter2D
INFO-FLOW: Append model GaussianBlur
INFO-FLOW: Append model Mat2AXIvideo
INFO-FLOW: Append model image_filter
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: image_filter_mux_ibs image_filter_mac_jbC image_filter_ama_kbM image_filter_mac_lbW image_filter_mac_mb6 image_filter_mac_ncg image_filter_mac_ocq image_filter_mul_pcA image_filter_mac_qcK image_filter_ama_rcU image_filter_ama_sc4 image_filter_ama_tde image_filter_ama_udo image_filter_ama_vdy image_filter_ama_wdI image_filter_ama_xdS image_filter_ama_yd2 Filter2D_k_buf_0_bkb fifo_w11_d2_A fifo_w11_d2_A fifo_w8_d2_A fifo_w11_d2_A fifo_w11_d2_A fifo_w8_d2_A start_for_Gaussiazec start_for_Mat2AXIAem Block_proc AXIvideo2Mat Filter2D GaussianBlur Mat2AXIvideo image_filter
INFO-FLOW: To file: write model image_filter_mux_ibs
INFO-FLOW: To file: write model image_filter_mac_jbC
INFO-FLOW: To file: write model image_filter_ama_kbM
INFO-FLOW: To file: write model image_filter_mac_lbW
INFO-FLOW: To file: write model image_filter_mac_mb6
INFO-FLOW: To file: write model image_filter_mac_ncg
INFO-FLOW: To file: write model image_filter_mac_ocq
INFO-FLOW: To file: write model image_filter_mul_pcA
INFO-FLOW: To file: write model image_filter_mac_qcK
INFO-FLOW: To file: write model image_filter_ama_rcU
INFO-FLOW: To file: write model image_filter_ama_sc4
INFO-FLOW: To file: write model image_filter_ama_tde
INFO-FLOW: To file: write model image_filter_ama_udo
INFO-FLOW: To file: write model image_filter_ama_vdy
INFO-FLOW: To file: write model image_filter_ama_wdI
INFO-FLOW: To file: write model image_filter_ama_xdS
INFO-FLOW: To file: write model image_filter_ama_yd2
INFO-FLOW: To file: write model Filter2D_k_buf_0_bkb
INFO-FLOW: To file: write model fifo_w11_d2_A
INFO-FLOW: To file: write model fifo_w11_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w11_d2_A
INFO-FLOW: To file: write model fifo_w11_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model start_for_Gaussiazec
INFO-FLOW: To file: write model start_for_Mat2AXIAem
INFO-FLOW: To file: write model Block_proc
INFO-FLOW: To file: write model AXIvideo2Mat
INFO-FLOW: To file: write model Filter2D
INFO-FLOW: To file: write model GaussianBlur
INFO-FLOW: To file: write model Mat2AXIvideo
INFO-FLOW: To file: write model image_filter
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.108 sec.
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.163 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.166 sec.
Command       ap_source done; 0.167 sec.
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=13.500 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Filter2D.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Filter2D_k_buf_0_bkb_ram (RAM)' using block RAMs.
Command       ap_source done; 1.276 sec.
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'img_input_rows_V_c_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_cols_V_c_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_data_strea_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_rows_V_c6_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_cols_V_c7_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'filtered_data_stream_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Gaussiazec_U(start_for_Gaussiazec)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIAem_U(start_for_Mat2AXIAem)' using Shift Registers.
Command       ap_source done; 0.371 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.151 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.155 sec.
Command       ap_source done; 0.155 sec.
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=image_filter xml_exists=0
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.compgen.tcl 
INFO: [IMPL 213-200] Port 'input_V_data_V' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'input_V_keep_V' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'input_V_strb_V' is mapped to 'TSTRB' by default.
INFO: [IMPL 213-200] Port 'input_V_user_V' is mapped to 'TUSER' by default.
INFO: [IMPL 213-200] Port 'input_V_last_V' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'input_V_id_V' is mapped to 'TID' by default.
INFO: [IMPL 213-200] Port 'input_V_dest_V' is mapped to 'TDEST' by default.
INFO: [IMPL 213-200] Port 'output_V_data_V' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'output_V_keep_V' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'output_V_strb_V' is mapped to 'TSTRB' by default.
INFO: [IMPL 213-200] Port 'output_V_user_V' is mapped to 'TUSER' by default.
INFO: [IMPL 213-200] Port 'output_V_last_V' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'output_V_id_V' is mapped to 'TID' by default.
INFO: [IMPL 213-200] Port 'output_V_dest_V' is mapped to 'TDEST' by default.
Command       ap_source done; 0.285 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.compgen.tcl 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.constraint.tcl 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.tbgen.tcl 
INFO-FLOW: DBG:CMD:       PcoreAdapters type=axi4stream INPUT_STREAM
INFO-FLOW: DBG:CMD:       PcoreAdapters type=axi4stream OUTPUT_STREAM
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=true #gSsdmPorts=30
INFO-FLOW: DBG:CMD:       copy-pcore-adaptors
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=14
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=true generate_bd_files=1 #modelList=32 #gSsdmPorts=30
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_export -xo 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.constraint.tcl 
Execute       sc_get_clocks image_filter 
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/kernel.internal.xml
Execute       source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:01:05 . Memory (MB): peak = 573.234 ; gain = 491.176
INFO: [SYSC 207-301] Generating SystemC RTL for image_filter.
INFO: [VHDL 208-304] Generating VHDL RTL for image_filter.
INFO: [VLOG 209-307] Generating Verilog RTL for image_filter.
Command     autosyn done; 20.485 sec.
Execute     get_part 
Execute     get_config_export -sdx_tcl 
Command   csynth_design done; 61.94 sec.
Command ap_source done; 62.91 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1 opened at Wed Aug 05 11:42:43 +0200 2020
Execute     config_clock -quiet -name default -period 13.5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 0.131 sec.
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.119 sec.
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.337 sec.
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.256 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.55 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.582 sec.
Command     ap_source done; 0.591 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Command     import_lib done; 0.132 sec.
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z010clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z010:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z010 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.117 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
Execute       get_default_platform 
Command     set_part done; 0.342 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -description=Gaussian_blur_1 
Execute     config_export -display_name=Gaussian_blur_1 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vendor=Balducci_Lorenzo 
Execute     config_export -version=1.0 
Command   open_solution done; 1.631 sec.
Execute   csim_design -setup -use_gcc -quiet 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/geeks.bmp 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/geeks.bmp 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/rods.png 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/rods.png 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/test_bench.cpp 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/test_bench.cpp 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.cpp 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.cpp 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.h 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.h 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 87.021 sec.
Command ap_source done; 88.696 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1 opened at Wed Aug 05 11:48:08 +0200 2020
Execute     config_clock -quiet -name default -period 13.5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.123 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.2 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.203 sec.
Command     ap_source done; 0.204 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z010clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z010:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z010 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -description=Gaussian_blur_1 
Execute     config_export -display_name=Gaussian_blur_1 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vendor=Balducci_Lorenzo 
Execute     config_export -version=1.0 
Command   open_solution done; 0.368 sec.
Execute   csim_design -setup -use_gcc -quiet 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/geeks.bmp 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/geeks.bmp 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/rods.png 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/rods.png 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/test_bench.cpp 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/test_bench.cpp 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.cpp 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.cpp 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.h 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.h 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.521 sec.
Command ap_source done; 0.901 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1 opened at Wed Aug 05 11:49:06 +0200 2020
Execute     config_clock -quiet -name default -period 13.5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.123 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.184 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.187 sec.
Command     ap_source done; 0.187 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z010clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z010:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z010 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -description=Gaussian_blur_1 
Execute     config_export -display_name=Gaussian_blur_1 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vendor=Balducci_Lorenzo 
Execute     config_export -version=1.0 
Command   open_solution done; 0.338 sec.
Execute   csim_design -setup -use_gcc -quiet 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/geeks.bmp 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/geeks.bmp 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/rods.png 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/rods.png 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/test_bench.cpp 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/test_bench.cpp 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.cpp 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.cpp 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.h 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.h 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 15.077 sec.
Command ap_source done; 15.428 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1 opened at Wed Aug 05 11:55:01 +0200 2020
Execute     config_clock -quiet -name default -period 13.5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.166 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.232 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.237 sec.
Command     ap_source done; 0.237 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z010clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z010:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z010 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
Execute       get_default_platform 
Command     set_part done; 0.106 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -description=Gaussian_blur_1 
Execute     config_export -display_name=Gaussian_blur_1 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vendor=Balducci_Lorenzo 
Execute     config_export -version=1.0 
Command   open_solution done; 0.46 sec.
Execute   csim_design -setup -use_gcc -quiet 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/geeks.bmp 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/geeks.bmp 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/rods.png 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/rods.png 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/test_bench.cpp 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/test_bench.cpp 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.cpp 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.cpp 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.h 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.h 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.57 sec.
Command ap_source done; 1.046 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1 opened at Wed Aug 05 11:56:16 +0200 2020
Execute     config_clock -quiet -name default -period 13.5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.183 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.188 sec.
Command     ap_source done; 0.189 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z010clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z010:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z010 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -description=Gaussian_blur_1 
Execute     config_export -display_name=Gaussian_blur_1 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vendor=Balducci_Lorenzo 
Execute     config_export -version=1.0 
Command   open_solution done; 0.362 sec.
Execute   csim_design -setup -use_gcc -quiet 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/geeks.bmp 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/geeks.bmp 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/rods.png 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/rods.png 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/test_bench.cpp 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/test_bench.cpp 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.cpp 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.cpp 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.h 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.h 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 14.744 sec.
Command ap_source done; 15.123 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1 opened at Wed Aug 05 12:04:33 +0200 2020
Execute     config_clock -quiet -name default -period 13.5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.128 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.188 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.192 sec.
Command     ap_source done; 0.192 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z010clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z010:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z010 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -description=Gaussian_blur_1 
Execute     config_export -display_name=Gaussian_blur_1 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vendor=Balducci_Lorenzo 
Execute     config_export -version=1.0 
Command   open_solution done; 0.369 sec.
Execute   csim_design -setup -use_gcc -quiet 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/geeks.bmp 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/geeks.bmp 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/rods.png 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/rods.png 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/test_bench.cpp 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/test_bench.cpp 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.cpp 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.cpp 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.h 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.h 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 16.923 sec.
Command ap_source done; 17.307 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1 opened at Wed Aug 05 12:06:21 +0200 2020
Execute     config_clock -quiet -name default -period 13.5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.122 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.174 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.178 sec.
Command     ap_source done; 0.178 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z010clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z010:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z010 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -description=Gaussian_blur_1 
Execute     config_export -display_name=Gaussian_blur_1 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vendor=Balducci_Lorenzo 
Execute     config_export -version=1.0 
Command   open_solution done; 0.383 sec.
Execute   csim_design -setup -use_gcc -quiet 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/geeks.bmp 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/geeks.bmp 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/rods.png 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/rods.png 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/test_bench.cpp 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/test_bench.cpp 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.cpp 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.cpp 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.h 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.h 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 16.351 sec.
Command ap_source done; 16.748 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1 opened at Wed Aug 05 12:07:40 +0200 2020
Execute     config_clock -quiet -name default -period 13.5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.172 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.234 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.239 sec.
Command     ap_source done; 0.239 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z010clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z010:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z010 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -description=Gaussian_blur_1 
Execute     config_export -display_name=Gaussian_blur_1 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vendor=Balducci_Lorenzo 
Execute     config_export -version=1.0 
Command   open_solution done; 0.42 sec.
Execute   csim_design -setup -use_gcc -quiet 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/geeks.bmp 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/geeks.bmp 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/rods.png 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/rods.png 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/test_bench.cpp 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/test_bench.cpp 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.cpp 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.cpp 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.h 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.h 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 16.398 sec.
Command ap_source done; 16.833 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1 opened at Wed Aug 05 12:18:52 +0200 2020
Execute     config_clock -quiet -name default -period 13.5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.128 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.179 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.182 sec.
Command     ap_source done; 0.183 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z010clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z010:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z010 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -description=Gaussian_blur_1 
Execute     config_export -display_name=Gaussian_blur_1 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vendor=Balducci_Lorenzo 
Execute     config_export -version=1.0 
Command   open_solution done; 0.356 sec.
Execute   csim_design -setup -use_gcc -quiet 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/geeks.bmp 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/geeks.bmp 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/rods.png 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/rods.png 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/test_bench.cpp 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/test_bench.cpp 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.cpp 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.cpp 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.h 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.h 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 16.067 sec.
Command ap_source done; 16.437 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1 opened at Wed Aug 05 12:20:21 +0200 2020
Execute     config_clock -quiet -name default -period 13.5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.231 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.298 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.301 sec.
Command     ap_source done; 0.301 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z010clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z010:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z010 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
Execute       get_default_platform 
Command     set_part done; 0.158 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -description=Gaussian_blur_1 
Execute     config_export -display_name=Gaussian_blur_1 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vendor=Balducci_Lorenzo 
Execute     config_export -version=1.0 
Command   open_solution done; 0.567 sec.
Execute   csim_design -setup -use_gcc -quiet 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/geeks.bmp 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/geeks.bmp 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/rods.png 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/rods.png 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/test_bench.cpp 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/test_bench.cpp 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.cpp 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.cpp 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.h 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.h 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 15.889 sec.
Command ap_source done; 16.469 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1 opened at Wed Aug 05 12:22:01 +0200 2020
Execute     config_clock -quiet -name default -period 13.5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.135 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.19 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.197 sec.
Command     ap_source done; 0.198 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z010clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z010:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z010 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -description=Gaussian_blur_1 
Execute     config_export -display_name=Gaussian_blur_1 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vendor=Balducci_Lorenzo 
Execute     config_export -version=1.0 
Command   open_solution done; 0.377 sec.
Execute   csim_design -setup -use_gcc -quiet 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/geeks.bmp 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/geeks.bmp 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/rods.png 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/rods.png 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/test_bench.cpp 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/test_bench.cpp 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.cpp 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.cpp 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.h 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.h 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 14.679 sec.
Command ap_source done; 15.069 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1 opened at Wed Aug 05 19:08:34 +0200 2020
Execute     config_clock -quiet -name default -period 13.5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.141 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.186 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.189 sec.
Command     ap_source done; 0.19 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z010clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z010:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z010 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
Execute       get_default_platform 
Command     set_part done; 0.142 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -description=Gaussian_blur_1 
Execute     config_export -display_name=Gaussian_blur_1 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vendor=Balducci_Lorenzo 
Execute     config_export -version=1.0 
Command   open_solution done; 0.478 sec.
Execute   export_design -rtl verilog -format ip_catalog -description Gaussian_blur_2 -vendor balducci_lorenzo -display_name Gaussian_blur_2 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -description=Gaussian_blur_2 -display_name=Gaussian_blur_2 -format=ip_catalog -rtl=verilog -vendor=balducci_lorenzo 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog -vendor balducci_lorenzo -version 1.0 -description Gaussian_blur_2 -display_name Gaussian_blur_2
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -auto_prefix 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.101 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.149 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.152 sec.
Command     ap_source done; 0.152 sec.
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=13.500 (was NA)
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.178 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.225 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.231 sec.
Command     ap_source done; 0.231 sec.
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=image_filter xml_exists=1
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.compgen.tcl 
INFO: [IMPL 213-200] Port 'input_V_data_V' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'input_V_keep_V' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'input_V_strb_V' is mapped to 'TSTRB' by default.
INFO: [IMPL 213-200] Port 'input_V_user_V' is mapped to 'TUSER' by default.
INFO: [IMPL 213-200] Port 'input_V_last_V' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'input_V_id_V' is mapped to 'TID' by default.
INFO: [IMPL 213-200] Port 'input_V_dest_V' is mapped to 'TDEST' by default.
INFO: [IMPL 213-200] Port 'output_V_data_V' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'output_V_keep_V' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'output_V_strb_V' is mapped to 'TSTRB' by default.
INFO: [IMPL 213-200] Port 'output_V_user_V' is mapped to 'TUSER' by default.
INFO: [IMPL 213-200] Port 'output_V_last_V' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'output_V_id_V' is mapped to 'TID' by default.
INFO: [IMPL 213-200] Port 'output_V_dest_V' is mapped to 'TDEST' by default.
Command     ap_source done; 0.233 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.compgen.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.constraint.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.tbgen.tcl 
INFO-FLOW: DBG:CMD:       PcoreAdapters type=axi4stream INPUT_STREAM
INFO-FLOW: DBG:CMD:       PcoreAdapters type=axi4stream OUTPUT_STREAM
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=true #gSsdmPorts=30
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=14
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=0 g_has_adaptors=true generate_bd_files=1 #modelList=32 #gSsdmPorts=30
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_export -xo 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.constraint.tcl 
Execute     sc_get_clocks image_filter 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_sdx -profile 
Execute     ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/kernel.internal.xml
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=image_filter
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
INFO-FLOW: DBG:CMD:       generate_ip_ooc_xdc
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_pcore_ip_script
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.constraint.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.constraint.tcl 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/image_filter.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.118 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.167 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.17 sec.
Command     ap_source done; 0.171 sec.
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:     exec C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/impl/ip/pack.bat
Command   export_design done; 16.955 sec.
Command ap_source done; 17.451 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1 opened at Thu Aug 06 11:03:04 +0200 2020
Execute     config_clock -quiet -name default -period 13.5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.17 sec.
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.148 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.304 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.322 sec.
Command     ap_source done; 0.328 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z010clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z010:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z010 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
Execute       get_default_platform 
Command     set_part done; 0.11 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -description=Gaussian_blur_2 
Execute     config_export -display_name=Gaussian_blur_2 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vendor=balducci_lorenzo 
Execute     config_export -version=1.0 
Command   open_solution done; 0.767 sec.
Execute   csim_design -setup -use_gcc -quiet 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/geeks.bmp 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/geeks.bmp 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/rods.png 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/rods.png 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/test_bench.cpp 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/test_bench.cpp 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.cpp 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.cpp 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.h 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.h 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 25.903 sec.
Command ap_source done; 26.693 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1 opened at Thu Aug 06 11:04:13 +0200 2020
Execute     config_clock -quiet -name default -period 13.5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.148 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.197 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.201 sec.
Command     ap_source done; 0.201 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z010clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z010:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z010 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -description=Gaussian_blur_2 
Execute     config_export -display_name=Gaussian_blur_2 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vendor=balducci_lorenzo 
Execute     config_export -version=1.0 
Command   open_solution done; 0.371 sec.
Execute   csim_design -setup -use_gcc -quiet 
Execute     source C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/geeks.bmp 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/geeks.bmp 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/rods.png 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/rods.png 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/rods_grayscale.bmp 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/rods_grayscale.bmp 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/test_bench.cpp 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/test_bench.cpp 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.cpp 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.cpp 
Execute     is_encrypted C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.h 
Execute     is_xip C:/Users/Lorenzo/AppData/Roaming/Xilinx/Vivado/fitler_step_one/filter.h 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.554 sec.
Command ap_source done; 0.942 sec.
Execute cleanup_all 
