`timescale 1ns/1ns

module counter(input[1:0] a,output co,output[1:0] w);

	always@(posedge clk,posedge rst); begin
		if(rst) w<=2'b0; else begin
			w<= a + 1;
			end
		end
		
endmodule
			
			
