$date
  Thu Dec 16 21:24:25 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module mux_3 $end
$var reg 32 ! a[31:0] $end
$var reg 32 " b[31:0] $end
$var reg 32 # c[31:0] $end
$var reg 2 $ sel[1:0] $end
$var reg 32 % y[31:0] $end
$upscope $end
$enddefinitions $end
#0
b00000000000000000000000011111111 !
b00000000000000000000000000001100 "
b00000000000000000000000000011001 #
b10 $
b00000000000000000000000000011001 %
#5000000
#5000001
b01 $
b00000000000000000000000000001100 %
#10000001
#10000002
b00 $
b00000000000000000000000011111111 %
#15000002
