--------------------------------------------------------------------------------------------------------------------------------------
|                                                       Xilinx XPower Analyzer                                                       |
--------------------------------------------------------------------------------------------------------------------------------------
| Release                | 14.4 - P.49d (lin64)                                                                                      |
| Command Line           | /home/shinno/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/xpwr -intstyle ise siki.ncd siki.pcf -o siki.pwr  |
--------------------------------------------------------------------------------------------------------------------------------------

--------------------------------
|      Table of Contents       |
--------------------------------
| 1.  Settings                 |
| 1.1.  Project                |
| 1.2.  Device                 |
| 1.3.  Environment            |
| 1.4.  Default Activity Rates |
| 2.  Summary                  |
| 2.1.  On-Chip Power Summary  |
| 2.2.  Thermal Summary        |
| 2.3.  Power Supply Summary   |
| 2.4.  Confidence Level       |
| 3.  Detailed Reports         |
| 3.1.  By Hierarchy           |
| 4.  Warnings                 |
--------------------------------

1.  Settings
1.1.  Project
----------------------------------------
|               Project                |
----------------------------------------
| Design File               | siki.ncd |
| Settings File             | NA       |
| Physical Constraints File | siki.pcf |
| Simulation Activity File  | NA       |
| Design Nets Matched       | NA       |
| Simulation Nets Matched   | NA       |
----------------------------------------

1.2.  Device
------------------------------------------------
|                    Device                    |
------------------------------------------------
| Family           | Virtex5                   |
| Part             | xc5vlx50t                 |
| Package          | ff1136                    |
| Temp Grade       | Commercial                |
| Process          | Typical                   |
| Speed Grade      | -1                        |
| Characterization | PRODUCTION,v1.63,12-10-08 |
------------------------------------------------

1.3.  Environment
--------------------------------------------
|               Environment                |
--------------------------------------------
| Ambient Temp (C)      | 50.0             |
| Use custom TJA?       | No               |
| Custom TJA (C/W)      | NA               |
| Airflow (LFM)         | 250              |
| Heat Sink             | Medium Profile   |
| Custom TSA (C/W)      | NA               |
| Board Selection       | Medium (10"x10") |
| # of Board Layers     | 8 to 11          |
| Custom TJB (C/W)      | NA               |
| Board Temperature (C) | NA               |
--------------------------------------------

1.4.  Default Activity Rates
----------------------------------
|     Default Activity Rates     |
----------------------------------
| FF Toggle Rate (%)     | 12.5  |
| I/O Toggle Rate (%)    | 12.5  |
| Output Load (pF)       | 5.0   |
| I/O Enable Rate (%)    | 100.0 |
| BRAM Write Rate (%)    | 50.0  |
| BRAM Enable Rate (%)   | 50.0  |
| DSP Toggle Rate (%)    | 12.5  |
----------------------------------

2.  Summary
2.1.  On-Chip Power Summary
-----------------------------------------------------------------------------
|                           On-Chip Power Summary                           |
-----------------------------------------------------------------------------
|        On-Chip        | Power (mW) |  Used  | Available | Utilization (%) |
-----------------------------------------------------------------------------
| Clocks                |      62.51 |      1 |    ---    |       ---       |
| Logic                 |       3.49 |   4899 |     28800 |              17 |
| Signals               |      14.71 |   7942 |    ---    |       ---       |
| IOs                   |      49.36 |     71 |       480 |              15 |
| BRAMs                 |      23.26 |     60 |        60 |             100 |
| DSPs                  |       0.00 |      4 |        48 |               8 |
| Static Power          |     455.66 |        |           |                 |
| Total                 |     608.99 |        |           |                 |
-----------------------------------------------------------------------------

2.2.  Thermal Summary
------------------------------
|      Thermal Summary       |
------------------------------
| Effective TJA (C/W) | 1.5  |
| Max Ambient (C)     | 84.1 |
| Junction Temp (C)   | 50.9 |
------------------------------

2.3.  Power Supply Summary
----------------------------------------------------------
|                  Power Supply Summary                  |
----------------------------------------------------------
|                      | Total  | Dynamic | Static Power |
----------------------------------------------------------
| Supply Power (mW)    | 608.99 | 153.34  | 455.66       |
----------------------------------------------------------

---------------------------------------------------------------------------------------------------------------
|                                            Power Supply Currents                                            |
---------------------------------------------------------------------------------------------------------------
|     Supply Source     | Supply Voltage | Total Current (mA) | Dynamic Current (mA) | Quiescent Current (mA) |
---------------------------------------------------------------------------------------------------------------
| Vccint                |          1.000 |             393.59 |               104.54 |                 289.06 |
| Vccaux                |          2.500 |              63.01 |                 1.01 |                  62.00 |
| Vcco33                |          3.300 |               2.04 |                 0.04 |                   2.00 |
| Vcco25                |          2.500 |              20.45 |                18.45 |                   2.00 |
---------------------------------------------------------------------------------------------------------------

2.4.  Confidence Level
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                                                Confidence Level                                                                                                |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|       User Input Data       | Confidence |                        Details                         |                                                   Action                                                   |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Design implementation state | High       | Design is completely routed                            |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Medium     | More than 25% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Medium     |                                                        |                                                                                                            |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

3.  Details
3.1.  By Hierarchy
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                  By Hierarchy                   |   Power (mW)    | Logic Power (mW) | Signal Power (mW) |      # FFs      |     # LUTs      |    # SRLUTs     |     # BRAMs     |     # DSPs      |    # CARRY4s    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Hierarchy total                                 |  41.47          |  26.75           |  14.71            |   3008          |   5133          |      2          |     60          |      4          |    156          |
|   siki                                          |   4.68 /  41.47 |   0.56 /  26.75  |   4.12 /  14.71   |    176 /   3008 |    910 /   5133 |      0 /      2 |      0 /     60 |      0 /      4 |      4 /    156 |
|     SIKI_TX                                     |   0.38          |   0.13           |   0.25            |     26          |     47          |      0          |      0          |      0          |      4          |
|     SIKI_RX                                     |   0.24          |   0.11           |   0.13            |     48          |     74          |      0          |      0          |      0          |      8          |
|     SIKI_MEM                                    |   1.53          |   0.16           |   1.37            |    135          |    112          |      0          |      0          |      0          |      5          |
|     SIKI_IFE                                    |   3.92 /  25.98 |   0.11 /  21.80  |   3.81 /   4.18   |    131 /    135 |     23 /    147 |      0          |      0 /     58 |      0          |      0          |
|       instr_BRAM                                |   0.00 /  22.07 |   0.00 /  21.70  |   0.00 /   0.37   |      0 /      4 |      0 /    124 |      0          |      0 /     58 |      0          |      0          |
|         U0                                      |   0.00 /  22.07 |   0.00 /  21.70  |   0.00 /   0.37   |      0 /      4 |      0 /    124 |      0          |      0 /     58 |      0          |      0          |
|           xst_blk_mem_generator                 |   0.00 /  22.07 |   0.00 /  21.70  |   0.00 /   0.37   |      0 /      4 |      0 /    124 |      0          |      0 /     58 |      0          |      0          |
|             gnativebmg.native_blk_mem_gen       |   0.00 /  22.07 |   0.00 /  21.70  |   0.00 /   0.37   |      0 /      4 |      0 /    124 |      0          |      0 /     58 |      0          |      0          |
|               valid.cstr                        |   5.53 /  22.07 |   5.38 /  21.70  |   0.15 /   0.37   |      0 /      4 |      0 /    124 |      0          |     48 /     58 |      0          |      0          |
|                 ramloop[52].ram.r               |   0.00 /   3.19 |   0.00 /   3.19  |   0.00            |      0          |      0          |      0          |      0 /      2 |      0          |      0          |
|                   v5_init.ram                   |   3.19          |   3.19           |   0.00            |      0          |      0          |      0          |      2          |      0          |      0          |
|                 ramloop[51].ram.r               |   0.00 /   3.19 |   0.00 /   3.19  |   0.00            |      0          |      0          |      0          |      0 /      2 |      0          |      0          |
|                   v5_init.ram                   |   3.19          |   3.19           |   0.00            |      0          |      0          |      0          |      2          |      0          |      0          |
|                 ramloop[50].ram.r               |   0.00 /   3.19 |   0.00 /   3.19  |   0.00            |      0          |      0          |      0          |      0 /      2 |      0          |      0          |
|                   v5_init.ram                   |   3.19          |   3.19           |   0.00            |      0          |      0          |      0          |      2          |      0          |      0          |
|                 ramloop[49].ram.r               |   0.00 /   3.19 |   0.00 /   3.19  |   0.00            |      0          |      0          |      0          |      0 /      2 |      0          |      0          |
|                   v5_init.ram                   |   3.19          |   3.19           |   0.00            |      0          |      0          |      0          |      2          |      0          |      0          |
|                 ramloop[48].ram.r               |   0.00 /   3.19 |   0.00 /   3.19  |   0.00            |      0          |      0          |      0          |      0 /      2 |      0          |      0          |
|                   v5_init.ram                   |   3.19          |   3.19           |   0.00            |      0          |      0          |      0          |      2          |      0          |      0          |
|                 has_mux_a.A                     |   0.56          |   0.34           |   0.23            |      4          |    108          |      0          |      0          |      0          |      0          |
|                 bindec_a.bindec_inst_a          |   0.01          |   0.01           |   0.00            |      0          |     16          |      0          |      0          |      0          |      0          |
|     SIKI_ID                                     |   3.78          |   0.43           |   3.34            |   2319          |   1813          |      0          |      0          |      0          |      0          |
|     SIKI_ALU                                    |   2.41 /   2.42 |   1.40 /   1.41  |   1.00 /   1.01   |    100 /    102 |   1099 /   1971 |      2          |      0          |      0 /      4 |     46 /    119 |
|       ALU_FMUL                                  |   0.00          |   0.00           |   0.00            |      1          |    109          |      0          |      0          |      4          |     18          |
|       ALU_FADD                                  |   0.01          |   0.00           |   0.00            |      1          |    763          |      0          |      0          |      0          |     55          |
|     FIFO                                        |   0.00 /   2.46 |   0.00 /   2.14  |   0.00 /   0.32   |      0 /     67 |      0 /     59 |      0          |      0 /      2 |      0          |      0 /     16 |
|       U0                                        |   0.00 /   2.46 |   0.00 /   2.14  |   0.00 /   0.32   |      0 /     67 |      0 /     59 |      0          |      0 /      2 |      0          |      0 /     16 |
|         xst_fifo_generator                      |   0.00 /   2.46 |   0.00 /   2.14  |   0.00 /   0.32   |      0 /     67 |      0 /     59 |      0          |      0 /      2 |      0          |      0 /     16 |
|           gconvfifo.rf                          |   0.00 /   2.46 |   0.00 /   2.14  |   0.00 /   0.32   |      0 /     67 |      0 /     59 |      0          |      0 /      2 |      0          |      0 /     16 |
|             grf.rf                              |   0.04 /   2.46 |   0.00 /   2.14  |   0.04 /   0.32   |      0 /     67 |      0 /     59 |      0          |      0 /      2 |      0          |      0 /     16 |
|               gntv_or_sync_fifo.mem             |   0.10 /   2.02 |   0.00 /   1.92  |   0.09            |      8          |      0          |      0          |      0 /      2 |      0          |      0          |
|                 gbm.gbmg.gbmga.ngecc.bmg        |   0.00 /   1.92 |   0.00 /   1.92  |   0.00            |      0          |      0          |      0          |      0 /      2 |      0          |      0          |
|                   gnativebmg.native_blk_mem_gen |   0.00 /   1.92 |   0.00 /   1.92  |   0.00            |      0          |      0          |      0          |      0 /      2 |      0          |      0          |
|                     valid.cstr                  |   1.92          |   1.92           |   0.00            |      0          |      0          |      0          |      2          |      0          |      0          |
|               gntv_or_sync_fifo.gl0.wr          |   0.00 /   0.17 |   0.00 /   0.10  |   0.00 /   0.08   |      0 /     28 |      1 /     28 |      0          |      0          |      0          |      0 /      8 |
|                 wpntr                           |   0.13          |   0.06           |   0.07            |     26          |     12          |      0          |      0          |      0          |      4          |
|                 gwss.wsts                       |   0.01 /   0.04 |   0.01 /   0.03  |   0.01            |      2          |      1 /     15 |      0          |      0          |      0          |      0 /      4 |
|                   c0                            |   0.01          |   0.01           |   0.00            |      0          |      7          |      0          |      0          |      0          |      2          |
|                   c1                            |   0.01          |   0.01           |   0.00            |      0          |      7          |      0          |      0          |      0          |      2          |
|               gntv_or_sync_fifo.gl0.rd          |   0.00 /   0.23 |   0.00 /   0.12  |   0.00 /   0.11   |      0 /     31 |      0 /     31 |      0          |      0          |      0          |      0 /      8 |
|                 rpntr                           |   0.14          |   0.07           |   0.07            |     26          |     12          |      0          |      0          |      0          |      4          |
|                 grss.rsts                       |   0.01 /   0.04 |   0.01 /   0.03  |   0.00            |      1          |      1 /     15 |      0          |      0          |      0          |      0 /      4 |
|                   c1                            |   0.01          |   0.01           |   0.00            |      0          |      7          |      0          |      0          |      0          |      2          |
|                   c2                            |   0.01          |   0.01           |   0.00            |      0          |      7          |      0          |      0          |      0          |      2          |
|                 gr1.rfwft                       |   0.06          |   0.02           |   0.04            |      4          |      4          |      0          |      0          |      0          |      0          |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


4.  Warnings
--------------------------------------------------------------------------------
WARNING:PowerEstimator:270 - Power estimate is considered inaccurate. To see details, generate an advanced report with the "-v" switch.
--------------------------------------------------------------------------------

Analysis completed: Fri Dec 25 18:58:38 2015
----------------------------------------------------------------
