
MPU-6050-with-I2C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002c94  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000118  08002da0  08002da0  00012da0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002eb8  08002eb8  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08002eb8  08002eb8  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002eb8  08002eb8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002eb8  08002eb8  00012eb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002ebc  08002ebc  00012ebc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002ec0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000cc  20000070  08002f30  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000013c  08002f30  0002013c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008428  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000016af  00000000  00000000  000284c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000970  00000000  00000000  00029b70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000900  00000000  00000000  0002a4e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017bd1  00000000  00000000  0002ade0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000aa16  00000000  00000000  000429b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085bb4  00000000  00000000  0004d3c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d2f7b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ea8  00000000  00000000  000d2fcc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08002d88 	.word	0x08002d88

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08002d88 	.word	0x08002d88

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000152:	f000 faef 	bl	8000734 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000156:	f000 f825 	bl	80001a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015a:	f000 f8bd 	bl	80002d8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800015e:	f000 f891 	bl	8000284 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000162:	f000 f861 	bl	8000228 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  printf("começando");
 8000166:	480b      	ldr	r0, [pc, #44]	; (8000194 <main+0x48>)
 8000168:	f001 fe04 	bl	8001d74 <iprintf>
  HAL_StatusTypeDef ret = HAL_I2C_IsDeviceReady(&hi2c1, 0b1101000 <<1,1,100);
 800016c:	2364      	movs	r3, #100	; 0x64
 800016e:	2201      	movs	r2, #1
 8000170:	21d0      	movs	r1, #208	; 0xd0
 8000172:	4809      	ldr	r0, [pc, #36]	; (8000198 <main+0x4c>)
 8000174:	f000 ff50 	bl	8001018 <HAL_I2C_IsDeviceReady>
 8000178:	4603      	mov	r3, r0
 800017a:	71fb      	strb	r3, [r7, #7]
  if (ret == HAL_OK)
 800017c:	79fb      	ldrb	r3, [r7, #7]
 800017e:	2b00      	cmp	r3, #0
 8000180:	d103      	bne.n	800018a <main+0x3e>
  {
	  printf("Dispositivo está pronto \n");
 8000182:	4806      	ldr	r0, [pc, #24]	; (800019c <main+0x50>)
 8000184:	f001 fe7c 	bl	8001e80 <puts>
 8000188:	e002      	b.n	8000190 <main+0x44>
  }
  else
  {
	  printf("Dispositivo não está pronto. Olhe os cabos! \n");
 800018a:	4805      	ldr	r0, [pc, #20]	; (80001a0 <main+0x54>)
 800018c:	f001 fe78 	bl	8001e80 <puts>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000190:	e7fe      	b.n	8000190 <main+0x44>
 8000192:	bf00      	nop
 8000194:	08002da0 	.word	0x08002da0
 8000198:	2000008c 	.word	0x2000008c
 800019c:	08002dac 	.word	0x08002dac
 80001a0:	08002dc8 	.word	0x08002dc8

080001a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001a4:	b580      	push	{r7, lr}
 80001a6:	b090      	sub	sp, #64	; 0x40
 80001a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001aa:	f107 0318 	add.w	r3, r7, #24
 80001ae:	2228      	movs	r2, #40	; 0x28
 80001b0:	2100      	movs	r1, #0
 80001b2:	4618      	mov	r0, r3
 80001b4:	f001 fdd6 	bl	8001d64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001b8:	1d3b      	adds	r3, r7, #4
 80001ba:	2200      	movs	r2, #0
 80001bc:	601a      	str	r2, [r3, #0]
 80001be:	605a      	str	r2, [r3, #4]
 80001c0:	609a      	str	r2, [r3, #8]
 80001c2:	60da      	str	r2, [r3, #12]
 80001c4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001c6:	2302      	movs	r3, #2
 80001c8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001ca:	2301      	movs	r3, #1
 80001cc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001ce:	2310      	movs	r3, #16
 80001d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001d2:	2302      	movs	r3, #2
 80001d4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80001d6:	2300      	movs	r3, #0
 80001d8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80001da:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80001de:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001e0:	f107 0318 	add.w	r3, r7, #24
 80001e4:	4618      	mov	r0, r3
 80001e6:	f001 f89d 	bl	8001324 <HAL_RCC_OscConfig>
 80001ea:	4603      	mov	r3, r0
 80001ec:	2b00      	cmp	r3, #0
 80001ee:	d001      	beq.n	80001f4 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80001f0:	f000 f8e0 	bl	80003b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001f4:	230f      	movs	r3, #15
 80001f6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80001f8:	2302      	movs	r3, #2
 80001fa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001fc:	2300      	movs	r3, #0
 80001fe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000200:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000204:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000206:	2300      	movs	r3, #0
 8000208:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800020a:	1d3b      	adds	r3, r7, #4
 800020c:	2102      	movs	r1, #2
 800020e:	4618      	mov	r0, r3
 8000210:	f001 fb0a 	bl	8001828 <HAL_RCC_ClockConfig>
 8000214:	4603      	mov	r3, r0
 8000216:	2b00      	cmp	r3, #0
 8000218:	d001      	beq.n	800021e <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800021a:	f000 f8cb 	bl	80003b4 <Error_Handler>
  }
}
 800021e:	bf00      	nop
 8000220:	3740      	adds	r7, #64	; 0x40
 8000222:	46bd      	mov	sp, r7
 8000224:	bd80      	pop	{r7, pc}
	...

08000228 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000228:	b580      	push	{r7, lr}
 800022a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800022c:	4b12      	ldr	r3, [pc, #72]	; (8000278 <MX_I2C1_Init+0x50>)
 800022e:	4a13      	ldr	r2, [pc, #76]	; (800027c <MX_I2C1_Init+0x54>)
 8000230:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000232:	4b11      	ldr	r3, [pc, #68]	; (8000278 <MX_I2C1_Init+0x50>)
 8000234:	4a12      	ldr	r2, [pc, #72]	; (8000280 <MX_I2C1_Init+0x58>)
 8000236:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000238:	4b0f      	ldr	r3, [pc, #60]	; (8000278 <MX_I2C1_Init+0x50>)
 800023a:	2200      	movs	r2, #0
 800023c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800023e:	4b0e      	ldr	r3, [pc, #56]	; (8000278 <MX_I2C1_Init+0x50>)
 8000240:	2200      	movs	r2, #0
 8000242:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000244:	4b0c      	ldr	r3, [pc, #48]	; (8000278 <MX_I2C1_Init+0x50>)
 8000246:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800024a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800024c:	4b0a      	ldr	r3, [pc, #40]	; (8000278 <MX_I2C1_Init+0x50>)
 800024e:	2200      	movs	r2, #0
 8000250:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000252:	4b09      	ldr	r3, [pc, #36]	; (8000278 <MX_I2C1_Init+0x50>)
 8000254:	2200      	movs	r2, #0
 8000256:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000258:	4b07      	ldr	r3, [pc, #28]	; (8000278 <MX_I2C1_Init+0x50>)
 800025a:	2200      	movs	r2, #0
 800025c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800025e:	4b06      	ldr	r3, [pc, #24]	; (8000278 <MX_I2C1_Init+0x50>)
 8000260:	2200      	movs	r2, #0
 8000262:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000264:	4804      	ldr	r0, [pc, #16]	; (8000278 <MX_I2C1_Init+0x50>)
 8000266:	f000 fd93 	bl	8000d90 <HAL_I2C_Init>
 800026a:	4603      	mov	r3, r0
 800026c:	2b00      	cmp	r3, #0
 800026e:	d001      	beq.n	8000274 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000270:	f000 f8a0 	bl	80003b4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000274:	bf00      	nop
 8000276:	bd80      	pop	{r7, pc}
 8000278:	2000008c 	.word	0x2000008c
 800027c:	40005400 	.word	0x40005400
 8000280:	000186a0 	.word	0x000186a0

08000284 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000284:	b580      	push	{r7, lr}
 8000286:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000288:	4b11      	ldr	r3, [pc, #68]	; (80002d0 <MX_USART2_UART_Init+0x4c>)
 800028a:	4a12      	ldr	r2, [pc, #72]	; (80002d4 <MX_USART2_UART_Init+0x50>)
 800028c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800028e:	4b10      	ldr	r3, [pc, #64]	; (80002d0 <MX_USART2_UART_Init+0x4c>)
 8000290:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000294:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000296:	4b0e      	ldr	r3, [pc, #56]	; (80002d0 <MX_USART2_UART_Init+0x4c>)
 8000298:	2200      	movs	r2, #0
 800029a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800029c:	4b0c      	ldr	r3, [pc, #48]	; (80002d0 <MX_USART2_UART_Init+0x4c>)
 800029e:	2200      	movs	r2, #0
 80002a0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80002a2:	4b0b      	ldr	r3, [pc, #44]	; (80002d0 <MX_USART2_UART_Init+0x4c>)
 80002a4:	2200      	movs	r2, #0
 80002a6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80002a8:	4b09      	ldr	r3, [pc, #36]	; (80002d0 <MX_USART2_UART_Init+0x4c>)
 80002aa:	220c      	movs	r2, #12
 80002ac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80002ae:	4b08      	ldr	r3, [pc, #32]	; (80002d0 <MX_USART2_UART_Init+0x4c>)
 80002b0:	2200      	movs	r2, #0
 80002b2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80002b4:	4b06      	ldr	r3, [pc, #24]	; (80002d0 <MX_USART2_UART_Init+0x4c>)
 80002b6:	2200      	movs	r2, #0
 80002b8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80002ba:	4805      	ldr	r0, [pc, #20]	; (80002d0 <MX_USART2_UART_Init+0x4c>)
 80002bc:	f001 fc4c 	bl	8001b58 <HAL_UART_Init>
 80002c0:	4603      	mov	r3, r0
 80002c2:	2b00      	cmp	r3, #0
 80002c4:	d001      	beq.n	80002ca <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80002c6:	f000 f875 	bl	80003b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80002ca:	bf00      	nop
 80002cc:	bd80      	pop	{r7, pc}
 80002ce:	bf00      	nop
 80002d0:	200000e0 	.word	0x200000e0
 80002d4:	40004400 	.word	0x40004400

080002d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	b088      	sub	sp, #32
 80002dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002de:	f107 0310 	add.w	r3, r7, #16
 80002e2:	2200      	movs	r2, #0
 80002e4:	601a      	str	r2, [r3, #0]
 80002e6:	605a      	str	r2, [r3, #4]
 80002e8:	609a      	str	r2, [r3, #8]
 80002ea:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80002ec:	4b2d      	ldr	r3, [pc, #180]	; (80003a4 <MX_GPIO_Init+0xcc>)
 80002ee:	699b      	ldr	r3, [r3, #24]
 80002f0:	4a2c      	ldr	r2, [pc, #176]	; (80003a4 <MX_GPIO_Init+0xcc>)
 80002f2:	f043 0310 	orr.w	r3, r3, #16
 80002f6:	6193      	str	r3, [r2, #24]
 80002f8:	4b2a      	ldr	r3, [pc, #168]	; (80003a4 <MX_GPIO_Init+0xcc>)
 80002fa:	699b      	ldr	r3, [r3, #24]
 80002fc:	f003 0310 	and.w	r3, r3, #16
 8000300:	60fb      	str	r3, [r7, #12]
 8000302:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000304:	4b27      	ldr	r3, [pc, #156]	; (80003a4 <MX_GPIO_Init+0xcc>)
 8000306:	699b      	ldr	r3, [r3, #24]
 8000308:	4a26      	ldr	r2, [pc, #152]	; (80003a4 <MX_GPIO_Init+0xcc>)
 800030a:	f043 0320 	orr.w	r3, r3, #32
 800030e:	6193      	str	r3, [r2, #24]
 8000310:	4b24      	ldr	r3, [pc, #144]	; (80003a4 <MX_GPIO_Init+0xcc>)
 8000312:	699b      	ldr	r3, [r3, #24]
 8000314:	f003 0320 	and.w	r3, r3, #32
 8000318:	60bb      	str	r3, [r7, #8]
 800031a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800031c:	4b21      	ldr	r3, [pc, #132]	; (80003a4 <MX_GPIO_Init+0xcc>)
 800031e:	699b      	ldr	r3, [r3, #24]
 8000320:	4a20      	ldr	r2, [pc, #128]	; (80003a4 <MX_GPIO_Init+0xcc>)
 8000322:	f043 0304 	orr.w	r3, r3, #4
 8000326:	6193      	str	r3, [r2, #24]
 8000328:	4b1e      	ldr	r3, [pc, #120]	; (80003a4 <MX_GPIO_Init+0xcc>)
 800032a:	699b      	ldr	r3, [r3, #24]
 800032c:	f003 0304 	and.w	r3, r3, #4
 8000330:	607b      	str	r3, [r7, #4]
 8000332:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000334:	4b1b      	ldr	r3, [pc, #108]	; (80003a4 <MX_GPIO_Init+0xcc>)
 8000336:	699b      	ldr	r3, [r3, #24]
 8000338:	4a1a      	ldr	r2, [pc, #104]	; (80003a4 <MX_GPIO_Init+0xcc>)
 800033a:	f043 0308 	orr.w	r3, r3, #8
 800033e:	6193      	str	r3, [r2, #24]
 8000340:	4b18      	ldr	r3, [pc, #96]	; (80003a4 <MX_GPIO_Init+0xcc>)
 8000342:	699b      	ldr	r3, [r3, #24]
 8000344:	f003 0308 	and.w	r3, r3, #8
 8000348:	603b      	str	r3, [r7, #0]
 800034a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800034c:	2200      	movs	r2, #0
 800034e:	2120      	movs	r1, #32
 8000350:	4815      	ldr	r0, [pc, #84]	; (80003a8 <MX_GPIO_Init+0xd0>)
 8000352:	f000 fce3 	bl	8000d1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000356:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800035a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800035c:	4b13      	ldr	r3, [pc, #76]	; (80003ac <MX_GPIO_Init+0xd4>)
 800035e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000360:	2300      	movs	r3, #0
 8000362:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000364:	f107 0310 	add.w	r3, r7, #16
 8000368:	4619      	mov	r1, r3
 800036a:	4811      	ldr	r0, [pc, #68]	; (80003b0 <MX_GPIO_Init+0xd8>)
 800036c:	f000 fb52 	bl	8000a14 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000370:	2320      	movs	r3, #32
 8000372:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000374:	2301      	movs	r3, #1
 8000376:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000378:	2300      	movs	r3, #0
 800037a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800037c:	2302      	movs	r3, #2
 800037e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000380:	f107 0310 	add.w	r3, r7, #16
 8000384:	4619      	mov	r1, r3
 8000386:	4808      	ldr	r0, [pc, #32]	; (80003a8 <MX_GPIO_Init+0xd0>)
 8000388:	f000 fb44 	bl	8000a14 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800038c:	2200      	movs	r2, #0
 800038e:	2100      	movs	r1, #0
 8000390:	2028      	movs	r0, #40	; 0x28
 8000392:	f000 fb08 	bl	80009a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000396:	2028      	movs	r0, #40	; 0x28
 8000398:	f000 fb21 	bl	80009de <HAL_NVIC_EnableIRQ>

}
 800039c:	bf00      	nop
 800039e:	3720      	adds	r7, #32
 80003a0:	46bd      	mov	sp, r7
 80003a2:	bd80      	pop	{r7, pc}
 80003a4:	40021000 	.word	0x40021000
 80003a8:	40010800 	.word	0x40010800
 80003ac:	10110000 	.word	0x10110000
 80003b0:	40011000 	.word	0x40011000

080003b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003b4:	b480      	push	{r7}
 80003b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003b8:	b672      	cpsid	i
}
 80003ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003bc:	e7fe      	b.n	80003bc <Error_Handler+0x8>
	...

080003c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003c0:	b480      	push	{r7}
 80003c2:	b085      	sub	sp, #20
 80003c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80003c6:	4b15      	ldr	r3, [pc, #84]	; (800041c <HAL_MspInit+0x5c>)
 80003c8:	699b      	ldr	r3, [r3, #24]
 80003ca:	4a14      	ldr	r2, [pc, #80]	; (800041c <HAL_MspInit+0x5c>)
 80003cc:	f043 0301 	orr.w	r3, r3, #1
 80003d0:	6193      	str	r3, [r2, #24]
 80003d2:	4b12      	ldr	r3, [pc, #72]	; (800041c <HAL_MspInit+0x5c>)
 80003d4:	699b      	ldr	r3, [r3, #24]
 80003d6:	f003 0301 	and.w	r3, r3, #1
 80003da:	60bb      	str	r3, [r7, #8]
 80003dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003de:	4b0f      	ldr	r3, [pc, #60]	; (800041c <HAL_MspInit+0x5c>)
 80003e0:	69db      	ldr	r3, [r3, #28]
 80003e2:	4a0e      	ldr	r2, [pc, #56]	; (800041c <HAL_MspInit+0x5c>)
 80003e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003e8:	61d3      	str	r3, [r2, #28]
 80003ea:	4b0c      	ldr	r3, [pc, #48]	; (800041c <HAL_MspInit+0x5c>)
 80003ec:	69db      	ldr	r3, [r3, #28]
 80003ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80003f2:	607b      	str	r3, [r7, #4]
 80003f4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80003f6:	4b0a      	ldr	r3, [pc, #40]	; (8000420 <HAL_MspInit+0x60>)
 80003f8:	685b      	ldr	r3, [r3, #4]
 80003fa:	60fb      	str	r3, [r7, #12]
 80003fc:	68fb      	ldr	r3, [r7, #12]
 80003fe:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000402:	60fb      	str	r3, [r7, #12]
 8000404:	68fb      	ldr	r3, [r7, #12]
 8000406:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800040a:	60fb      	str	r3, [r7, #12]
 800040c:	4a04      	ldr	r2, [pc, #16]	; (8000420 <HAL_MspInit+0x60>)
 800040e:	68fb      	ldr	r3, [r7, #12]
 8000410:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000412:	bf00      	nop
 8000414:	3714      	adds	r7, #20
 8000416:	46bd      	mov	sp, r7
 8000418:	bc80      	pop	{r7}
 800041a:	4770      	bx	lr
 800041c:	40021000 	.word	0x40021000
 8000420:	40010000 	.word	0x40010000

08000424 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000424:	b580      	push	{r7, lr}
 8000426:	b08a      	sub	sp, #40	; 0x28
 8000428:	af00      	add	r7, sp, #0
 800042a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800042c:	f107 0314 	add.w	r3, r7, #20
 8000430:	2200      	movs	r2, #0
 8000432:	601a      	str	r2, [r3, #0]
 8000434:	605a      	str	r2, [r3, #4]
 8000436:	609a      	str	r2, [r3, #8]
 8000438:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800043a:	687b      	ldr	r3, [r7, #4]
 800043c:	681b      	ldr	r3, [r3, #0]
 800043e:	4a1d      	ldr	r2, [pc, #116]	; (80004b4 <HAL_I2C_MspInit+0x90>)
 8000440:	4293      	cmp	r3, r2
 8000442:	d132      	bne.n	80004aa <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000444:	4b1c      	ldr	r3, [pc, #112]	; (80004b8 <HAL_I2C_MspInit+0x94>)
 8000446:	699b      	ldr	r3, [r3, #24]
 8000448:	4a1b      	ldr	r2, [pc, #108]	; (80004b8 <HAL_I2C_MspInit+0x94>)
 800044a:	f043 0308 	orr.w	r3, r3, #8
 800044e:	6193      	str	r3, [r2, #24]
 8000450:	4b19      	ldr	r3, [pc, #100]	; (80004b8 <HAL_I2C_MspInit+0x94>)
 8000452:	699b      	ldr	r3, [r3, #24]
 8000454:	f003 0308 	and.w	r3, r3, #8
 8000458:	613b      	str	r3, [r7, #16]
 800045a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800045c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000460:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000462:	2312      	movs	r3, #18
 8000464:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000466:	2303      	movs	r3, #3
 8000468:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800046a:	f107 0314 	add.w	r3, r7, #20
 800046e:	4619      	mov	r1, r3
 8000470:	4812      	ldr	r0, [pc, #72]	; (80004bc <HAL_I2C_MspInit+0x98>)
 8000472:	f000 facf 	bl	8000a14 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8000476:	4b12      	ldr	r3, [pc, #72]	; (80004c0 <HAL_I2C_MspInit+0x9c>)
 8000478:	685b      	ldr	r3, [r3, #4]
 800047a:	627b      	str	r3, [r7, #36]	; 0x24
 800047c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800047e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000482:	627b      	str	r3, [r7, #36]	; 0x24
 8000484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000486:	f043 0302 	orr.w	r3, r3, #2
 800048a:	627b      	str	r3, [r7, #36]	; 0x24
 800048c:	4a0c      	ldr	r2, [pc, #48]	; (80004c0 <HAL_I2C_MspInit+0x9c>)
 800048e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000490:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000492:	4b09      	ldr	r3, [pc, #36]	; (80004b8 <HAL_I2C_MspInit+0x94>)
 8000494:	69db      	ldr	r3, [r3, #28]
 8000496:	4a08      	ldr	r2, [pc, #32]	; (80004b8 <HAL_I2C_MspInit+0x94>)
 8000498:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800049c:	61d3      	str	r3, [r2, #28]
 800049e:	4b06      	ldr	r3, [pc, #24]	; (80004b8 <HAL_I2C_MspInit+0x94>)
 80004a0:	69db      	ldr	r3, [r3, #28]
 80004a2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80004a6:	60fb      	str	r3, [r7, #12]
 80004a8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80004aa:	bf00      	nop
 80004ac:	3728      	adds	r7, #40	; 0x28
 80004ae:	46bd      	mov	sp, r7
 80004b0:	bd80      	pop	{r7, pc}
 80004b2:	bf00      	nop
 80004b4:	40005400 	.word	0x40005400
 80004b8:	40021000 	.word	0x40021000
 80004bc:	40010c00 	.word	0x40010c00
 80004c0:	40010000 	.word	0x40010000

080004c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	b088      	sub	sp, #32
 80004c8:	af00      	add	r7, sp, #0
 80004ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004cc:	f107 0310 	add.w	r3, r7, #16
 80004d0:	2200      	movs	r2, #0
 80004d2:	601a      	str	r2, [r3, #0]
 80004d4:	605a      	str	r2, [r3, #4]
 80004d6:	609a      	str	r2, [r3, #8]
 80004d8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	681b      	ldr	r3, [r3, #0]
 80004de:	4a15      	ldr	r2, [pc, #84]	; (8000534 <HAL_UART_MspInit+0x70>)
 80004e0:	4293      	cmp	r3, r2
 80004e2:	d123      	bne.n	800052c <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80004e4:	4b14      	ldr	r3, [pc, #80]	; (8000538 <HAL_UART_MspInit+0x74>)
 80004e6:	69db      	ldr	r3, [r3, #28]
 80004e8:	4a13      	ldr	r2, [pc, #76]	; (8000538 <HAL_UART_MspInit+0x74>)
 80004ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004ee:	61d3      	str	r3, [r2, #28]
 80004f0:	4b11      	ldr	r3, [pc, #68]	; (8000538 <HAL_UART_MspInit+0x74>)
 80004f2:	69db      	ldr	r3, [r3, #28]
 80004f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80004f8:	60fb      	str	r3, [r7, #12]
 80004fa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004fc:	4b0e      	ldr	r3, [pc, #56]	; (8000538 <HAL_UART_MspInit+0x74>)
 80004fe:	699b      	ldr	r3, [r3, #24]
 8000500:	4a0d      	ldr	r2, [pc, #52]	; (8000538 <HAL_UART_MspInit+0x74>)
 8000502:	f043 0304 	orr.w	r3, r3, #4
 8000506:	6193      	str	r3, [r2, #24]
 8000508:	4b0b      	ldr	r3, [pc, #44]	; (8000538 <HAL_UART_MspInit+0x74>)
 800050a:	699b      	ldr	r3, [r3, #24]
 800050c:	f003 0304 	and.w	r3, r3, #4
 8000510:	60bb      	str	r3, [r7, #8]
 8000512:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000514:	230c      	movs	r3, #12
 8000516:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000518:	2302      	movs	r3, #2
 800051a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800051c:	2302      	movs	r3, #2
 800051e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000520:	f107 0310 	add.w	r3, r7, #16
 8000524:	4619      	mov	r1, r3
 8000526:	4805      	ldr	r0, [pc, #20]	; (800053c <HAL_UART_MspInit+0x78>)
 8000528:	f000 fa74 	bl	8000a14 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800052c:	bf00      	nop
 800052e:	3720      	adds	r7, #32
 8000530:	46bd      	mov	sp, r7
 8000532:	bd80      	pop	{r7, pc}
 8000534:	40004400 	.word	0x40004400
 8000538:	40021000 	.word	0x40021000
 800053c:	40010800 	.word	0x40010800

08000540 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000540:	b480      	push	{r7}
 8000542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000544:	e7fe      	b.n	8000544 <NMI_Handler+0x4>

08000546 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000546:	b480      	push	{r7}
 8000548:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800054a:	e7fe      	b.n	800054a <HardFault_Handler+0x4>

0800054c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800054c:	b480      	push	{r7}
 800054e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000550:	e7fe      	b.n	8000550 <MemManage_Handler+0x4>

08000552 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000552:	b480      	push	{r7}
 8000554:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000556:	e7fe      	b.n	8000556 <BusFault_Handler+0x4>

08000558 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000558:	b480      	push	{r7}
 800055a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800055c:	e7fe      	b.n	800055c <UsageFault_Handler+0x4>

0800055e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800055e:	b480      	push	{r7}
 8000560:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000562:	bf00      	nop
 8000564:	46bd      	mov	sp, r7
 8000566:	bc80      	pop	{r7}
 8000568:	4770      	bx	lr

0800056a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800056a:	b480      	push	{r7}
 800056c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800056e:	bf00      	nop
 8000570:	46bd      	mov	sp, r7
 8000572:	bc80      	pop	{r7}
 8000574:	4770      	bx	lr

08000576 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000576:	b480      	push	{r7}
 8000578:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800057a:	bf00      	nop
 800057c:	46bd      	mov	sp, r7
 800057e:	bc80      	pop	{r7}
 8000580:	4770      	bx	lr

08000582 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000582:	b580      	push	{r7, lr}
 8000584:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000586:	f000 f91b 	bl	80007c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800058a:	bf00      	nop
 800058c:	bd80      	pop	{r7, pc}

0800058e <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800058e:	b580      	push	{r7, lr}
 8000590:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000592:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000596:	f000 fbd9 	bl	8000d4c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800059a:	bf00      	nop
 800059c:	bd80      	pop	{r7, pc}

0800059e <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800059e:	b580      	push	{r7, lr}
 80005a0:	b086      	sub	sp, #24
 80005a2:	af00      	add	r7, sp, #0
 80005a4:	60f8      	str	r0, [r7, #12]
 80005a6:	60b9      	str	r1, [r7, #8]
 80005a8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80005aa:	2300      	movs	r3, #0
 80005ac:	617b      	str	r3, [r7, #20]
 80005ae:	e00a      	b.n	80005c6 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80005b0:	f3af 8000 	nop.w
 80005b4:	4601      	mov	r1, r0
 80005b6:	68bb      	ldr	r3, [r7, #8]
 80005b8:	1c5a      	adds	r2, r3, #1
 80005ba:	60ba      	str	r2, [r7, #8]
 80005bc:	b2ca      	uxtb	r2, r1
 80005be:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80005c0:	697b      	ldr	r3, [r7, #20]
 80005c2:	3301      	adds	r3, #1
 80005c4:	617b      	str	r3, [r7, #20]
 80005c6:	697a      	ldr	r2, [r7, #20]
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	429a      	cmp	r2, r3
 80005cc:	dbf0      	blt.n	80005b0 <_read+0x12>
	}

return len;
 80005ce:	687b      	ldr	r3, [r7, #4]
}
 80005d0:	4618      	mov	r0, r3
 80005d2:	3718      	adds	r7, #24
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd80      	pop	{r7, pc}

080005d8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b086      	sub	sp, #24
 80005dc:	af00      	add	r7, sp, #0
 80005de:	60f8      	str	r0, [r7, #12]
 80005e0:	60b9      	str	r1, [r7, #8]
 80005e2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80005e4:	2300      	movs	r3, #0
 80005e6:	617b      	str	r3, [r7, #20]
 80005e8:	e009      	b.n	80005fe <_write+0x26>
	{
		__io_putchar(*ptr++);
 80005ea:	68bb      	ldr	r3, [r7, #8]
 80005ec:	1c5a      	adds	r2, r3, #1
 80005ee:	60ba      	str	r2, [r7, #8]
 80005f0:	781b      	ldrb	r3, [r3, #0]
 80005f2:	4618      	mov	r0, r3
 80005f4:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80005f8:	697b      	ldr	r3, [r7, #20]
 80005fa:	3301      	adds	r3, #1
 80005fc:	617b      	str	r3, [r7, #20]
 80005fe:	697a      	ldr	r2, [r7, #20]
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	429a      	cmp	r2, r3
 8000604:	dbf1      	blt.n	80005ea <_write+0x12>
	}
	return len;
 8000606:	687b      	ldr	r3, [r7, #4]
}
 8000608:	4618      	mov	r0, r3
 800060a:	3718      	adds	r7, #24
 800060c:	46bd      	mov	sp, r7
 800060e:	bd80      	pop	{r7, pc}

08000610 <_close>:

int _close(int file)
{
 8000610:	b480      	push	{r7}
 8000612:	b083      	sub	sp, #12
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
	return -1;
 8000618:	f04f 33ff 	mov.w	r3, #4294967295
}
 800061c:	4618      	mov	r0, r3
 800061e:	370c      	adds	r7, #12
 8000620:	46bd      	mov	sp, r7
 8000622:	bc80      	pop	{r7}
 8000624:	4770      	bx	lr

08000626 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000626:	b480      	push	{r7}
 8000628:	b083      	sub	sp, #12
 800062a:	af00      	add	r7, sp, #0
 800062c:	6078      	str	r0, [r7, #4]
 800062e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000630:	683b      	ldr	r3, [r7, #0]
 8000632:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000636:	605a      	str	r2, [r3, #4]
	return 0;
 8000638:	2300      	movs	r3, #0
}
 800063a:	4618      	mov	r0, r3
 800063c:	370c      	adds	r7, #12
 800063e:	46bd      	mov	sp, r7
 8000640:	bc80      	pop	{r7}
 8000642:	4770      	bx	lr

08000644 <_isatty>:

int _isatty(int file)
{
 8000644:	b480      	push	{r7}
 8000646:	b083      	sub	sp, #12
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]
	return 1;
 800064c:	2301      	movs	r3, #1
}
 800064e:	4618      	mov	r0, r3
 8000650:	370c      	adds	r7, #12
 8000652:	46bd      	mov	sp, r7
 8000654:	bc80      	pop	{r7}
 8000656:	4770      	bx	lr

08000658 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000658:	b480      	push	{r7}
 800065a:	b085      	sub	sp, #20
 800065c:	af00      	add	r7, sp, #0
 800065e:	60f8      	str	r0, [r7, #12]
 8000660:	60b9      	str	r1, [r7, #8]
 8000662:	607a      	str	r2, [r7, #4]
	return 0;
 8000664:	2300      	movs	r3, #0
}
 8000666:	4618      	mov	r0, r3
 8000668:	3714      	adds	r7, #20
 800066a:	46bd      	mov	sp, r7
 800066c:	bc80      	pop	{r7}
 800066e:	4770      	bx	lr

08000670 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b086      	sub	sp, #24
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000678:	4a14      	ldr	r2, [pc, #80]	; (80006cc <_sbrk+0x5c>)
 800067a:	4b15      	ldr	r3, [pc, #84]	; (80006d0 <_sbrk+0x60>)
 800067c:	1ad3      	subs	r3, r2, r3
 800067e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000680:	697b      	ldr	r3, [r7, #20]
 8000682:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000684:	4b13      	ldr	r3, [pc, #76]	; (80006d4 <_sbrk+0x64>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	2b00      	cmp	r3, #0
 800068a:	d102      	bne.n	8000692 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800068c:	4b11      	ldr	r3, [pc, #68]	; (80006d4 <_sbrk+0x64>)
 800068e:	4a12      	ldr	r2, [pc, #72]	; (80006d8 <_sbrk+0x68>)
 8000690:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000692:	4b10      	ldr	r3, [pc, #64]	; (80006d4 <_sbrk+0x64>)
 8000694:	681a      	ldr	r2, [r3, #0]
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	4413      	add	r3, r2
 800069a:	693a      	ldr	r2, [r7, #16]
 800069c:	429a      	cmp	r2, r3
 800069e:	d207      	bcs.n	80006b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80006a0:	f001 fb36 	bl	8001d10 <__errno>
 80006a4:	4603      	mov	r3, r0
 80006a6:	220c      	movs	r2, #12
 80006a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80006aa:	f04f 33ff 	mov.w	r3, #4294967295
 80006ae:	e009      	b.n	80006c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80006b0:	4b08      	ldr	r3, [pc, #32]	; (80006d4 <_sbrk+0x64>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80006b6:	4b07      	ldr	r3, [pc, #28]	; (80006d4 <_sbrk+0x64>)
 80006b8:	681a      	ldr	r2, [r3, #0]
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	4413      	add	r3, r2
 80006be:	4a05      	ldr	r2, [pc, #20]	; (80006d4 <_sbrk+0x64>)
 80006c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80006c2:	68fb      	ldr	r3, [r7, #12]
}
 80006c4:	4618      	mov	r0, r3
 80006c6:	3718      	adds	r7, #24
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bd80      	pop	{r7, pc}
 80006cc:	20005000 	.word	0x20005000
 80006d0:	00000400 	.word	0x00000400
 80006d4:	20000124 	.word	0x20000124
 80006d8:	20000140 	.word	0x20000140

080006dc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006dc:	b480      	push	{r7}
 80006de:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80006e0:	bf00      	nop
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bc80      	pop	{r7}
 80006e6:	4770      	bx	lr

080006e8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006e8:	480c      	ldr	r0, [pc, #48]	; (800071c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80006ea:	490d      	ldr	r1, [pc, #52]	; (8000720 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80006ec:	4a0d      	ldr	r2, [pc, #52]	; (8000724 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80006ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006f0:	e002      	b.n	80006f8 <LoopCopyDataInit>

080006f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006f6:	3304      	adds	r3, #4

080006f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006fc:	d3f9      	bcc.n	80006f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006fe:	4a0a      	ldr	r2, [pc, #40]	; (8000728 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000700:	4c0a      	ldr	r4, [pc, #40]	; (800072c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000702:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000704:	e001      	b.n	800070a <LoopFillZerobss>

08000706 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000706:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000708:	3204      	adds	r2, #4

0800070a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800070a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800070c:	d3fb      	bcc.n	8000706 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800070e:	f7ff ffe5 	bl	80006dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000712:	f001 fb03 	bl	8001d1c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000716:	f7ff fd19 	bl	800014c <main>
  bx lr
 800071a:	4770      	bx	lr
  ldr r0, =_sdata
 800071c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000720:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000724:	08002ec0 	.word	0x08002ec0
  ldr r2, =_sbss
 8000728:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800072c:	2000013c 	.word	0x2000013c

08000730 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000730:	e7fe      	b.n	8000730 <ADC1_2_IRQHandler>
	...

08000734 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000738:	4b08      	ldr	r3, [pc, #32]	; (800075c <HAL_Init+0x28>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	4a07      	ldr	r2, [pc, #28]	; (800075c <HAL_Init+0x28>)
 800073e:	f043 0310 	orr.w	r3, r3, #16
 8000742:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000744:	2003      	movs	r0, #3
 8000746:	f000 f923 	bl	8000990 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800074a:	2000      	movs	r0, #0
 800074c:	f000 f808 	bl	8000760 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000750:	f7ff fe36 	bl	80003c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000754:	2300      	movs	r3, #0
}
 8000756:	4618      	mov	r0, r3
 8000758:	bd80      	pop	{r7, pc}
 800075a:	bf00      	nop
 800075c:	40022000 	.word	0x40022000

08000760 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b082      	sub	sp, #8
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000768:	4b12      	ldr	r3, [pc, #72]	; (80007b4 <HAL_InitTick+0x54>)
 800076a:	681a      	ldr	r2, [r3, #0]
 800076c:	4b12      	ldr	r3, [pc, #72]	; (80007b8 <HAL_InitTick+0x58>)
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	4619      	mov	r1, r3
 8000772:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000776:	fbb3 f3f1 	udiv	r3, r3, r1
 800077a:	fbb2 f3f3 	udiv	r3, r2, r3
 800077e:	4618      	mov	r0, r3
 8000780:	f000 f93b 	bl	80009fa <HAL_SYSTICK_Config>
 8000784:	4603      	mov	r3, r0
 8000786:	2b00      	cmp	r3, #0
 8000788:	d001      	beq.n	800078e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800078a:	2301      	movs	r3, #1
 800078c:	e00e      	b.n	80007ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	2b0f      	cmp	r3, #15
 8000792:	d80a      	bhi.n	80007aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000794:	2200      	movs	r2, #0
 8000796:	6879      	ldr	r1, [r7, #4]
 8000798:	f04f 30ff 	mov.w	r0, #4294967295
 800079c:	f000 f903 	bl	80009a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007a0:	4a06      	ldr	r2, [pc, #24]	; (80007bc <HAL_InitTick+0x5c>)
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80007a6:	2300      	movs	r3, #0
 80007a8:	e000      	b.n	80007ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80007aa:	2301      	movs	r3, #1
}
 80007ac:	4618      	mov	r0, r3
 80007ae:	3708      	adds	r7, #8
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bd80      	pop	{r7, pc}
 80007b4:	20000000 	.word	0x20000000
 80007b8:	20000008 	.word	0x20000008
 80007bc:	20000004 	.word	0x20000004

080007c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007c0:	b480      	push	{r7}
 80007c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007c4:	4b05      	ldr	r3, [pc, #20]	; (80007dc <HAL_IncTick+0x1c>)
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	461a      	mov	r2, r3
 80007ca:	4b05      	ldr	r3, [pc, #20]	; (80007e0 <HAL_IncTick+0x20>)
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	4413      	add	r3, r2
 80007d0:	4a03      	ldr	r2, [pc, #12]	; (80007e0 <HAL_IncTick+0x20>)
 80007d2:	6013      	str	r3, [r2, #0]
}
 80007d4:	bf00      	nop
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bc80      	pop	{r7}
 80007da:	4770      	bx	lr
 80007dc:	20000008 	.word	0x20000008
 80007e0:	20000128 	.word	0x20000128

080007e4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007e4:	b480      	push	{r7}
 80007e6:	af00      	add	r7, sp, #0
  return uwTick;
 80007e8:	4b02      	ldr	r3, [pc, #8]	; (80007f4 <HAL_GetTick+0x10>)
 80007ea:	681b      	ldr	r3, [r3, #0]
}
 80007ec:	4618      	mov	r0, r3
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bc80      	pop	{r7}
 80007f2:	4770      	bx	lr
 80007f4:	20000128 	.word	0x20000128

080007f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007f8:	b480      	push	{r7}
 80007fa:	b085      	sub	sp, #20
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	f003 0307 	and.w	r3, r3, #7
 8000806:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000808:	4b0c      	ldr	r3, [pc, #48]	; (800083c <__NVIC_SetPriorityGrouping+0x44>)
 800080a:	68db      	ldr	r3, [r3, #12]
 800080c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800080e:	68ba      	ldr	r2, [r7, #8]
 8000810:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000814:	4013      	ands	r3, r2
 8000816:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000818:	68fb      	ldr	r3, [r7, #12]
 800081a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800081c:	68bb      	ldr	r3, [r7, #8]
 800081e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000820:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000824:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000828:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800082a:	4a04      	ldr	r2, [pc, #16]	; (800083c <__NVIC_SetPriorityGrouping+0x44>)
 800082c:	68bb      	ldr	r3, [r7, #8]
 800082e:	60d3      	str	r3, [r2, #12]
}
 8000830:	bf00      	nop
 8000832:	3714      	adds	r7, #20
 8000834:	46bd      	mov	sp, r7
 8000836:	bc80      	pop	{r7}
 8000838:	4770      	bx	lr
 800083a:	bf00      	nop
 800083c:	e000ed00 	.word	0xe000ed00

08000840 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000840:	b480      	push	{r7}
 8000842:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000844:	4b04      	ldr	r3, [pc, #16]	; (8000858 <__NVIC_GetPriorityGrouping+0x18>)
 8000846:	68db      	ldr	r3, [r3, #12]
 8000848:	0a1b      	lsrs	r3, r3, #8
 800084a:	f003 0307 	and.w	r3, r3, #7
}
 800084e:	4618      	mov	r0, r3
 8000850:	46bd      	mov	sp, r7
 8000852:	bc80      	pop	{r7}
 8000854:	4770      	bx	lr
 8000856:	bf00      	nop
 8000858:	e000ed00 	.word	0xe000ed00

0800085c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800085c:	b480      	push	{r7}
 800085e:	b083      	sub	sp, #12
 8000860:	af00      	add	r7, sp, #0
 8000862:	4603      	mov	r3, r0
 8000864:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000866:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800086a:	2b00      	cmp	r3, #0
 800086c:	db0b      	blt.n	8000886 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800086e:	79fb      	ldrb	r3, [r7, #7]
 8000870:	f003 021f 	and.w	r2, r3, #31
 8000874:	4906      	ldr	r1, [pc, #24]	; (8000890 <__NVIC_EnableIRQ+0x34>)
 8000876:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800087a:	095b      	lsrs	r3, r3, #5
 800087c:	2001      	movs	r0, #1
 800087e:	fa00 f202 	lsl.w	r2, r0, r2
 8000882:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000886:	bf00      	nop
 8000888:	370c      	adds	r7, #12
 800088a:	46bd      	mov	sp, r7
 800088c:	bc80      	pop	{r7}
 800088e:	4770      	bx	lr
 8000890:	e000e100 	.word	0xe000e100

08000894 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000894:	b480      	push	{r7}
 8000896:	b083      	sub	sp, #12
 8000898:	af00      	add	r7, sp, #0
 800089a:	4603      	mov	r3, r0
 800089c:	6039      	str	r1, [r7, #0]
 800089e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	db0a      	blt.n	80008be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008a8:	683b      	ldr	r3, [r7, #0]
 80008aa:	b2da      	uxtb	r2, r3
 80008ac:	490c      	ldr	r1, [pc, #48]	; (80008e0 <__NVIC_SetPriority+0x4c>)
 80008ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008b2:	0112      	lsls	r2, r2, #4
 80008b4:	b2d2      	uxtb	r2, r2
 80008b6:	440b      	add	r3, r1
 80008b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008bc:	e00a      	b.n	80008d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008be:	683b      	ldr	r3, [r7, #0]
 80008c0:	b2da      	uxtb	r2, r3
 80008c2:	4908      	ldr	r1, [pc, #32]	; (80008e4 <__NVIC_SetPriority+0x50>)
 80008c4:	79fb      	ldrb	r3, [r7, #7]
 80008c6:	f003 030f 	and.w	r3, r3, #15
 80008ca:	3b04      	subs	r3, #4
 80008cc:	0112      	lsls	r2, r2, #4
 80008ce:	b2d2      	uxtb	r2, r2
 80008d0:	440b      	add	r3, r1
 80008d2:	761a      	strb	r2, [r3, #24]
}
 80008d4:	bf00      	nop
 80008d6:	370c      	adds	r7, #12
 80008d8:	46bd      	mov	sp, r7
 80008da:	bc80      	pop	{r7}
 80008dc:	4770      	bx	lr
 80008de:	bf00      	nop
 80008e0:	e000e100 	.word	0xe000e100
 80008e4:	e000ed00 	.word	0xe000ed00

080008e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008e8:	b480      	push	{r7}
 80008ea:	b089      	sub	sp, #36	; 0x24
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	60f8      	str	r0, [r7, #12]
 80008f0:	60b9      	str	r1, [r7, #8]
 80008f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008f4:	68fb      	ldr	r3, [r7, #12]
 80008f6:	f003 0307 	and.w	r3, r3, #7
 80008fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008fc:	69fb      	ldr	r3, [r7, #28]
 80008fe:	f1c3 0307 	rsb	r3, r3, #7
 8000902:	2b04      	cmp	r3, #4
 8000904:	bf28      	it	cs
 8000906:	2304      	movcs	r3, #4
 8000908:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800090a:	69fb      	ldr	r3, [r7, #28]
 800090c:	3304      	adds	r3, #4
 800090e:	2b06      	cmp	r3, #6
 8000910:	d902      	bls.n	8000918 <NVIC_EncodePriority+0x30>
 8000912:	69fb      	ldr	r3, [r7, #28]
 8000914:	3b03      	subs	r3, #3
 8000916:	e000      	b.n	800091a <NVIC_EncodePriority+0x32>
 8000918:	2300      	movs	r3, #0
 800091a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800091c:	f04f 32ff 	mov.w	r2, #4294967295
 8000920:	69bb      	ldr	r3, [r7, #24]
 8000922:	fa02 f303 	lsl.w	r3, r2, r3
 8000926:	43da      	mvns	r2, r3
 8000928:	68bb      	ldr	r3, [r7, #8]
 800092a:	401a      	ands	r2, r3
 800092c:	697b      	ldr	r3, [r7, #20]
 800092e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000930:	f04f 31ff 	mov.w	r1, #4294967295
 8000934:	697b      	ldr	r3, [r7, #20]
 8000936:	fa01 f303 	lsl.w	r3, r1, r3
 800093a:	43d9      	mvns	r1, r3
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000940:	4313      	orrs	r3, r2
         );
}
 8000942:	4618      	mov	r0, r3
 8000944:	3724      	adds	r7, #36	; 0x24
 8000946:	46bd      	mov	sp, r7
 8000948:	bc80      	pop	{r7}
 800094a:	4770      	bx	lr

0800094c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	3b01      	subs	r3, #1
 8000958:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800095c:	d301      	bcc.n	8000962 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800095e:	2301      	movs	r3, #1
 8000960:	e00f      	b.n	8000982 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000962:	4a0a      	ldr	r2, [pc, #40]	; (800098c <SysTick_Config+0x40>)
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	3b01      	subs	r3, #1
 8000968:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800096a:	210f      	movs	r1, #15
 800096c:	f04f 30ff 	mov.w	r0, #4294967295
 8000970:	f7ff ff90 	bl	8000894 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000974:	4b05      	ldr	r3, [pc, #20]	; (800098c <SysTick_Config+0x40>)
 8000976:	2200      	movs	r2, #0
 8000978:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800097a:	4b04      	ldr	r3, [pc, #16]	; (800098c <SysTick_Config+0x40>)
 800097c:	2207      	movs	r2, #7
 800097e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000980:	2300      	movs	r3, #0
}
 8000982:	4618      	mov	r0, r3
 8000984:	3708      	adds	r7, #8
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	e000e010 	.word	0xe000e010

08000990 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b082      	sub	sp, #8
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000998:	6878      	ldr	r0, [r7, #4]
 800099a:	f7ff ff2d 	bl	80007f8 <__NVIC_SetPriorityGrouping>
}
 800099e:	bf00      	nop
 80009a0:	3708      	adds	r7, #8
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}

080009a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80009a6:	b580      	push	{r7, lr}
 80009a8:	b086      	sub	sp, #24
 80009aa:	af00      	add	r7, sp, #0
 80009ac:	4603      	mov	r3, r0
 80009ae:	60b9      	str	r1, [r7, #8]
 80009b0:	607a      	str	r2, [r7, #4]
 80009b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80009b4:	2300      	movs	r3, #0
 80009b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80009b8:	f7ff ff42 	bl	8000840 <__NVIC_GetPriorityGrouping>
 80009bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009be:	687a      	ldr	r2, [r7, #4]
 80009c0:	68b9      	ldr	r1, [r7, #8]
 80009c2:	6978      	ldr	r0, [r7, #20]
 80009c4:	f7ff ff90 	bl	80008e8 <NVIC_EncodePriority>
 80009c8:	4602      	mov	r2, r0
 80009ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009ce:	4611      	mov	r1, r2
 80009d0:	4618      	mov	r0, r3
 80009d2:	f7ff ff5f 	bl	8000894 <__NVIC_SetPriority>
}
 80009d6:	bf00      	nop
 80009d8:	3718      	adds	r7, #24
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}

080009de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009de:	b580      	push	{r7, lr}
 80009e0:	b082      	sub	sp, #8
 80009e2:	af00      	add	r7, sp, #0
 80009e4:	4603      	mov	r3, r0
 80009e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80009e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009ec:	4618      	mov	r0, r3
 80009ee:	f7ff ff35 	bl	800085c <__NVIC_EnableIRQ>
}
 80009f2:	bf00      	nop
 80009f4:	3708      	adds	r7, #8
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}

080009fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009fa:	b580      	push	{r7, lr}
 80009fc:	b082      	sub	sp, #8
 80009fe:	af00      	add	r7, sp, #0
 8000a00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a02:	6878      	ldr	r0, [r7, #4]
 8000a04:	f7ff ffa2 	bl	800094c <SysTick_Config>
 8000a08:	4603      	mov	r3, r0
}
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	3708      	adds	r7, #8
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd80      	pop	{r7, pc}
	...

08000a14 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a14:	b480      	push	{r7}
 8000a16:	b08b      	sub	sp, #44	; 0x2c
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
 8000a1c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000a22:	2300      	movs	r3, #0
 8000a24:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a26:	e169      	b.n	8000cfc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000a28:	2201      	movs	r2, #1
 8000a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a30:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a32:	683b      	ldr	r3, [r7, #0]
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	69fa      	ldr	r2, [r7, #28]
 8000a38:	4013      	ands	r3, r2
 8000a3a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000a3c:	69ba      	ldr	r2, [r7, #24]
 8000a3e:	69fb      	ldr	r3, [r7, #28]
 8000a40:	429a      	cmp	r2, r3
 8000a42:	f040 8158 	bne.w	8000cf6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000a46:	683b      	ldr	r3, [r7, #0]
 8000a48:	685b      	ldr	r3, [r3, #4]
 8000a4a:	4a9a      	ldr	r2, [pc, #616]	; (8000cb4 <HAL_GPIO_Init+0x2a0>)
 8000a4c:	4293      	cmp	r3, r2
 8000a4e:	d05e      	beq.n	8000b0e <HAL_GPIO_Init+0xfa>
 8000a50:	4a98      	ldr	r2, [pc, #608]	; (8000cb4 <HAL_GPIO_Init+0x2a0>)
 8000a52:	4293      	cmp	r3, r2
 8000a54:	d875      	bhi.n	8000b42 <HAL_GPIO_Init+0x12e>
 8000a56:	4a98      	ldr	r2, [pc, #608]	; (8000cb8 <HAL_GPIO_Init+0x2a4>)
 8000a58:	4293      	cmp	r3, r2
 8000a5a:	d058      	beq.n	8000b0e <HAL_GPIO_Init+0xfa>
 8000a5c:	4a96      	ldr	r2, [pc, #600]	; (8000cb8 <HAL_GPIO_Init+0x2a4>)
 8000a5e:	4293      	cmp	r3, r2
 8000a60:	d86f      	bhi.n	8000b42 <HAL_GPIO_Init+0x12e>
 8000a62:	4a96      	ldr	r2, [pc, #600]	; (8000cbc <HAL_GPIO_Init+0x2a8>)
 8000a64:	4293      	cmp	r3, r2
 8000a66:	d052      	beq.n	8000b0e <HAL_GPIO_Init+0xfa>
 8000a68:	4a94      	ldr	r2, [pc, #592]	; (8000cbc <HAL_GPIO_Init+0x2a8>)
 8000a6a:	4293      	cmp	r3, r2
 8000a6c:	d869      	bhi.n	8000b42 <HAL_GPIO_Init+0x12e>
 8000a6e:	4a94      	ldr	r2, [pc, #592]	; (8000cc0 <HAL_GPIO_Init+0x2ac>)
 8000a70:	4293      	cmp	r3, r2
 8000a72:	d04c      	beq.n	8000b0e <HAL_GPIO_Init+0xfa>
 8000a74:	4a92      	ldr	r2, [pc, #584]	; (8000cc0 <HAL_GPIO_Init+0x2ac>)
 8000a76:	4293      	cmp	r3, r2
 8000a78:	d863      	bhi.n	8000b42 <HAL_GPIO_Init+0x12e>
 8000a7a:	4a92      	ldr	r2, [pc, #584]	; (8000cc4 <HAL_GPIO_Init+0x2b0>)
 8000a7c:	4293      	cmp	r3, r2
 8000a7e:	d046      	beq.n	8000b0e <HAL_GPIO_Init+0xfa>
 8000a80:	4a90      	ldr	r2, [pc, #576]	; (8000cc4 <HAL_GPIO_Init+0x2b0>)
 8000a82:	4293      	cmp	r3, r2
 8000a84:	d85d      	bhi.n	8000b42 <HAL_GPIO_Init+0x12e>
 8000a86:	2b12      	cmp	r3, #18
 8000a88:	d82a      	bhi.n	8000ae0 <HAL_GPIO_Init+0xcc>
 8000a8a:	2b12      	cmp	r3, #18
 8000a8c:	d859      	bhi.n	8000b42 <HAL_GPIO_Init+0x12e>
 8000a8e:	a201      	add	r2, pc, #4	; (adr r2, 8000a94 <HAL_GPIO_Init+0x80>)
 8000a90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a94:	08000b0f 	.word	0x08000b0f
 8000a98:	08000ae9 	.word	0x08000ae9
 8000a9c:	08000afb 	.word	0x08000afb
 8000aa0:	08000b3d 	.word	0x08000b3d
 8000aa4:	08000b43 	.word	0x08000b43
 8000aa8:	08000b43 	.word	0x08000b43
 8000aac:	08000b43 	.word	0x08000b43
 8000ab0:	08000b43 	.word	0x08000b43
 8000ab4:	08000b43 	.word	0x08000b43
 8000ab8:	08000b43 	.word	0x08000b43
 8000abc:	08000b43 	.word	0x08000b43
 8000ac0:	08000b43 	.word	0x08000b43
 8000ac4:	08000b43 	.word	0x08000b43
 8000ac8:	08000b43 	.word	0x08000b43
 8000acc:	08000b43 	.word	0x08000b43
 8000ad0:	08000b43 	.word	0x08000b43
 8000ad4:	08000b43 	.word	0x08000b43
 8000ad8:	08000af1 	.word	0x08000af1
 8000adc:	08000b05 	.word	0x08000b05
 8000ae0:	4a79      	ldr	r2, [pc, #484]	; (8000cc8 <HAL_GPIO_Init+0x2b4>)
 8000ae2:	4293      	cmp	r3, r2
 8000ae4:	d013      	beq.n	8000b0e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000ae6:	e02c      	b.n	8000b42 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000ae8:	683b      	ldr	r3, [r7, #0]
 8000aea:	68db      	ldr	r3, [r3, #12]
 8000aec:	623b      	str	r3, [r7, #32]
          break;
 8000aee:	e029      	b.n	8000b44 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000af0:	683b      	ldr	r3, [r7, #0]
 8000af2:	68db      	ldr	r3, [r3, #12]
 8000af4:	3304      	adds	r3, #4
 8000af6:	623b      	str	r3, [r7, #32]
          break;
 8000af8:	e024      	b.n	8000b44 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000afa:	683b      	ldr	r3, [r7, #0]
 8000afc:	68db      	ldr	r3, [r3, #12]
 8000afe:	3308      	adds	r3, #8
 8000b00:	623b      	str	r3, [r7, #32]
          break;
 8000b02:	e01f      	b.n	8000b44 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000b04:	683b      	ldr	r3, [r7, #0]
 8000b06:	68db      	ldr	r3, [r3, #12]
 8000b08:	330c      	adds	r3, #12
 8000b0a:	623b      	str	r3, [r7, #32]
          break;
 8000b0c:	e01a      	b.n	8000b44 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000b0e:	683b      	ldr	r3, [r7, #0]
 8000b10:	689b      	ldr	r3, [r3, #8]
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d102      	bne.n	8000b1c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000b16:	2304      	movs	r3, #4
 8000b18:	623b      	str	r3, [r7, #32]
          break;
 8000b1a:	e013      	b.n	8000b44 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000b1c:	683b      	ldr	r3, [r7, #0]
 8000b1e:	689b      	ldr	r3, [r3, #8]
 8000b20:	2b01      	cmp	r3, #1
 8000b22:	d105      	bne.n	8000b30 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b24:	2308      	movs	r3, #8
 8000b26:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	69fa      	ldr	r2, [r7, #28]
 8000b2c:	611a      	str	r2, [r3, #16]
          break;
 8000b2e:	e009      	b.n	8000b44 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b30:	2308      	movs	r3, #8
 8000b32:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	69fa      	ldr	r2, [r7, #28]
 8000b38:	615a      	str	r2, [r3, #20]
          break;
 8000b3a:	e003      	b.n	8000b44 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	623b      	str	r3, [r7, #32]
          break;
 8000b40:	e000      	b.n	8000b44 <HAL_GPIO_Init+0x130>
          break;
 8000b42:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000b44:	69bb      	ldr	r3, [r7, #24]
 8000b46:	2bff      	cmp	r3, #255	; 0xff
 8000b48:	d801      	bhi.n	8000b4e <HAL_GPIO_Init+0x13a>
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	e001      	b.n	8000b52 <HAL_GPIO_Init+0x13e>
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	3304      	adds	r3, #4
 8000b52:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000b54:	69bb      	ldr	r3, [r7, #24]
 8000b56:	2bff      	cmp	r3, #255	; 0xff
 8000b58:	d802      	bhi.n	8000b60 <HAL_GPIO_Init+0x14c>
 8000b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b5c:	009b      	lsls	r3, r3, #2
 8000b5e:	e002      	b.n	8000b66 <HAL_GPIO_Init+0x152>
 8000b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b62:	3b08      	subs	r3, #8
 8000b64:	009b      	lsls	r3, r3, #2
 8000b66:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000b68:	697b      	ldr	r3, [r7, #20]
 8000b6a:	681a      	ldr	r2, [r3, #0]
 8000b6c:	210f      	movs	r1, #15
 8000b6e:	693b      	ldr	r3, [r7, #16]
 8000b70:	fa01 f303 	lsl.w	r3, r1, r3
 8000b74:	43db      	mvns	r3, r3
 8000b76:	401a      	ands	r2, r3
 8000b78:	6a39      	ldr	r1, [r7, #32]
 8000b7a:	693b      	ldr	r3, [r7, #16]
 8000b7c:	fa01 f303 	lsl.w	r3, r1, r3
 8000b80:	431a      	orrs	r2, r3
 8000b82:	697b      	ldr	r3, [r7, #20]
 8000b84:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b86:	683b      	ldr	r3, [r7, #0]
 8000b88:	685b      	ldr	r3, [r3, #4]
 8000b8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	f000 80b1 	beq.w	8000cf6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000b94:	4b4d      	ldr	r3, [pc, #308]	; (8000ccc <HAL_GPIO_Init+0x2b8>)
 8000b96:	699b      	ldr	r3, [r3, #24]
 8000b98:	4a4c      	ldr	r2, [pc, #304]	; (8000ccc <HAL_GPIO_Init+0x2b8>)
 8000b9a:	f043 0301 	orr.w	r3, r3, #1
 8000b9e:	6193      	str	r3, [r2, #24]
 8000ba0:	4b4a      	ldr	r3, [pc, #296]	; (8000ccc <HAL_GPIO_Init+0x2b8>)
 8000ba2:	699b      	ldr	r3, [r3, #24]
 8000ba4:	f003 0301 	and.w	r3, r3, #1
 8000ba8:	60bb      	str	r3, [r7, #8]
 8000baa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000bac:	4a48      	ldr	r2, [pc, #288]	; (8000cd0 <HAL_GPIO_Init+0x2bc>)
 8000bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bb0:	089b      	lsrs	r3, r3, #2
 8000bb2:	3302      	adds	r3, #2
 8000bb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bb8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bbc:	f003 0303 	and.w	r3, r3, #3
 8000bc0:	009b      	lsls	r3, r3, #2
 8000bc2:	220f      	movs	r2, #15
 8000bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8000bc8:	43db      	mvns	r3, r3
 8000bca:	68fa      	ldr	r2, [r7, #12]
 8000bcc:	4013      	ands	r3, r2
 8000bce:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	4a40      	ldr	r2, [pc, #256]	; (8000cd4 <HAL_GPIO_Init+0x2c0>)
 8000bd4:	4293      	cmp	r3, r2
 8000bd6:	d013      	beq.n	8000c00 <HAL_GPIO_Init+0x1ec>
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	4a3f      	ldr	r2, [pc, #252]	; (8000cd8 <HAL_GPIO_Init+0x2c4>)
 8000bdc:	4293      	cmp	r3, r2
 8000bde:	d00d      	beq.n	8000bfc <HAL_GPIO_Init+0x1e8>
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	4a3e      	ldr	r2, [pc, #248]	; (8000cdc <HAL_GPIO_Init+0x2c8>)
 8000be4:	4293      	cmp	r3, r2
 8000be6:	d007      	beq.n	8000bf8 <HAL_GPIO_Init+0x1e4>
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	4a3d      	ldr	r2, [pc, #244]	; (8000ce0 <HAL_GPIO_Init+0x2cc>)
 8000bec:	4293      	cmp	r3, r2
 8000bee:	d101      	bne.n	8000bf4 <HAL_GPIO_Init+0x1e0>
 8000bf0:	2303      	movs	r3, #3
 8000bf2:	e006      	b.n	8000c02 <HAL_GPIO_Init+0x1ee>
 8000bf4:	2304      	movs	r3, #4
 8000bf6:	e004      	b.n	8000c02 <HAL_GPIO_Init+0x1ee>
 8000bf8:	2302      	movs	r3, #2
 8000bfa:	e002      	b.n	8000c02 <HAL_GPIO_Init+0x1ee>
 8000bfc:	2301      	movs	r3, #1
 8000bfe:	e000      	b.n	8000c02 <HAL_GPIO_Init+0x1ee>
 8000c00:	2300      	movs	r3, #0
 8000c02:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000c04:	f002 0203 	and.w	r2, r2, #3
 8000c08:	0092      	lsls	r2, r2, #2
 8000c0a:	4093      	lsls	r3, r2
 8000c0c:	68fa      	ldr	r2, [r7, #12]
 8000c0e:	4313      	orrs	r3, r2
 8000c10:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000c12:	492f      	ldr	r1, [pc, #188]	; (8000cd0 <HAL_GPIO_Init+0x2bc>)
 8000c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c16:	089b      	lsrs	r3, r3, #2
 8000c18:	3302      	adds	r3, #2
 8000c1a:	68fa      	ldr	r2, [r7, #12]
 8000c1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c20:	683b      	ldr	r3, [r7, #0]
 8000c22:	685b      	ldr	r3, [r3, #4]
 8000c24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d006      	beq.n	8000c3a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000c2c:	4b2d      	ldr	r3, [pc, #180]	; (8000ce4 <HAL_GPIO_Init+0x2d0>)
 8000c2e:	681a      	ldr	r2, [r3, #0]
 8000c30:	492c      	ldr	r1, [pc, #176]	; (8000ce4 <HAL_GPIO_Init+0x2d0>)
 8000c32:	69bb      	ldr	r3, [r7, #24]
 8000c34:	4313      	orrs	r3, r2
 8000c36:	600b      	str	r3, [r1, #0]
 8000c38:	e006      	b.n	8000c48 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000c3a:	4b2a      	ldr	r3, [pc, #168]	; (8000ce4 <HAL_GPIO_Init+0x2d0>)
 8000c3c:	681a      	ldr	r2, [r3, #0]
 8000c3e:	69bb      	ldr	r3, [r7, #24]
 8000c40:	43db      	mvns	r3, r3
 8000c42:	4928      	ldr	r1, [pc, #160]	; (8000ce4 <HAL_GPIO_Init+0x2d0>)
 8000c44:	4013      	ands	r3, r2
 8000c46:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c48:	683b      	ldr	r3, [r7, #0]
 8000c4a:	685b      	ldr	r3, [r3, #4]
 8000c4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d006      	beq.n	8000c62 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000c54:	4b23      	ldr	r3, [pc, #140]	; (8000ce4 <HAL_GPIO_Init+0x2d0>)
 8000c56:	685a      	ldr	r2, [r3, #4]
 8000c58:	4922      	ldr	r1, [pc, #136]	; (8000ce4 <HAL_GPIO_Init+0x2d0>)
 8000c5a:	69bb      	ldr	r3, [r7, #24]
 8000c5c:	4313      	orrs	r3, r2
 8000c5e:	604b      	str	r3, [r1, #4]
 8000c60:	e006      	b.n	8000c70 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000c62:	4b20      	ldr	r3, [pc, #128]	; (8000ce4 <HAL_GPIO_Init+0x2d0>)
 8000c64:	685a      	ldr	r2, [r3, #4]
 8000c66:	69bb      	ldr	r3, [r7, #24]
 8000c68:	43db      	mvns	r3, r3
 8000c6a:	491e      	ldr	r1, [pc, #120]	; (8000ce4 <HAL_GPIO_Init+0x2d0>)
 8000c6c:	4013      	ands	r3, r2
 8000c6e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c70:	683b      	ldr	r3, [r7, #0]
 8000c72:	685b      	ldr	r3, [r3, #4]
 8000c74:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d006      	beq.n	8000c8a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000c7c:	4b19      	ldr	r3, [pc, #100]	; (8000ce4 <HAL_GPIO_Init+0x2d0>)
 8000c7e:	689a      	ldr	r2, [r3, #8]
 8000c80:	4918      	ldr	r1, [pc, #96]	; (8000ce4 <HAL_GPIO_Init+0x2d0>)
 8000c82:	69bb      	ldr	r3, [r7, #24]
 8000c84:	4313      	orrs	r3, r2
 8000c86:	608b      	str	r3, [r1, #8]
 8000c88:	e006      	b.n	8000c98 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000c8a:	4b16      	ldr	r3, [pc, #88]	; (8000ce4 <HAL_GPIO_Init+0x2d0>)
 8000c8c:	689a      	ldr	r2, [r3, #8]
 8000c8e:	69bb      	ldr	r3, [r7, #24]
 8000c90:	43db      	mvns	r3, r3
 8000c92:	4914      	ldr	r1, [pc, #80]	; (8000ce4 <HAL_GPIO_Init+0x2d0>)
 8000c94:	4013      	ands	r3, r2
 8000c96:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	685b      	ldr	r3, [r3, #4]
 8000c9c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d021      	beq.n	8000ce8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000ca4:	4b0f      	ldr	r3, [pc, #60]	; (8000ce4 <HAL_GPIO_Init+0x2d0>)
 8000ca6:	68da      	ldr	r2, [r3, #12]
 8000ca8:	490e      	ldr	r1, [pc, #56]	; (8000ce4 <HAL_GPIO_Init+0x2d0>)
 8000caa:	69bb      	ldr	r3, [r7, #24]
 8000cac:	4313      	orrs	r3, r2
 8000cae:	60cb      	str	r3, [r1, #12]
 8000cb0:	e021      	b.n	8000cf6 <HAL_GPIO_Init+0x2e2>
 8000cb2:	bf00      	nop
 8000cb4:	10320000 	.word	0x10320000
 8000cb8:	10310000 	.word	0x10310000
 8000cbc:	10220000 	.word	0x10220000
 8000cc0:	10210000 	.word	0x10210000
 8000cc4:	10120000 	.word	0x10120000
 8000cc8:	10110000 	.word	0x10110000
 8000ccc:	40021000 	.word	0x40021000
 8000cd0:	40010000 	.word	0x40010000
 8000cd4:	40010800 	.word	0x40010800
 8000cd8:	40010c00 	.word	0x40010c00
 8000cdc:	40011000 	.word	0x40011000
 8000ce0:	40011400 	.word	0x40011400
 8000ce4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000ce8:	4b0b      	ldr	r3, [pc, #44]	; (8000d18 <HAL_GPIO_Init+0x304>)
 8000cea:	68da      	ldr	r2, [r3, #12]
 8000cec:	69bb      	ldr	r3, [r7, #24]
 8000cee:	43db      	mvns	r3, r3
 8000cf0:	4909      	ldr	r1, [pc, #36]	; (8000d18 <HAL_GPIO_Init+0x304>)
 8000cf2:	4013      	ands	r3, r2
 8000cf4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cf8:	3301      	adds	r3, #1
 8000cfa:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cfc:	683b      	ldr	r3, [r7, #0]
 8000cfe:	681a      	ldr	r2, [r3, #0]
 8000d00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d02:	fa22 f303 	lsr.w	r3, r2, r3
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	f47f ae8e 	bne.w	8000a28 <HAL_GPIO_Init+0x14>
  }
}
 8000d0c:	bf00      	nop
 8000d0e:	bf00      	nop
 8000d10:	372c      	adds	r7, #44	; 0x2c
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bc80      	pop	{r7}
 8000d16:	4770      	bx	lr
 8000d18:	40010400 	.word	0x40010400

08000d1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	b083      	sub	sp, #12
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
 8000d24:	460b      	mov	r3, r1
 8000d26:	807b      	strh	r3, [r7, #2]
 8000d28:	4613      	mov	r3, r2
 8000d2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000d2c:	787b      	ldrb	r3, [r7, #1]
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d003      	beq.n	8000d3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000d32:	887a      	ldrh	r2, [r7, #2]
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000d38:	e003      	b.n	8000d42 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000d3a:	887b      	ldrh	r3, [r7, #2]
 8000d3c:	041a      	lsls	r2, r3, #16
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	611a      	str	r2, [r3, #16]
}
 8000d42:	bf00      	nop
 8000d44:	370c      	adds	r7, #12
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bc80      	pop	{r7}
 8000d4a:	4770      	bx	lr

08000d4c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b082      	sub	sp, #8
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	4603      	mov	r3, r0
 8000d54:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000d56:	4b08      	ldr	r3, [pc, #32]	; (8000d78 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000d58:	695a      	ldr	r2, [r3, #20]
 8000d5a:	88fb      	ldrh	r3, [r7, #6]
 8000d5c:	4013      	ands	r3, r2
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d006      	beq.n	8000d70 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000d62:	4a05      	ldr	r2, [pc, #20]	; (8000d78 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000d64:	88fb      	ldrh	r3, [r7, #6]
 8000d66:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000d68:	88fb      	ldrh	r3, [r7, #6]
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f000 f806 	bl	8000d7c <HAL_GPIO_EXTI_Callback>
  }
}
 8000d70:	bf00      	nop
 8000d72:	3708      	adds	r7, #8
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	40010400 	.word	0x40010400

08000d7c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	b083      	sub	sp, #12
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	4603      	mov	r3, r0
 8000d84:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8000d86:	bf00      	nop
 8000d88:	370c      	adds	r7, #12
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bc80      	pop	{r7}
 8000d8e:	4770      	bx	lr

08000d90 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b084      	sub	sp, #16
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d101      	bne.n	8000da2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000d9e:	2301      	movs	r3, #1
 8000da0:	e12b      	b.n	8000ffa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000da8:	b2db      	uxtb	r3, r3
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d106      	bne.n	8000dbc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	2200      	movs	r2, #0
 8000db2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8000db6:	6878      	ldr	r0, [r7, #4]
 8000db8:	f7ff fb34 	bl	8000424 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	2224      	movs	r2, #36	; 0x24
 8000dc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	681a      	ldr	r2, [r3, #0]
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	f022 0201 	bic.w	r2, r2, #1
 8000dd2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	681a      	ldr	r2, [r3, #0]
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000de2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	681a      	ldr	r2, [r3, #0]
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000df2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000df4:	f000 fe6a 	bl	8001acc <HAL_RCC_GetPCLK1Freq>
 8000df8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	685b      	ldr	r3, [r3, #4]
 8000dfe:	4a81      	ldr	r2, [pc, #516]	; (8001004 <HAL_I2C_Init+0x274>)
 8000e00:	4293      	cmp	r3, r2
 8000e02:	d807      	bhi.n	8000e14 <HAL_I2C_Init+0x84>
 8000e04:	68fb      	ldr	r3, [r7, #12]
 8000e06:	4a80      	ldr	r2, [pc, #512]	; (8001008 <HAL_I2C_Init+0x278>)
 8000e08:	4293      	cmp	r3, r2
 8000e0a:	bf94      	ite	ls
 8000e0c:	2301      	movls	r3, #1
 8000e0e:	2300      	movhi	r3, #0
 8000e10:	b2db      	uxtb	r3, r3
 8000e12:	e006      	b.n	8000e22 <HAL_I2C_Init+0x92>
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	4a7d      	ldr	r2, [pc, #500]	; (800100c <HAL_I2C_Init+0x27c>)
 8000e18:	4293      	cmp	r3, r2
 8000e1a:	bf94      	ite	ls
 8000e1c:	2301      	movls	r3, #1
 8000e1e:	2300      	movhi	r3, #0
 8000e20:	b2db      	uxtb	r3, r3
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d001      	beq.n	8000e2a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8000e26:	2301      	movs	r3, #1
 8000e28:	e0e7      	b.n	8000ffa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8000e2a:	68fb      	ldr	r3, [r7, #12]
 8000e2c:	4a78      	ldr	r2, [pc, #480]	; (8001010 <HAL_I2C_Init+0x280>)
 8000e2e:	fba2 2303 	umull	r2, r3, r2, r3
 8000e32:	0c9b      	lsrs	r3, r3, #18
 8000e34:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	685b      	ldr	r3, [r3, #4]
 8000e3c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	68ba      	ldr	r2, [r7, #8]
 8000e46:	430a      	orrs	r2, r1
 8000e48:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	6a1b      	ldr	r3, [r3, #32]
 8000e50:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	685b      	ldr	r3, [r3, #4]
 8000e58:	4a6a      	ldr	r2, [pc, #424]	; (8001004 <HAL_I2C_Init+0x274>)
 8000e5a:	4293      	cmp	r3, r2
 8000e5c:	d802      	bhi.n	8000e64 <HAL_I2C_Init+0xd4>
 8000e5e:	68bb      	ldr	r3, [r7, #8]
 8000e60:	3301      	adds	r3, #1
 8000e62:	e009      	b.n	8000e78 <HAL_I2C_Init+0xe8>
 8000e64:	68bb      	ldr	r3, [r7, #8]
 8000e66:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000e6a:	fb02 f303 	mul.w	r3, r2, r3
 8000e6e:	4a69      	ldr	r2, [pc, #420]	; (8001014 <HAL_I2C_Init+0x284>)
 8000e70:	fba2 2303 	umull	r2, r3, r2, r3
 8000e74:	099b      	lsrs	r3, r3, #6
 8000e76:	3301      	adds	r3, #1
 8000e78:	687a      	ldr	r2, [r7, #4]
 8000e7a:	6812      	ldr	r2, [r2, #0]
 8000e7c:	430b      	orrs	r3, r1
 8000e7e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	69db      	ldr	r3, [r3, #28]
 8000e86:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8000e8a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	685b      	ldr	r3, [r3, #4]
 8000e92:	495c      	ldr	r1, [pc, #368]	; (8001004 <HAL_I2C_Init+0x274>)
 8000e94:	428b      	cmp	r3, r1
 8000e96:	d819      	bhi.n	8000ecc <HAL_I2C_Init+0x13c>
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	1e59      	subs	r1, r3, #1
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	685b      	ldr	r3, [r3, #4]
 8000ea0:	005b      	lsls	r3, r3, #1
 8000ea2:	fbb1 f3f3 	udiv	r3, r1, r3
 8000ea6:	1c59      	adds	r1, r3, #1
 8000ea8:	f640 73fc 	movw	r3, #4092	; 0xffc
 8000eac:	400b      	ands	r3, r1
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d00a      	beq.n	8000ec8 <HAL_I2C_Init+0x138>
 8000eb2:	68fb      	ldr	r3, [r7, #12]
 8000eb4:	1e59      	subs	r1, r3, #1
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	685b      	ldr	r3, [r3, #4]
 8000eba:	005b      	lsls	r3, r3, #1
 8000ebc:	fbb1 f3f3 	udiv	r3, r1, r3
 8000ec0:	3301      	adds	r3, #1
 8000ec2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000ec6:	e051      	b.n	8000f6c <HAL_I2C_Init+0x1dc>
 8000ec8:	2304      	movs	r3, #4
 8000eca:	e04f      	b.n	8000f6c <HAL_I2C_Init+0x1dc>
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	689b      	ldr	r3, [r3, #8]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d111      	bne.n	8000ef8 <HAL_I2C_Init+0x168>
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	1e58      	subs	r0, r3, #1
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	6859      	ldr	r1, [r3, #4]
 8000edc:	460b      	mov	r3, r1
 8000ede:	005b      	lsls	r3, r3, #1
 8000ee0:	440b      	add	r3, r1
 8000ee2:	fbb0 f3f3 	udiv	r3, r0, r3
 8000ee6:	3301      	adds	r3, #1
 8000ee8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	bf0c      	ite	eq
 8000ef0:	2301      	moveq	r3, #1
 8000ef2:	2300      	movne	r3, #0
 8000ef4:	b2db      	uxtb	r3, r3
 8000ef6:	e012      	b.n	8000f1e <HAL_I2C_Init+0x18e>
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	1e58      	subs	r0, r3, #1
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	6859      	ldr	r1, [r3, #4]
 8000f00:	460b      	mov	r3, r1
 8000f02:	009b      	lsls	r3, r3, #2
 8000f04:	440b      	add	r3, r1
 8000f06:	0099      	lsls	r1, r3, #2
 8000f08:	440b      	add	r3, r1
 8000f0a:	fbb0 f3f3 	udiv	r3, r0, r3
 8000f0e:	3301      	adds	r3, #1
 8000f10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	bf0c      	ite	eq
 8000f18:	2301      	moveq	r3, #1
 8000f1a:	2300      	movne	r3, #0
 8000f1c:	b2db      	uxtb	r3, r3
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d001      	beq.n	8000f26 <HAL_I2C_Init+0x196>
 8000f22:	2301      	movs	r3, #1
 8000f24:	e022      	b.n	8000f6c <HAL_I2C_Init+0x1dc>
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	689b      	ldr	r3, [r3, #8]
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d10e      	bne.n	8000f4c <HAL_I2C_Init+0x1bc>
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	1e58      	subs	r0, r3, #1
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	6859      	ldr	r1, [r3, #4]
 8000f36:	460b      	mov	r3, r1
 8000f38:	005b      	lsls	r3, r3, #1
 8000f3a:	440b      	add	r3, r1
 8000f3c:	fbb0 f3f3 	udiv	r3, r0, r3
 8000f40:	3301      	adds	r3, #1
 8000f42:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000f46:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000f4a:	e00f      	b.n	8000f6c <HAL_I2C_Init+0x1dc>
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	1e58      	subs	r0, r3, #1
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	6859      	ldr	r1, [r3, #4]
 8000f54:	460b      	mov	r3, r1
 8000f56:	009b      	lsls	r3, r3, #2
 8000f58:	440b      	add	r3, r1
 8000f5a:	0099      	lsls	r1, r3, #2
 8000f5c:	440b      	add	r3, r1
 8000f5e:	fbb0 f3f3 	udiv	r3, r0, r3
 8000f62:	3301      	adds	r3, #1
 8000f64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000f68:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000f6c:	6879      	ldr	r1, [r7, #4]
 8000f6e:	6809      	ldr	r1, [r1, #0]
 8000f70:	4313      	orrs	r3, r2
 8000f72:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	69da      	ldr	r2, [r3, #28]
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	6a1b      	ldr	r3, [r3, #32]
 8000f86:	431a      	orrs	r2, r3
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	430a      	orrs	r2, r1
 8000f8e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	689b      	ldr	r3, [r3, #8]
 8000f96:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8000f9a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8000f9e:	687a      	ldr	r2, [r7, #4]
 8000fa0:	6911      	ldr	r1, [r2, #16]
 8000fa2:	687a      	ldr	r2, [r7, #4]
 8000fa4:	68d2      	ldr	r2, [r2, #12]
 8000fa6:	4311      	orrs	r1, r2
 8000fa8:	687a      	ldr	r2, [r7, #4]
 8000faa:	6812      	ldr	r2, [r2, #0]
 8000fac:	430b      	orrs	r3, r1
 8000fae:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	68db      	ldr	r3, [r3, #12]
 8000fb6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	695a      	ldr	r2, [r3, #20]
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	699b      	ldr	r3, [r3, #24]
 8000fc2:	431a      	orrs	r2, r3
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	430a      	orrs	r2, r1
 8000fca:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	681a      	ldr	r2, [r3, #0]
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	f042 0201 	orr.w	r2, r2, #1
 8000fda:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	2200      	movs	r2, #0
 8000fe0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	2220      	movs	r2, #32
 8000fe6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	2200      	movs	r2, #0
 8000fee:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8000ff8:	2300      	movs	r3, #0
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	3710      	adds	r7, #16
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	000186a0 	.word	0x000186a0
 8001008:	001e847f 	.word	0x001e847f
 800100c:	003d08ff 	.word	0x003d08ff
 8001010:	431bde83 	.word	0x431bde83
 8001014:	10624dd3 	.word	0x10624dd3

08001018 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b08a      	sub	sp, #40	; 0x28
 800101c:	af02      	add	r7, sp, #8
 800101e:	60f8      	str	r0, [r7, #12]
 8001020:	607a      	str	r2, [r7, #4]
 8001022:	603b      	str	r3, [r7, #0]
 8001024:	460b      	mov	r3, r1
 8001026:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8001028:	f7ff fbdc 	bl	80007e4 <HAL_GetTick>
 800102c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 800102e:	2301      	movs	r3, #1
 8001030:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001038:	b2db      	uxtb	r3, r3
 800103a:	2b20      	cmp	r3, #32
 800103c:	f040 8111 	bne.w	8001262 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001040:	69fb      	ldr	r3, [r7, #28]
 8001042:	9300      	str	r3, [sp, #0]
 8001044:	2319      	movs	r3, #25
 8001046:	2201      	movs	r2, #1
 8001048:	4988      	ldr	r1, [pc, #544]	; (800126c <HAL_I2C_IsDeviceReady+0x254>)
 800104a:	68f8      	ldr	r0, [r7, #12]
 800104c:	f000 f912 	bl	8001274 <I2C_WaitOnFlagUntilTimeout>
 8001050:	4603      	mov	r3, r0
 8001052:	2b00      	cmp	r3, #0
 8001054:	d001      	beq.n	800105a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8001056:	2302      	movs	r3, #2
 8001058:	e104      	b.n	8001264 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001060:	2b01      	cmp	r3, #1
 8001062:	d101      	bne.n	8001068 <HAL_I2C_IsDeviceReady+0x50>
 8001064:	2302      	movs	r3, #2
 8001066:	e0fd      	b.n	8001264 <HAL_I2C_IsDeviceReady+0x24c>
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	2201      	movs	r2, #1
 800106c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	f003 0301 	and.w	r3, r3, #1
 800107a:	2b01      	cmp	r3, #1
 800107c:	d007      	beq.n	800108e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	681a      	ldr	r2, [r3, #0]
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	f042 0201 	orr.w	r2, r2, #1
 800108c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	681a      	ldr	r2, [r3, #0]
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800109c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	2224      	movs	r2, #36	; 0x24
 80010a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	2200      	movs	r2, #0
 80010aa:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	4a70      	ldr	r2, [pc, #448]	; (8001270 <HAL_I2C_IsDeviceReady+0x258>)
 80010b0:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	681a      	ldr	r2, [r3, #0]
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80010c0:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80010c2:	69fb      	ldr	r3, [r7, #28]
 80010c4:	9300      	str	r3, [sp, #0]
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	2200      	movs	r2, #0
 80010ca:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80010ce:	68f8      	ldr	r0, [r7, #12]
 80010d0:	f000 f8d0 	bl	8001274 <I2C_WaitOnFlagUntilTimeout>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d00d      	beq.n	80010f6 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80010e8:	d103      	bne.n	80010f2 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 80010f0:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 80010f2:	2303      	movs	r3, #3
 80010f4:	e0b6      	b.n	8001264 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80010f6:	897b      	ldrh	r3, [r7, #10]
 80010f8:	b2db      	uxtb	r3, r3
 80010fa:	461a      	mov	r2, r3
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001104:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8001106:	f7ff fb6d 	bl	80007e4 <HAL_GetTick>
 800110a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	695b      	ldr	r3, [r3, #20]
 8001112:	f003 0302 	and.w	r3, r3, #2
 8001116:	2b02      	cmp	r3, #2
 8001118:	bf0c      	ite	eq
 800111a:	2301      	moveq	r3, #1
 800111c:	2300      	movne	r3, #0
 800111e:	b2db      	uxtb	r3, r3
 8001120:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	695b      	ldr	r3, [r3, #20]
 8001128:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800112c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001130:	bf0c      	ite	eq
 8001132:	2301      	moveq	r3, #1
 8001134:	2300      	movne	r3, #0
 8001136:	b2db      	uxtb	r3, r3
 8001138:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800113a:	e025      	b.n	8001188 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800113c:	f7ff fb52 	bl	80007e4 <HAL_GetTick>
 8001140:	4602      	mov	r2, r0
 8001142:	69fb      	ldr	r3, [r7, #28]
 8001144:	1ad3      	subs	r3, r2, r3
 8001146:	683a      	ldr	r2, [r7, #0]
 8001148:	429a      	cmp	r2, r3
 800114a:	d302      	bcc.n	8001152 <HAL_I2C_IsDeviceReady+0x13a>
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d103      	bne.n	800115a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	22a0      	movs	r2, #160	; 0xa0
 8001156:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	695b      	ldr	r3, [r3, #20]
 8001160:	f003 0302 	and.w	r3, r3, #2
 8001164:	2b02      	cmp	r3, #2
 8001166:	bf0c      	ite	eq
 8001168:	2301      	moveq	r3, #1
 800116a:	2300      	movne	r3, #0
 800116c:	b2db      	uxtb	r3, r3
 800116e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	695b      	ldr	r3, [r3, #20]
 8001176:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800117a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800117e:	bf0c      	ite	eq
 8001180:	2301      	moveq	r3, #1
 8001182:	2300      	movne	r3, #0
 8001184:	b2db      	uxtb	r3, r3
 8001186:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800118e:	b2db      	uxtb	r3, r3
 8001190:	2ba0      	cmp	r3, #160	; 0xa0
 8001192:	d005      	beq.n	80011a0 <HAL_I2C_IsDeviceReady+0x188>
 8001194:	7dfb      	ldrb	r3, [r7, #23]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d102      	bne.n	80011a0 <HAL_I2C_IsDeviceReady+0x188>
 800119a:	7dbb      	ldrb	r3, [r7, #22]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d0cd      	beq.n	800113c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	2220      	movs	r2, #32
 80011a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	695b      	ldr	r3, [r3, #20]
 80011ae:	f003 0302 	and.w	r3, r3, #2
 80011b2:	2b02      	cmp	r3, #2
 80011b4:	d129      	bne.n	800120a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	681a      	ldr	r2, [r3, #0]
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80011c4:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80011c6:	2300      	movs	r3, #0
 80011c8:	613b      	str	r3, [r7, #16]
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	695b      	ldr	r3, [r3, #20]
 80011d0:	613b      	str	r3, [r7, #16]
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	699b      	ldr	r3, [r3, #24]
 80011d8:	613b      	str	r3, [r7, #16]
 80011da:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80011dc:	69fb      	ldr	r3, [r7, #28]
 80011de:	9300      	str	r3, [sp, #0]
 80011e0:	2319      	movs	r3, #25
 80011e2:	2201      	movs	r2, #1
 80011e4:	4921      	ldr	r1, [pc, #132]	; (800126c <HAL_I2C_IsDeviceReady+0x254>)
 80011e6:	68f8      	ldr	r0, [r7, #12]
 80011e8:	f000 f844 	bl	8001274 <I2C_WaitOnFlagUntilTimeout>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d001      	beq.n	80011f6 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80011f2:	2301      	movs	r3, #1
 80011f4:	e036      	b.n	8001264 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	2220      	movs	r2, #32
 80011fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	2200      	movs	r2, #0
 8001202:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8001206:	2300      	movs	r3, #0
 8001208:	e02c      	b.n	8001264 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	681a      	ldr	r2, [r3, #0]
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001218:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001222:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001224:	69fb      	ldr	r3, [r7, #28]
 8001226:	9300      	str	r3, [sp, #0]
 8001228:	2319      	movs	r3, #25
 800122a:	2201      	movs	r2, #1
 800122c:	490f      	ldr	r1, [pc, #60]	; (800126c <HAL_I2C_IsDeviceReady+0x254>)
 800122e:	68f8      	ldr	r0, [r7, #12]
 8001230:	f000 f820 	bl	8001274 <I2C_WaitOnFlagUntilTimeout>
 8001234:	4603      	mov	r3, r0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d001      	beq.n	800123e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800123a:	2301      	movs	r3, #1
 800123c:	e012      	b.n	8001264 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800123e:	69bb      	ldr	r3, [r7, #24]
 8001240:	3301      	adds	r3, #1
 8001242:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8001244:	69ba      	ldr	r2, [r7, #24]
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	429a      	cmp	r2, r3
 800124a:	f4ff af32 	bcc.w	80010b2 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	2220      	movs	r2, #32
 8001252:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	2200      	movs	r2, #0
 800125a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800125e:	2301      	movs	r3, #1
 8001260:	e000      	b.n	8001264 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8001262:	2302      	movs	r3, #2
  }
}
 8001264:	4618      	mov	r0, r3
 8001266:	3720      	adds	r7, #32
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	00100002 	.word	0x00100002
 8001270:	ffff0000 	.word	0xffff0000

08001274 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b084      	sub	sp, #16
 8001278:	af00      	add	r7, sp, #0
 800127a:	60f8      	str	r0, [r7, #12]
 800127c:	60b9      	str	r1, [r7, #8]
 800127e:	603b      	str	r3, [r7, #0]
 8001280:	4613      	mov	r3, r2
 8001282:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001284:	e025      	b.n	80012d2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	f1b3 3fff 	cmp.w	r3, #4294967295
 800128c:	d021      	beq.n	80012d2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800128e:	f7ff faa9 	bl	80007e4 <HAL_GetTick>
 8001292:	4602      	mov	r2, r0
 8001294:	69bb      	ldr	r3, [r7, #24]
 8001296:	1ad3      	subs	r3, r2, r3
 8001298:	683a      	ldr	r2, [r7, #0]
 800129a:	429a      	cmp	r2, r3
 800129c:	d302      	bcc.n	80012a4 <I2C_WaitOnFlagUntilTimeout+0x30>
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d116      	bne.n	80012d2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	2200      	movs	r2, #0
 80012a8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	2220      	movs	r2, #32
 80012ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	2200      	movs	r2, #0
 80012b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012be:	f043 0220 	orr.w	r2, r3, #32
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	2200      	movs	r2, #0
 80012ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80012ce:	2301      	movs	r3, #1
 80012d0:	e023      	b.n	800131a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80012d2:	68bb      	ldr	r3, [r7, #8]
 80012d4:	0c1b      	lsrs	r3, r3, #16
 80012d6:	b2db      	uxtb	r3, r3
 80012d8:	2b01      	cmp	r3, #1
 80012da:	d10d      	bne.n	80012f8 <I2C_WaitOnFlagUntilTimeout+0x84>
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	695b      	ldr	r3, [r3, #20]
 80012e2:	43da      	mvns	r2, r3
 80012e4:	68bb      	ldr	r3, [r7, #8]
 80012e6:	4013      	ands	r3, r2
 80012e8:	b29b      	uxth	r3, r3
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	bf0c      	ite	eq
 80012ee:	2301      	moveq	r3, #1
 80012f0:	2300      	movne	r3, #0
 80012f2:	b2db      	uxtb	r3, r3
 80012f4:	461a      	mov	r2, r3
 80012f6:	e00c      	b.n	8001312 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	699b      	ldr	r3, [r3, #24]
 80012fe:	43da      	mvns	r2, r3
 8001300:	68bb      	ldr	r3, [r7, #8]
 8001302:	4013      	ands	r3, r2
 8001304:	b29b      	uxth	r3, r3
 8001306:	2b00      	cmp	r3, #0
 8001308:	bf0c      	ite	eq
 800130a:	2301      	moveq	r3, #1
 800130c:	2300      	movne	r3, #0
 800130e:	b2db      	uxtb	r3, r3
 8001310:	461a      	mov	r2, r3
 8001312:	79fb      	ldrb	r3, [r7, #7]
 8001314:	429a      	cmp	r2, r3
 8001316:	d0b6      	beq.n	8001286 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001318:	2300      	movs	r3, #0
}
 800131a:	4618      	mov	r0, r3
 800131c:	3710      	adds	r7, #16
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
	...

08001324 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b086      	sub	sp, #24
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	2b00      	cmp	r3, #0
 8001330:	d101      	bne.n	8001336 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001332:	2301      	movs	r3, #1
 8001334:	e272      	b.n	800181c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f003 0301 	and.w	r3, r3, #1
 800133e:	2b00      	cmp	r3, #0
 8001340:	f000 8087 	beq.w	8001452 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001344:	4b92      	ldr	r3, [pc, #584]	; (8001590 <HAL_RCC_OscConfig+0x26c>)
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	f003 030c 	and.w	r3, r3, #12
 800134c:	2b04      	cmp	r3, #4
 800134e:	d00c      	beq.n	800136a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001350:	4b8f      	ldr	r3, [pc, #572]	; (8001590 <HAL_RCC_OscConfig+0x26c>)
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	f003 030c 	and.w	r3, r3, #12
 8001358:	2b08      	cmp	r3, #8
 800135a:	d112      	bne.n	8001382 <HAL_RCC_OscConfig+0x5e>
 800135c:	4b8c      	ldr	r3, [pc, #560]	; (8001590 <HAL_RCC_OscConfig+0x26c>)
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001364:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001368:	d10b      	bne.n	8001382 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800136a:	4b89      	ldr	r3, [pc, #548]	; (8001590 <HAL_RCC_OscConfig+0x26c>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001372:	2b00      	cmp	r3, #0
 8001374:	d06c      	beq.n	8001450 <HAL_RCC_OscConfig+0x12c>
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d168      	bne.n	8001450 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800137e:	2301      	movs	r3, #1
 8001380:	e24c      	b.n	800181c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	685b      	ldr	r3, [r3, #4]
 8001386:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800138a:	d106      	bne.n	800139a <HAL_RCC_OscConfig+0x76>
 800138c:	4b80      	ldr	r3, [pc, #512]	; (8001590 <HAL_RCC_OscConfig+0x26c>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4a7f      	ldr	r2, [pc, #508]	; (8001590 <HAL_RCC_OscConfig+0x26c>)
 8001392:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001396:	6013      	str	r3, [r2, #0]
 8001398:	e02e      	b.n	80013f8 <HAL_RCC_OscConfig+0xd4>
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	685b      	ldr	r3, [r3, #4]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d10c      	bne.n	80013bc <HAL_RCC_OscConfig+0x98>
 80013a2:	4b7b      	ldr	r3, [pc, #492]	; (8001590 <HAL_RCC_OscConfig+0x26c>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	4a7a      	ldr	r2, [pc, #488]	; (8001590 <HAL_RCC_OscConfig+0x26c>)
 80013a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013ac:	6013      	str	r3, [r2, #0]
 80013ae:	4b78      	ldr	r3, [pc, #480]	; (8001590 <HAL_RCC_OscConfig+0x26c>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	4a77      	ldr	r2, [pc, #476]	; (8001590 <HAL_RCC_OscConfig+0x26c>)
 80013b4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013b8:	6013      	str	r3, [r2, #0]
 80013ba:	e01d      	b.n	80013f8 <HAL_RCC_OscConfig+0xd4>
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	685b      	ldr	r3, [r3, #4]
 80013c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80013c4:	d10c      	bne.n	80013e0 <HAL_RCC_OscConfig+0xbc>
 80013c6:	4b72      	ldr	r3, [pc, #456]	; (8001590 <HAL_RCC_OscConfig+0x26c>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4a71      	ldr	r2, [pc, #452]	; (8001590 <HAL_RCC_OscConfig+0x26c>)
 80013cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80013d0:	6013      	str	r3, [r2, #0]
 80013d2:	4b6f      	ldr	r3, [pc, #444]	; (8001590 <HAL_RCC_OscConfig+0x26c>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4a6e      	ldr	r2, [pc, #440]	; (8001590 <HAL_RCC_OscConfig+0x26c>)
 80013d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013dc:	6013      	str	r3, [r2, #0]
 80013de:	e00b      	b.n	80013f8 <HAL_RCC_OscConfig+0xd4>
 80013e0:	4b6b      	ldr	r3, [pc, #428]	; (8001590 <HAL_RCC_OscConfig+0x26c>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	4a6a      	ldr	r2, [pc, #424]	; (8001590 <HAL_RCC_OscConfig+0x26c>)
 80013e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013ea:	6013      	str	r3, [r2, #0]
 80013ec:	4b68      	ldr	r3, [pc, #416]	; (8001590 <HAL_RCC_OscConfig+0x26c>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	4a67      	ldr	r2, [pc, #412]	; (8001590 <HAL_RCC_OscConfig+0x26c>)
 80013f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013f6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	685b      	ldr	r3, [r3, #4]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d013      	beq.n	8001428 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001400:	f7ff f9f0 	bl	80007e4 <HAL_GetTick>
 8001404:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001406:	e008      	b.n	800141a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001408:	f7ff f9ec 	bl	80007e4 <HAL_GetTick>
 800140c:	4602      	mov	r2, r0
 800140e:	693b      	ldr	r3, [r7, #16]
 8001410:	1ad3      	subs	r3, r2, r3
 8001412:	2b64      	cmp	r3, #100	; 0x64
 8001414:	d901      	bls.n	800141a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001416:	2303      	movs	r3, #3
 8001418:	e200      	b.n	800181c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800141a:	4b5d      	ldr	r3, [pc, #372]	; (8001590 <HAL_RCC_OscConfig+0x26c>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001422:	2b00      	cmp	r3, #0
 8001424:	d0f0      	beq.n	8001408 <HAL_RCC_OscConfig+0xe4>
 8001426:	e014      	b.n	8001452 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001428:	f7ff f9dc 	bl	80007e4 <HAL_GetTick>
 800142c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800142e:	e008      	b.n	8001442 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001430:	f7ff f9d8 	bl	80007e4 <HAL_GetTick>
 8001434:	4602      	mov	r2, r0
 8001436:	693b      	ldr	r3, [r7, #16]
 8001438:	1ad3      	subs	r3, r2, r3
 800143a:	2b64      	cmp	r3, #100	; 0x64
 800143c:	d901      	bls.n	8001442 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800143e:	2303      	movs	r3, #3
 8001440:	e1ec      	b.n	800181c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001442:	4b53      	ldr	r3, [pc, #332]	; (8001590 <HAL_RCC_OscConfig+0x26c>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800144a:	2b00      	cmp	r3, #0
 800144c:	d1f0      	bne.n	8001430 <HAL_RCC_OscConfig+0x10c>
 800144e:	e000      	b.n	8001452 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001450:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f003 0302 	and.w	r3, r3, #2
 800145a:	2b00      	cmp	r3, #0
 800145c:	d063      	beq.n	8001526 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800145e:	4b4c      	ldr	r3, [pc, #304]	; (8001590 <HAL_RCC_OscConfig+0x26c>)
 8001460:	685b      	ldr	r3, [r3, #4]
 8001462:	f003 030c 	and.w	r3, r3, #12
 8001466:	2b00      	cmp	r3, #0
 8001468:	d00b      	beq.n	8001482 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800146a:	4b49      	ldr	r3, [pc, #292]	; (8001590 <HAL_RCC_OscConfig+0x26c>)
 800146c:	685b      	ldr	r3, [r3, #4]
 800146e:	f003 030c 	and.w	r3, r3, #12
 8001472:	2b08      	cmp	r3, #8
 8001474:	d11c      	bne.n	80014b0 <HAL_RCC_OscConfig+0x18c>
 8001476:	4b46      	ldr	r3, [pc, #280]	; (8001590 <HAL_RCC_OscConfig+0x26c>)
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800147e:	2b00      	cmp	r3, #0
 8001480:	d116      	bne.n	80014b0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001482:	4b43      	ldr	r3, [pc, #268]	; (8001590 <HAL_RCC_OscConfig+0x26c>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f003 0302 	and.w	r3, r3, #2
 800148a:	2b00      	cmp	r3, #0
 800148c:	d005      	beq.n	800149a <HAL_RCC_OscConfig+0x176>
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	691b      	ldr	r3, [r3, #16]
 8001492:	2b01      	cmp	r3, #1
 8001494:	d001      	beq.n	800149a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001496:	2301      	movs	r3, #1
 8001498:	e1c0      	b.n	800181c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800149a:	4b3d      	ldr	r3, [pc, #244]	; (8001590 <HAL_RCC_OscConfig+0x26c>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	695b      	ldr	r3, [r3, #20]
 80014a6:	00db      	lsls	r3, r3, #3
 80014a8:	4939      	ldr	r1, [pc, #228]	; (8001590 <HAL_RCC_OscConfig+0x26c>)
 80014aa:	4313      	orrs	r3, r2
 80014ac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014ae:	e03a      	b.n	8001526 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	691b      	ldr	r3, [r3, #16]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d020      	beq.n	80014fa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80014b8:	4b36      	ldr	r3, [pc, #216]	; (8001594 <HAL_RCC_OscConfig+0x270>)
 80014ba:	2201      	movs	r2, #1
 80014bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014be:	f7ff f991 	bl	80007e4 <HAL_GetTick>
 80014c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014c4:	e008      	b.n	80014d8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014c6:	f7ff f98d 	bl	80007e4 <HAL_GetTick>
 80014ca:	4602      	mov	r2, r0
 80014cc:	693b      	ldr	r3, [r7, #16]
 80014ce:	1ad3      	subs	r3, r2, r3
 80014d0:	2b02      	cmp	r3, #2
 80014d2:	d901      	bls.n	80014d8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80014d4:	2303      	movs	r3, #3
 80014d6:	e1a1      	b.n	800181c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014d8:	4b2d      	ldr	r3, [pc, #180]	; (8001590 <HAL_RCC_OscConfig+0x26c>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f003 0302 	and.w	r3, r3, #2
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d0f0      	beq.n	80014c6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014e4:	4b2a      	ldr	r3, [pc, #168]	; (8001590 <HAL_RCC_OscConfig+0x26c>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	695b      	ldr	r3, [r3, #20]
 80014f0:	00db      	lsls	r3, r3, #3
 80014f2:	4927      	ldr	r1, [pc, #156]	; (8001590 <HAL_RCC_OscConfig+0x26c>)
 80014f4:	4313      	orrs	r3, r2
 80014f6:	600b      	str	r3, [r1, #0]
 80014f8:	e015      	b.n	8001526 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014fa:	4b26      	ldr	r3, [pc, #152]	; (8001594 <HAL_RCC_OscConfig+0x270>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001500:	f7ff f970 	bl	80007e4 <HAL_GetTick>
 8001504:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001506:	e008      	b.n	800151a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001508:	f7ff f96c 	bl	80007e4 <HAL_GetTick>
 800150c:	4602      	mov	r2, r0
 800150e:	693b      	ldr	r3, [r7, #16]
 8001510:	1ad3      	subs	r3, r2, r3
 8001512:	2b02      	cmp	r3, #2
 8001514:	d901      	bls.n	800151a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001516:	2303      	movs	r3, #3
 8001518:	e180      	b.n	800181c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800151a:	4b1d      	ldr	r3, [pc, #116]	; (8001590 <HAL_RCC_OscConfig+0x26c>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f003 0302 	and.w	r3, r3, #2
 8001522:	2b00      	cmp	r3, #0
 8001524:	d1f0      	bne.n	8001508 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f003 0308 	and.w	r3, r3, #8
 800152e:	2b00      	cmp	r3, #0
 8001530:	d03a      	beq.n	80015a8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	699b      	ldr	r3, [r3, #24]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d019      	beq.n	800156e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800153a:	4b17      	ldr	r3, [pc, #92]	; (8001598 <HAL_RCC_OscConfig+0x274>)
 800153c:	2201      	movs	r2, #1
 800153e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001540:	f7ff f950 	bl	80007e4 <HAL_GetTick>
 8001544:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001546:	e008      	b.n	800155a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001548:	f7ff f94c 	bl	80007e4 <HAL_GetTick>
 800154c:	4602      	mov	r2, r0
 800154e:	693b      	ldr	r3, [r7, #16]
 8001550:	1ad3      	subs	r3, r2, r3
 8001552:	2b02      	cmp	r3, #2
 8001554:	d901      	bls.n	800155a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001556:	2303      	movs	r3, #3
 8001558:	e160      	b.n	800181c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800155a:	4b0d      	ldr	r3, [pc, #52]	; (8001590 <HAL_RCC_OscConfig+0x26c>)
 800155c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800155e:	f003 0302 	and.w	r3, r3, #2
 8001562:	2b00      	cmp	r3, #0
 8001564:	d0f0      	beq.n	8001548 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001566:	2001      	movs	r0, #1
 8001568:	f000 fad8 	bl	8001b1c <RCC_Delay>
 800156c:	e01c      	b.n	80015a8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800156e:	4b0a      	ldr	r3, [pc, #40]	; (8001598 <HAL_RCC_OscConfig+0x274>)
 8001570:	2200      	movs	r2, #0
 8001572:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001574:	f7ff f936 	bl	80007e4 <HAL_GetTick>
 8001578:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800157a:	e00f      	b.n	800159c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800157c:	f7ff f932 	bl	80007e4 <HAL_GetTick>
 8001580:	4602      	mov	r2, r0
 8001582:	693b      	ldr	r3, [r7, #16]
 8001584:	1ad3      	subs	r3, r2, r3
 8001586:	2b02      	cmp	r3, #2
 8001588:	d908      	bls.n	800159c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800158a:	2303      	movs	r3, #3
 800158c:	e146      	b.n	800181c <HAL_RCC_OscConfig+0x4f8>
 800158e:	bf00      	nop
 8001590:	40021000 	.word	0x40021000
 8001594:	42420000 	.word	0x42420000
 8001598:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800159c:	4b92      	ldr	r3, [pc, #584]	; (80017e8 <HAL_RCC_OscConfig+0x4c4>)
 800159e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015a0:	f003 0302 	and.w	r3, r3, #2
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d1e9      	bne.n	800157c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f003 0304 	and.w	r3, r3, #4
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	f000 80a6 	beq.w	8001702 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80015b6:	2300      	movs	r3, #0
 80015b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015ba:	4b8b      	ldr	r3, [pc, #556]	; (80017e8 <HAL_RCC_OscConfig+0x4c4>)
 80015bc:	69db      	ldr	r3, [r3, #28]
 80015be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d10d      	bne.n	80015e2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80015c6:	4b88      	ldr	r3, [pc, #544]	; (80017e8 <HAL_RCC_OscConfig+0x4c4>)
 80015c8:	69db      	ldr	r3, [r3, #28]
 80015ca:	4a87      	ldr	r2, [pc, #540]	; (80017e8 <HAL_RCC_OscConfig+0x4c4>)
 80015cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015d0:	61d3      	str	r3, [r2, #28]
 80015d2:	4b85      	ldr	r3, [pc, #532]	; (80017e8 <HAL_RCC_OscConfig+0x4c4>)
 80015d4:	69db      	ldr	r3, [r3, #28]
 80015d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015da:	60bb      	str	r3, [r7, #8]
 80015dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80015de:	2301      	movs	r3, #1
 80015e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015e2:	4b82      	ldr	r3, [pc, #520]	; (80017ec <HAL_RCC_OscConfig+0x4c8>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d118      	bne.n	8001620 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015ee:	4b7f      	ldr	r3, [pc, #508]	; (80017ec <HAL_RCC_OscConfig+0x4c8>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	4a7e      	ldr	r2, [pc, #504]	; (80017ec <HAL_RCC_OscConfig+0x4c8>)
 80015f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015fa:	f7ff f8f3 	bl	80007e4 <HAL_GetTick>
 80015fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001600:	e008      	b.n	8001614 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001602:	f7ff f8ef 	bl	80007e4 <HAL_GetTick>
 8001606:	4602      	mov	r2, r0
 8001608:	693b      	ldr	r3, [r7, #16]
 800160a:	1ad3      	subs	r3, r2, r3
 800160c:	2b64      	cmp	r3, #100	; 0x64
 800160e:	d901      	bls.n	8001614 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001610:	2303      	movs	r3, #3
 8001612:	e103      	b.n	800181c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001614:	4b75      	ldr	r3, [pc, #468]	; (80017ec <HAL_RCC_OscConfig+0x4c8>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800161c:	2b00      	cmp	r3, #0
 800161e:	d0f0      	beq.n	8001602 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	68db      	ldr	r3, [r3, #12]
 8001624:	2b01      	cmp	r3, #1
 8001626:	d106      	bne.n	8001636 <HAL_RCC_OscConfig+0x312>
 8001628:	4b6f      	ldr	r3, [pc, #444]	; (80017e8 <HAL_RCC_OscConfig+0x4c4>)
 800162a:	6a1b      	ldr	r3, [r3, #32]
 800162c:	4a6e      	ldr	r2, [pc, #440]	; (80017e8 <HAL_RCC_OscConfig+0x4c4>)
 800162e:	f043 0301 	orr.w	r3, r3, #1
 8001632:	6213      	str	r3, [r2, #32]
 8001634:	e02d      	b.n	8001692 <HAL_RCC_OscConfig+0x36e>
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	68db      	ldr	r3, [r3, #12]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d10c      	bne.n	8001658 <HAL_RCC_OscConfig+0x334>
 800163e:	4b6a      	ldr	r3, [pc, #424]	; (80017e8 <HAL_RCC_OscConfig+0x4c4>)
 8001640:	6a1b      	ldr	r3, [r3, #32]
 8001642:	4a69      	ldr	r2, [pc, #420]	; (80017e8 <HAL_RCC_OscConfig+0x4c4>)
 8001644:	f023 0301 	bic.w	r3, r3, #1
 8001648:	6213      	str	r3, [r2, #32]
 800164a:	4b67      	ldr	r3, [pc, #412]	; (80017e8 <HAL_RCC_OscConfig+0x4c4>)
 800164c:	6a1b      	ldr	r3, [r3, #32]
 800164e:	4a66      	ldr	r2, [pc, #408]	; (80017e8 <HAL_RCC_OscConfig+0x4c4>)
 8001650:	f023 0304 	bic.w	r3, r3, #4
 8001654:	6213      	str	r3, [r2, #32]
 8001656:	e01c      	b.n	8001692 <HAL_RCC_OscConfig+0x36e>
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	68db      	ldr	r3, [r3, #12]
 800165c:	2b05      	cmp	r3, #5
 800165e:	d10c      	bne.n	800167a <HAL_RCC_OscConfig+0x356>
 8001660:	4b61      	ldr	r3, [pc, #388]	; (80017e8 <HAL_RCC_OscConfig+0x4c4>)
 8001662:	6a1b      	ldr	r3, [r3, #32]
 8001664:	4a60      	ldr	r2, [pc, #384]	; (80017e8 <HAL_RCC_OscConfig+0x4c4>)
 8001666:	f043 0304 	orr.w	r3, r3, #4
 800166a:	6213      	str	r3, [r2, #32]
 800166c:	4b5e      	ldr	r3, [pc, #376]	; (80017e8 <HAL_RCC_OscConfig+0x4c4>)
 800166e:	6a1b      	ldr	r3, [r3, #32]
 8001670:	4a5d      	ldr	r2, [pc, #372]	; (80017e8 <HAL_RCC_OscConfig+0x4c4>)
 8001672:	f043 0301 	orr.w	r3, r3, #1
 8001676:	6213      	str	r3, [r2, #32]
 8001678:	e00b      	b.n	8001692 <HAL_RCC_OscConfig+0x36e>
 800167a:	4b5b      	ldr	r3, [pc, #364]	; (80017e8 <HAL_RCC_OscConfig+0x4c4>)
 800167c:	6a1b      	ldr	r3, [r3, #32]
 800167e:	4a5a      	ldr	r2, [pc, #360]	; (80017e8 <HAL_RCC_OscConfig+0x4c4>)
 8001680:	f023 0301 	bic.w	r3, r3, #1
 8001684:	6213      	str	r3, [r2, #32]
 8001686:	4b58      	ldr	r3, [pc, #352]	; (80017e8 <HAL_RCC_OscConfig+0x4c4>)
 8001688:	6a1b      	ldr	r3, [r3, #32]
 800168a:	4a57      	ldr	r2, [pc, #348]	; (80017e8 <HAL_RCC_OscConfig+0x4c4>)
 800168c:	f023 0304 	bic.w	r3, r3, #4
 8001690:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	68db      	ldr	r3, [r3, #12]
 8001696:	2b00      	cmp	r3, #0
 8001698:	d015      	beq.n	80016c6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800169a:	f7ff f8a3 	bl	80007e4 <HAL_GetTick>
 800169e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016a0:	e00a      	b.n	80016b8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016a2:	f7ff f89f 	bl	80007e4 <HAL_GetTick>
 80016a6:	4602      	mov	r2, r0
 80016a8:	693b      	ldr	r3, [r7, #16]
 80016aa:	1ad3      	subs	r3, r2, r3
 80016ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80016b0:	4293      	cmp	r3, r2
 80016b2:	d901      	bls.n	80016b8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80016b4:	2303      	movs	r3, #3
 80016b6:	e0b1      	b.n	800181c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016b8:	4b4b      	ldr	r3, [pc, #300]	; (80017e8 <HAL_RCC_OscConfig+0x4c4>)
 80016ba:	6a1b      	ldr	r3, [r3, #32]
 80016bc:	f003 0302 	and.w	r3, r3, #2
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d0ee      	beq.n	80016a2 <HAL_RCC_OscConfig+0x37e>
 80016c4:	e014      	b.n	80016f0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016c6:	f7ff f88d 	bl	80007e4 <HAL_GetTick>
 80016ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016cc:	e00a      	b.n	80016e4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016ce:	f7ff f889 	bl	80007e4 <HAL_GetTick>
 80016d2:	4602      	mov	r2, r0
 80016d4:	693b      	ldr	r3, [r7, #16]
 80016d6:	1ad3      	subs	r3, r2, r3
 80016d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80016dc:	4293      	cmp	r3, r2
 80016de:	d901      	bls.n	80016e4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80016e0:	2303      	movs	r3, #3
 80016e2:	e09b      	b.n	800181c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016e4:	4b40      	ldr	r3, [pc, #256]	; (80017e8 <HAL_RCC_OscConfig+0x4c4>)
 80016e6:	6a1b      	ldr	r3, [r3, #32]
 80016e8:	f003 0302 	and.w	r3, r3, #2
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d1ee      	bne.n	80016ce <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80016f0:	7dfb      	ldrb	r3, [r7, #23]
 80016f2:	2b01      	cmp	r3, #1
 80016f4:	d105      	bne.n	8001702 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016f6:	4b3c      	ldr	r3, [pc, #240]	; (80017e8 <HAL_RCC_OscConfig+0x4c4>)
 80016f8:	69db      	ldr	r3, [r3, #28]
 80016fa:	4a3b      	ldr	r2, [pc, #236]	; (80017e8 <HAL_RCC_OscConfig+0x4c4>)
 80016fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001700:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	69db      	ldr	r3, [r3, #28]
 8001706:	2b00      	cmp	r3, #0
 8001708:	f000 8087 	beq.w	800181a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800170c:	4b36      	ldr	r3, [pc, #216]	; (80017e8 <HAL_RCC_OscConfig+0x4c4>)
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	f003 030c 	and.w	r3, r3, #12
 8001714:	2b08      	cmp	r3, #8
 8001716:	d061      	beq.n	80017dc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	69db      	ldr	r3, [r3, #28]
 800171c:	2b02      	cmp	r3, #2
 800171e:	d146      	bne.n	80017ae <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001720:	4b33      	ldr	r3, [pc, #204]	; (80017f0 <HAL_RCC_OscConfig+0x4cc>)
 8001722:	2200      	movs	r2, #0
 8001724:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001726:	f7ff f85d 	bl	80007e4 <HAL_GetTick>
 800172a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800172c:	e008      	b.n	8001740 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800172e:	f7ff f859 	bl	80007e4 <HAL_GetTick>
 8001732:	4602      	mov	r2, r0
 8001734:	693b      	ldr	r3, [r7, #16]
 8001736:	1ad3      	subs	r3, r2, r3
 8001738:	2b02      	cmp	r3, #2
 800173a:	d901      	bls.n	8001740 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800173c:	2303      	movs	r3, #3
 800173e:	e06d      	b.n	800181c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001740:	4b29      	ldr	r3, [pc, #164]	; (80017e8 <HAL_RCC_OscConfig+0x4c4>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001748:	2b00      	cmp	r3, #0
 800174a:	d1f0      	bne.n	800172e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	6a1b      	ldr	r3, [r3, #32]
 8001750:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001754:	d108      	bne.n	8001768 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001756:	4b24      	ldr	r3, [pc, #144]	; (80017e8 <HAL_RCC_OscConfig+0x4c4>)
 8001758:	685b      	ldr	r3, [r3, #4]
 800175a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	689b      	ldr	r3, [r3, #8]
 8001762:	4921      	ldr	r1, [pc, #132]	; (80017e8 <HAL_RCC_OscConfig+0x4c4>)
 8001764:	4313      	orrs	r3, r2
 8001766:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001768:	4b1f      	ldr	r3, [pc, #124]	; (80017e8 <HAL_RCC_OscConfig+0x4c4>)
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	6a19      	ldr	r1, [r3, #32]
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001778:	430b      	orrs	r3, r1
 800177a:	491b      	ldr	r1, [pc, #108]	; (80017e8 <HAL_RCC_OscConfig+0x4c4>)
 800177c:	4313      	orrs	r3, r2
 800177e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001780:	4b1b      	ldr	r3, [pc, #108]	; (80017f0 <HAL_RCC_OscConfig+0x4cc>)
 8001782:	2201      	movs	r2, #1
 8001784:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001786:	f7ff f82d 	bl	80007e4 <HAL_GetTick>
 800178a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800178c:	e008      	b.n	80017a0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800178e:	f7ff f829 	bl	80007e4 <HAL_GetTick>
 8001792:	4602      	mov	r2, r0
 8001794:	693b      	ldr	r3, [r7, #16]
 8001796:	1ad3      	subs	r3, r2, r3
 8001798:	2b02      	cmp	r3, #2
 800179a:	d901      	bls.n	80017a0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800179c:	2303      	movs	r3, #3
 800179e:	e03d      	b.n	800181c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80017a0:	4b11      	ldr	r3, [pc, #68]	; (80017e8 <HAL_RCC_OscConfig+0x4c4>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d0f0      	beq.n	800178e <HAL_RCC_OscConfig+0x46a>
 80017ac:	e035      	b.n	800181a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017ae:	4b10      	ldr	r3, [pc, #64]	; (80017f0 <HAL_RCC_OscConfig+0x4cc>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017b4:	f7ff f816 	bl	80007e4 <HAL_GetTick>
 80017b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017ba:	e008      	b.n	80017ce <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017bc:	f7ff f812 	bl	80007e4 <HAL_GetTick>
 80017c0:	4602      	mov	r2, r0
 80017c2:	693b      	ldr	r3, [r7, #16]
 80017c4:	1ad3      	subs	r3, r2, r3
 80017c6:	2b02      	cmp	r3, #2
 80017c8:	d901      	bls.n	80017ce <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80017ca:	2303      	movs	r3, #3
 80017cc:	e026      	b.n	800181c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017ce:	4b06      	ldr	r3, [pc, #24]	; (80017e8 <HAL_RCC_OscConfig+0x4c4>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d1f0      	bne.n	80017bc <HAL_RCC_OscConfig+0x498>
 80017da:	e01e      	b.n	800181a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	69db      	ldr	r3, [r3, #28]
 80017e0:	2b01      	cmp	r3, #1
 80017e2:	d107      	bne.n	80017f4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80017e4:	2301      	movs	r3, #1
 80017e6:	e019      	b.n	800181c <HAL_RCC_OscConfig+0x4f8>
 80017e8:	40021000 	.word	0x40021000
 80017ec:	40007000 	.word	0x40007000
 80017f0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80017f4:	4b0b      	ldr	r3, [pc, #44]	; (8001824 <HAL_RCC_OscConfig+0x500>)
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	6a1b      	ldr	r3, [r3, #32]
 8001804:	429a      	cmp	r2, r3
 8001806:	d106      	bne.n	8001816 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001812:	429a      	cmp	r2, r3
 8001814:	d001      	beq.n	800181a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001816:	2301      	movs	r3, #1
 8001818:	e000      	b.n	800181c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800181a:	2300      	movs	r3, #0
}
 800181c:	4618      	mov	r0, r3
 800181e:	3718      	adds	r7, #24
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}
 8001824:	40021000 	.word	0x40021000

08001828 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b084      	sub	sp, #16
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
 8001830:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d101      	bne.n	800183c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001838:	2301      	movs	r3, #1
 800183a:	e0d0      	b.n	80019de <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800183c:	4b6a      	ldr	r3, [pc, #424]	; (80019e8 <HAL_RCC_ClockConfig+0x1c0>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f003 0307 	and.w	r3, r3, #7
 8001844:	683a      	ldr	r2, [r7, #0]
 8001846:	429a      	cmp	r2, r3
 8001848:	d910      	bls.n	800186c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800184a:	4b67      	ldr	r3, [pc, #412]	; (80019e8 <HAL_RCC_ClockConfig+0x1c0>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f023 0207 	bic.w	r2, r3, #7
 8001852:	4965      	ldr	r1, [pc, #404]	; (80019e8 <HAL_RCC_ClockConfig+0x1c0>)
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	4313      	orrs	r3, r2
 8001858:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800185a:	4b63      	ldr	r3, [pc, #396]	; (80019e8 <HAL_RCC_ClockConfig+0x1c0>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f003 0307 	and.w	r3, r3, #7
 8001862:	683a      	ldr	r2, [r7, #0]
 8001864:	429a      	cmp	r2, r3
 8001866:	d001      	beq.n	800186c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001868:	2301      	movs	r3, #1
 800186a:	e0b8      	b.n	80019de <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f003 0302 	and.w	r3, r3, #2
 8001874:	2b00      	cmp	r3, #0
 8001876:	d020      	beq.n	80018ba <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f003 0304 	and.w	r3, r3, #4
 8001880:	2b00      	cmp	r3, #0
 8001882:	d005      	beq.n	8001890 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001884:	4b59      	ldr	r3, [pc, #356]	; (80019ec <HAL_RCC_ClockConfig+0x1c4>)
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	4a58      	ldr	r2, [pc, #352]	; (80019ec <HAL_RCC_ClockConfig+0x1c4>)
 800188a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800188e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f003 0308 	and.w	r3, r3, #8
 8001898:	2b00      	cmp	r3, #0
 800189a:	d005      	beq.n	80018a8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800189c:	4b53      	ldr	r3, [pc, #332]	; (80019ec <HAL_RCC_ClockConfig+0x1c4>)
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	4a52      	ldr	r2, [pc, #328]	; (80019ec <HAL_RCC_ClockConfig+0x1c4>)
 80018a2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80018a6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018a8:	4b50      	ldr	r3, [pc, #320]	; (80019ec <HAL_RCC_ClockConfig+0x1c4>)
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	689b      	ldr	r3, [r3, #8]
 80018b4:	494d      	ldr	r1, [pc, #308]	; (80019ec <HAL_RCC_ClockConfig+0x1c4>)
 80018b6:	4313      	orrs	r3, r2
 80018b8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f003 0301 	and.w	r3, r3, #1
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d040      	beq.n	8001948 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	2b01      	cmp	r3, #1
 80018cc:	d107      	bne.n	80018de <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018ce:	4b47      	ldr	r3, [pc, #284]	; (80019ec <HAL_RCC_ClockConfig+0x1c4>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d115      	bne.n	8001906 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018da:	2301      	movs	r3, #1
 80018dc:	e07f      	b.n	80019de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	2b02      	cmp	r3, #2
 80018e4:	d107      	bne.n	80018f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018e6:	4b41      	ldr	r3, [pc, #260]	; (80019ec <HAL_RCC_ClockConfig+0x1c4>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d109      	bne.n	8001906 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018f2:	2301      	movs	r3, #1
 80018f4:	e073      	b.n	80019de <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018f6:	4b3d      	ldr	r3, [pc, #244]	; (80019ec <HAL_RCC_ClockConfig+0x1c4>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f003 0302 	and.w	r3, r3, #2
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d101      	bne.n	8001906 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001902:	2301      	movs	r3, #1
 8001904:	e06b      	b.n	80019de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001906:	4b39      	ldr	r3, [pc, #228]	; (80019ec <HAL_RCC_ClockConfig+0x1c4>)
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	f023 0203 	bic.w	r2, r3, #3
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	4936      	ldr	r1, [pc, #216]	; (80019ec <HAL_RCC_ClockConfig+0x1c4>)
 8001914:	4313      	orrs	r3, r2
 8001916:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001918:	f7fe ff64 	bl	80007e4 <HAL_GetTick>
 800191c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800191e:	e00a      	b.n	8001936 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001920:	f7fe ff60 	bl	80007e4 <HAL_GetTick>
 8001924:	4602      	mov	r2, r0
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	1ad3      	subs	r3, r2, r3
 800192a:	f241 3288 	movw	r2, #5000	; 0x1388
 800192e:	4293      	cmp	r3, r2
 8001930:	d901      	bls.n	8001936 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001932:	2303      	movs	r3, #3
 8001934:	e053      	b.n	80019de <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001936:	4b2d      	ldr	r3, [pc, #180]	; (80019ec <HAL_RCC_ClockConfig+0x1c4>)
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	f003 020c 	and.w	r2, r3, #12
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	685b      	ldr	r3, [r3, #4]
 8001942:	009b      	lsls	r3, r3, #2
 8001944:	429a      	cmp	r2, r3
 8001946:	d1eb      	bne.n	8001920 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001948:	4b27      	ldr	r3, [pc, #156]	; (80019e8 <HAL_RCC_ClockConfig+0x1c0>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f003 0307 	and.w	r3, r3, #7
 8001950:	683a      	ldr	r2, [r7, #0]
 8001952:	429a      	cmp	r2, r3
 8001954:	d210      	bcs.n	8001978 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001956:	4b24      	ldr	r3, [pc, #144]	; (80019e8 <HAL_RCC_ClockConfig+0x1c0>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f023 0207 	bic.w	r2, r3, #7
 800195e:	4922      	ldr	r1, [pc, #136]	; (80019e8 <HAL_RCC_ClockConfig+0x1c0>)
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	4313      	orrs	r3, r2
 8001964:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001966:	4b20      	ldr	r3, [pc, #128]	; (80019e8 <HAL_RCC_ClockConfig+0x1c0>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f003 0307 	and.w	r3, r3, #7
 800196e:	683a      	ldr	r2, [r7, #0]
 8001970:	429a      	cmp	r2, r3
 8001972:	d001      	beq.n	8001978 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001974:	2301      	movs	r3, #1
 8001976:	e032      	b.n	80019de <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f003 0304 	and.w	r3, r3, #4
 8001980:	2b00      	cmp	r3, #0
 8001982:	d008      	beq.n	8001996 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001984:	4b19      	ldr	r3, [pc, #100]	; (80019ec <HAL_RCC_ClockConfig+0x1c4>)
 8001986:	685b      	ldr	r3, [r3, #4]
 8001988:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	68db      	ldr	r3, [r3, #12]
 8001990:	4916      	ldr	r1, [pc, #88]	; (80019ec <HAL_RCC_ClockConfig+0x1c4>)
 8001992:	4313      	orrs	r3, r2
 8001994:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f003 0308 	and.w	r3, r3, #8
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d009      	beq.n	80019b6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80019a2:	4b12      	ldr	r3, [pc, #72]	; (80019ec <HAL_RCC_ClockConfig+0x1c4>)
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	691b      	ldr	r3, [r3, #16]
 80019ae:	00db      	lsls	r3, r3, #3
 80019b0:	490e      	ldr	r1, [pc, #56]	; (80019ec <HAL_RCC_ClockConfig+0x1c4>)
 80019b2:	4313      	orrs	r3, r2
 80019b4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80019b6:	f000 f821 	bl	80019fc <HAL_RCC_GetSysClockFreq>
 80019ba:	4602      	mov	r2, r0
 80019bc:	4b0b      	ldr	r3, [pc, #44]	; (80019ec <HAL_RCC_ClockConfig+0x1c4>)
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	091b      	lsrs	r3, r3, #4
 80019c2:	f003 030f 	and.w	r3, r3, #15
 80019c6:	490a      	ldr	r1, [pc, #40]	; (80019f0 <HAL_RCC_ClockConfig+0x1c8>)
 80019c8:	5ccb      	ldrb	r3, [r1, r3]
 80019ca:	fa22 f303 	lsr.w	r3, r2, r3
 80019ce:	4a09      	ldr	r2, [pc, #36]	; (80019f4 <HAL_RCC_ClockConfig+0x1cc>)
 80019d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80019d2:	4b09      	ldr	r3, [pc, #36]	; (80019f8 <HAL_RCC_ClockConfig+0x1d0>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4618      	mov	r0, r3
 80019d8:	f7fe fec2 	bl	8000760 <HAL_InitTick>

  return HAL_OK;
 80019dc:	2300      	movs	r3, #0
}
 80019de:	4618      	mov	r0, r3
 80019e0:	3710      	adds	r7, #16
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	40022000 	.word	0x40022000
 80019ec:	40021000 	.word	0x40021000
 80019f0:	08002e08 	.word	0x08002e08
 80019f4:	20000000 	.word	0x20000000
 80019f8:	20000004 	.word	0x20000004

080019fc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80019fc:	b490      	push	{r4, r7}
 80019fe:	b08a      	sub	sp, #40	; 0x28
 8001a00:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001a02:	4b29      	ldr	r3, [pc, #164]	; (8001aa8 <HAL_RCC_GetSysClockFreq+0xac>)
 8001a04:	1d3c      	adds	r4, r7, #4
 8001a06:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a08:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001a0c:	f240 2301 	movw	r3, #513	; 0x201
 8001a10:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001a12:	2300      	movs	r3, #0
 8001a14:	61fb      	str	r3, [r7, #28]
 8001a16:	2300      	movs	r3, #0
 8001a18:	61bb      	str	r3, [r7, #24]
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	627b      	str	r3, [r7, #36]	; 0x24
 8001a1e:	2300      	movs	r3, #0
 8001a20:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001a22:	2300      	movs	r3, #0
 8001a24:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001a26:	4b21      	ldr	r3, [pc, #132]	; (8001aac <HAL_RCC_GetSysClockFreq+0xb0>)
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001a2c:	69fb      	ldr	r3, [r7, #28]
 8001a2e:	f003 030c 	and.w	r3, r3, #12
 8001a32:	2b04      	cmp	r3, #4
 8001a34:	d002      	beq.n	8001a3c <HAL_RCC_GetSysClockFreq+0x40>
 8001a36:	2b08      	cmp	r3, #8
 8001a38:	d003      	beq.n	8001a42 <HAL_RCC_GetSysClockFreq+0x46>
 8001a3a:	e02b      	b.n	8001a94 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001a3c:	4b1c      	ldr	r3, [pc, #112]	; (8001ab0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001a3e:	623b      	str	r3, [r7, #32]
      break;
 8001a40:	e02b      	b.n	8001a9a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001a42:	69fb      	ldr	r3, [r7, #28]
 8001a44:	0c9b      	lsrs	r3, r3, #18
 8001a46:	f003 030f 	and.w	r3, r3, #15
 8001a4a:	3328      	adds	r3, #40	; 0x28
 8001a4c:	443b      	add	r3, r7
 8001a4e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001a52:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001a54:	69fb      	ldr	r3, [r7, #28]
 8001a56:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d012      	beq.n	8001a84 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001a5e:	4b13      	ldr	r3, [pc, #76]	; (8001aac <HAL_RCC_GetSysClockFreq+0xb0>)
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	0c5b      	lsrs	r3, r3, #17
 8001a64:	f003 0301 	and.w	r3, r3, #1
 8001a68:	3328      	adds	r3, #40	; 0x28
 8001a6a:	443b      	add	r3, r7
 8001a6c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001a70:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001a72:	697b      	ldr	r3, [r7, #20]
 8001a74:	4a0e      	ldr	r2, [pc, #56]	; (8001ab0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001a76:	fb03 f202 	mul.w	r2, r3, r2
 8001a7a:	69bb      	ldr	r3, [r7, #24]
 8001a7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a80:	627b      	str	r3, [r7, #36]	; 0x24
 8001a82:	e004      	b.n	8001a8e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001a84:	697b      	ldr	r3, [r7, #20]
 8001a86:	4a0b      	ldr	r2, [pc, #44]	; (8001ab4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001a88:	fb02 f303 	mul.w	r3, r2, r3
 8001a8c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a90:	623b      	str	r3, [r7, #32]
      break;
 8001a92:	e002      	b.n	8001a9a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001a94:	4b06      	ldr	r3, [pc, #24]	; (8001ab0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001a96:	623b      	str	r3, [r7, #32]
      break;
 8001a98:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001a9a:	6a3b      	ldr	r3, [r7, #32]
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	3728      	adds	r7, #40	; 0x28
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bc90      	pop	{r4, r7}
 8001aa4:	4770      	bx	lr
 8001aa6:	bf00      	nop
 8001aa8:	08002df8 	.word	0x08002df8
 8001aac:	40021000 	.word	0x40021000
 8001ab0:	007a1200 	.word	0x007a1200
 8001ab4:	003d0900 	.word	0x003d0900

08001ab8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001abc:	4b02      	ldr	r3, [pc, #8]	; (8001ac8 <HAL_RCC_GetHCLKFreq+0x10>)
 8001abe:	681b      	ldr	r3, [r3, #0]
}
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bc80      	pop	{r7}
 8001ac6:	4770      	bx	lr
 8001ac8:	20000000 	.word	0x20000000

08001acc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001ad0:	f7ff fff2 	bl	8001ab8 <HAL_RCC_GetHCLKFreq>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	4b05      	ldr	r3, [pc, #20]	; (8001aec <HAL_RCC_GetPCLK1Freq+0x20>)
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	0a1b      	lsrs	r3, r3, #8
 8001adc:	f003 0307 	and.w	r3, r3, #7
 8001ae0:	4903      	ldr	r1, [pc, #12]	; (8001af0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ae2:	5ccb      	ldrb	r3, [r1, r3]
 8001ae4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ae8:	4618      	mov	r0, r3
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	40021000 	.word	0x40021000
 8001af0:	08002e18 	.word	0x08002e18

08001af4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001af8:	f7ff ffde 	bl	8001ab8 <HAL_RCC_GetHCLKFreq>
 8001afc:	4602      	mov	r2, r0
 8001afe:	4b05      	ldr	r3, [pc, #20]	; (8001b14 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	0adb      	lsrs	r3, r3, #11
 8001b04:	f003 0307 	and.w	r3, r3, #7
 8001b08:	4903      	ldr	r1, [pc, #12]	; (8001b18 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b0a:	5ccb      	ldrb	r3, [r1, r3]
 8001b0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	40021000 	.word	0x40021000
 8001b18:	08002e18 	.word	0x08002e18

08001b1c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	b085      	sub	sp, #20
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001b24:	4b0a      	ldr	r3, [pc, #40]	; (8001b50 <RCC_Delay+0x34>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4a0a      	ldr	r2, [pc, #40]	; (8001b54 <RCC_Delay+0x38>)
 8001b2a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b2e:	0a5b      	lsrs	r3, r3, #9
 8001b30:	687a      	ldr	r2, [r7, #4]
 8001b32:	fb02 f303 	mul.w	r3, r2, r3
 8001b36:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001b38:	bf00      	nop
  }
  while (Delay --);
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	1e5a      	subs	r2, r3, #1
 8001b3e:	60fa      	str	r2, [r7, #12]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d1f9      	bne.n	8001b38 <RCC_Delay+0x1c>
}
 8001b44:	bf00      	nop
 8001b46:	bf00      	nop
 8001b48:	3714      	adds	r7, #20
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bc80      	pop	{r7}
 8001b4e:	4770      	bx	lr
 8001b50:	20000000 	.word	0x20000000
 8001b54:	10624dd3 	.word	0x10624dd3

08001b58 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d101      	bne.n	8001b6a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001b66:	2301      	movs	r3, #1
 8001b68:	e03f      	b.n	8001bea <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b70:	b2db      	uxtb	r3, r3
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d106      	bne.n	8001b84 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	2200      	movs	r2, #0
 8001b7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001b7e:	6878      	ldr	r0, [r7, #4]
 8001b80:	f7fe fca0 	bl	80004c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2224      	movs	r2, #36	; 0x24
 8001b88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	68da      	ldr	r2, [r3, #12]
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001b9a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001b9c:	6878      	ldr	r0, [r7, #4]
 8001b9e:	f000 f829 	bl	8001bf4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	691a      	ldr	r2, [r3, #16]
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001bb0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	695a      	ldr	r2, [r3, #20]
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001bc0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	68da      	ldr	r2, [r3, #12]
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001bd0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2220      	movs	r2, #32
 8001bdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2220      	movs	r2, #32
 8001be4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001be8:	2300      	movs	r3, #0
}
 8001bea:	4618      	mov	r0, r3
 8001bec:	3708      	adds	r7, #8
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}
	...

08001bf4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b084      	sub	sp, #16
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	691b      	ldr	r3, [r3, #16]
 8001c02:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	68da      	ldr	r2, [r3, #12]
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	430a      	orrs	r2, r1
 8001c10:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	689a      	ldr	r2, [r3, #8]
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	691b      	ldr	r3, [r3, #16]
 8001c1a:	431a      	orrs	r2, r3
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	695b      	ldr	r3, [r3, #20]
 8001c20:	4313      	orrs	r3, r2
 8001c22:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	68db      	ldr	r3, [r3, #12]
 8001c2a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001c2e:	f023 030c 	bic.w	r3, r3, #12
 8001c32:	687a      	ldr	r2, [r7, #4]
 8001c34:	6812      	ldr	r2, [r2, #0]
 8001c36:	68b9      	ldr	r1, [r7, #8]
 8001c38:	430b      	orrs	r3, r1
 8001c3a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	695b      	ldr	r3, [r3, #20]
 8001c42:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	699a      	ldr	r2, [r3, #24]
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	430a      	orrs	r2, r1
 8001c50:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4a2c      	ldr	r2, [pc, #176]	; (8001d08 <UART_SetConfig+0x114>)
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d103      	bne.n	8001c64 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001c5c:	f7ff ff4a 	bl	8001af4 <HAL_RCC_GetPCLK2Freq>
 8001c60:	60f8      	str	r0, [r7, #12]
 8001c62:	e002      	b.n	8001c6a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001c64:	f7ff ff32 	bl	8001acc <HAL_RCC_GetPCLK1Freq>
 8001c68:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001c6a:	68fa      	ldr	r2, [r7, #12]
 8001c6c:	4613      	mov	r3, r2
 8001c6e:	009b      	lsls	r3, r3, #2
 8001c70:	4413      	add	r3, r2
 8001c72:	009a      	lsls	r2, r3, #2
 8001c74:	441a      	add	r2, r3
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	009b      	lsls	r3, r3, #2
 8001c7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c80:	4a22      	ldr	r2, [pc, #136]	; (8001d0c <UART_SetConfig+0x118>)
 8001c82:	fba2 2303 	umull	r2, r3, r2, r3
 8001c86:	095b      	lsrs	r3, r3, #5
 8001c88:	0119      	lsls	r1, r3, #4
 8001c8a:	68fa      	ldr	r2, [r7, #12]
 8001c8c:	4613      	mov	r3, r2
 8001c8e:	009b      	lsls	r3, r3, #2
 8001c90:	4413      	add	r3, r2
 8001c92:	009a      	lsls	r2, r3, #2
 8001c94:	441a      	add	r2, r3
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	009b      	lsls	r3, r3, #2
 8001c9c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001ca0:	4b1a      	ldr	r3, [pc, #104]	; (8001d0c <UART_SetConfig+0x118>)
 8001ca2:	fba3 0302 	umull	r0, r3, r3, r2
 8001ca6:	095b      	lsrs	r3, r3, #5
 8001ca8:	2064      	movs	r0, #100	; 0x64
 8001caa:	fb00 f303 	mul.w	r3, r0, r3
 8001cae:	1ad3      	subs	r3, r2, r3
 8001cb0:	011b      	lsls	r3, r3, #4
 8001cb2:	3332      	adds	r3, #50	; 0x32
 8001cb4:	4a15      	ldr	r2, [pc, #84]	; (8001d0c <UART_SetConfig+0x118>)
 8001cb6:	fba2 2303 	umull	r2, r3, r2, r3
 8001cba:	095b      	lsrs	r3, r3, #5
 8001cbc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001cc0:	4419      	add	r1, r3
 8001cc2:	68fa      	ldr	r2, [r7, #12]
 8001cc4:	4613      	mov	r3, r2
 8001cc6:	009b      	lsls	r3, r3, #2
 8001cc8:	4413      	add	r3, r2
 8001cca:	009a      	lsls	r2, r3, #2
 8001ccc:	441a      	add	r2, r3
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	009b      	lsls	r3, r3, #2
 8001cd4:	fbb2 f2f3 	udiv	r2, r2, r3
 8001cd8:	4b0c      	ldr	r3, [pc, #48]	; (8001d0c <UART_SetConfig+0x118>)
 8001cda:	fba3 0302 	umull	r0, r3, r3, r2
 8001cde:	095b      	lsrs	r3, r3, #5
 8001ce0:	2064      	movs	r0, #100	; 0x64
 8001ce2:	fb00 f303 	mul.w	r3, r0, r3
 8001ce6:	1ad3      	subs	r3, r2, r3
 8001ce8:	011b      	lsls	r3, r3, #4
 8001cea:	3332      	adds	r3, #50	; 0x32
 8001cec:	4a07      	ldr	r2, [pc, #28]	; (8001d0c <UART_SetConfig+0x118>)
 8001cee:	fba2 2303 	umull	r2, r3, r2, r3
 8001cf2:	095b      	lsrs	r3, r3, #5
 8001cf4:	f003 020f 	and.w	r2, r3, #15
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	440a      	add	r2, r1
 8001cfe:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8001d00:	bf00      	nop
 8001d02:	3710      	adds	r7, #16
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}
 8001d08:	40013800 	.word	0x40013800
 8001d0c:	51eb851f 	.word	0x51eb851f

08001d10 <__errno>:
 8001d10:	4b01      	ldr	r3, [pc, #4]	; (8001d18 <__errno+0x8>)
 8001d12:	6818      	ldr	r0, [r3, #0]
 8001d14:	4770      	bx	lr
 8001d16:	bf00      	nop
 8001d18:	2000000c 	.word	0x2000000c

08001d1c <__libc_init_array>:
 8001d1c:	b570      	push	{r4, r5, r6, lr}
 8001d1e:	2600      	movs	r6, #0
 8001d20:	4d0c      	ldr	r5, [pc, #48]	; (8001d54 <__libc_init_array+0x38>)
 8001d22:	4c0d      	ldr	r4, [pc, #52]	; (8001d58 <__libc_init_array+0x3c>)
 8001d24:	1b64      	subs	r4, r4, r5
 8001d26:	10a4      	asrs	r4, r4, #2
 8001d28:	42a6      	cmp	r6, r4
 8001d2a:	d109      	bne.n	8001d40 <__libc_init_array+0x24>
 8001d2c:	f001 f82c 	bl	8002d88 <_init>
 8001d30:	2600      	movs	r6, #0
 8001d32:	4d0a      	ldr	r5, [pc, #40]	; (8001d5c <__libc_init_array+0x40>)
 8001d34:	4c0a      	ldr	r4, [pc, #40]	; (8001d60 <__libc_init_array+0x44>)
 8001d36:	1b64      	subs	r4, r4, r5
 8001d38:	10a4      	asrs	r4, r4, #2
 8001d3a:	42a6      	cmp	r6, r4
 8001d3c:	d105      	bne.n	8001d4a <__libc_init_array+0x2e>
 8001d3e:	bd70      	pop	{r4, r5, r6, pc}
 8001d40:	f855 3b04 	ldr.w	r3, [r5], #4
 8001d44:	4798      	blx	r3
 8001d46:	3601      	adds	r6, #1
 8001d48:	e7ee      	b.n	8001d28 <__libc_init_array+0xc>
 8001d4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8001d4e:	4798      	blx	r3
 8001d50:	3601      	adds	r6, #1
 8001d52:	e7f2      	b.n	8001d3a <__libc_init_array+0x1e>
 8001d54:	08002eb8 	.word	0x08002eb8
 8001d58:	08002eb8 	.word	0x08002eb8
 8001d5c:	08002eb8 	.word	0x08002eb8
 8001d60:	08002ebc 	.word	0x08002ebc

08001d64 <memset>:
 8001d64:	4603      	mov	r3, r0
 8001d66:	4402      	add	r2, r0
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	d100      	bne.n	8001d6e <memset+0xa>
 8001d6c:	4770      	bx	lr
 8001d6e:	f803 1b01 	strb.w	r1, [r3], #1
 8001d72:	e7f9      	b.n	8001d68 <memset+0x4>

08001d74 <iprintf>:
 8001d74:	b40f      	push	{r0, r1, r2, r3}
 8001d76:	4b0a      	ldr	r3, [pc, #40]	; (8001da0 <iprintf+0x2c>)
 8001d78:	b513      	push	{r0, r1, r4, lr}
 8001d7a:	681c      	ldr	r4, [r3, #0]
 8001d7c:	b124      	cbz	r4, 8001d88 <iprintf+0x14>
 8001d7e:	69a3      	ldr	r3, [r4, #24]
 8001d80:	b913      	cbnz	r3, 8001d88 <iprintf+0x14>
 8001d82:	4620      	mov	r0, r4
 8001d84:	f000 fa5a 	bl	800223c <__sinit>
 8001d88:	ab05      	add	r3, sp, #20
 8001d8a:	4620      	mov	r0, r4
 8001d8c:	9a04      	ldr	r2, [sp, #16]
 8001d8e:	68a1      	ldr	r1, [r4, #8]
 8001d90:	9301      	str	r3, [sp, #4]
 8001d92:	f000 fc5d 	bl	8002650 <_vfiprintf_r>
 8001d96:	b002      	add	sp, #8
 8001d98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001d9c:	b004      	add	sp, #16
 8001d9e:	4770      	bx	lr
 8001da0:	2000000c 	.word	0x2000000c

08001da4 <_puts_r>:
 8001da4:	b570      	push	{r4, r5, r6, lr}
 8001da6:	460e      	mov	r6, r1
 8001da8:	4605      	mov	r5, r0
 8001daa:	b118      	cbz	r0, 8001db4 <_puts_r+0x10>
 8001dac:	6983      	ldr	r3, [r0, #24]
 8001dae:	b90b      	cbnz	r3, 8001db4 <_puts_r+0x10>
 8001db0:	f000 fa44 	bl	800223c <__sinit>
 8001db4:	69ab      	ldr	r3, [r5, #24]
 8001db6:	68ac      	ldr	r4, [r5, #8]
 8001db8:	b913      	cbnz	r3, 8001dc0 <_puts_r+0x1c>
 8001dba:	4628      	mov	r0, r5
 8001dbc:	f000 fa3e 	bl	800223c <__sinit>
 8001dc0:	4b2c      	ldr	r3, [pc, #176]	; (8001e74 <_puts_r+0xd0>)
 8001dc2:	429c      	cmp	r4, r3
 8001dc4:	d120      	bne.n	8001e08 <_puts_r+0x64>
 8001dc6:	686c      	ldr	r4, [r5, #4]
 8001dc8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001dca:	07db      	lsls	r3, r3, #31
 8001dcc:	d405      	bmi.n	8001dda <_puts_r+0x36>
 8001dce:	89a3      	ldrh	r3, [r4, #12]
 8001dd0:	0598      	lsls	r0, r3, #22
 8001dd2:	d402      	bmi.n	8001dda <_puts_r+0x36>
 8001dd4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001dd6:	f000 facf 	bl	8002378 <__retarget_lock_acquire_recursive>
 8001dda:	89a3      	ldrh	r3, [r4, #12]
 8001ddc:	0719      	lsls	r1, r3, #28
 8001dde:	d51d      	bpl.n	8001e1c <_puts_r+0x78>
 8001de0:	6923      	ldr	r3, [r4, #16]
 8001de2:	b1db      	cbz	r3, 8001e1c <_puts_r+0x78>
 8001de4:	3e01      	subs	r6, #1
 8001de6:	68a3      	ldr	r3, [r4, #8]
 8001de8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8001dec:	3b01      	subs	r3, #1
 8001dee:	60a3      	str	r3, [r4, #8]
 8001df0:	bb39      	cbnz	r1, 8001e42 <_puts_r+0x9e>
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	da38      	bge.n	8001e68 <_puts_r+0xc4>
 8001df6:	4622      	mov	r2, r4
 8001df8:	210a      	movs	r1, #10
 8001dfa:	4628      	mov	r0, r5
 8001dfc:	f000 f848 	bl	8001e90 <__swbuf_r>
 8001e00:	3001      	adds	r0, #1
 8001e02:	d011      	beq.n	8001e28 <_puts_r+0x84>
 8001e04:	250a      	movs	r5, #10
 8001e06:	e011      	b.n	8001e2c <_puts_r+0x88>
 8001e08:	4b1b      	ldr	r3, [pc, #108]	; (8001e78 <_puts_r+0xd4>)
 8001e0a:	429c      	cmp	r4, r3
 8001e0c:	d101      	bne.n	8001e12 <_puts_r+0x6e>
 8001e0e:	68ac      	ldr	r4, [r5, #8]
 8001e10:	e7da      	b.n	8001dc8 <_puts_r+0x24>
 8001e12:	4b1a      	ldr	r3, [pc, #104]	; (8001e7c <_puts_r+0xd8>)
 8001e14:	429c      	cmp	r4, r3
 8001e16:	bf08      	it	eq
 8001e18:	68ec      	ldreq	r4, [r5, #12]
 8001e1a:	e7d5      	b.n	8001dc8 <_puts_r+0x24>
 8001e1c:	4621      	mov	r1, r4
 8001e1e:	4628      	mov	r0, r5
 8001e20:	f000 f888 	bl	8001f34 <__swsetup_r>
 8001e24:	2800      	cmp	r0, #0
 8001e26:	d0dd      	beq.n	8001de4 <_puts_r+0x40>
 8001e28:	f04f 35ff 	mov.w	r5, #4294967295
 8001e2c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001e2e:	07da      	lsls	r2, r3, #31
 8001e30:	d405      	bmi.n	8001e3e <_puts_r+0x9a>
 8001e32:	89a3      	ldrh	r3, [r4, #12]
 8001e34:	059b      	lsls	r3, r3, #22
 8001e36:	d402      	bmi.n	8001e3e <_puts_r+0x9a>
 8001e38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001e3a:	f000 fa9e 	bl	800237a <__retarget_lock_release_recursive>
 8001e3e:	4628      	mov	r0, r5
 8001e40:	bd70      	pop	{r4, r5, r6, pc}
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	da04      	bge.n	8001e50 <_puts_r+0xac>
 8001e46:	69a2      	ldr	r2, [r4, #24]
 8001e48:	429a      	cmp	r2, r3
 8001e4a:	dc06      	bgt.n	8001e5a <_puts_r+0xb6>
 8001e4c:	290a      	cmp	r1, #10
 8001e4e:	d004      	beq.n	8001e5a <_puts_r+0xb6>
 8001e50:	6823      	ldr	r3, [r4, #0]
 8001e52:	1c5a      	adds	r2, r3, #1
 8001e54:	6022      	str	r2, [r4, #0]
 8001e56:	7019      	strb	r1, [r3, #0]
 8001e58:	e7c5      	b.n	8001de6 <_puts_r+0x42>
 8001e5a:	4622      	mov	r2, r4
 8001e5c:	4628      	mov	r0, r5
 8001e5e:	f000 f817 	bl	8001e90 <__swbuf_r>
 8001e62:	3001      	adds	r0, #1
 8001e64:	d1bf      	bne.n	8001de6 <_puts_r+0x42>
 8001e66:	e7df      	b.n	8001e28 <_puts_r+0x84>
 8001e68:	250a      	movs	r5, #10
 8001e6a:	6823      	ldr	r3, [r4, #0]
 8001e6c:	1c5a      	adds	r2, r3, #1
 8001e6e:	6022      	str	r2, [r4, #0]
 8001e70:	701d      	strb	r5, [r3, #0]
 8001e72:	e7db      	b.n	8001e2c <_puts_r+0x88>
 8001e74:	08002e44 	.word	0x08002e44
 8001e78:	08002e64 	.word	0x08002e64
 8001e7c:	08002e24 	.word	0x08002e24

08001e80 <puts>:
 8001e80:	4b02      	ldr	r3, [pc, #8]	; (8001e8c <puts+0xc>)
 8001e82:	4601      	mov	r1, r0
 8001e84:	6818      	ldr	r0, [r3, #0]
 8001e86:	f7ff bf8d 	b.w	8001da4 <_puts_r>
 8001e8a:	bf00      	nop
 8001e8c:	2000000c 	.word	0x2000000c

08001e90 <__swbuf_r>:
 8001e90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e92:	460e      	mov	r6, r1
 8001e94:	4614      	mov	r4, r2
 8001e96:	4605      	mov	r5, r0
 8001e98:	b118      	cbz	r0, 8001ea2 <__swbuf_r+0x12>
 8001e9a:	6983      	ldr	r3, [r0, #24]
 8001e9c:	b90b      	cbnz	r3, 8001ea2 <__swbuf_r+0x12>
 8001e9e:	f000 f9cd 	bl	800223c <__sinit>
 8001ea2:	4b21      	ldr	r3, [pc, #132]	; (8001f28 <__swbuf_r+0x98>)
 8001ea4:	429c      	cmp	r4, r3
 8001ea6:	d12b      	bne.n	8001f00 <__swbuf_r+0x70>
 8001ea8:	686c      	ldr	r4, [r5, #4]
 8001eaa:	69a3      	ldr	r3, [r4, #24]
 8001eac:	60a3      	str	r3, [r4, #8]
 8001eae:	89a3      	ldrh	r3, [r4, #12]
 8001eb0:	071a      	lsls	r2, r3, #28
 8001eb2:	d52f      	bpl.n	8001f14 <__swbuf_r+0x84>
 8001eb4:	6923      	ldr	r3, [r4, #16]
 8001eb6:	b36b      	cbz	r3, 8001f14 <__swbuf_r+0x84>
 8001eb8:	6923      	ldr	r3, [r4, #16]
 8001eba:	6820      	ldr	r0, [r4, #0]
 8001ebc:	b2f6      	uxtb	r6, r6
 8001ebe:	1ac0      	subs	r0, r0, r3
 8001ec0:	6963      	ldr	r3, [r4, #20]
 8001ec2:	4637      	mov	r7, r6
 8001ec4:	4283      	cmp	r3, r0
 8001ec6:	dc04      	bgt.n	8001ed2 <__swbuf_r+0x42>
 8001ec8:	4621      	mov	r1, r4
 8001eca:	4628      	mov	r0, r5
 8001ecc:	f000 f922 	bl	8002114 <_fflush_r>
 8001ed0:	bb30      	cbnz	r0, 8001f20 <__swbuf_r+0x90>
 8001ed2:	68a3      	ldr	r3, [r4, #8]
 8001ed4:	3001      	adds	r0, #1
 8001ed6:	3b01      	subs	r3, #1
 8001ed8:	60a3      	str	r3, [r4, #8]
 8001eda:	6823      	ldr	r3, [r4, #0]
 8001edc:	1c5a      	adds	r2, r3, #1
 8001ede:	6022      	str	r2, [r4, #0]
 8001ee0:	701e      	strb	r6, [r3, #0]
 8001ee2:	6963      	ldr	r3, [r4, #20]
 8001ee4:	4283      	cmp	r3, r0
 8001ee6:	d004      	beq.n	8001ef2 <__swbuf_r+0x62>
 8001ee8:	89a3      	ldrh	r3, [r4, #12]
 8001eea:	07db      	lsls	r3, r3, #31
 8001eec:	d506      	bpl.n	8001efc <__swbuf_r+0x6c>
 8001eee:	2e0a      	cmp	r6, #10
 8001ef0:	d104      	bne.n	8001efc <__swbuf_r+0x6c>
 8001ef2:	4621      	mov	r1, r4
 8001ef4:	4628      	mov	r0, r5
 8001ef6:	f000 f90d 	bl	8002114 <_fflush_r>
 8001efa:	b988      	cbnz	r0, 8001f20 <__swbuf_r+0x90>
 8001efc:	4638      	mov	r0, r7
 8001efe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001f00:	4b0a      	ldr	r3, [pc, #40]	; (8001f2c <__swbuf_r+0x9c>)
 8001f02:	429c      	cmp	r4, r3
 8001f04:	d101      	bne.n	8001f0a <__swbuf_r+0x7a>
 8001f06:	68ac      	ldr	r4, [r5, #8]
 8001f08:	e7cf      	b.n	8001eaa <__swbuf_r+0x1a>
 8001f0a:	4b09      	ldr	r3, [pc, #36]	; (8001f30 <__swbuf_r+0xa0>)
 8001f0c:	429c      	cmp	r4, r3
 8001f0e:	bf08      	it	eq
 8001f10:	68ec      	ldreq	r4, [r5, #12]
 8001f12:	e7ca      	b.n	8001eaa <__swbuf_r+0x1a>
 8001f14:	4621      	mov	r1, r4
 8001f16:	4628      	mov	r0, r5
 8001f18:	f000 f80c 	bl	8001f34 <__swsetup_r>
 8001f1c:	2800      	cmp	r0, #0
 8001f1e:	d0cb      	beq.n	8001eb8 <__swbuf_r+0x28>
 8001f20:	f04f 37ff 	mov.w	r7, #4294967295
 8001f24:	e7ea      	b.n	8001efc <__swbuf_r+0x6c>
 8001f26:	bf00      	nop
 8001f28:	08002e44 	.word	0x08002e44
 8001f2c:	08002e64 	.word	0x08002e64
 8001f30:	08002e24 	.word	0x08002e24

08001f34 <__swsetup_r>:
 8001f34:	4b32      	ldr	r3, [pc, #200]	; (8002000 <__swsetup_r+0xcc>)
 8001f36:	b570      	push	{r4, r5, r6, lr}
 8001f38:	681d      	ldr	r5, [r3, #0]
 8001f3a:	4606      	mov	r6, r0
 8001f3c:	460c      	mov	r4, r1
 8001f3e:	b125      	cbz	r5, 8001f4a <__swsetup_r+0x16>
 8001f40:	69ab      	ldr	r3, [r5, #24]
 8001f42:	b913      	cbnz	r3, 8001f4a <__swsetup_r+0x16>
 8001f44:	4628      	mov	r0, r5
 8001f46:	f000 f979 	bl	800223c <__sinit>
 8001f4a:	4b2e      	ldr	r3, [pc, #184]	; (8002004 <__swsetup_r+0xd0>)
 8001f4c:	429c      	cmp	r4, r3
 8001f4e:	d10f      	bne.n	8001f70 <__swsetup_r+0x3c>
 8001f50:	686c      	ldr	r4, [r5, #4]
 8001f52:	89a3      	ldrh	r3, [r4, #12]
 8001f54:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8001f58:	0719      	lsls	r1, r3, #28
 8001f5a:	d42c      	bmi.n	8001fb6 <__swsetup_r+0x82>
 8001f5c:	06dd      	lsls	r5, r3, #27
 8001f5e:	d411      	bmi.n	8001f84 <__swsetup_r+0x50>
 8001f60:	2309      	movs	r3, #9
 8001f62:	6033      	str	r3, [r6, #0]
 8001f64:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8001f68:	f04f 30ff 	mov.w	r0, #4294967295
 8001f6c:	81a3      	strh	r3, [r4, #12]
 8001f6e:	e03e      	b.n	8001fee <__swsetup_r+0xba>
 8001f70:	4b25      	ldr	r3, [pc, #148]	; (8002008 <__swsetup_r+0xd4>)
 8001f72:	429c      	cmp	r4, r3
 8001f74:	d101      	bne.n	8001f7a <__swsetup_r+0x46>
 8001f76:	68ac      	ldr	r4, [r5, #8]
 8001f78:	e7eb      	b.n	8001f52 <__swsetup_r+0x1e>
 8001f7a:	4b24      	ldr	r3, [pc, #144]	; (800200c <__swsetup_r+0xd8>)
 8001f7c:	429c      	cmp	r4, r3
 8001f7e:	bf08      	it	eq
 8001f80:	68ec      	ldreq	r4, [r5, #12]
 8001f82:	e7e6      	b.n	8001f52 <__swsetup_r+0x1e>
 8001f84:	0758      	lsls	r0, r3, #29
 8001f86:	d512      	bpl.n	8001fae <__swsetup_r+0x7a>
 8001f88:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001f8a:	b141      	cbz	r1, 8001f9e <__swsetup_r+0x6a>
 8001f8c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001f90:	4299      	cmp	r1, r3
 8001f92:	d002      	beq.n	8001f9a <__swsetup_r+0x66>
 8001f94:	4630      	mov	r0, r6
 8001f96:	f000 fa57 	bl	8002448 <_free_r>
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	6363      	str	r3, [r4, #52]	; 0x34
 8001f9e:	89a3      	ldrh	r3, [r4, #12]
 8001fa0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8001fa4:	81a3      	strh	r3, [r4, #12]
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	6063      	str	r3, [r4, #4]
 8001faa:	6923      	ldr	r3, [r4, #16]
 8001fac:	6023      	str	r3, [r4, #0]
 8001fae:	89a3      	ldrh	r3, [r4, #12]
 8001fb0:	f043 0308 	orr.w	r3, r3, #8
 8001fb4:	81a3      	strh	r3, [r4, #12]
 8001fb6:	6923      	ldr	r3, [r4, #16]
 8001fb8:	b94b      	cbnz	r3, 8001fce <__swsetup_r+0x9a>
 8001fba:	89a3      	ldrh	r3, [r4, #12]
 8001fbc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8001fc0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001fc4:	d003      	beq.n	8001fce <__swsetup_r+0x9a>
 8001fc6:	4621      	mov	r1, r4
 8001fc8:	4630      	mov	r0, r6
 8001fca:	f000 f9fd 	bl	80023c8 <__smakebuf_r>
 8001fce:	89a0      	ldrh	r0, [r4, #12]
 8001fd0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8001fd4:	f010 0301 	ands.w	r3, r0, #1
 8001fd8:	d00a      	beq.n	8001ff0 <__swsetup_r+0xbc>
 8001fda:	2300      	movs	r3, #0
 8001fdc:	60a3      	str	r3, [r4, #8]
 8001fde:	6963      	ldr	r3, [r4, #20]
 8001fe0:	425b      	negs	r3, r3
 8001fe2:	61a3      	str	r3, [r4, #24]
 8001fe4:	6923      	ldr	r3, [r4, #16]
 8001fe6:	b943      	cbnz	r3, 8001ffa <__swsetup_r+0xc6>
 8001fe8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8001fec:	d1ba      	bne.n	8001f64 <__swsetup_r+0x30>
 8001fee:	bd70      	pop	{r4, r5, r6, pc}
 8001ff0:	0781      	lsls	r1, r0, #30
 8001ff2:	bf58      	it	pl
 8001ff4:	6963      	ldrpl	r3, [r4, #20]
 8001ff6:	60a3      	str	r3, [r4, #8]
 8001ff8:	e7f4      	b.n	8001fe4 <__swsetup_r+0xb0>
 8001ffa:	2000      	movs	r0, #0
 8001ffc:	e7f7      	b.n	8001fee <__swsetup_r+0xba>
 8001ffe:	bf00      	nop
 8002000:	2000000c 	.word	0x2000000c
 8002004:	08002e44 	.word	0x08002e44
 8002008:	08002e64 	.word	0x08002e64
 800200c:	08002e24 	.word	0x08002e24

08002010 <__sflush_r>:
 8002010:	898a      	ldrh	r2, [r1, #12]
 8002012:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002014:	4605      	mov	r5, r0
 8002016:	0710      	lsls	r0, r2, #28
 8002018:	460c      	mov	r4, r1
 800201a:	d457      	bmi.n	80020cc <__sflush_r+0xbc>
 800201c:	684b      	ldr	r3, [r1, #4]
 800201e:	2b00      	cmp	r3, #0
 8002020:	dc04      	bgt.n	800202c <__sflush_r+0x1c>
 8002022:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002024:	2b00      	cmp	r3, #0
 8002026:	dc01      	bgt.n	800202c <__sflush_r+0x1c>
 8002028:	2000      	movs	r0, #0
 800202a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800202c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800202e:	2e00      	cmp	r6, #0
 8002030:	d0fa      	beq.n	8002028 <__sflush_r+0x18>
 8002032:	2300      	movs	r3, #0
 8002034:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002038:	682f      	ldr	r7, [r5, #0]
 800203a:	602b      	str	r3, [r5, #0]
 800203c:	d032      	beq.n	80020a4 <__sflush_r+0x94>
 800203e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002040:	89a3      	ldrh	r3, [r4, #12]
 8002042:	075a      	lsls	r2, r3, #29
 8002044:	d505      	bpl.n	8002052 <__sflush_r+0x42>
 8002046:	6863      	ldr	r3, [r4, #4]
 8002048:	1ac0      	subs	r0, r0, r3
 800204a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800204c:	b10b      	cbz	r3, 8002052 <__sflush_r+0x42>
 800204e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002050:	1ac0      	subs	r0, r0, r3
 8002052:	2300      	movs	r3, #0
 8002054:	4602      	mov	r2, r0
 8002056:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002058:	4628      	mov	r0, r5
 800205a:	6a21      	ldr	r1, [r4, #32]
 800205c:	47b0      	blx	r6
 800205e:	1c43      	adds	r3, r0, #1
 8002060:	89a3      	ldrh	r3, [r4, #12]
 8002062:	d106      	bne.n	8002072 <__sflush_r+0x62>
 8002064:	6829      	ldr	r1, [r5, #0]
 8002066:	291d      	cmp	r1, #29
 8002068:	d82c      	bhi.n	80020c4 <__sflush_r+0xb4>
 800206a:	4a29      	ldr	r2, [pc, #164]	; (8002110 <__sflush_r+0x100>)
 800206c:	40ca      	lsrs	r2, r1
 800206e:	07d6      	lsls	r6, r2, #31
 8002070:	d528      	bpl.n	80020c4 <__sflush_r+0xb4>
 8002072:	2200      	movs	r2, #0
 8002074:	6062      	str	r2, [r4, #4]
 8002076:	6922      	ldr	r2, [r4, #16]
 8002078:	04d9      	lsls	r1, r3, #19
 800207a:	6022      	str	r2, [r4, #0]
 800207c:	d504      	bpl.n	8002088 <__sflush_r+0x78>
 800207e:	1c42      	adds	r2, r0, #1
 8002080:	d101      	bne.n	8002086 <__sflush_r+0x76>
 8002082:	682b      	ldr	r3, [r5, #0]
 8002084:	b903      	cbnz	r3, 8002088 <__sflush_r+0x78>
 8002086:	6560      	str	r0, [r4, #84]	; 0x54
 8002088:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800208a:	602f      	str	r7, [r5, #0]
 800208c:	2900      	cmp	r1, #0
 800208e:	d0cb      	beq.n	8002028 <__sflush_r+0x18>
 8002090:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002094:	4299      	cmp	r1, r3
 8002096:	d002      	beq.n	800209e <__sflush_r+0x8e>
 8002098:	4628      	mov	r0, r5
 800209a:	f000 f9d5 	bl	8002448 <_free_r>
 800209e:	2000      	movs	r0, #0
 80020a0:	6360      	str	r0, [r4, #52]	; 0x34
 80020a2:	e7c2      	b.n	800202a <__sflush_r+0x1a>
 80020a4:	6a21      	ldr	r1, [r4, #32]
 80020a6:	2301      	movs	r3, #1
 80020a8:	4628      	mov	r0, r5
 80020aa:	47b0      	blx	r6
 80020ac:	1c41      	adds	r1, r0, #1
 80020ae:	d1c7      	bne.n	8002040 <__sflush_r+0x30>
 80020b0:	682b      	ldr	r3, [r5, #0]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d0c4      	beq.n	8002040 <__sflush_r+0x30>
 80020b6:	2b1d      	cmp	r3, #29
 80020b8:	d001      	beq.n	80020be <__sflush_r+0xae>
 80020ba:	2b16      	cmp	r3, #22
 80020bc:	d101      	bne.n	80020c2 <__sflush_r+0xb2>
 80020be:	602f      	str	r7, [r5, #0]
 80020c0:	e7b2      	b.n	8002028 <__sflush_r+0x18>
 80020c2:	89a3      	ldrh	r3, [r4, #12]
 80020c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80020c8:	81a3      	strh	r3, [r4, #12]
 80020ca:	e7ae      	b.n	800202a <__sflush_r+0x1a>
 80020cc:	690f      	ldr	r7, [r1, #16]
 80020ce:	2f00      	cmp	r7, #0
 80020d0:	d0aa      	beq.n	8002028 <__sflush_r+0x18>
 80020d2:	0793      	lsls	r3, r2, #30
 80020d4:	bf18      	it	ne
 80020d6:	2300      	movne	r3, #0
 80020d8:	680e      	ldr	r6, [r1, #0]
 80020da:	bf08      	it	eq
 80020dc:	694b      	ldreq	r3, [r1, #20]
 80020de:	1bf6      	subs	r6, r6, r7
 80020e0:	600f      	str	r7, [r1, #0]
 80020e2:	608b      	str	r3, [r1, #8]
 80020e4:	2e00      	cmp	r6, #0
 80020e6:	dd9f      	ble.n	8002028 <__sflush_r+0x18>
 80020e8:	4633      	mov	r3, r6
 80020ea:	463a      	mov	r2, r7
 80020ec:	4628      	mov	r0, r5
 80020ee:	6a21      	ldr	r1, [r4, #32]
 80020f0:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80020f4:	47e0      	blx	ip
 80020f6:	2800      	cmp	r0, #0
 80020f8:	dc06      	bgt.n	8002108 <__sflush_r+0xf8>
 80020fa:	89a3      	ldrh	r3, [r4, #12]
 80020fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002100:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002104:	81a3      	strh	r3, [r4, #12]
 8002106:	e790      	b.n	800202a <__sflush_r+0x1a>
 8002108:	4407      	add	r7, r0
 800210a:	1a36      	subs	r6, r6, r0
 800210c:	e7ea      	b.n	80020e4 <__sflush_r+0xd4>
 800210e:	bf00      	nop
 8002110:	20400001 	.word	0x20400001

08002114 <_fflush_r>:
 8002114:	b538      	push	{r3, r4, r5, lr}
 8002116:	690b      	ldr	r3, [r1, #16]
 8002118:	4605      	mov	r5, r0
 800211a:	460c      	mov	r4, r1
 800211c:	b913      	cbnz	r3, 8002124 <_fflush_r+0x10>
 800211e:	2500      	movs	r5, #0
 8002120:	4628      	mov	r0, r5
 8002122:	bd38      	pop	{r3, r4, r5, pc}
 8002124:	b118      	cbz	r0, 800212e <_fflush_r+0x1a>
 8002126:	6983      	ldr	r3, [r0, #24]
 8002128:	b90b      	cbnz	r3, 800212e <_fflush_r+0x1a>
 800212a:	f000 f887 	bl	800223c <__sinit>
 800212e:	4b14      	ldr	r3, [pc, #80]	; (8002180 <_fflush_r+0x6c>)
 8002130:	429c      	cmp	r4, r3
 8002132:	d11b      	bne.n	800216c <_fflush_r+0x58>
 8002134:	686c      	ldr	r4, [r5, #4]
 8002136:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d0ef      	beq.n	800211e <_fflush_r+0xa>
 800213e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002140:	07d0      	lsls	r0, r2, #31
 8002142:	d404      	bmi.n	800214e <_fflush_r+0x3a>
 8002144:	0599      	lsls	r1, r3, #22
 8002146:	d402      	bmi.n	800214e <_fflush_r+0x3a>
 8002148:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800214a:	f000 f915 	bl	8002378 <__retarget_lock_acquire_recursive>
 800214e:	4628      	mov	r0, r5
 8002150:	4621      	mov	r1, r4
 8002152:	f7ff ff5d 	bl	8002010 <__sflush_r>
 8002156:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002158:	4605      	mov	r5, r0
 800215a:	07da      	lsls	r2, r3, #31
 800215c:	d4e0      	bmi.n	8002120 <_fflush_r+0xc>
 800215e:	89a3      	ldrh	r3, [r4, #12]
 8002160:	059b      	lsls	r3, r3, #22
 8002162:	d4dd      	bmi.n	8002120 <_fflush_r+0xc>
 8002164:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002166:	f000 f908 	bl	800237a <__retarget_lock_release_recursive>
 800216a:	e7d9      	b.n	8002120 <_fflush_r+0xc>
 800216c:	4b05      	ldr	r3, [pc, #20]	; (8002184 <_fflush_r+0x70>)
 800216e:	429c      	cmp	r4, r3
 8002170:	d101      	bne.n	8002176 <_fflush_r+0x62>
 8002172:	68ac      	ldr	r4, [r5, #8]
 8002174:	e7df      	b.n	8002136 <_fflush_r+0x22>
 8002176:	4b04      	ldr	r3, [pc, #16]	; (8002188 <_fflush_r+0x74>)
 8002178:	429c      	cmp	r4, r3
 800217a:	bf08      	it	eq
 800217c:	68ec      	ldreq	r4, [r5, #12]
 800217e:	e7da      	b.n	8002136 <_fflush_r+0x22>
 8002180:	08002e44 	.word	0x08002e44
 8002184:	08002e64 	.word	0x08002e64
 8002188:	08002e24 	.word	0x08002e24

0800218c <std>:
 800218c:	2300      	movs	r3, #0
 800218e:	b510      	push	{r4, lr}
 8002190:	4604      	mov	r4, r0
 8002192:	e9c0 3300 	strd	r3, r3, [r0]
 8002196:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800219a:	6083      	str	r3, [r0, #8]
 800219c:	8181      	strh	r1, [r0, #12]
 800219e:	6643      	str	r3, [r0, #100]	; 0x64
 80021a0:	81c2      	strh	r2, [r0, #14]
 80021a2:	6183      	str	r3, [r0, #24]
 80021a4:	4619      	mov	r1, r3
 80021a6:	2208      	movs	r2, #8
 80021a8:	305c      	adds	r0, #92	; 0x5c
 80021aa:	f7ff fddb 	bl	8001d64 <memset>
 80021ae:	4b05      	ldr	r3, [pc, #20]	; (80021c4 <std+0x38>)
 80021b0:	6224      	str	r4, [r4, #32]
 80021b2:	6263      	str	r3, [r4, #36]	; 0x24
 80021b4:	4b04      	ldr	r3, [pc, #16]	; (80021c8 <std+0x3c>)
 80021b6:	62a3      	str	r3, [r4, #40]	; 0x28
 80021b8:	4b04      	ldr	r3, [pc, #16]	; (80021cc <std+0x40>)
 80021ba:	62e3      	str	r3, [r4, #44]	; 0x2c
 80021bc:	4b04      	ldr	r3, [pc, #16]	; (80021d0 <std+0x44>)
 80021be:	6323      	str	r3, [r4, #48]	; 0x30
 80021c0:	bd10      	pop	{r4, pc}
 80021c2:	bf00      	nop
 80021c4:	08002bfd 	.word	0x08002bfd
 80021c8:	08002c1f 	.word	0x08002c1f
 80021cc:	08002c57 	.word	0x08002c57
 80021d0:	08002c7b 	.word	0x08002c7b

080021d4 <_cleanup_r>:
 80021d4:	4901      	ldr	r1, [pc, #4]	; (80021dc <_cleanup_r+0x8>)
 80021d6:	f000 b8af 	b.w	8002338 <_fwalk_reent>
 80021da:	bf00      	nop
 80021dc:	08002115 	.word	0x08002115

080021e0 <__sfmoreglue>:
 80021e0:	2268      	movs	r2, #104	; 0x68
 80021e2:	b570      	push	{r4, r5, r6, lr}
 80021e4:	1e4d      	subs	r5, r1, #1
 80021e6:	4355      	muls	r5, r2
 80021e8:	460e      	mov	r6, r1
 80021ea:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80021ee:	f000 f993 	bl	8002518 <_malloc_r>
 80021f2:	4604      	mov	r4, r0
 80021f4:	b140      	cbz	r0, 8002208 <__sfmoreglue+0x28>
 80021f6:	2100      	movs	r1, #0
 80021f8:	e9c0 1600 	strd	r1, r6, [r0]
 80021fc:	300c      	adds	r0, #12
 80021fe:	60a0      	str	r0, [r4, #8]
 8002200:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002204:	f7ff fdae 	bl	8001d64 <memset>
 8002208:	4620      	mov	r0, r4
 800220a:	bd70      	pop	{r4, r5, r6, pc}

0800220c <__sfp_lock_acquire>:
 800220c:	4801      	ldr	r0, [pc, #4]	; (8002214 <__sfp_lock_acquire+0x8>)
 800220e:	f000 b8b3 	b.w	8002378 <__retarget_lock_acquire_recursive>
 8002212:	bf00      	nop
 8002214:	2000012d 	.word	0x2000012d

08002218 <__sfp_lock_release>:
 8002218:	4801      	ldr	r0, [pc, #4]	; (8002220 <__sfp_lock_release+0x8>)
 800221a:	f000 b8ae 	b.w	800237a <__retarget_lock_release_recursive>
 800221e:	bf00      	nop
 8002220:	2000012d 	.word	0x2000012d

08002224 <__sinit_lock_acquire>:
 8002224:	4801      	ldr	r0, [pc, #4]	; (800222c <__sinit_lock_acquire+0x8>)
 8002226:	f000 b8a7 	b.w	8002378 <__retarget_lock_acquire_recursive>
 800222a:	bf00      	nop
 800222c:	2000012e 	.word	0x2000012e

08002230 <__sinit_lock_release>:
 8002230:	4801      	ldr	r0, [pc, #4]	; (8002238 <__sinit_lock_release+0x8>)
 8002232:	f000 b8a2 	b.w	800237a <__retarget_lock_release_recursive>
 8002236:	bf00      	nop
 8002238:	2000012e 	.word	0x2000012e

0800223c <__sinit>:
 800223c:	b510      	push	{r4, lr}
 800223e:	4604      	mov	r4, r0
 8002240:	f7ff fff0 	bl	8002224 <__sinit_lock_acquire>
 8002244:	69a3      	ldr	r3, [r4, #24]
 8002246:	b11b      	cbz	r3, 8002250 <__sinit+0x14>
 8002248:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800224c:	f7ff bff0 	b.w	8002230 <__sinit_lock_release>
 8002250:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002254:	6523      	str	r3, [r4, #80]	; 0x50
 8002256:	4b13      	ldr	r3, [pc, #76]	; (80022a4 <__sinit+0x68>)
 8002258:	4a13      	ldr	r2, [pc, #76]	; (80022a8 <__sinit+0x6c>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	62a2      	str	r2, [r4, #40]	; 0x28
 800225e:	42a3      	cmp	r3, r4
 8002260:	bf08      	it	eq
 8002262:	2301      	moveq	r3, #1
 8002264:	4620      	mov	r0, r4
 8002266:	bf08      	it	eq
 8002268:	61a3      	streq	r3, [r4, #24]
 800226a:	f000 f81f 	bl	80022ac <__sfp>
 800226e:	6060      	str	r0, [r4, #4]
 8002270:	4620      	mov	r0, r4
 8002272:	f000 f81b 	bl	80022ac <__sfp>
 8002276:	60a0      	str	r0, [r4, #8]
 8002278:	4620      	mov	r0, r4
 800227a:	f000 f817 	bl	80022ac <__sfp>
 800227e:	2200      	movs	r2, #0
 8002280:	2104      	movs	r1, #4
 8002282:	60e0      	str	r0, [r4, #12]
 8002284:	6860      	ldr	r0, [r4, #4]
 8002286:	f7ff ff81 	bl	800218c <std>
 800228a:	2201      	movs	r2, #1
 800228c:	2109      	movs	r1, #9
 800228e:	68a0      	ldr	r0, [r4, #8]
 8002290:	f7ff ff7c 	bl	800218c <std>
 8002294:	2202      	movs	r2, #2
 8002296:	2112      	movs	r1, #18
 8002298:	68e0      	ldr	r0, [r4, #12]
 800229a:	f7ff ff77 	bl	800218c <std>
 800229e:	2301      	movs	r3, #1
 80022a0:	61a3      	str	r3, [r4, #24]
 80022a2:	e7d1      	b.n	8002248 <__sinit+0xc>
 80022a4:	08002e20 	.word	0x08002e20
 80022a8:	080021d5 	.word	0x080021d5

080022ac <__sfp>:
 80022ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80022ae:	4607      	mov	r7, r0
 80022b0:	f7ff ffac 	bl	800220c <__sfp_lock_acquire>
 80022b4:	4b1e      	ldr	r3, [pc, #120]	; (8002330 <__sfp+0x84>)
 80022b6:	681e      	ldr	r6, [r3, #0]
 80022b8:	69b3      	ldr	r3, [r6, #24]
 80022ba:	b913      	cbnz	r3, 80022c2 <__sfp+0x16>
 80022bc:	4630      	mov	r0, r6
 80022be:	f7ff ffbd 	bl	800223c <__sinit>
 80022c2:	3648      	adds	r6, #72	; 0x48
 80022c4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80022c8:	3b01      	subs	r3, #1
 80022ca:	d503      	bpl.n	80022d4 <__sfp+0x28>
 80022cc:	6833      	ldr	r3, [r6, #0]
 80022ce:	b30b      	cbz	r3, 8002314 <__sfp+0x68>
 80022d0:	6836      	ldr	r6, [r6, #0]
 80022d2:	e7f7      	b.n	80022c4 <__sfp+0x18>
 80022d4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80022d8:	b9d5      	cbnz	r5, 8002310 <__sfp+0x64>
 80022da:	4b16      	ldr	r3, [pc, #88]	; (8002334 <__sfp+0x88>)
 80022dc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80022e0:	60e3      	str	r3, [r4, #12]
 80022e2:	6665      	str	r5, [r4, #100]	; 0x64
 80022e4:	f000 f847 	bl	8002376 <__retarget_lock_init_recursive>
 80022e8:	f7ff ff96 	bl	8002218 <__sfp_lock_release>
 80022ec:	2208      	movs	r2, #8
 80022ee:	4629      	mov	r1, r5
 80022f0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80022f4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80022f8:	6025      	str	r5, [r4, #0]
 80022fa:	61a5      	str	r5, [r4, #24]
 80022fc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002300:	f7ff fd30 	bl	8001d64 <memset>
 8002304:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002308:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800230c:	4620      	mov	r0, r4
 800230e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002310:	3468      	adds	r4, #104	; 0x68
 8002312:	e7d9      	b.n	80022c8 <__sfp+0x1c>
 8002314:	2104      	movs	r1, #4
 8002316:	4638      	mov	r0, r7
 8002318:	f7ff ff62 	bl	80021e0 <__sfmoreglue>
 800231c:	4604      	mov	r4, r0
 800231e:	6030      	str	r0, [r6, #0]
 8002320:	2800      	cmp	r0, #0
 8002322:	d1d5      	bne.n	80022d0 <__sfp+0x24>
 8002324:	f7ff ff78 	bl	8002218 <__sfp_lock_release>
 8002328:	230c      	movs	r3, #12
 800232a:	603b      	str	r3, [r7, #0]
 800232c:	e7ee      	b.n	800230c <__sfp+0x60>
 800232e:	bf00      	nop
 8002330:	08002e20 	.word	0x08002e20
 8002334:	ffff0001 	.word	0xffff0001

08002338 <_fwalk_reent>:
 8002338:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800233c:	4606      	mov	r6, r0
 800233e:	4688      	mov	r8, r1
 8002340:	2700      	movs	r7, #0
 8002342:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002346:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800234a:	f1b9 0901 	subs.w	r9, r9, #1
 800234e:	d505      	bpl.n	800235c <_fwalk_reent+0x24>
 8002350:	6824      	ldr	r4, [r4, #0]
 8002352:	2c00      	cmp	r4, #0
 8002354:	d1f7      	bne.n	8002346 <_fwalk_reent+0xe>
 8002356:	4638      	mov	r0, r7
 8002358:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800235c:	89ab      	ldrh	r3, [r5, #12]
 800235e:	2b01      	cmp	r3, #1
 8002360:	d907      	bls.n	8002372 <_fwalk_reent+0x3a>
 8002362:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002366:	3301      	adds	r3, #1
 8002368:	d003      	beq.n	8002372 <_fwalk_reent+0x3a>
 800236a:	4629      	mov	r1, r5
 800236c:	4630      	mov	r0, r6
 800236e:	47c0      	blx	r8
 8002370:	4307      	orrs	r7, r0
 8002372:	3568      	adds	r5, #104	; 0x68
 8002374:	e7e9      	b.n	800234a <_fwalk_reent+0x12>

08002376 <__retarget_lock_init_recursive>:
 8002376:	4770      	bx	lr

08002378 <__retarget_lock_acquire_recursive>:
 8002378:	4770      	bx	lr

0800237a <__retarget_lock_release_recursive>:
 800237a:	4770      	bx	lr

0800237c <__swhatbuf_r>:
 800237c:	b570      	push	{r4, r5, r6, lr}
 800237e:	460e      	mov	r6, r1
 8002380:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002384:	4614      	mov	r4, r2
 8002386:	2900      	cmp	r1, #0
 8002388:	461d      	mov	r5, r3
 800238a:	b096      	sub	sp, #88	; 0x58
 800238c:	da08      	bge.n	80023a0 <__swhatbuf_r+0x24>
 800238e:	2200      	movs	r2, #0
 8002390:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8002394:	602a      	str	r2, [r5, #0]
 8002396:	061a      	lsls	r2, r3, #24
 8002398:	d410      	bmi.n	80023bc <__swhatbuf_r+0x40>
 800239a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800239e:	e00e      	b.n	80023be <__swhatbuf_r+0x42>
 80023a0:	466a      	mov	r2, sp
 80023a2:	f000 fc91 	bl	8002cc8 <_fstat_r>
 80023a6:	2800      	cmp	r0, #0
 80023a8:	dbf1      	blt.n	800238e <__swhatbuf_r+0x12>
 80023aa:	9a01      	ldr	r2, [sp, #4]
 80023ac:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80023b0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80023b4:	425a      	negs	r2, r3
 80023b6:	415a      	adcs	r2, r3
 80023b8:	602a      	str	r2, [r5, #0]
 80023ba:	e7ee      	b.n	800239a <__swhatbuf_r+0x1e>
 80023bc:	2340      	movs	r3, #64	; 0x40
 80023be:	2000      	movs	r0, #0
 80023c0:	6023      	str	r3, [r4, #0]
 80023c2:	b016      	add	sp, #88	; 0x58
 80023c4:	bd70      	pop	{r4, r5, r6, pc}
	...

080023c8 <__smakebuf_r>:
 80023c8:	898b      	ldrh	r3, [r1, #12]
 80023ca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80023cc:	079d      	lsls	r5, r3, #30
 80023ce:	4606      	mov	r6, r0
 80023d0:	460c      	mov	r4, r1
 80023d2:	d507      	bpl.n	80023e4 <__smakebuf_r+0x1c>
 80023d4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80023d8:	6023      	str	r3, [r4, #0]
 80023da:	6123      	str	r3, [r4, #16]
 80023dc:	2301      	movs	r3, #1
 80023de:	6163      	str	r3, [r4, #20]
 80023e0:	b002      	add	sp, #8
 80023e2:	bd70      	pop	{r4, r5, r6, pc}
 80023e4:	466a      	mov	r2, sp
 80023e6:	ab01      	add	r3, sp, #4
 80023e8:	f7ff ffc8 	bl	800237c <__swhatbuf_r>
 80023ec:	9900      	ldr	r1, [sp, #0]
 80023ee:	4605      	mov	r5, r0
 80023f0:	4630      	mov	r0, r6
 80023f2:	f000 f891 	bl	8002518 <_malloc_r>
 80023f6:	b948      	cbnz	r0, 800240c <__smakebuf_r+0x44>
 80023f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80023fc:	059a      	lsls	r2, r3, #22
 80023fe:	d4ef      	bmi.n	80023e0 <__smakebuf_r+0x18>
 8002400:	f023 0303 	bic.w	r3, r3, #3
 8002404:	f043 0302 	orr.w	r3, r3, #2
 8002408:	81a3      	strh	r3, [r4, #12]
 800240a:	e7e3      	b.n	80023d4 <__smakebuf_r+0xc>
 800240c:	4b0d      	ldr	r3, [pc, #52]	; (8002444 <__smakebuf_r+0x7c>)
 800240e:	62b3      	str	r3, [r6, #40]	; 0x28
 8002410:	89a3      	ldrh	r3, [r4, #12]
 8002412:	6020      	str	r0, [r4, #0]
 8002414:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002418:	81a3      	strh	r3, [r4, #12]
 800241a:	9b00      	ldr	r3, [sp, #0]
 800241c:	6120      	str	r0, [r4, #16]
 800241e:	6163      	str	r3, [r4, #20]
 8002420:	9b01      	ldr	r3, [sp, #4]
 8002422:	b15b      	cbz	r3, 800243c <__smakebuf_r+0x74>
 8002424:	4630      	mov	r0, r6
 8002426:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800242a:	f000 fc5f 	bl	8002cec <_isatty_r>
 800242e:	b128      	cbz	r0, 800243c <__smakebuf_r+0x74>
 8002430:	89a3      	ldrh	r3, [r4, #12]
 8002432:	f023 0303 	bic.w	r3, r3, #3
 8002436:	f043 0301 	orr.w	r3, r3, #1
 800243a:	81a3      	strh	r3, [r4, #12]
 800243c:	89a0      	ldrh	r0, [r4, #12]
 800243e:	4305      	orrs	r5, r0
 8002440:	81a5      	strh	r5, [r4, #12]
 8002442:	e7cd      	b.n	80023e0 <__smakebuf_r+0x18>
 8002444:	080021d5 	.word	0x080021d5

08002448 <_free_r>:
 8002448:	b538      	push	{r3, r4, r5, lr}
 800244a:	4605      	mov	r5, r0
 800244c:	2900      	cmp	r1, #0
 800244e:	d040      	beq.n	80024d2 <_free_r+0x8a>
 8002450:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002454:	1f0c      	subs	r4, r1, #4
 8002456:	2b00      	cmp	r3, #0
 8002458:	bfb8      	it	lt
 800245a:	18e4      	addlt	r4, r4, r3
 800245c:	f000 fc76 	bl	8002d4c <__malloc_lock>
 8002460:	4a1c      	ldr	r2, [pc, #112]	; (80024d4 <_free_r+0x8c>)
 8002462:	6813      	ldr	r3, [r2, #0]
 8002464:	b933      	cbnz	r3, 8002474 <_free_r+0x2c>
 8002466:	6063      	str	r3, [r4, #4]
 8002468:	6014      	str	r4, [r2, #0]
 800246a:	4628      	mov	r0, r5
 800246c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002470:	f000 bc72 	b.w	8002d58 <__malloc_unlock>
 8002474:	42a3      	cmp	r3, r4
 8002476:	d908      	bls.n	800248a <_free_r+0x42>
 8002478:	6820      	ldr	r0, [r4, #0]
 800247a:	1821      	adds	r1, r4, r0
 800247c:	428b      	cmp	r3, r1
 800247e:	bf01      	itttt	eq
 8002480:	6819      	ldreq	r1, [r3, #0]
 8002482:	685b      	ldreq	r3, [r3, #4]
 8002484:	1809      	addeq	r1, r1, r0
 8002486:	6021      	streq	r1, [r4, #0]
 8002488:	e7ed      	b.n	8002466 <_free_r+0x1e>
 800248a:	461a      	mov	r2, r3
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	b10b      	cbz	r3, 8002494 <_free_r+0x4c>
 8002490:	42a3      	cmp	r3, r4
 8002492:	d9fa      	bls.n	800248a <_free_r+0x42>
 8002494:	6811      	ldr	r1, [r2, #0]
 8002496:	1850      	adds	r0, r2, r1
 8002498:	42a0      	cmp	r0, r4
 800249a:	d10b      	bne.n	80024b4 <_free_r+0x6c>
 800249c:	6820      	ldr	r0, [r4, #0]
 800249e:	4401      	add	r1, r0
 80024a0:	1850      	adds	r0, r2, r1
 80024a2:	4283      	cmp	r3, r0
 80024a4:	6011      	str	r1, [r2, #0]
 80024a6:	d1e0      	bne.n	800246a <_free_r+0x22>
 80024a8:	6818      	ldr	r0, [r3, #0]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	4401      	add	r1, r0
 80024ae:	6011      	str	r1, [r2, #0]
 80024b0:	6053      	str	r3, [r2, #4]
 80024b2:	e7da      	b.n	800246a <_free_r+0x22>
 80024b4:	d902      	bls.n	80024bc <_free_r+0x74>
 80024b6:	230c      	movs	r3, #12
 80024b8:	602b      	str	r3, [r5, #0]
 80024ba:	e7d6      	b.n	800246a <_free_r+0x22>
 80024bc:	6820      	ldr	r0, [r4, #0]
 80024be:	1821      	adds	r1, r4, r0
 80024c0:	428b      	cmp	r3, r1
 80024c2:	bf01      	itttt	eq
 80024c4:	6819      	ldreq	r1, [r3, #0]
 80024c6:	685b      	ldreq	r3, [r3, #4]
 80024c8:	1809      	addeq	r1, r1, r0
 80024ca:	6021      	streq	r1, [r4, #0]
 80024cc:	6063      	str	r3, [r4, #4]
 80024ce:	6054      	str	r4, [r2, #4]
 80024d0:	e7cb      	b.n	800246a <_free_r+0x22>
 80024d2:	bd38      	pop	{r3, r4, r5, pc}
 80024d4:	20000130 	.word	0x20000130

080024d8 <sbrk_aligned>:
 80024d8:	b570      	push	{r4, r5, r6, lr}
 80024da:	4e0e      	ldr	r6, [pc, #56]	; (8002514 <sbrk_aligned+0x3c>)
 80024dc:	460c      	mov	r4, r1
 80024de:	6831      	ldr	r1, [r6, #0]
 80024e0:	4605      	mov	r5, r0
 80024e2:	b911      	cbnz	r1, 80024ea <sbrk_aligned+0x12>
 80024e4:	f000 fb7a 	bl	8002bdc <_sbrk_r>
 80024e8:	6030      	str	r0, [r6, #0]
 80024ea:	4621      	mov	r1, r4
 80024ec:	4628      	mov	r0, r5
 80024ee:	f000 fb75 	bl	8002bdc <_sbrk_r>
 80024f2:	1c43      	adds	r3, r0, #1
 80024f4:	d00a      	beq.n	800250c <sbrk_aligned+0x34>
 80024f6:	1cc4      	adds	r4, r0, #3
 80024f8:	f024 0403 	bic.w	r4, r4, #3
 80024fc:	42a0      	cmp	r0, r4
 80024fe:	d007      	beq.n	8002510 <sbrk_aligned+0x38>
 8002500:	1a21      	subs	r1, r4, r0
 8002502:	4628      	mov	r0, r5
 8002504:	f000 fb6a 	bl	8002bdc <_sbrk_r>
 8002508:	3001      	adds	r0, #1
 800250a:	d101      	bne.n	8002510 <sbrk_aligned+0x38>
 800250c:	f04f 34ff 	mov.w	r4, #4294967295
 8002510:	4620      	mov	r0, r4
 8002512:	bd70      	pop	{r4, r5, r6, pc}
 8002514:	20000134 	.word	0x20000134

08002518 <_malloc_r>:
 8002518:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800251c:	1ccd      	adds	r5, r1, #3
 800251e:	f025 0503 	bic.w	r5, r5, #3
 8002522:	3508      	adds	r5, #8
 8002524:	2d0c      	cmp	r5, #12
 8002526:	bf38      	it	cc
 8002528:	250c      	movcc	r5, #12
 800252a:	2d00      	cmp	r5, #0
 800252c:	4607      	mov	r7, r0
 800252e:	db01      	blt.n	8002534 <_malloc_r+0x1c>
 8002530:	42a9      	cmp	r1, r5
 8002532:	d905      	bls.n	8002540 <_malloc_r+0x28>
 8002534:	230c      	movs	r3, #12
 8002536:	2600      	movs	r6, #0
 8002538:	603b      	str	r3, [r7, #0]
 800253a:	4630      	mov	r0, r6
 800253c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002540:	4e2e      	ldr	r6, [pc, #184]	; (80025fc <_malloc_r+0xe4>)
 8002542:	f000 fc03 	bl	8002d4c <__malloc_lock>
 8002546:	6833      	ldr	r3, [r6, #0]
 8002548:	461c      	mov	r4, r3
 800254a:	bb34      	cbnz	r4, 800259a <_malloc_r+0x82>
 800254c:	4629      	mov	r1, r5
 800254e:	4638      	mov	r0, r7
 8002550:	f7ff ffc2 	bl	80024d8 <sbrk_aligned>
 8002554:	1c43      	adds	r3, r0, #1
 8002556:	4604      	mov	r4, r0
 8002558:	d14d      	bne.n	80025f6 <_malloc_r+0xde>
 800255a:	6834      	ldr	r4, [r6, #0]
 800255c:	4626      	mov	r6, r4
 800255e:	2e00      	cmp	r6, #0
 8002560:	d140      	bne.n	80025e4 <_malloc_r+0xcc>
 8002562:	6823      	ldr	r3, [r4, #0]
 8002564:	4631      	mov	r1, r6
 8002566:	4638      	mov	r0, r7
 8002568:	eb04 0803 	add.w	r8, r4, r3
 800256c:	f000 fb36 	bl	8002bdc <_sbrk_r>
 8002570:	4580      	cmp	r8, r0
 8002572:	d13a      	bne.n	80025ea <_malloc_r+0xd2>
 8002574:	6821      	ldr	r1, [r4, #0]
 8002576:	3503      	adds	r5, #3
 8002578:	1a6d      	subs	r5, r5, r1
 800257a:	f025 0503 	bic.w	r5, r5, #3
 800257e:	3508      	adds	r5, #8
 8002580:	2d0c      	cmp	r5, #12
 8002582:	bf38      	it	cc
 8002584:	250c      	movcc	r5, #12
 8002586:	4638      	mov	r0, r7
 8002588:	4629      	mov	r1, r5
 800258a:	f7ff ffa5 	bl	80024d8 <sbrk_aligned>
 800258e:	3001      	adds	r0, #1
 8002590:	d02b      	beq.n	80025ea <_malloc_r+0xd2>
 8002592:	6823      	ldr	r3, [r4, #0]
 8002594:	442b      	add	r3, r5
 8002596:	6023      	str	r3, [r4, #0]
 8002598:	e00e      	b.n	80025b8 <_malloc_r+0xa0>
 800259a:	6822      	ldr	r2, [r4, #0]
 800259c:	1b52      	subs	r2, r2, r5
 800259e:	d41e      	bmi.n	80025de <_malloc_r+0xc6>
 80025a0:	2a0b      	cmp	r2, #11
 80025a2:	d916      	bls.n	80025d2 <_malloc_r+0xba>
 80025a4:	1961      	adds	r1, r4, r5
 80025a6:	42a3      	cmp	r3, r4
 80025a8:	6025      	str	r5, [r4, #0]
 80025aa:	bf18      	it	ne
 80025ac:	6059      	strne	r1, [r3, #4]
 80025ae:	6863      	ldr	r3, [r4, #4]
 80025b0:	bf08      	it	eq
 80025b2:	6031      	streq	r1, [r6, #0]
 80025b4:	5162      	str	r2, [r4, r5]
 80025b6:	604b      	str	r3, [r1, #4]
 80025b8:	4638      	mov	r0, r7
 80025ba:	f104 060b 	add.w	r6, r4, #11
 80025be:	f000 fbcb 	bl	8002d58 <__malloc_unlock>
 80025c2:	f026 0607 	bic.w	r6, r6, #7
 80025c6:	1d23      	adds	r3, r4, #4
 80025c8:	1af2      	subs	r2, r6, r3
 80025ca:	d0b6      	beq.n	800253a <_malloc_r+0x22>
 80025cc:	1b9b      	subs	r3, r3, r6
 80025ce:	50a3      	str	r3, [r4, r2]
 80025d0:	e7b3      	b.n	800253a <_malloc_r+0x22>
 80025d2:	6862      	ldr	r2, [r4, #4]
 80025d4:	42a3      	cmp	r3, r4
 80025d6:	bf0c      	ite	eq
 80025d8:	6032      	streq	r2, [r6, #0]
 80025da:	605a      	strne	r2, [r3, #4]
 80025dc:	e7ec      	b.n	80025b8 <_malloc_r+0xa0>
 80025de:	4623      	mov	r3, r4
 80025e0:	6864      	ldr	r4, [r4, #4]
 80025e2:	e7b2      	b.n	800254a <_malloc_r+0x32>
 80025e4:	4634      	mov	r4, r6
 80025e6:	6876      	ldr	r6, [r6, #4]
 80025e8:	e7b9      	b.n	800255e <_malloc_r+0x46>
 80025ea:	230c      	movs	r3, #12
 80025ec:	4638      	mov	r0, r7
 80025ee:	603b      	str	r3, [r7, #0]
 80025f0:	f000 fbb2 	bl	8002d58 <__malloc_unlock>
 80025f4:	e7a1      	b.n	800253a <_malloc_r+0x22>
 80025f6:	6025      	str	r5, [r4, #0]
 80025f8:	e7de      	b.n	80025b8 <_malloc_r+0xa0>
 80025fa:	bf00      	nop
 80025fc:	20000130 	.word	0x20000130

08002600 <__sfputc_r>:
 8002600:	6893      	ldr	r3, [r2, #8]
 8002602:	b410      	push	{r4}
 8002604:	3b01      	subs	r3, #1
 8002606:	2b00      	cmp	r3, #0
 8002608:	6093      	str	r3, [r2, #8]
 800260a:	da07      	bge.n	800261c <__sfputc_r+0x1c>
 800260c:	6994      	ldr	r4, [r2, #24]
 800260e:	42a3      	cmp	r3, r4
 8002610:	db01      	blt.n	8002616 <__sfputc_r+0x16>
 8002612:	290a      	cmp	r1, #10
 8002614:	d102      	bne.n	800261c <__sfputc_r+0x1c>
 8002616:	bc10      	pop	{r4}
 8002618:	f7ff bc3a 	b.w	8001e90 <__swbuf_r>
 800261c:	6813      	ldr	r3, [r2, #0]
 800261e:	1c58      	adds	r0, r3, #1
 8002620:	6010      	str	r0, [r2, #0]
 8002622:	7019      	strb	r1, [r3, #0]
 8002624:	4608      	mov	r0, r1
 8002626:	bc10      	pop	{r4}
 8002628:	4770      	bx	lr

0800262a <__sfputs_r>:
 800262a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800262c:	4606      	mov	r6, r0
 800262e:	460f      	mov	r7, r1
 8002630:	4614      	mov	r4, r2
 8002632:	18d5      	adds	r5, r2, r3
 8002634:	42ac      	cmp	r4, r5
 8002636:	d101      	bne.n	800263c <__sfputs_r+0x12>
 8002638:	2000      	movs	r0, #0
 800263a:	e007      	b.n	800264c <__sfputs_r+0x22>
 800263c:	463a      	mov	r2, r7
 800263e:	4630      	mov	r0, r6
 8002640:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002644:	f7ff ffdc 	bl	8002600 <__sfputc_r>
 8002648:	1c43      	adds	r3, r0, #1
 800264a:	d1f3      	bne.n	8002634 <__sfputs_r+0xa>
 800264c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002650 <_vfiprintf_r>:
 8002650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002654:	460d      	mov	r5, r1
 8002656:	4614      	mov	r4, r2
 8002658:	4698      	mov	r8, r3
 800265a:	4606      	mov	r6, r0
 800265c:	b09d      	sub	sp, #116	; 0x74
 800265e:	b118      	cbz	r0, 8002668 <_vfiprintf_r+0x18>
 8002660:	6983      	ldr	r3, [r0, #24]
 8002662:	b90b      	cbnz	r3, 8002668 <_vfiprintf_r+0x18>
 8002664:	f7ff fdea 	bl	800223c <__sinit>
 8002668:	4b89      	ldr	r3, [pc, #548]	; (8002890 <_vfiprintf_r+0x240>)
 800266a:	429d      	cmp	r5, r3
 800266c:	d11b      	bne.n	80026a6 <_vfiprintf_r+0x56>
 800266e:	6875      	ldr	r5, [r6, #4]
 8002670:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002672:	07d9      	lsls	r1, r3, #31
 8002674:	d405      	bmi.n	8002682 <_vfiprintf_r+0x32>
 8002676:	89ab      	ldrh	r3, [r5, #12]
 8002678:	059a      	lsls	r2, r3, #22
 800267a:	d402      	bmi.n	8002682 <_vfiprintf_r+0x32>
 800267c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800267e:	f7ff fe7b 	bl	8002378 <__retarget_lock_acquire_recursive>
 8002682:	89ab      	ldrh	r3, [r5, #12]
 8002684:	071b      	lsls	r3, r3, #28
 8002686:	d501      	bpl.n	800268c <_vfiprintf_r+0x3c>
 8002688:	692b      	ldr	r3, [r5, #16]
 800268a:	b9eb      	cbnz	r3, 80026c8 <_vfiprintf_r+0x78>
 800268c:	4629      	mov	r1, r5
 800268e:	4630      	mov	r0, r6
 8002690:	f7ff fc50 	bl	8001f34 <__swsetup_r>
 8002694:	b1c0      	cbz	r0, 80026c8 <_vfiprintf_r+0x78>
 8002696:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002698:	07dc      	lsls	r4, r3, #31
 800269a:	d50e      	bpl.n	80026ba <_vfiprintf_r+0x6a>
 800269c:	f04f 30ff 	mov.w	r0, #4294967295
 80026a0:	b01d      	add	sp, #116	; 0x74
 80026a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80026a6:	4b7b      	ldr	r3, [pc, #492]	; (8002894 <_vfiprintf_r+0x244>)
 80026a8:	429d      	cmp	r5, r3
 80026aa:	d101      	bne.n	80026b0 <_vfiprintf_r+0x60>
 80026ac:	68b5      	ldr	r5, [r6, #8]
 80026ae:	e7df      	b.n	8002670 <_vfiprintf_r+0x20>
 80026b0:	4b79      	ldr	r3, [pc, #484]	; (8002898 <_vfiprintf_r+0x248>)
 80026b2:	429d      	cmp	r5, r3
 80026b4:	bf08      	it	eq
 80026b6:	68f5      	ldreq	r5, [r6, #12]
 80026b8:	e7da      	b.n	8002670 <_vfiprintf_r+0x20>
 80026ba:	89ab      	ldrh	r3, [r5, #12]
 80026bc:	0598      	lsls	r0, r3, #22
 80026be:	d4ed      	bmi.n	800269c <_vfiprintf_r+0x4c>
 80026c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80026c2:	f7ff fe5a 	bl	800237a <__retarget_lock_release_recursive>
 80026c6:	e7e9      	b.n	800269c <_vfiprintf_r+0x4c>
 80026c8:	2300      	movs	r3, #0
 80026ca:	9309      	str	r3, [sp, #36]	; 0x24
 80026cc:	2320      	movs	r3, #32
 80026ce:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80026d2:	2330      	movs	r3, #48	; 0x30
 80026d4:	f04f 0901 	mov.w	r9, #1
 80026d8:	f8cd 800c 	str.w	r8, [sp, #12]
 80026dc:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800289c <_vfiprintf_r+0x24c>
 80026e0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80026e4:	4623      	mov	r3, r4
 80026e6:	469a      	mov	sl, r3
 80026e8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80026ec:	b10a      	cbz	r2, 80026f2 <_vfiprintf_r+0xa2>
 80026ee:	2a25      	cmp	r2, #37	; 0x25
 80026f0:	d1f9      	bne.n	80026e6 <_vfiprintf_r+0x96>
 80026f2:	ebba 0b04 	subs.w	fp, sl, r4
 80026f6:	d00b      	beq.n	8002710 <_vfiprintf_r+0xc0>
 80026f8:	465b      	mov	r3, fp
 80026fa:	4622      	mov	r2, r4
 80026fc:	4629      	mov	r1, r5
 80026fe:	4630      	mov	r0, r6
 8002700:	f7ff ff93 	bl	800262a <__sfputs_r>
 8002704:	3001      	adds	r0, #1
 8002706:	f000 80aa 	beq.w	800285e <_vfiprintf_r+0x20e>
 800270a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800270c:	445a      	add	r2, fp
 800270e:	9209      	str	r2, [sp, #36]	; 0x24
 8002710:	f89a 3000 	ldrb.w	r3, [sl]
 8002714:	2b00      	cmp	r3, #0
 8002716:	f000 80a2 	beq.w	800285e <_vfiprintf_r+0x20e>
 800271a:	2300      	movs	r3, #0
 800271c:	f04f 32ff 	mov.w	r2, #4294967295
 8002720:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002724:	f10a 0a01 	add.w	sl, sl, #1
 8002728:	9304      	str	r3, [sp, #16]
 800272a:	9307      	str	r3, [sp, #28]
 800272c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002730:	931a      	str	r3, [sp, #104]	; 0x68
 8002732:	4654      	mov	r4, sl
 8002734:	2205      	movs	r2, #5
 8002736:	f814 1b01 	ldrb.w	r1, [r4], #1
 800273a:	4858      	ldr	r0, [pc, #352]	; (800289c <_vfiprintf_r+0x24c>)
 800273c:	f000 faf8 	bl	8002d30 <memchr>
 8002740:	9a04      	ldr	r2, [sp, #16]
 8002742:	b9d8      	cbnz	r0, 800277c <_vfiprintf_r+0x12c>
 8002744:	06d1      	lsls	r1, r2, #27
 8002746:	bf44      	itt	mi
 8002748:	2320      	movmi	r3, #32
 800274a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800274e:	0713      	lsls	r3, r2, #28
 8002750:	bf44      	itt	mi
 8002752:	232b      	movmi	r3, #43	; 0x2b
 8002754:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002758:	f89a 3000 	ldrb.w	r3, [sl]
 800275c:	2b2a      	cmp	r3, #42	; 0x2a
 800275e:	d015      	beq.n	800278c <_vfiprintf_r+0x13c>
 8002760:	4654      	mov	r4, sl
 8002762:	2000      	movs	r0, #0
 8002764:	f04f 0c0a 	mov.w	ip, #10
 8002768:	9a07      	ldr	r2, [sp, #28]
 800276a:	4621      	mov	r1, r4
 800276c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002770:	3b30      	subs	r3, #48	; 0x30
 8002772:	2b09      	cmp	r3, #9
 8002774:	d94e      	bls.n	8002814 <_vfiprintf_r+0x1c4>
 8002776:	b1b0      	cbz	r0, 80027a6 <_vfiprintf_r+0x156>
 8002778:	9207      	str	r2, [sp, #28]
 800277a:	e014      	b.n	80027a6 <_vfiprintf_r+0x156>
 800277c:	eba0 0308 	sub.w	r3, r0, r8
 8002780:	fa09 f303 	lsl.w	r3, r9, r3
 8002784:	4313      	orrs	r3, r2
 8002786:	46a2      	mov	sl, r4
 8002788:	9304      	str	r3, [sp, #16]
 800278a:	e7d2      	b.n	8002732 <_vfiprintf_r+0xe2>
 800278c:	9b03      	ldr	r3, [sp, #12]
 800278e:	1d19      	adds	r1, r3, #4
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	9103      	str	r1, [sp, #12]
 8002794:	2b00      	cmp	r3, #0
 8002796:	bfbb      	ittet	lt
 8002798:	425b      	neglt	r3, r3
 800279a:	f042 0202 	orrlt.w	r2, r2, #2
 800279e:	9307      	strge	r3, [sp, #28]
 80027a0:	9307      	strlt	r3, [sp, #28]
 80027a2:	bfb8      	it	lt
 80027a4:	9204      	strlt	r2, [sp, #16]
 80027a6:	7823      	ldrb	r3, [r4, #0]
 80027a8:	2b2e      	cmp	r3, #46	; 0x2e
 80027aa:	d10c      	bne.n	80027c6 <_vfiprintf_r+0x176>
 80027ac:	7863      	ldrb	r3, [r4, #1]
 80027ae:	2b2a      	cmp	r3, #42	; 0x2a
 80027b0:	d135      	bne.n	800281e <_vfiprintf_r+0x1ce>
 80027b2:	9b03      	ldr	r3, [sp, #12]
 80027b4:	3402      	adds	r4, #2
 80027b6:	1d1a      	adds	r2, r3, #4
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	9203      	str	r2, [sp, #12]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	bfb8      	it	lt
 80027c0:	f04f 33ff 	movlt.w	r3, #4294967295
 80027c4:	9305      	str	r3, [sp, #20]
 80027c6:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 80028a0 <_vfiprintf_r+0x250>
 80027ca:	2203      	movs	r2, #3
 80027cc:	4650      	mov	r0, sl
 80027ce:	7821      	ldrb	r1, [r4, #0]
 80027d0:	f000 faae 	bl	8002d30 <memchr>
 80027d4:	b140      	cbz	r0, 80027e8 <_vfiprintf_r+0x198>
 80027d6:	2340      	movs	r3, #64	; 0x40
 80027d8:	eba0 000a 	sub.w	r0, r0, sl
 80027dc:	fa03 f000 	lsl.w	r0, r3, r0
 80027e0:	9b04      	ldr	r3, [sp, #16]
 80027e2:	3401      	adds	r4, #1
 80027e4:	4303      	orrs	r3, r0
 80027e6:	9304      	str	r3, [sp, #16]
 80027e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80027ec:	2206      	movs	r2, #6
 80027ee:	482d      	ldr	r0, [pc, #180]	; (80028a4 <_vfiprintf_r+0x254>)
 80027f0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80027f4:	f000 fa9c 	bl	8002d30 <memchr>
 80027f8:	2800      	cmp	r0, #0
 80027fa:	d03f      	beq.n	800287c <_vfiprintf_r+0x22c>
 80027fc:	4b2a      	ldr	r3, [pc, #168]	; (80028a8 <_vfiprintf_r+0x258>)
 80027fe:	bb1b      	cbnz	r3, 8002848 <_vfiprintf_r+0x1f8>
 8002800:	9b03      	ldr	r3, [sp, #12]
 8002802:	3307      	adds	r3, #7
 8002804:	f023 0307 	bic.w	r3, r3, #7
 8002808:	3308      	adds	r3, #8
 800280a:	9303      	str	r3, [sp, #12]
 800280c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800280e:	443b      	add	r3, r7
 8002810:	9309      	str	r3, [sp, #36]	; 0x24
 8002812:	e767      	b.n	80026e4 <_vfiprintf_r+0x94>
 8002814:	460c      	mov	r4, r1
 8002816:	2001      	movs	r0, #1
 8002818:	fb0c 3202 	mla	r2, ip, r2, r3
 800281c:	e7a5      	b.n	800276a <_vfiprintf_r+0x11a>
 800281e:	2300      	movs	r3, #0
 8002820:	f04f 0c0a 	mov.w	ip, #10
 8002824:	4619      	mov	r1, r3
 8002826:	3401      	adds	r4, #1
 8002828:	9305      	str	r3, [sp, #20]
 800282a:	4620      	mov	r0, r4
 800282c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002830:	3a30      	subs	r2, #48	; 0x30
 8002832:	2a09      	cmp	r2, #9
 8002834:	d903      	bls.n	800283e <_vfiprintf_r+0x1ee>
 8002836:	2b00      	cmp	r3, #0
 8002838:	d0c5      	beq.n	80027c6 <_vfiprintf_r+0x176>
 800283a:	9105      	str	r1, [sp, #20]
 800283c:	e7c3      	b.n	80027c6 <_vfiprintf_r+0x176>
 800283e:	4604      	mov	r4, r0
 8002840:	2301      	movs	r3, #1
 8002842:	fb0c 2101 	mla	r1, ip, r1, r2
 8002846:	e7f0      	b.n	800282a <_vfiprintf_r+0x1da>
 8002848:	ab03      	add	r3, sp, #12
 800284a:	9300      	str	r3, [sp, #0]
 800284c:	462a      	mov	r2, r5
 800284e:	4630      	mov	r0, r6
 8002850:	4b16      	ldr	r3, [pc, #88]	; (80028ac <_vfiprintf_r+0x25c>)
 8002852:	a904      	add	r1, sp, #16
 8002854:	f3af 8000 	nop.w
 8002858:	4607      	mov	r7, r0
 800285a:	1c78      	adds	r0, r7, #1
 800285c:	d1d6      	bne.n	800280c <_vfiprintf_r+0x1bc>
 800285e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002860:	07d9      	lsls	r1, r3, #31
 8002862:	d405      	bmi.n	8002870 <_vfiprintf_r+0x220>
 8002864:	89ab      	ldrh	r3, [r5, #12]
 8002866:	059a      	lsls	r2, r3, #22
 8002868:	d402      	bmi.n	8002870 <_vfiprintf_r+0x220>
 800286a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800286c:	f7ff fd85 	bl	800237a <__retarget_lock_release_recursive>
 8002870:	89ab      	ldrh	r3, [r5, #12]
 8002872:	065b      	lsls	r3, r3, #25
 8002874:	f53f af12 	bmi.w	800269c <_vfiprintf_r+0x4c>
 8002878:	9809      	ldr	r0, [sp, #36]	; 0x24
 800287a:	e711      	b.n	80026a0 <_vfiprintf_r+0x50>
 800287c:	ab03      	add	r3, sp, #12
 800287e:	9300      	str	r3, [sp, #0]
 8002880:	462a      	mov	r2, r5
 8002882:	4630      	mov	r0, r6
 8002884:	4b09      	ldr	r3, [pc, #36]	; (80028ac <_vfiprintf_r+0x25c>)
 8002886:	a904      	add	r1, sp, #16
 8002888:	f000 f882 	bl	8002990 <_printf_i>
 800288c:	e7e4      	b.n	8002858 <_vfiprintf_r+0x208>
 800288e:	bf00      	nop
 8002890:	08002e44 	.word	0x08002e44
 8002894:	08002e64 	.word	0x08002e64
 8002898:	08002e24 	.word	0x08002e24
 800289c:	08002e84 	.word	0x08002e84
 80028a0:	08002e8a 	.word	0x08002e8a
 80028a4:	08002e8e 	.word	0x08002e8e
 80028a8:	00000000 	.word	0x00000000
 80028ac:	0800262b 	.word	0x0800262b

080028b0 <_printf_common>:
 80028b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80028b4:	4616      	mov	r6, r2
 80028b6:	4699      	mov	r9, r3
 80028b8:	688a      	ldr	r2, [r1, #8]
 80028ba:	690b      	ldr	r3, [r1, #16]
 80028bc:	4607      	mov	r7, r0
 80028be:	4293      	cmp	r3, r2
 80028c0:	bfb8      	it	lt
 80028c2:	4613      	movlt	r3, r2
 80028c4:	6033      	str	r3, [r6, #0]
 80028c6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80028ca:	460c      	mov	r4, r1
 80028cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80028d0:	b10a      	cbz	r2, 80028d6 <_printf_common+0x26>
 80028d2:	3301      	adds	r3, #1
 80028d4:	6033      	str	r3, [r6, #0]
 80028d6:	6823      	ldr	r3, [r4, #0]
 80028d8:	0699      	lsls	r1, r3, #26
 80028da:	bf42      	ittt	mi
 80028dc:	6833      	ldrmi	r3, [r6, #0]
 80028de:	3302      	addmi	r3, #2
 80028e0:	6033      	strmi	r3, [r6, #0]
 80028e2:	6825      	ldr	r5, [r4, #0]
 80028e4:	f015 0506 	ands.w	r5, r5, #6
 80028e8:	d106      	bne.n	80028f8 <_printf_common+0x48>
 80028ea:	f104 0a19 	add.w	sl, r4, #25
 80028ee:	68e3      	ldr	r3, [r4, #12]
 80028f0:	6832      	ldr	r2, [r6, #0]
 80028f2:	1a9b      	subs	r3, r3, r2
 80028f4:	42ab      	cmp	r3, r5
 80028f6:	dc28      	bgt.n	800294a <_printf_common+0x9a>
 80028f8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80028fc:	1e13      	subs	r3, r2, #0
 80028fe:	6822      	ldr	r2, [r4, #0]
 8002900:	bf18      	it	ne
 8002902:	2301      	movne	r3, #1
 8002904:	0692      	lsls	r2, r2, #26
 8002906:	d42d      	bmi.n	8002964 <_printf_common+0xb4>
 8002908:	4649      	mov	r1, r9
 800290a:	4638      	mov	r0, r7
 800290c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002910:	47c0      	blx	r8
 8002912:	3001      	adds	r0, #1
 8002914:	d020      	beq.n	8002958 <_printf_common+0xa8>
 8002916:	6823      	ldr	r3, [r4, #0]
 8002918:	68e5      	ldr	r5, [r4, #12]
 800291a:	f003 0306 	and.w	r3, r3, #6
 800291e:	2b04      	cmp	r3, #4
 8002920:	bf18      	it	ne
 8002922:	2500      	movne	r5, #0
 8002924:	6832      	ldr	r2, [r6, #0]
 8002926:	f04f 0600 	mov.w	r6, #0
 800292a:	68a3      	ldr	r3, [r4, #8]
 800292c:	bf08      	it	eq
 800292e:	1aad      	subeq	r5, r5, r2
 8002930:	6922      	ldr	r2, [r4, #16]
 8002932:	bf08      	it	eq
 8002934:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002938:	4293      	cmp	r3, r2
 800293a:	bfc4      	itt	gt
 800293c:	1a9b      	subgt	r3, r3, r2
 800293e:	18ed      	addgt	r5, r5, r3
 8002940:	341a      	adds	r4, #26
 8002942:	42b5      	cmp	r5, r6
 8002944:	d11a      	bne.n	800297c <_printf_common+0xcc>
 8002946:	2000      	movs	r0, #0
 8002948:	e008      	b.n	800295c <_printf_common+0xac>
 800294a:	2301      	movs	r3, #1
 800294c:	4652      	mov	r2, sl
 800294e:	4649      	mov	r1, r9
 8002950:	4638      	mov	r0, r7
 8002952:	47c0      	blx	r8
 8002954:	3001      	adds	r0, #1
 8002956:	d103      	bne.n	8002960 <_printf_common+0xb0>
 8002958:	f04f 30ff 	mov.w	r0, #4294967295
 800295c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002960:	3501      	adds	r5, #1
 8002962:	e7c4      	b.n	80028ee <_printf_common+0x3e>
 8002964:	2030      	movs	r0, #48	; 0x30
 8002966:	18e1      	adds	r1, r4, r3
 8002968:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800296c:	1c5a      	adds	r2, r3, #1
 800296e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002972:	4422      	add	r2, r4
 8002974:	3302      	adds	r3, #2
 8002976:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800297a:	e7c5      	b.n	8002908 <_printf_common+0x58>
 800297c:	2301      	movs	r3, #1
 800297e:	4622      	mov	r2, r4
 8002980:	4649      	mov	r1, r9
 8002982:	4638      	mov	r0, r7
 8002984:	47c0      	blx	r8
 8002986:	3001      	adds	r0, #1
 8002988:	d0e6      	beq.n	8002958 <_printf_common+0xa8>
 800298a:	3601      	adds	r6, #1
 800298c:	e7d9      	b.n	8002942 <_printf_common+0x92>
	...

08002990 <_printf_i>:
 8002990:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002994:	7e0f      	ldrb	r7, [r1, #24]
 8002996:	4691      	mov	r9, r2
 8002998:	2f78      	cmp	r7, #120	; 0x78
 800299a:	4680      	mov	r8, r0
 800299c:	460c      	mov	r4, r1
 800299e:	469a      	mov	sl, r3
 80029a0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80029a2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80029a6:	d807      	bhi.n	80029b8 <_printf_i+0x28>
 80029a8:	2f62      	cmp	r7, #98	; 0x62
 80029aa:	d80a      	bhi.n	80029c2 <_printf_i+0x32>
 80029ac:	2f00      	cmp	r7, #0
 80029ae:	f000 80d9 	beq.w	8002b64 <_printf_i+0x1d4>
 80029b2:	2f58      	cmp	r7, #88	; 0x58
 80029b4:	f000 80a4 	beq.w	8002b00 <_printf_i+0x170>
 80029b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80029bc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80029c0:	e03a      	b.n	8002a38 <_printf_i+0xa8>
 80029c2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80029c6:	2b15      	cmp	r3, #21
 80029c8:	d8f6      	bhi.n	80029b8 <_printf_i+0x28>
 80029ca:	a101      	add	r1, pc, #4	; (adr r1, 80029d0 <_printf_i+0x40>)
 80029cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80029d0:	08002a29 	.word	0x08002a29
 80029d4:	08002a3d 	.word	0x08002a3d
 80029d8:	080029b9 	.word	0x080029b9
 80029dc:	080029b9 	.word	0x080029b9
 80029e0:	080029b9 	.word	0x080029b9
 80029e4:	080029b9 	.word	0x080029b9
 80029e8:	08002a3d 	.word	0x08002a3d
 80029ec:	080029b9 	.word	0x080029b9
 80029f0:	080029b9 	.word	0x080029b9
 80029f4:	080029b9 	.word	0x080029b9
 80029f8:	080029b9 	.word	0x080029b9
 80029fc:	08002b4b 	.word	0x08002b4b
 8002a00:	08002a6d 	.word	0x08002a6d
 8002a04:	08002b2d 	.word	0x08002b2d
 8002a08:	080029b9 	.word	0x080029b9
 8002a0c:	080029b9 	.word	0x080029b9
 8002a10:	08002b6d 	.word	0x08002b6d
 8002a14:	080029b9 	.word	0x080029b9
 8002a18:	08002a6d 	.word	0x08002a6d
 8002a1c:	080029b9 	.word	0x080029b9
 8002a20:	080029b9 	.word	0x080029b9
 8002a24:	08002b35 	.word	0x08002b35
 8002a28:	682b      	ldr	r3, [r5, #0]
 8002a2a:	1d1a      	adds	r2, r3, #4
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	602a      	str	r2, [r5, #0]
 8002a30:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002a34:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002a38:	2301      	movs	r3, #1
 8002a3a:	e0a4      	b.n	8002b86 <_printf_i+0x1f6>
 8002a3c:	6820      	ldr	r0, [r4, #0]
 8002a3e:	6829      	ldr	r1, [r5, #0]
 8002a40:	0606      	lsls	r6, r0, #24
 8002a42:	f101 0304 	add.w	r3, r1, #4
 8002a46:	d50a      	bpl.n	8002a5e <_printf_i+0xce>
 8002a48:	680e      	ldr	r6, [r1, #0]
 8002a4a:	602b      	str	r3, [r5, #0]
 8002a4c:	2e00      	cmp	r6, #0
 8002a4e:	da03      	bge.n	8002a58 <_printf_i+0xc8>
 8002a50:	232d      	movs	r3, #45	; 0x2d
 8002a52:	4276      	negs	r6, r6
 8002a54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002a58:	230a      	movs	r3, #10
 8002a5a:	485e      	ldr	r0, [pc, #376]	; (8002bd4 <_printf_i+0x244>)
 8002a5c:	e019      	b.n	8002a92 <_printf_i+0x102>
 8002a5e:	680e      	ldr	r6, [r1, #0]
 8002a60:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002a64:	602b      	str	r3, [r5, #0]
 8002a66:	bf18      	it	ne
 8002a68:	b236      	sxthne	r6, r6
 8002a6a:	e7ef      	b.n	8002a4c <_printf_i+0xbc>
 8002a6c:	682b      	ldr	r3, [r5, #0]
 8002a6e:	6820      	ldr	r0, [r4, #0]
 8002a70:	1d19      	adds	r1, r3, #4
 8002a72:	6029      	str	r1, [r5, #0]
 8002a74:	0601      	lsls	r1, r0, #24
 8002a76:	d501      	bpl.n	8002a7c <_printf_i+0xec>
 8002a78:	681e      	ldr	r6, [r3, #0]
 8002a7a:	e002      	b.n	8002a82 <_printf_i+0xf2>
 8002a7c:	0646      	lsls	r6, r0, #25
 8002a7e:	d5fb      	bpl.n	8002a78 <_printf_i+0xe8>
 8002a80:	881e      	ldrh	r6, [r3, #0]
 8002a82:	2f6f      	cmp	r7, #111	; 0x6f
 8002a84:	bf0c      	ite	eq
 8002a86:	2308      	moveq	r3, #8
 8002a88:	230a      	movne	r3, #10
 8002a8a:	4852      	ldr	r0, [pc, #328]	; (8002bd4 <_printf_i+0x244>)
 8002a8c:	2100      	movs	r1, #0
 8002a8e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002a92:	6865      	ldr	r5, [r4, #4]
 8002a94:	2d00      	cmp	r5, #0
 8002a96:	bfa8      	it	ge
 8002a98:	6821      	ldrge	r1, [r4, #0]
 8002a9a:	60a5      	str	r5, [r4, #8]
 8002a9c:	bfa4      	itt	ge
 8002a9e:	f021 0104 	bicge.w	r1, r1, #4
 8002aa2:	6021      	strge	r1, [r4, #0]
 8002aa4:	b90e      	cbnz	r6, 8002aaa <_printf_i+0x11a>
 8002aa6:	2d00      	cmp	r5, #0
 8002aa8:	d04d      	beq.n	8002b46 <_printf_i+0x1b6>
 8002aaa:	4615      	mov	r5, r2
 8002aac:	fbb6 f1f3 	udiv	r1, r6, r3
 8002ab0:	fb03 6711 	mls	r7, r3, r1, r6
 8002ab4:	5dc7      	ldrb	r7, [r0, r7]
 8002ab6:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002aba:	4637      	mov	r7, r6
 8002abc:	42bb      	cmp	r3, r7
 8002abe:	460e      	mov	r6, r1
 8002ac0:	d9f4      	bls.n	8002aac <_printf_i+0x11c>
 8002ac2:	2b08      	cmp	r3, #8
 8002ac4:	d10b      	bne.n	8002ade <_printf_i+0x14e>
 8002ac6:	6823      	ldr	r3, [r4, #0]
 8002ac8:	07de      	lsls	r6, r3, #31
 8002aca:	d508      	bpl.n	8002ade <_printf_i+0x14e>
 8002acc:	6923      	ldr	r3, [r4, #16]
 8002ace:	6861      	ldr	r1, [r4, #4]
 8002ad0:	4299      	cmp	r1, r3
 8002ad2:	bfde      	ittt	le
 8002ad4:	2330      	movle	r3, #48	; 0x30
 8002ad6:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002ada:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002ade:	1b52      	subs	r2, r2, r5
 8002ae0:	6122      	str	r2, [r4, #16]
 8002ae2:	464b      	mov	r3, r9
 8002ae4:	4621      	mov	r1, r4
 8002ae6:	4640      	mov	r0, r8
 8002ae8:	f8cd a000 	str.w	sl, [sp]
 8002aec:	aa03      	add	r2, sp, #12
 8002aee:	f7ff fedf 	bl	80028b0 <_printf_common>
 8002af2:	3001      	adds	r0, #1
 8002af4:	d14c      	bne.n	8002b90 <_printf_i+0x200>
 8002af6:	f04f 30ff 	mov.w	r0, #4294967295
 8002afa:	b004      	add	sp, #16
 8002afc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b00:	4834      	ldr	r0, [pc, #208]	; (8002bd4 <_printf_i+0x244>)
 8002b02:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002b06:	6829      	ldr	r1, [r5, #0]
 8002b08:	6823      	ldr	r3, [r4, #0]
 8002b0a:	f851 6b04 	ldr.w	r6, [r1], #4
 8002b0e:	6029      	str	r1, [r5, #0]
 8002b10:	061d      	lsls	r5, r3, #24
 8002b12:	d514      	bpl.n	8002b3e <_printf_i+0x1ae>
 8002b14:	07df      	lsls	r7, r3, #31
 8002b16:	bf44      	itt	mi
 8002b18:	f043 0320 	orrmi.w	r3, r3, #32
 8002b1c:	6023      	strmi	r3, [r4, #0]
 8002b1e:	b91e      	cbnz	r6, 8002b28 <_printf_i+0x198>
 8002b20:	6823      	ldr	r3, [r4, #0]
 8002b22:	f023 0320 	bic.w	r3, r3, #32
 8002b26:	6023      	str	r3, [r4, #0]
 8002b28:	2310      	movs	r3, #16
 8002b2a:	e7af      	b.n	8002a8c <_printf_i+0xfc>
 8002b2c:	6823      	ldr	r3, [r4, #0]
 8002b2e:	f043 0320 	orr.w	r3, r3, #32
 8002b32:	6023      	str	r3, [r4, #0]
 8002b34:	2378      	movs	r3, #120	; 0x78
 8002b36:	4828      	ldr	r0, [pc, #160]	; (8002bd8 <_printf_i+0x248>)
 8002b38:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002b3c:	e7e3      	b.n	8002b06 <_printf_i+0x176>
 8002b3e:	0659      	lsls	r1, r3, #25
 8002b40:	bf48      	it	mi
 8002b42:	b2b6      	uxthmi	r6, r6
 8002b44:	e7e6      	b.n	8002b14 <_printf_i+0x184>
 8002b46:	4615      	mov	r5, r2
 8002b48:	e7bb      	b.n	8002ac2 <_printf_i+0x132>
 8002b4a:	682b      	ldr	r3, [r5, #0]
 8002b4c:	6826      	ldr	r6, [r4, #0]
 8002b4e:	1d18      	adds	r0, r3, #4
 8002b50:	6961      	ldr	r1, [r4, #20]
 8002b52:	6028      	str	r0, [r5, #0]
 8002b54:	0635      	lsls	r5, r6, #24
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	d501      	bpl.n	8002b5e <_printf_i+0x1ce>
 8002b5a:	6019      	str	r1, [r3, #0]
 8002b5c:	e002      	b.n	8002b64 <_printf_i+0x1d4>
 8002b5e:	0670      	lsls	r0, r6, #25
 8002b60:	d5fb      	bpl.n	8002b5a <_printf_i+0x1ca>
 8002b62:	8019      	strh	r1, [r3, #0]
 8002b64:	2300      	movs	r3, #0
 8002b66:	4615      	mov	r5, r2
 8002b68:	6123      	str	r3, [r4, #16]
 8002b6a:	e7ba      	b.n	8002ae2 <_printf_i+0x152>
 8002b6c:	682b      	ldr	r3, [r5, #0]
 8002b6e:	2100      	movs	r1, #0
 8002b70:	1d1a      	adds	r2, r3, #4
 8002b72:	602a      	str	r2, [r5, #0]
 8002b74:	681d      	ldr	r5, [r3, #0]
 8002b76:	6862      	ldr	r2, [r4, #4]
 8002b78:	4628      	mov	r0, r5
 8002b7a:	f000 f8d9 	bl	8002d30 <memchr>
 8002b7e:	b108      	cbz	r0, 8002b84 <_printf_i+0x1f4>
 8002b80:	1b40      	subs	r0, r0, r5
 8002b82:	6060      	str	r0, [r4, #4]
 8002b84:	6863      	ldr	r3, [r4, #4]
 8002b86:	6123      	str	r3, [r4, #16]
 8002b88:	2300      	movs	r3, #0
 8002b8a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002b8e:	e7a8      	b.n	8002ae2 <_printf_i+0x152>
 8002b90:	462a      	mov	r2, r5
 8002b92:	4649      	mov	r1, r9
 8002b94:	4640      	mov	r0, r8
 8002b96:	6923      	ldr	r3, [r4, #16]
 8002b98:	47d0      	blx	sl
 8002b9a:	3001      	adds	r0, #1
 8002b9c:	d0ab      	beq.n	8002af6 <_printf_i+0x166>
 8002b9e:	6823      	ldr	r3, [r4, #0]
 8002ba0:	079b      	lsls	r3, r3, #30
 8002ba2:	d413      	bmi.n	8002bcc <_printf_i+0x23c>
 8002ba4:	68e0      	ldr	r0, [r4, #12]
 8002ba6:	9b03      	ldr	r3, [sp, #12]
 8002ba8:	4298      	cmp	r0, r3
 8002baa:	bfb8      	it	lt
 8002bac:	4618      	movlt	r0, r3
 8002bae:	e7a4      	b.n	8002afa <_printf_i+0x16a>
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	4632      	mov	r2, r6
 8002bb4:	4649      	mov	r1, r9
 8002bb6:	4640      	mov	r0, r8
 8002bb8:	47d0      	blx	sl
 8002bba:	3001      	adds	r0, #1
 8002bbc:	d09b      	beq.n	8002af6 <_printf_i+0x166>
 8002bbe:	3501      	adds	r5, #1
 8002bc0:	68e3      	ldr	r3, [r4, #12]
 8002bc2:	9903      	ldr	r1, [sp, #12]
 8002bc4:	1a5b      	subs	r3, r3, r1
 8002bc6:	42ab      	cmp	r3, r5
 8002bc8:	dcf2      	bgt.n	8002bb0 <_printf_i+0x220>
 8002bca:	e7eb      	b.n	8002ba4 <_printf_i+0x214>
 8002bcc:	2500      	movs	r5, #0
 8002bce:	f104 0619 	add.w	r6, r4, #25
 8002bd2:	e7f5      	b.n	8002bc0 <_printf_i+0x230>
 8002bd4:	08002e95 	.word	0x08002e95
 8002bd8:	08002ea6 	.word	0x08002ea6

08002bdc <_sbrk_r>:
 8002bdc:	b538      	push	{r3, r4, r5, lr}
 8002bde:	2300      	movs	r3, #0
 8002be0:	4d05      	ldr	r5, [pc, #20]	; (8002bf8 <_sbrk_r+0x1c>)
 8002be2:	4604      	mov	r4, r0
 8002be4:	4608      	mov	r0, r1
 8002be6:	602b      	str	r3, [r5, #0]
 8002be8:	f7fd fd42 	bl	8000670 <_sbrk>
 8002bec:	1c43      	adds	r3, r0, #1
 8002bee:	d102      	bne.n	8002bf6 <_sbrk_r+0x1a>
 8002bf0:	682b      	ldr	r3, [r5, #0]
 8002bf2:	b103      	cbz	r3, 8002bf6 <_sbrk_r+0x1a>
 8002bf4:	6023      	str	r3, [r4, #0]
 8002bf6:	bd38      	pop	{r3, r4, r5, pc}
 8002bf8:	20000138 	.word	0x20000138

08002bfc <__sread>:
 8002bfc:	b510      	push	{r4, lr}
 8002bfe:	460c      	mov	r4, r1
 8002c00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c04:	f000 f8ae 	bl	8002d64 <_read_r>
 8002c08:	2800      	cmp	r0, #0
 8002c0a:	bfab      	itete	ge
 8002c0c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002c0e:	89a3      	ldrhlt	r3, [r4, #12]
 8002c10:	181b      	addge	r3, r3, r0
 8002c12:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002c16:	bfac      	ite	ge
 8002c18:	6563      	strge	r3, [r4, #84]	; 0x54
 8002c1a:	81a3      	strhlt	r3, [r4, #12]
 8002c1c:	bd10      	pop	{r4, pc}

08002c1e <__swrite>:
 8002c1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c22:	461f      	mov	r7, r3
 8002c24:	898b      	ldrh	r3, [r1, #12]
 8002c26:	4605      	mov	r5, r0
 8002c28:	05db      	lsls	r3, r3, #23
 8002c2a:	460c      	mov	r4, r1
 8002c2c:	4616      	mov	r6, r2
 8002c2e:	d505      	bpl.n	8002c3c <__swrite+0x1e>
 8002c30:	2302      	movs	r3, #2
 8002c32:	2200      	movs	r2, #0
 8002c34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c38:	f000 f868 	bl	8002d0c <_lseek_r>
 8002c3c:	89a3      	ldrh	r3, [r4, #12]
 8002c3e:	4632      	mov	r2, r6
 8002c40:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002c44:	81a3      	strh	r3, [r4, #12]
 8002c46:	4628      	mov	r0, r5
 8002c48:	463b      	mov	r3, r7
 8002c4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002c4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002c52:	f000 b817 	b.w	8002c84 <_write_r>

08002c56 <__sseek>:
 8002c56:	b510      	push	{r4, lr}
 8002c58:	460c      	mov	r4, r1
 8002c5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c5e:	f000 f855 	bl	8002d0c <_lseek_r>
 8002c62:	1c43      	adds	r3, r0, #1
 8002c64:	89a3      	ldrh	r3, [r4, #12]
 8002c66:	bf15      	itete	ne
 8002c68:	6560      	strne	r0, [r4, #84]	; 0x54
 8002c6a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002c6e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002c72:	81a3      	strheq	r3, [r4, #12]
 8002c74:	bf18      	it	ne
 8002c76:	81a3      	strhne	r3, [r4, #12]
 8002c78:	bd10      	pop	{r4, pc}

08002c7a <__sclose>:
 8002c7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c7e:	f000 b813 	b.w	8002ca8 <_close_r>
	...

08002c84 <_write_r>:
 8002c84:	b538      	push	{r3, r4, r5, lr}
 8002c86:	4604      	mov	r4, r0
 8002c88:	4608      	mov	r0, r1
 8002c8a:	4611      	mov	r1, r2
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	4d05      	ldr	r5, [pc, #20]	; (8002ca4 <_write_r+0x20>)
 8002c90:	602a      	str	r2, [r5, #0]
 8002c92:	461a      	mov	r2, r3
 8002c94:	f7fd fca0 	bl	80005d8 <_write>
 8002c98:	1c43      	adds	r3, r0, #1
 8002c9a:	d102      	bne.n	8002ca2 <_write_r+0x1e>
 8002c9c:	682b      	ldr	r3, [r5, #0]
 8002c9e:	b103      	cbz	r3, 8002ca2 <_write_r+0x1e>
 8002ca0:	6023      	str	r3, [r4, #0]
 8002ca2:	bd38      	pop	{r3, r4, r5, pc}
 8002ca4:	20000138 	.word	0x20000138

08002ca8 <_close_r>:
 8002ca8:	b538      	push	{r3, r4, r5, lr}
 8002caa:	2300      	movs	r3, #0
 8002cac:	4d05      	ldr	r5, [pc, #20]	; (8002cc4 <_close_r+0x1c>)
 8002cae:	4604      	mov	r4, r0
 8002cb0:	4608      	mov	r0, r1
 8002cb2:	602b      	str	r3, [r5, #0]
 8002cb4:	f7fd fcac 	bl	8000610 <_close>
 8002cb8:	1c43      	adds	r3, r0, #1
 8002cba:	d102      	bne.n	8002cc2 <_close_r+0x1a>
 8002cbc:	682b      	ldr	r3, [r5, #0]
 8002cbe:	b103      	cbz	r3, 8002cc2 <_close_r+0x1a>
 8002cc0:	6023      	str	r3, [r4, #0]
 8002cc2:	bd38      	pop	{r3, r4, r5, pc}
 8002cc4:	20000138 	.word	0x20000138

08002cc8 <_fstat_r>:
 8002cc8:	b538      	push	{r3, r4, r5, lr}
 8002cca:	2300      	movs	r3, #0
 8002ccc:	4d06      	ldr	r5, [pc, #24]	; (8002ce8 <_fstat_r+0x20>)
 8002cce:	4604      	mov	r4, r0
 8002cd0:	4608      	mov	r0, r1
 8002cd2:	4611      	mov	r1, r2
 8002cd4:	602b      	str	r3, [r5, #0]
 8002cd6:	f7fd fca6 	bl	8000626 <_fstat>
 8002cda:	1c43      	adds	r3, r0, #1
 8002cdc:	d102      	bne.n	8002ce4 <_fstat_r+0x1c>
 8002cde:	682b      	ldr	r3, [r5, #0]
 8002ce0:	b103      	cbz	r3, 8002ce4 <_fstat_r+0x1c>
 8002ce2:	6023      	str	r3, [r4, #0]
 8002ce4:	bd38      	pop	{r3, r4, r5, pc}
 8002ce6:	bf00      	nop
 8002ce8:	20000138 	.word	0x20000138

08002cec <_isatty_r>:
 8002cec:	b538      	push	{r3, r4, r5, lr}
 8002cee:	2300      	movs	r3, #0
 8002cf0:	4d05      	ldr	r5, [pc, #20]	; (8002d08 <_isatty_r+0x1c>)
 8002cf2:	4604      	mov	r4, r0
 8002cf4:	4608      	mov	r0, r1
 8002cf6:	602b      	str	r3, [r5, #0]
 8002cf8:	f7fd fca4 	bl	8000644 <_isatty>
 8002cfc:	1c43      	adds	r3, r0, #1
 8002cfe:	d102      	bne.n	8002d06 <_isatty_r+0x1a>
 8002d00:	682b      	ldr	r3, [r5, #0]
 8002d02:	b103      	cbz	r3, 8002d06 <_isatty_r+0x1a>
 8002d04:	6023      	str	r3, [r4, #0]
 8002d06:	bd38      	pop	{r3, r4, r5, pc}
 8002d08:	20000138 	.word	0x20000138

08002d0c <_lseek_r>:
 8002d0c:	b538      	push	{r3, r4, r5, lr}
 8002d0e:	4604      	mov	r4, r0
 8002d10:	4608      	mov	r0, r1
 8002d12:	4611      	mov	r1, r2
 8002d14:	2200      	movs	r2, #0
 8002d16:	4d05      	ldr	r5, [pc, #20]	; (8002d2c <_lseek_r+0x20>)
 8002d18:	602a      	str	r2, [r5, #0]
 8002d1a:	461a      	mov	r2, r3
 8002d1c:	f7fd fc9c 	bl	8000658 <_lseek>
 8002d20:	1c43      	adds	r3, r0, #1
 8002d22:	d102      	bne.n	8002d2a <_lseek_r+0x1e>
 8002d24:	682b      	ldr	r3, [r5, #0]
 8002d26:	b103      	cbz	r3, 8002d2a <_lseek_r+0x1e>
 8002d28:	6023      	str	r3, [r4, #0]
 8002d2a:	bd38      	pop	{r3, r4, r5, pc}
 8002d2c:	20000138 	.word	0x20000138

08002d30 <memchr>:
 8002d30:	4603      	mov	r3, r0
 8002d32:	b510      	push	{r4, lr}
 8002d34:	b2c9      	uxtb	r1, r1
 8002d36:	4402      	add	r2, r0
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	d101      	bne.n	8002d42 <memchr+0x12>
 8002d3e:	2000      	movs	r0, #0
 8002d40:	e003      	b.n	8002d4a <memchr+0x1a>
 8002d42:	7804      	ldrb	r4, [r0, #0]
 8002d44:	3301      	adds	r3, #1
 8002d46:	428c      	cmp	r4, r1
 8002d48:	d1f6      	bne.n	8002d38 <memchr+0x8>
 8002d4a:	bd10      	pop	{r4, pc}

08002d4c <__malloc_lock>:
 8002d4c:	4801      	ldr	r0, [pc, #4]	; (8002d54 <__malloc_lock+0x8>)
 8002d4e:	f7ff bb13 	b.w	8002378 <__retarget_lock_acquire_recursive>
 8002d52:	bf00      	nop
 8002d54:	2000012c 	.word	0x2000012c

08002d58 <__malloc_unlock>:
 8002d58:	4801      	ldr	r0, [pc, #4]	; (8002d60 <__malloc_unlock+0x8>)
 8002d5a:	f7ff bb0e 	b.w	800237a <__retarget_lock_release_recursive>
 8002d5e:	bf00      	nop
 8002d60:	2000012c 	.word	0x2000012c

08002d64 <_read_r>:
 8002d64:	b538      	push	{r3, r4, r5, lr}
 8002d66:	4604      	mov	r4, r0
 8002d68:	4608      	mov	r0, r1
 8002d6a:	4611      	mov	r1, r2
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	4d05      	ldr	r5, [pc, #20]	; (8002d84 <_read_r+0x20>)
 8002d70:	602a      	str	r2, [r5, #0]
 8002d72:	461a      	mov	r2, r3
 8002d74:	f7fd fc13 	bl	800059e <_read>
 8002d78:	1c43      	adds	r3, r0, #1
 8002d7a:	d102      	bne.n	8002d82 <_read_r+0x1e>
 8002d7c:	682b      	ldr	r3, [r5, #0]
 8002d7e:	b103      	cbz	r3, 8002d82 <_read_r+0x1e>
 8002d80:	6023      	str	r3, [r4, #0]
 8002d82:	bd38      	pop	{r3, r4, r5, pc}
 8002d84:	20000138 	.word	0x20000138

08002d88 <_init>:
 8002d88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d8a:	bf00      	nop
 8002d8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d8e:	bc08      	pop	{r3}
 8002d90:	469e      	mov	lr, r3
 8002d92:	4770      	bx	lr

08002d94 <_fini>:
 8002d94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d96:	bf00      	nop
 8002d98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d9a:	bc08      	pop	{r3}
 8002d9c:	469e      	mov	lr, r3
 8002d9e:	4770      	bx	lr
