#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Feb 25 13:33:34 2025
# Process ID: 11896
# Current directory: E:/IC/Mark VI/Vivado/CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11500 E:\IC\Mark VI\Vivado\CPU\CPU.xpr
# Log file: E:/IC/Mark VI/Vivado/CPU/vivado.log
# Journal file: E:/IC/Mark VI/Vivado/CPU\vivado.jou
# Running On        :DESKTOP-IQB8PGC
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :AMD Ryzen 5 5500U with Radeon Graphics         
# CPU Frequency     :2096 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :15915 MB
# Swap memory       :10737 MB
# Total Virtual     :26653 MB
# Available Virtual :14483 MB
#-----------------------------------------------------------
start_gui
open_project {E:/IC/Mark VI/Vivado/CPU/CPU.xpr}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse {{E:/IC/Mark VI/src/wallace/Wallace_Tree.v}}
update_compile_order -fileset sources_1
reset_run ROM_synth_1
launch_runs ROM_synth_1
wait_on_run ROM_synth_1
synth_design -top CPU -part xc7a50tcsg324-3 -lint 
synth_design -top CPU -part xc7a50tcsg324-3 -lint 
synth_design -top CPU -part xc7a50tcsg324-3 -lint 
synth_design -top CPU -part xc7a50tcsg324-3 -lint 
export_ip_user_files -of_objects  [get_files {{E:/IC/Mark VI/src/wallace/multiplier_64.v}}] -no_script -reset -force -quiet
remove_files  {{E:/IC/Mark VI/src/wallace/multiplier_64.v}}
synth_design -top CPU -part xc7a50tcsg324-3 -lint 
synth_design -top CPU -part xc7a50tcsg324-3 -lint 
synth_design -top CPU -part xc7a50tcsg324-3 -lint 
synth_design -top CPU -part xc7a50tcsg324-3 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
refresh_design
refresh_design
refresh_design
refresh_design
refresh_design
synth_design -top CPU -part xc7a50tcsg324-3 -lint 
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
generate_target Simulation [get_files {E:/IC/Mark VI/Vivado/CPU/CPU.srcs/sources_1/ip/ROM/ROM.xci}]
export_ip_user_files -of_objects [get_files {E:/IC/Mark VI/Vivado/CPU/CPU.srcs/sources_1/ip/ROM/ROM.xci}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{E:/IC/Mark VI/Vivado/CPU/CPU.srcs/sources_1/ip/ROM/ROM.xci}}] -directory {E:/IC/Mark VI/Vivado/CPU/CPU.ip_user_files/sim_scripts} -ip_user_files_dir {E:/IC/Mark VI/Vivado/CPU/CPU.ip_user_files} -ipstatic_source_dir {E:/IC/Mark VI/Vivado/CPU/CPU.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/IC/Mark VI/Vivado/CPU/CPU.cache/compile_simlib/modelsim} {questa=E:/IC/Mark VI/Vivado/CPU/CPU.cache/compile_simlib/questa} {riviera=E:/IC/Mark VI/Vivado/CPU/CPU.cache/compile_simlib/riviera} {activehdl=E:/IC/Mark VI/Vivado/CPU/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source testbench.tcl
restart
run all
close_sim
set_property CONFIG.coefficient_file {E:/IC/Mark VI/Memory initialization/donkey2.coe} [get_ips ROM]
generate_target all [get_files  {{E:/IC/Mark VI/Vivado/CPU/CPU.srcs/sources_1/ip/ROM/ROM.xci}}]
catch { config_ip_cache -export [get_ips -all ROM] }
export_ip_user_files -of_objects [get_files {{E:/IC/Mark VI/Vivado/CPU/CPU.srcs/sources_1/ip/ROM/ROM.xci}}] -no_script -sync -force -quiet
reset_run ROM_synth_1
launch_runs ROM_synth_1 -jobs 12
wait_on_run ROM_synth_1
wait_on_run ROM_synth_1
export_simulation -of_objects [get_files {{E:/IC/Mark VI/Vivado/CPU/CPU.srcs/sources_1/ip/ROM/ROM.xci}}] -directory {E:/IC/Mark VI/Vivado/CPU/CPU.ip_user_files/sim_scripts} -ip_user_files_dir {E:/IC/Mark VI/Vivado/CPU/CPU.ip_user_files} -ipstatic_source_dir {E:/IC/Mark VI/Vivado/CPU/CPU.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/IC/Mark VI/Vivado/CPU/CPU.cache/compile_simlib/modelsim} {questa=E:/IC/Mark VI/Vivado/CPU/CPU.cache/compile_simlib/questa} {riviera=E:/IC/Mark VI/Vivado/CPU/CPU.cache/compile_simlib/riviera} {activehdl=E:/IC/Mark VI/Vivado/CPU/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
synth_design -top CPU -part xc7a50tcsg324-3 -lint 
synth_design -top CPU -part xc7a50tcsg324-3 -lint 
launch_simulation
source testbench.tcl
restart
run all
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
synth_design -top CPU -part xc7a50tcsg324-3 -lint 
launch_runs impl_1 -jobs 12
wait_on_run impl_1
open_run synth_1 -name synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
