$date
	Tue May  9 18:49:42 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module alu_tb $end
$scope module uut $end
$var wire 16 ! a [15:0] $end
$var wire 4 " alucontrol [3:0] $end
$var wire 16 # b [15:0] $end
$var wire 1 $ zero $end
$var wire 16 % sumSlt [15:0] $end
$var wire 16 & condinvb [15:0] $end
$var wire 1 ' clk $end
$var reg 32 ( HiLo [31:0] $end
$var reg 16 ) result [15:0] $end
$upscope $end
$upscope $end
$scope module alu_tb $end
$scope module uut1 $end
$var wire 1 * ENABLE $end
$var reg 1 ' CLOCK $end
$var reg 1 + start_clock $end
$var real 1 , clock_off $end
$var real 1 - clock_on $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
r5 -
r5 ,
0+
x*
bx )
b0 (
0'
bx &
bx %
x$
bx #
bx "
bx !
$end
#100
1+
b0 "
1*
#150
1'
#200
0'
#250
1'
#260
b100000000 %
b11110001 &
0$
b1 )
b11110001 #
b1111 !
#300
b11111111 )
0'
b1 "
#350
1'
#400
b1111111100000000 )
0'
b10 "
#450
1'
#500
b100000000 )
0'
b11 "
#550
1'
#600
b1111111100001110 &
b100000001 )
b1111111100011110 %
0'
b100 "
#650
1'
#700
b111000011111 (
0'
b101 "
#750
1'
#800
b11110001 &
b11110000000000000000 (
b100000000 %
0'
b1000 "
#850
1'
#900
1$
b0 )
0'
b1001 "
#950
1'
#1000
0'
