# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:20 on Dec 04,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 17:52:21 on Dec 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:21 on Dec 04,2021
# vlog -reportprogress 300 ./mux2_64.sv 
# -- Compiling module mux2_64
# 
# Top level modules:
# 	mux2_64
# End time: 17:52:21 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:21 on Dec 04,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 17:52:21 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:21 on Dec 04,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 17:52:21 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:21 on Dec 04,2021
# vlog -reportprogress 300 ./mux8_64.sv 
# -- Compiling module mux8_64
# 
# Top level modules:
# 	mux8_64
# End time: 17:52:21 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:21 on Dec 04,2021
# vlog -reportprogress 300 ./a_and_b.sv 
# -- Compiling module a_and_b
# 
# Top level modules:
# 	a_and_b
# End time: 17:52:21 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:21 on Dec 04,2021
# vlog -reportprogress 300 ./a_xor_b.sv 
# -- Compiling module a_xor_b
# 
# Top level modules:
# 	a_xor_b
# End time: 17:52:21 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:21 on Dec 04,2021
# vlog -reportprogress 300 ./fulladder.sv 
# -- Compiling module fulladder
# 
# Top level modules:
# 	fulladder
# End time: 17:52:21 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:21 on Dec 04,2021
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# 
# Top level modules:
# 	adder_64
# End time: 17:52:21 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:21 on Dec 04,2021
# vlog -reportprogress 300 ./PCadder.sv 
# -- Compiling module PCadder
# -- Compiling module PCadderTestbench
# 
# Top level modules:
# 	PCadderTestbench
# End time: 17:52:21 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:21 on Dec 04,2021
# vlog -reportprogress 300 ./a_or_b.sv 
# -- Compiling module a_or_b
# 
# Top level modules:
# 	a_or_b
# End time: 17:52:21 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:21 on Dec 04,2021
# vlog -reportprogress 300 ./check_zero.sv 
# -- Compiling module check_zero
# 
# Top level modules:
# 	check_zero
# End time: 17:52:21 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:21 on Dec 04,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:52:21 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:21 on Dec 04,2021
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 17:52:21 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:22 on Dec 04,2021
# vlog -reportprogress 300 ./CPU_ARM64bit.sv 
# -- Compiling module CPU_ARM64bit
# -- Compiling module CPU_ARM64bit_testbench
# 
# Top level modules:
# 	CPU_ARM64bit_testbench
# End time: 17:52:22 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:22 on Dec 04,2021
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 17:52:22 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:22 on Dec 04,2021
# vlog -reportprogress 300 ./d_ff_enable.sv 
# -- Compiling module d_ff_enable
# 
# Top level modules:
# 	d_ff_enable
# End time: 17:52:22 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:22 on Dec 04,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# 
# Top level modules:
# 	datamem
# End time: 17:52:22 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:22 on Dec 04,2021
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 17:52:22 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:22 on Dec 04,2021
# vlog -reportprogress 300 ./dec2x4.sv 
# -- Compiling module dec2x4
# 
# Top level modules:
# 	dec2x4
# End time: 17:52:22 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:22 on Dec 04,2021
# vlog -reportprogress 300 ./dec3x8.sv 
# -- Compiling module dec3x8
# 
# Top level modules:
# 	dec3x8
# End time: 17:52:22 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:22 on Dec 04,2021
# vlog -reportprogress 300 ./dec5x32.sv 
# -- Compiling module dec5x32
# 
# Top level modules:
# 	dec5x32
# End time: 17:52:22 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:22 on Dec 04,2021
# vlog -reportprogress 300 ./flagRegs.sv 
# -- Compiling module flagRegs
# 
# Top level modules:
# 	flagRegs
# End time: 17:52:22 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:22 on Dec 04,2021
# vlog -reportprogress 300 ./instruction.sv 
# -- Compiling module instruction
# 
# Top level modules:
# 	instruction
# End time: 17:52:22 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:22 on Dec 04,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 17:52:22 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:22 on Dec 04,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 17:52:22 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:22 on Dec 04,2021
# vlog -reportprogress 300 ./mux10_5.sv 
# -- Compiling module mux10_5
# 
# Top level modules:
# 	mux10_5
# End time: 17:52:22 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:22 on Dec 04,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# 
# Top level modules:
# 	mux32_1
# End time: 17:52:23 on Dec 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:23 on Dec 04,2021
# vlog -reportprogress 300 ./mux32_64.sv 
# -- Compiling module mux32_64
# 
# Top level modules:
# 	mux32_64
# End time: 17:52:23 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:23 on Dec 04,2021
# vlog -reportprogress 300 ./mux128_64.sv 
# -- Compiling module mux128_64
# 
# Top level modules:
# 	mux128_64
# End time: 17:52:23 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:23 on Dec 04,2021
# vlog -reportprogress 300 ./mux256_64.sv 
# -- Compiling module mux256_64
# 
# Top level modules:
# 	mux256_64
# End time: 17:52:23 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:23 on Dec 04,2021
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 17:52:23 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:23 on Dec 04,2021
# vlog -reportprogress 300 ./regFile.sv 
# -- Compiling module regFile
# 
# Top level modules:
# 	regFile
# End time: 17:52:23 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work CPU_ARM64bit_testbench 
# Start time: 17:52:23 on Dec 04,2021
# Loading sv_std.std
# Loading work.CPU_ARM64bit_testbench
# Loading work.CPU_ARM64bit
# Loading work.instruction
# Loading work.instructmem
# Loading work.PCadder
# Loading work.fulladder
# Loading work.pc
# Loading work.controlLogic
# Loading work.datapath
# Loading work.mux10_5
# Loading work.regFile
# Loading work.dec5x32
# Loading work.dec2x4
# Loading work.dec3x8
# Loading work.mux32_64
# Loading work.mult
# Loading work.shifter
# Loading work.alu
# Loading work.adder_64
# Loading work.mux2_64
# Loading work.a_and_b
# Loading work.a_or_b
# Loading work.a_xor_b
# Loading work.check_zero
# Loading work.mux8_64
# Loading work.flagRegs
# Loading work.datamem
# Loading work.d_ff
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.d_ff_enable
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 10891 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ktdt  Hostname: KHOASRAZER  ProcessID: 22348
#           Attempting to use alternate WLF file "./wlftx0ai8s".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftx0ai8s
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test10_forwarding.arm
# ** Note: $stop    : ./CPU_ARM64bit.sv(50)
#    Time: 5001500 ns  Iteration: 1  Instance: /CPU_ARM64bit_testbench
# Break in Module CPU_ARM64bit_testbench at ./CPU_ARM64bit.sv line 50
add wave -position 3  sim:/CPU_ARM64bit_testbench/dut/data/flagReg
add wave -position 3  sim:/CPU_ARM64bit_testbench/dut/data/negativeFlag
add wave -position 6  sim:/CPU_ARM64bit_testbench/dut/data/zeroFlag
add wave -position 3  sim:/CPU_ARM64bit_testbench/dut/data/overflowFlag
add wave -position 3  sim:/CPU_ARM64bit_testbench/dut/data/carryOutFlag
add wave -position 3  sim:/CPU_ARM64bit_testbench/dut/data/negative
add wave -position 10  sim:/CPU_ARM64bit_testbench/dut/data/zero
add wave -position 10  sim:/CPU_ARM64bit_testbench/dut/data/overflow
add wave -position 9  sim:/CPU_ARM64bit_testbench/dut/data/carry_out
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/melin/Desktop/EE 469 Lab 3 MAIN (3)/EE 469 Lab 3/lab 3/wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:29 on Dec 04,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 18:46:29 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:29 on Dec 04,2021
# vlog -reportprogress 300 ./mux2_64.sv 
# -- Compiling module mux2_64
# 
# Top level modules:
# 	mux2_64
# End time: 18:46:29 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:29 on Dec 04,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 18:46:29 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:29 on Dec 04,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 18:46:29 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:29 on Dec 04,2021
# vlog -reportprogress 300 ./mux8_64.sv 
# -- Compiling module mux8_64
# 
# Top level modules:
# 	mux8_64
# End time: 18:46:29 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:29 on Dec 04,2021
# vlog -reportprogress 300 ./a_and_b.sv 
# -- Compiling module a_and_b
# 
# Top level modules:
# 	a_and_b
# End time: 18:46:29 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:29 on Dec 04,2021
# vlog -reportprogress 300 ./a_xor_b.sv 
# -- Compiling module a_xor_b
# 
# Top level modules:
# 	a_xor_b
# End time: 18:46:29 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:29 on Dec 04,2021
# vlog -reportprogress 300 ./fulladder.sv 
# -- Compiling module fulladder
# 
# Top level modules:
# 	fulladder
# End time: 18:46:29 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:29 on Dec 04,2021
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# 
# Top level modules:
# 	adder_64
# End time: 18:46:30 on Dec 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:30 on Dec 04,2021
# vlog -reportprogress 300 ./PCadder.sv 
# -- Compiling module PCadder
# -- Compiling module PCadderTestbench
# 
# Top level modules:
# 	PCadderTestbench
# End time: 18:46:30 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:30 on Dec 04,2021
# vlog -reportprogress 300 ./a_or_b.sv 
# -- Compiling module a_or_b
# 
# Top level modules:
# 	a_or_b
# End time: 18:46:30 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:30 on Dec 04,2021
# vlog -reportprogress 300 ./check_zero.sv 
# -- Compiling module check_zero
# 
# Top level modules:
# 	check_zero
# End time: 18:46:30 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:30 on Dec 04,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:46:30 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:30 on Dec 04,2021
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 18:46:30 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:30 on Dec 04,2021
# vlog -reportprogress 300 ./CPU_ARM64bit.sv 
# -- Compiling module CPU_ARM64bit
# -- Compiling module CPU_ARM64bit_testbench
# 
# Top level modules:
# 	CPU_ARM64bit_testbench
# End time: 18:46:30 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:30 on Dec 04,2021
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 18:46:30 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:30 on Dec 04,2021
# vlog -reportprogress 300 ./d_ff_enable.sv 
# -- Compiling module d_ff_enable
# 
# Top level modules:
# 	d_ff_enable
# End time: 18:46:30 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:30 on Dec 04,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# 
# Top level modules:
# 	datamem
# End time: 18:46:30 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:30 on Dec 04,2021
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 18:46:30 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:30 on Dec 04,2021
# vlog -reportprogress 300 ./dec2x4.sv 
# -- Compiling module dec2x4
# 
# Top level modules:
# 	dec2x4
# End time: 18:46:30 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:30 on Dec 04,2021
# vlog -reportprogress 300 ./dec3x8.sv 
# -- Compiling module dec3x8
# 
# Top level modules:
# 	dec3x8
# End time: 18:46:30 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:30 on Dec 04,2021
# vlog -reportprogress 300 ./dec5x32.sv 
# -- Compiling module dec5x32
# 
# Top level modules:
# 	dec5x32
# End time: 18:46:31 on Dec 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:31 on Dec 04,2021
# vlog -reportprogress 300 ./flagRegs.sv 
# -- Compiling module flagRegs
# 
# Top level modules:
# 	flagRegs
# End time: 18:46:31 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:31 on Dec 04,2021
# vlog -reportprogress 300 ./instruction.sv 
# -- Compiling module instruction
# 
# Top level modules:
# 	instruction
# End time: 18:46:31 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:31 on Dec 04,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:46:31 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:31 on Dec 04,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 18:46:31 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:31 on Dec 04,2021
# vlog -reportprogress 300 ./mux10_5.sv 
# -- Compiling module mux10_5
# 
# Top level modules:
# 	mux10_5
# End time: 18:46:31 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:31 on Dec 04,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# 
# Top level modules:
# 	mux32_1
# End time: 18:46:31 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:31 on Dec 04,2021
# vlog -reportprogress 300 ./mux32_64.sv 
# -- Compiling module mux32_64
# 
# Top level modules:
# 	mux32_64
# End time: 18:46:31 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:31 on Dec 04,2021
# vlog -reportprogress 300 ./mux128_64.sv 
# -- Compiling module mux128_64
# 
# Top level modules:
# 	mux128_64
# End time: 18:46:31 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:31 on Dec 04,2021
# vlog -reportprogress 300 ./mux256_64.sv 
# -- Compiling module mux256_64
# 
# Top level modules:
# 	mux256_64
# End time: 18:46:31 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:31 on Dec 04,2021
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 18:46:31 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:31 on Dec 04,2021
# vlog -reportprogress 300 ./regFile.sv 
# -- Compiling module regFile
# 
# Top level modules:
# 	regFile
# End time: 18:46:31 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:46:32 on Dec 04,2021, Elapsed time: 0:54:09
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CPU_ARM64bit_testbench 
# Start time: 18:46:32 on Dec 04,2021
# Loading sv_std.std
# Loading work.CPU_ARM64bit_testbench
# Loading work.CPU_ARM64bit
# Loading work.instruction
# Loading work.instructmem
# Loading work.PCadder
# Loading work.fulladder
# Loading work.pc
# Loading work.controlLogic
# Loading work.datapath
# Loading work.mux10_5
# Loading work.regFile
# Loading work.dec5x32
# Loading work.dec2x4
# Loading work.dec3x8
# Loading work.mux32_64
# Loading work.mult
# Loading work.shifter
# Loading work.alu
# Loading work.adder_64
# Loading work.mux2_64
# Loading work.a_and_b
# Loading work.a_or_b
# Loading work.a_xor_b
# Loading work.check_zero
# Loading work.mux8_64
# Loading work.flagRegs
# Loading work.datamem
# Loading work.d_ff
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.d_ff_enable
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 10891 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ktdt  Hostname: KHOASRAZER  ProcessID: 22348
#           Attempting to use alternate WLF file "./wlfteh2dwj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfteh2dwj
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test10_forwarding.arm
# ** Note: $stop    : ./CPU_ARM64bit.sv(50)
#    Time: 5001500 ns  Iteration: 1  Instance: /CPU_ARM64bit_testbench
# Break in Module CPU_ARM64bit_testbench at ./CPU_ARM64bit.sv line 50
pwd
# C:/Users/melin/Desktop/EE 469 Lab 3 MAIN (3)/EE 469 Lab 3/lab 3
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:42 on Dec 04,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 19:26:42 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:42 on Dec 04,2021
# vlog -reportprogress 300 ./mux2_64.sv 
# -- Compiling module mux2_64
# 
# Top level modules:
# 	mux2_64
# End time: 19:26:42 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:42 on Dec 04,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 19:26:42 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:42 on Dec 04,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 19:26:42 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:42 on Dec 04,2021
# vlog -reportprogress 300 ./mux8_64.sv 
# -- Compiling module mux8_64
# 
# Top level modules:
# 	mux8_64
# End time: 19:26:42 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:42 on Dec 04,2021
# vlog -reportprogress 300 ./a_and_b.sv 
# -- Compiling module a_and_b
# 
# Top level modules:
# 	a_and_b
# End time: 19:26:42 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:42 on Dec 04,2021
# vlog -reportprogress 300 ./a_xor_b.sv 
# -- Compiling module a_xor_b
# 
# Top level modules:
# 	a_xor_b
# End time: 19:26:42 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:42 on Dec 04,2021
# vlog -reportprogress 300 ./fulladder.sv 
# -- Compiling module fulladder
# 
# Top level modules:
# 	fulladder
# End time: 19:26:43 on Dec 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:43 on Dec 04,2021
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# 
# Top level modules:
# 	adder_64
# End time: 19:26:43 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:43 on Dec 04,2021
# vlog -reportprogress 300 ./PCadder.sv 
# -- Compiling module PCadder
# -- Compiling module PCadderTestbench
# 
# Top level modules:
# 	PCadderTestbench
# End time: 19:26:43 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:43 on Dec 04,2021
# vlog -reportprogress 300 ./a_or_b.sv 
# -- Compiling module a_or_b
# 
# Top level modules:
# 	a_or_b
# End time: 19:26:43 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:43 on Dec 04,2021
# vlog -reportprogress 300 ./check_zero.sv 
# -- Compiling module check_zero
# 
# Top level modules:
# 	check_zero
# End time: 19:26:43 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:43 on Dec 04,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:26:43 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:43 on Dec 04,2021
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 19:26:43 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:43 on Dec 04,2021
# vlog -reportprogress 300 ./CPU_ARM64bit.sv 
# -- Compiling module CPU_ARM64bit
# -- Compiling module CPU_ARM64bit_testbench
# 
# Top level modules:
# 	CPU_ARM64bit_testbench
# End time: 19:26:43 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:43 on Dec 04,2021
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 19:26:43 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:43 on Dec 04,2021
# vlog -reportprogress 300 ./d_ff_enable.sv 
# -- Compiling module d_ff_enable
# 
# Top level modules:
# 	d_ff_enable
# End time: 19:26:43 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:43 on Dec 04,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# 
# Top level modules:
# 	datamem
# End time: 19:26:43 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:43 on Dec 04,2021
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 19:26:43 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:43 on Dec 04,2021
# vlog -reportprogress 300 ./dec2x4.sv 
# -- Compiling module dec2x4
# 
# Top level modules:
# 	dec2x4
# End time: 19:26:43 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:43 on Dec 04,2021
# vlog -reportprogress 300 ./dec3x8.sv 
# -- Compiling module dec3x8
# 
# Top level modules:
# 	dec3x8
# End time: 19:26:43 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:43 on Dec 04,2021
# vlog -reportprogress 300 ./dec5x32.sv 
# -- Compiling module dec5x32
# 
# Top level modules:
# 	dec5x32
# End time: 19:26:43 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:43 on Dec 04,2021
# vlog -reportprogress 300 ./flagRegs.sv 
# -- Compiling module flagRegs
# 
# Top level modules:
# 	flagRegs
# End time: 19:26:43 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:43 on Dec 04,2021
# vlog -reportprogress 300 ./instruction.sv 
# -- Compiling module instruction
# 
# Top level modules:
# 	instruction
# End time: 19:26:44 on Dec 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:44 on Dec 04,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:26:44 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:44 on Dec 04,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 19:26:44 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:44 on Dec 04,2021
# vlog -reportprogress 300 ./mux10_5.sv 
# -- Compiling module mux10_5
# 
# Top level modules:
# 	mux10_5
# End time: 19:26:44 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:44 on Dec 04,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# 
# Top level modules:
# 	mux32_1
# End time: 19:26:44 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:44 on Dec 04,2021
# vlog -reportprogress 300 ./mux32_64.sv 
# -- Compiling module mux32_64
# 
# Top level modules:
# 	mux32_64
# End time: 19:26:44 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:44 on Dec 04,2021
# vlog -reportprogress 300 ./mux128_64.sv 
# -- Compiling module mux128_64
# 
# Top level modules:
# 	mux128_64
# End time: 19:26:44 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:44 on Dec 04,2021
# vlog -reportprogress 300 ./mux256_64.sv 
# -- Compiling module mux256_64
# 
# Top level modules:
# 	mux256_64
# End time: 19:26:44 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:44 on Dec 04,2021
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 19:26:44 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:44 on Dec 04,2021
# vlog -reportprogress 300 ./regFile.sv 
# -- Compiling module regFile
# 
# Top level modules:
# 	regFile
# End time: 19:26:44 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:26:45 on Dec 04,2021, Elapsed time: 0:40:13
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CPU_ARM64bit_testbench 
# Start time: 19:26:45 on Dec 04,2021
# Loading sv_std.std
# Loading work.CPU_ARM64bit_testbench
# Loading work.CPU_ARM64bit
# Loading work.instruction
# Loading work.instructmem
# Loading work.PCadder
# Loading work.fulladder
# Loading work.pc
# Loading work.controlLogic
# Loading work.datapath
# Loading work.mux10_5
# Loading work.regFile
# Loading work.dec5x32
# Loading work.dec2x4
# Loading work.dec3x8
# Loading work.mux32_64
# Loading work.mult
# Loading work.shifter
# Loading work.alu
# Loading work.adder_64
# Loading work.mux2_64
# Loading work.a_and_b
# Loading work.a_or_b
# Loading work.a_xor_b
# Loading work.check_zero
# Loading work.mux8_64
# Loading work.flagRegs
# Loading work.datamem
# Loading work.d_ff
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.d_ff_enable
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 10891 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ktdt  Hostname: KHOASRAZER  ProcessID: 22348
#           Attempting to use alternate WLF file "./wlft9q7wce".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9q7wce
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test10_forwarding.arm
# ** Note: $stop    : ./CPU_ARM64bit.sv(50)
#    Time: 5001500 ns  Iteration: 1  Instance: /CPU_ARM64bit_testbench
# Break in Module CPU_ARM64bit_testbench at ./CPU_ARM64bit.sv line 50
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/melin/Desktop/EE 469 Lab 3 MAIN (3)/EE 469 Lab 3/lab 3/wave.do}
# End time: 19:33:59 on Dec 04,2021, Elapsed time: 0:07:14
# Errors: 0, Warnings: 3
