// Seed: 3865858552
module module_0 (
    input  wand  id_0,
    output wire  id_1,
    input  wire  id_2,
    output uwire id_3
);
  id_5(
      .id_0({1'b0, id_2, 1}),
      .id_1(~1'b0),
      .id_2(1 - 1),
      .id_3(),
      .id_4(id_1),
      .id_5(id_2),
      .id_6(1),
      .id_7(1),
      .id_8(1),
      .id_9(id_1),
      .id_10(id_1),
      .id_11(id_1)
  );
  wire id_6;
endmodule
module module_1 (
    input  wor   id_0,
    input  wor   id_1,
    output logic id_2,
    input  uwire id_3
);
  always @(1) id_2 = 1;
  tri   id_5;
  logic id_6;
  always_comb @(1'b0 or posedge 1) id_5 = id_1;
  module_0(
      id_3, id_5, id_0, id_5
  );
  wire id_7;
  assign id_2 = id_6;
  always begin
    id_8(id_3);
    id_2 <= 1;
    id_5 = id_0;
    id_2 = id_6;
  end
  wire id_9;
  supply0 id_10 = 1;
  wire id_11, id_12;
endmodule
