

================================================================
== Vivado HLS Report for 'blendOpt83_Loop_1_pr'
================================================================
* Date:           Wed Mar  4 23:28:31 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        test_blend
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.268|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    4|  307203|    4|  307203|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------+--------+-----+-----+-----+-----+----------+
        |                        |        |  Latency  |  Interval | Pipeline |
        |        Instance        | Module | min | max | min | max |   Type   |
        +------------------------+--------+-----+-----+-----+-----+----------+
        |tmp_V_read_r_fu_117     |read_r  |    0|    0|    1|    1| function |
        |tmp_V_11_read_r_fu_124  |read_r  |    0|    0|    1|    1| function |
        +------------------------+--------+-----+-----+-----+-----+----------+

        * Loop: 
        +----------+-----+--------+----------+-----------+-----------+------------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name| min |   max  |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+-----+--------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |    1|  307200|         2|          1|          1| 1 ~ 307200 |    yes   |
        +----------+-----+--------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|     64|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       2|     22|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    159|    -|
|Register         |        -|      -|      74|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|      76|    245|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------+---------+-------+---+----+-----+
    |        Instance        | Module | BRAM_18K| DSP48E| FF| LUT| URAM|
    +------------------------+--------+---------+-------+---+----+-----+
    |tmp_V_read_r_fu_117     |read_r  |        0|      0|  1|  11|    0|
    |tmp_V_11_read_r_fu_124  |read_r  |        0|      0|  1|  11|    0|
    +------------------------+--------+---------+-------+---+----+-----+
    |Total                   |        |        0|      0|  2|  22|    0|
    +------------------------+--------+---------+-------+---+----+-----+

    * DSP48E: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |blendTop_mul_mul_bkb_U58  |blendTop_mul_mul_bkb  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------+----------+-------+---+----+------------+------------+
    |                 Variable Name                 | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln471_fu_142_p2                            |     +    |      0|  0|  28|          21|           1|
    |ap_block_pp0_stage0_01001                      |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp29       |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp31       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln471_fu_137_p2                           |   icmp   |      0|  0|  18|          21|          21|
    |ap_block_state1                                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1               |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1_ignore_call3  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1_ignore_call5  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                                  |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                        |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                          |          |      0|  0|  64|          52|          32|
    +-----------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  27|          5|    1|          5|
    |ap_done                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |  15|          3|    1|          3|
    |imageA_cols_load4_loc_blk_n      |   9|          2|    1|          2|
    |imageA_cols_load4_loc_out_blk_n  |   9|          2|    1|          2|
    |imageA_data_V_blk_n              |   9|          2|    1|          2|
    |imageA_data_V_read               |   9|          2|    1|          2|
    |imageA_rows_load3_loc_blk_n      |   9|          2|    1|          2|
    |imageA_rows_load3_loc_out_blk_n  |   9|          2|    1|          2|
    |imageB_data_V_blk_n              |   9|          2|    1|          2|
    |imageB_data_V_read               |   9|          2|    1|          2|
    |indvar_flatten_reg_106           |   9|          2|   21|         42|
    |p_imageA_in_V_V_blk_n            |   9|          2|    1|          2|
    |p_imageB_in_V_V_blk_n            |   9|          2|    1|          2|
    |real_start                       |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 159|         34|   35|         74|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   4|   0|    4|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |bound_reg_164                        |  21|   0|   21|          0|
    |icmp_ln471_reg_169                   |   1|   0|    1|          0|
    |imageA_cols_load4_lo_reg_159         |  11|   0|   11|          0|
    |imageA_rows_load3_lo_reg_154         |  10|   0|   10|          0|
    |indvar_flatten_reg_106               |  21|   0|   21|          0|
    |start_once_reg                       |   1|   0|    1|          0|
    |tmp_V_11_read_r_fu_124_ap_start_reg  |   1|   0|    1|          0|
    |tmp_V_read_r_fu_117_ap_start_reg     |   1|   0|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |  74|   0|   74|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                            |  in |    1| ap_ctrl_hs |    blendOpt83_Loop_1_pr   | return value |
|ap_rst                            |  in |    1| ap_ctrl_hs |    blendOpt83_Loop_1_pr   | return value |
|ap_start                          |  in |    1| ap_ctrl_hs |    blendOpt83_Loop_1_pr   | return value |
|start_full_n                      |  in |    1| ap_ctrl_hs |    blendOpt83_Loop_1_pr   | return value |
|ap_done                           | out |    1| ap_ctrl_hs |    blendOpt83_Loop_1_pr   | return value |
|ap_continue                       |  in |    1| ap_ctrl_hs |    blendOpt83_Loop_1_pr   | return value |
|ap_idle                           | out |    1| ap_ctrl_hs |    blendOpt83_Loop_1_pr   | return value |
|ap_ready                          | out |    1| ap_ctrl_hs |    blendOpt83_Loop_1_pr   | return value |
|start_out                         | out |    1| ap_ctrl_hs |    blendOpt83_Loop_1_pr   | return value |
|start_write                       | out |    1| ap_ctrl_hs |    blendOpt83_Loop_1_pr   | return value |
|imageA_rows_load3_loc_dout        |  in |   10|   ap_fifo  |   imageA_rows_load3_loc   |    pointer   |
|imageA_rows_load3_loc_empty_n     |  in |    1|   ap_fifo  |   imageA_rows_load3_loc   |    pointer   |
|imageA_rows_load3_loc_read        | out |    1|   ap_fifo  |   imageA_rows_load3_loc   |    pointer   |
|imageA_cols_load4_loc_dout        |  in |   11|   ap_fifo  |   imageA_cols_load4_loc   |    pointer   |
|imageA_cols_load4_loc_empty_n     |  in |    1|   ap_fifo  |   imageA_cols_load4_loc   |    pointer   |
|imageA_cols_load4_loc_read        | out |    1|   ap_fifo  |   imageA_cols_load4_loc   |    pointer   |
|imageA_data_V_dout                |  in |    8|   ap_fifo  |       imageA_data_V       |    pointer   |
|imageA_data_V_empty_n             |  in |    1|   ap_fifo  |       imageA_data_V       |    pointer   |
|imageA_data_V_read                | out |    1|   ap_fifo  |       imageA_data_V       |    pointer   |
|p_imageA_in_V_V_din               | out |    8|   ap_fifo  |      p_imageA_in_V_V      |    pointer   |
|p_imageA_in_V_V_full_n            |  in |    1|   ap_fifo  |      p_imageA_in_V_V      |    pointer   |
|p_imageA_in_V_V_write             | out |    1|   ap_fifo  |      p_imageA_in_V_V      |    pointer   |
|imageB_data_V_dout                |  in |    8|   ap_fifo  |       imageB_data_V       |    pointer   |
|imageB_data_V_empty_n             |  in |    1|   ap_fifo  |       imageB_data_V       |    pointer   |
|imageB_data_V_read                | out |    1|   ap_fifo  |       imageB_data_V       |    pointer   |
|p_imageB_in_V_V_din               | out |    8|   ap_fifo  |      p_imageB_in_V_V      |    pointer   |
|p_imageB_in_V_V_full_n            |  in |    1|   ap_fifo  |      p_imageB_in_V_V      |    pointer   |
|p_imageB_in_V_V_write             | out |    1|   ap_fifo  |      p_imageB_in_V_V      |    pointer   |
|imageA_rows_load3_loc_out_din     | out |   10|   ap_fifo  | imageA_rows_load3_loc_out |    pointer   |
|imageA_rows_load3_loc_out_full_n  |  in |    1|   ap_fifo  | imageA_rows_load3_loc_out |    pointer   |
|imageA_rows_load3_loc_out_write   | out |    1|   ap_fifo  | imageA_rows_load3_loc_out |    pointer   |
|imageA_cols_load4_loc_out_din     | out |   11|   ap_fifo  | imageA_cols_load4_loc_out |    pointer   |
|imageA_cols_load4_loc_out_full_n  |  in |    1|   ap_fifo  | imageA_cols_load4_loc_out |    pointer   |
|imageA_cols_load4_loc_out_write   | out |    1|   ap_fifo  | imageA_cols_load4_loc_out |    pointer   |
+----------------------------------+-----+-----+------------+---------------------------+--------------+

