Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Aug 31 15:38:46 2024
| Host         : DESKTOP-B70II2D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.592        0.000                      0                  144        0.191        0.000                      0                  144        4.500        0.000                       0                    87  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.592        0.000                      0                  144        0.191        0.000                      0                  144        4.500        0.000                       0                    87  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.592ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.858ns  (logic 1.476ns (25.198%)  route 4.382ns (74.802%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.546     5.067    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X38Y65         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDCE (Prop_fdce_C_Q)         0.478     5.545 f  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/Q
                         net (fo=4, routed)           0.600     6.145    uart_ip_inst/baud_gen_inst/counter_q_reg[3]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.295     6.440 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_3/O
                         net (fo=1, routed)           0.000     6.440    uart_ip_inst/baud_gen_inst/counter_done_carry_i_3_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.990 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=24, routed)          2.519     9.508    uart_ip_inst/uart_rx_inst/CO[0]
    SLICE_X28Y40         LUT4 (Prop_lut4_I0_O)        0.153     9.661 r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q[7]_i_1/O
                         net (fo=14, routed)          1.263    10.924    uart_ip_inst/uart_rx_inst/data_shift_buffer_d
    SLICE_X13Y30         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.439    14.780    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X13Y30         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[0]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X13Y30         FDCE (Setup_fdce_C_CE)      -0.408    14.517    uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                         -10.924    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.592ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.858ns  (logic 1.476ns (25.198%)  route 4.382ns (74.802%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.546     5.067    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X38Y65         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDCE (Prop_fdce_C_Q)         0.478     5.545 f  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/Q
                         net (fo=4, routed)           0.600     6.145    uart_ip_inst/baud_gen_inst/counter_q_reg[3]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.295     6.440 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_3/O
                         net (fo=1, routed)           0.000     6.440    uart_ip_inst/baud_gen_inst/counter_done_carry_i_3_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.990 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=24, routed)          2.519     9.508    uart_ip_inst/uart_rx_inst/CO[0]
    SLICE_X28Y40         LUT4 (Prop_lut4_I0_O)        0.153     9.661 r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q[7]_i_1/O
                         net (fo=14, routed)          1.263    10.924    uart_ip_inst/uart_rx_inst/data_shift_buffer_d
    SLICE_X13Y30         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.439    14.780    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X13Y30         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[1]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X13Y30         FDCE (Setup_fdce_C_CE)      -0.408    14.517    uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                         -10.924    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.592ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[1]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.858ns  (logic 1.476ns (25.198%)  route 4.382ns (74.802%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.546     5.067    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X38Y65         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDCE (Prop_fdce_C_Q)         0.478     5.545 f  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/Q
                         net (fo=4, routed)           0.600     6.145    uart_ip_inst/baud_gen_inst/counter_q_reg[3]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.295     6.440 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_3/O
                         net (fo=1, routed)           0.000     6.440    uart_ip_inst/baud_gen_inst/counter_done_carry_i_3_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.990 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=24, routed)          2.519     9.508    uart_ip_inst/uart_rx_inst/CO[0]
    SLICE_X28Y40         LUT4 (Prop_lut4_I0_O)        0.153     9.661 r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q[7]_i_1/O
                         net (fo=14, routed)          1.263    10.924    uart_ip_inst/uart_rx_inst/data_shift_buffer_d
    SLICE_X13Y30         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[1]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.439    14.780    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X13Y30         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[1]_lopt_replica/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X13Y30         FDCE (Setup_fdce_C_CE)      -0.408    14.517    uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                         -10.924    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.592ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.858ns  (logic 1.476ns (25.198%)  route 4.382ns (74.802%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.546     5.067    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X38Y65         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDCE (Prop_fdce_C_Q)         0.478     5.545 f  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/Q
                         net (fo=4, routed)           0.600     6.145    uart_ip_inst/baud_gen_inst/counter_q_reg[3]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.295     6.440 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_3/O
                         net (fo=1, routed)           0.000     6.440    uart_ip_inst/baud_gen_inst/counter_done_carry_i_3_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.990 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=24, routed)          2.519     9.508    uart_ip_inst/uart_rx_inst/CO[0]
    SLICE_X28Y40         LUT4 (Prop_lut4_I0_O)        0.153     9.661 r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q[7]_i_1/O
                         net (fo=14, routed)          1.263    10.924    uart_ip_inst/uart_rx_inst/data_shift_buffer_d
    SLICE_X13Y30         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.439    14.780    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X13Y30         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[2]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X13Y30         FDCE (Setup_fdce_C_CE)      -0.408    14.517    uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                         -10.924    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[2]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.858ns  (logic 1.476ns (25.198%)  route 4.382ns (74.802%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.546     5.067    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X38Y65         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDCE (Prop_fdce_C_Q)         0.478     5.545 f  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/Q
                         net (fo=4, routed)           0.600     6.145    uart_ip_inst/baud_gen_inst/counter_q_reg[3]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.295     6.440 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_3/O
                         net (fo=1, routed)           0.000     6.440    uart_ip_inst/baud_gen_inst/counter_done_carry_i_3_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.990 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=24, routed)          2.519     9.508    uart_ip_inst/uart_rx_inst/CO[0]
    SLICE_X28Y40         LUT4 (Prop_lut4_I0_O)        0.153     9.661 r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q[7]_i_1/O
                         net (fo=14, routed)          1.263    10.924    uart_ip_inst/uart_rx_inst/data_shift_buffer_d
    SLICE_X12Y30         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[2]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.439    14.780    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X12Y30         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[2]_lopt_replica/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X12Y30         FDCE (Setup_fdce_C_CE)      -0.372    14.553    uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                         -10.924    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.858ns  (logic 1.476ns (25.198%)  route 4.382ns (74.802%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.546     5.067    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X38Y65         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDCE (Prop_fdce_C_Q)         0.478     5.545 f  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/Q
                         net (fo=4, routed)           0.600     6.145    uart_ip_inst/baud_gen_inst/counter_q_reg[3]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.295     6.440 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_3/O
                         net (fo=1, routed)           0.000     6.440    uart_ip_inst/baud_gen_inst/counter_done_carry_i_3_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.990 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=24, routed)          2.519     9.508    uart_ip_inst/uart_rx_inst/CO[0]
    SLICE_X28Y40         LUT4 (Prop_lut4_I0_O)        0.153     9.661 r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q[7]_i_1/O
                         net (fo=14, routed)          1.263    10.924    uart_ip_inst/uart_rx_inst/data_shift_buffer_d
    SLICE_X12Y30         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.439    14.780    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X12Y30         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[3]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X12Y30         FDCE (Setup_fdce_C_CE)      -0.372    14.553    uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                         -10.924    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[3]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.858ns  (logic 1.476ns (25.198%)  route 4.382ns (74.802%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.546     5.067    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X38Y65         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDCE (Prop_fdce_C_Q)         0.478     5.545 f  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/Q
                         net (fo=4, routed)           0.600     6.145    uart_ip_inst/baud_gen_inst/counter_q_reg[3]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.295     6.440 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_3/O
                         net (fo=1, routed)           0.000     6.440    uart_ip_inst/baud_gen_inst/counter_done_carry_i_3_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.990 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=24, routed)          2.519     9.508    uart_ip_inst/uart_rx_inst/CO[0]
    SLICE_X28Y40         LUT4 (Prop_lut4_I0_O)        0.153     9.661 r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q[7]_i_1/O
                         net (fo=14, routed)          1.263    10.924    uart_ip_inst/uart_rx_inst/data_shift_buffer_d
    SLICE_X12Y30         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[3]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.439    14.780    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X12Y30         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[3]_lopt_replica/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X12Y30         FDCE (Setup_fdce_C_CE)      -0.372    14.553    uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                         -10.924    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.858ns  (logic 1.476ns (25.198%)  route 4.382ns (74.802%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.546     5.067    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X38Y65         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDCE (Prop_fdce_C_Q)         0.478     5.545 f  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/Q
                         net (fo=4, routed)           0.600     6.145    uart_ip_inst/baud_gen_inst/counter_q_reg[3]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.295     6.440 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_3/O
                         net (fo=1, routed)           0.000     6.440    uart_ip_inst/baud_gen_inst/counter_done_carry_i_3_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.990 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=24, routed)          2.519     9.508    uart_ip_inst/uart_rx_inst/CO[0]
    SLICE_X28Y40         LUT4 (Prop_lut4_I0_O)        0.153     9.661 r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q[7]_i_1/O
                         net (fo=14, routed)          1.263    10.924    uart_ip_inst/uart_rx_inst/data_shift_buffer_d
    SLICE_X12Y30         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.439    14.780    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X12Y30         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[4]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X12Y30         FDCE (Setup_fdce_C_CE)      -0.372    14.553    uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                         -10.924    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.636ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.851ns  (logic 1.476ns (25.228%)  route 4.375ns (74.772%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.546     5.067    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X38Y65         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDCE (Prop_fdce_C_Q)         0.478     5.545 f  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/Q
                         net (fo=4, routed)           0.600     6.145    uart_ip_inst/baud_gen_inst/counter_q_reg[3]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.295     6.440 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_3/O
                         net (fo=1, routed)           0.000     6.440    uart_ip_inst/baud_gen_inst/counter_done_carry_i_3_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.990 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=24, routed)          2.519     9.508    uart_ip_inst/uart_rx_inst/CO[0]
    SLICE_X28Y40         LUT4 (Prop_lut4_I0_O)        0.153     9.661 r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q[7]_i_1/O
                         net (fo=14, routed)          1.256    10.917    uart_ip_inst/uart_rx_inst/data_shift_buffer_d
    SLICE_X14Y29         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.439    14.780    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X14Y29         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[5]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X14Y29         FDCE (Setup_fdce_C_CE)      -0.372    14.553    uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                         -10.917    
  -------------------------------------------------------------------
                         slack                                  3.636    

Slack (MET) :             3.636ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[5]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.851ns  (logic 1.476ns (25.228%)  route 4.375ns (74.772%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.546     5.067    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X38Y65         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDCE (Prop_fdce_C_Q)         0.478     5.545 f  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/Q
                         net (fo=4, routed)           0.600     6.145    uart_ip_inst/baud_gen_inst/counter_q_reg[3]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.295     6.440 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_3/O
                         net (fo=1, routed)           0.000     6.440    uart_ip_inst/baud_gen_inst/counter_done_carry_i_3_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.990 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=24, routed)          2.519     9.508    uart_ip_inst/uart_rx_inst/CO[0]
    SLICE_X28Y40         LUT4 (Prop_lut4_I0_O)        0.153     9.661 r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q[7]_i_1/O
                         net (fo=14, routed)          1.256    10.917    uart_ip_inst/uart_rx_inst/data_shift_buffer_d
    SLICE_X14Y29         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[5]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.439    14.780    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X14Y29         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[5]_lopt_replica/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X14Y29         FDCE (Setup_fdce_C_CE)      -0.372    14.553    uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                         -10.917    
  -------------------------------------------------------------------
                         slack                                  3.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.558     1.441    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X13Y30         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[2]/Q
                         net (fo=2, routed)           0.116     1.698    uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[7]_0[2]
    SLICE_X13Y30         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.826     1.953    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X13Y30         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[1]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X13Y30         FDCE (Hold_fdce_C_D)         0.066     1.507    uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 fsm_pixel_inst/FSM_onehot_present_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_ip_inst/uart_tx_inst/data_shift_buffer_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.095%)  route 0.118ns (38.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.561     1.444    fsm_pixel_inst/clk_i_IBUF_BUFG
    SLICE_X43Y56         FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  fsm_pixel_inst/FSM_onehot_present_state_reg[5]/Q
                         net (fo=7, routed)           0.118     1.704    fsm_pixel_inst/FSM_onehot_present_state_reg_n_0_[5]
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.045     1.749 r  fsm_pixel_inst/data_shift_buffer_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.749    uart_ip_inst/uart_tx_inst/D[5]
    SLICE_X41Y56         FDCE                                         r  uart_ip_inst/uart_tx_inst/data_shift_buffer_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.831     1.958    uart_ip_inst/uart_tx_inst/clk_i_IBUF_BUFG
    SLICE_X41Y56         FDCE                                         r  uart_ip_inst/uart_tx_inst/data_shift_buffer_q_reg[5]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X41Y56         FDCE (Hold_fdce_C_D)         0.092     1.552    uart_ip_inst/uart_tx_inst/data_shift_buffer_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.976%)  route 0.119ns (42.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.558     1.441    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X12Y30         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[3]/Q
                         net (fo=2, routed)           0.119     1.724    uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[7]_0[3]
    SLICE_X13Y30         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.826     1.953    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X13Y30         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[2]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X13Y30         FDCE (Hold_fdce_C_D)         0.072     1.526    uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.662%)  route 0.111ns (40.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.557     1.440    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X14Y29         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[5]/Q
                         net (fo=2, routed)           0.111     1.715    uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[7]_0[5]
    SLICE_X12Y29         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.825     1.952    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X12Y29         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[4]_lopt_replica/C
                         clock pessimism             -0.498     1.454    
    SLICE_X12Y29         FDCE (Hold_fdce_C_D)         0.059     1.513    uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 uart_ip_inst/uart_tx_inst/data_shift_buffer_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_ip_inst/uart_tx_inst/data_shift_buffer_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.970%)  route 0.109ns (37.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.560     1.443    uart_ip_inst/uart_tx_inst/clk_i_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  uart_ip_inst/uart_tx_inst/data_shift_buffer_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  uart_ip_inst/uart_tx_inst/data_shift_buffer_q_reg[1]/Q
                         net (fo=1, routed)           0.109     1.694    fsm_pixel_inst/data_shift_buffer_q_reg[5]_0[0]
    SLICE_X43Y57         LUT6 (Prop_lut6_I4_O)        0.045     1.739 r  fsm_pixel_inst/data_shift_buffer_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.739    uart_ip_inst/uart_tx_inst/D[0]
    SLICE_X43Y57         FDCE                                         r  uart_ip_inst/uart_tx_inst/data_shift_buffer_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.830     1.957    uart_ip_inst/uart_tx_inst/clk_i_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  uart_ip_inst/uart_tx_inst/data_shift_buffer_q_reg[0]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X43Y57         FDCE (Hold_fdce_C_D)         0.092     1.535    uart_ip_inst/uart_tx_inst/data_shift_buffer_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_ip_inst/baud_gen_inst/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.557     1.440    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X37Y65         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  uart_ip_inst/baud_gen_inst/counter_q_reg[1]/Q
                         net (fo=6, routed)           0.131     1.712    uart_ip_inst/baud_gen_inst/counter_q_reg[1]
    SLICE_X36Y65         LUT6 (Prop_lut6_I2_O)        0.045     1.757 r  uart_ip_inst/baud_gen_inst/counter_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.757    uart_ip_inst/baud_gen_inst/counter_q[4]_i_1_n_0
    SLICE_X36Y65         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.823     1.951    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X36Y65         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[4]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X36Y65         FDCE (Hold_fdce_C_D)         0.091     1.544    uart_ip_inst/baud_gen_inst/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 uart_ip_inst/uart_tx_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_ip_inst/uart_tx_inst/sample_tick_counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.707%)  route 0.144ns (43.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.560     1.443    uart_ip_inst/uart_tx_inst/clk_i_IBUF_BUFG
    SLICE_X40Y57         FDCE                                         r  uart_ip_inst/uart_tx_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  uart_ip_inst/uart_tx_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=12, routed)          0.144     1.729    uart_ip_inst/uart_tx_inst/FSM_sequential_state_reg_reg[0]_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I0_O)        0.048     1.777 r  uart_ip_inst/uart_tx_inst/sample_tick_counter_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.777    uart_ip_inst/uart_tx_inst/sample_tick_counter_q[2]_i_1_n_0
    SLICE_X41Y57         FDCE                                         r  uart_ip_inst/uart_tx_inst/sample_tick_counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.830     1.957    uart_ip_inst/uart_tx_inst/clk_i_IBUF_BUFG
    SLICE_X41Y57         FDCE                                         r  uart_ip_inst/uart_tx_inst/sample_tick_counter_q_reg[2]/C
                         clock pessimism             -0.501     1.456    
    SLICE_X41Y57         FDCE (Hold_fdce_C_D)         0.107     1.563    uart_ip_inst/uart_tx_inst/sample_tick_counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 fsm_pixel_inst/FSM_onehot_present_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_pixel_inst/FSM_onehot_present_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.247%)  route 0.145ns (50.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.561     1.444    fsm_pixel_inst/clk_i_IBUF_BUFG
    SLICE_X43Y56         FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  fsm_pixel_inst/FSM_onehot_present_state_reg[5]/Q
                         net (fo=7, routed)           0.145     1.731    fsm_pixel_inst/FSM_onehot_present_state_reg_n_0_[5]
    SLICE_X42Y56         FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.831     1.958    fsm_pixel_inst/clk_i_IBUF_BUFG
    SLICE_X42Y56         FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[6]/C
                         clock pessimism             -0.501     1.457    
    SLICE_X42Y56         FDCE (Hold_fdce_C_D)         0.060     1.517    fsm_pixel_inst/FSM_onehot_present_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.557     1.440    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X14Y29         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[6]/Q
                         net (fo=2, routed)           0.116     1.720    uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[7]_0[6]
    SLICE_X14Y29         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.825     1.952    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X14Y29         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[5]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X14Y29         FDCE (Hold_fdce_C_D)         0.059     1.499    uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.558     1.441    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X12Y30         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[4]/Q
                         net (fo=2, routed)           0.112     1.717    uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[7]_0[4]
    SLICE_X12Y30         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.826     1.953    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X12Y30         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[3]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X12Y30         FDCE (Hold_fdce_C_D)         0.052     1.493    uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y56   counter_ip_ram/reg_q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y56   counter_ip_ram/reg_q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y56   counter_ip_ram/reg_q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y56   counter_ip_ram/reg_q_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y56   counter_ip_ram/reg_q_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y56   counter_ip_ram/reg_q_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y55   debouncer_inst/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y57   debouncer_inst/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y57   debouncer_inst/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y56   counter_ip_ram/reg_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y56   counter_ip_ram/reg_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y56   counter_ip_ram/reg_q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y56   counter_ip_ram/reg_q_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y56   counter_ip_ram/reg_q_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y56   counter_ip_ram/reg_q_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y56   counter_ip_ram/reg_q_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y56   counter_ip_ram/reg_q_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y56   counter_ip_ram/reg_q_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y56   counter_ip_ram/reg_q_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y56   counter_ip_ram/reg_q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y56   counter_ip_ram/reg_q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y56   counter_ip_ram/reg_q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y56   counter_ip_ram/reg_q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y56   counter_ip_ram/reg_q_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y56   counter_ip_ram/reg_q_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y56   counter_ip_ram/reg_q_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y56   counter_ip_ram/reg_q_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y56   counter_ip_ram/reg_q_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y56   counter_ip_ram/reg_q_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_ip_inst/uart_tx_inst/tx_q_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.980ns  (logic 3.974ns (49.794%)  route 4.007ns (50.206%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.553     5.074    uart_ip_inst/uart_tx_inst/clk_i_IBUF_BUFG
    SLICE_X40Y57         FDPE                                         r  uart_ip_inst/uart_tx_inst/tx_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDPE (Prop_fdpe_C_Q)         0.456     5.530 r  uart_ip_inst/uart_tx_inst/tx_q_reg/Q
                         net (fo=1, routed)           4.007     9.537    tx_o_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    13.054 r  tx_o_OBUF_inst/O
                         net (fo=0)                   0.000    13.054    tx_o
    A18                                                               r  tx_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.583ns  (logic 4.019ns (52.999%)  route 3.564ns (47.001%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.560     5.081    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X14Y32         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDCE (Prop_fdce_C_Q)         0.518     5.599 r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[7]/Q
                         net (fo=3, routed)           3.564     9.163    dout_o_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.664 r  dout_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.664    dout_o[7]
    V14                                                               r  dout_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_pixel_inst/FSM_onehot_present_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eos_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.480ns  (logic 4.039ns (54.000%)  route 3.441ns (46.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.554     5.075    fsm_pixel_inst/clk_i_IBUF_BUFG
    SLICE_X42Y56         FDPE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDPE (Prop_fdpe_C_Q)         0.518     5.593 r  fsm_pixel_inst/FSM_onehot_present_state_reg[0]/Q
                         net (fo=3, routed)           3.441     9.034    eos_o_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521    12.555 r  eos_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.555    eos_o
    L1                                                                r  eos_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.039ns  (logic 4.024ns (57.167%)  route 3.015ns (42.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.556     5.077    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X12Y29         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDCE (Prop_fdce_C_Q)         0.518     5.595 r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           3.015     8.610    lopt_5
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.117 r  dout_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.117    dout_o[6]
    U14                                                               r  dout_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.975ns  (logic 3.961ns (56.788%)  route 3.014ns (43.212%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.557     5.078    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X13Y30         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[0]/Q
                         net (fo=1, routed)           3.014     8.548    dout_o_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.053 r  dout_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.053    dout_o[0]
    U16                                                               r  dout_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.867ns  (logic 4.032ns (58.722%)  route 2.835ns (41.278%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.556     5.077    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X14Y29         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDCE (Prop_fdce_C_Q)         0.518     5.595 r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.835     8.430    lopt_4
    U15                  OBUF (Prop_obuf_I_O)         3.514    11.944 r  dout_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.944    dout_o[5]
    U15                                                               r  dout_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.561ns  (logic 4.027ns (61.376%)  route 2.534ns (38.624%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.557     5.078    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X12Y30         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.534     8.130    lopt_2
    V19                  OBUF (Prop_obuf_I_O)         3.509    11.639 r  dout_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.639    dout_o[3]
    V19                                                               r  dout_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.455ns  (logic 4.027ns (62.384%)  route 2.428ns (37.616%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.556     5.077    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X12Y29         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDCE (Prop_fdce_C_Q)         0.518     5.595 r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.428     8.023    lopt_3
    W18                  OBUF (Prop_obuf_I_O)         3.509    11.532 r  dout_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.532    dout_o[4]
    W18                                                               r  dout_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.408ns  (logic 4.019ns (62.714%)  route 2.389ns (37.286%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.557     5.078    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X12Y30         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.389     7.986    lopt_1
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.487 r  dout_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.487    dout_o[2]
    U19                                                               r  dout_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.374ns  (logic 3.986ns (62.531%)  route 2.388ns (37.469%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.557     5.078    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X13Y30         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.388     7.923    lopt
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.452 r  dout_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.452    dout_o[1]
    E19                                                               r  dout_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.068ns  (logic 1.372ns (66.329%)  route 0.696ns (33.671%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.558     1.441    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X13Y30         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.696     2.278    lopt
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.509 r  dout_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.509    dout_o[1]
    E19                                                               r  dout_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.077ns  (logic 1.366ns (65.790%)  route 0.710ns (34.210%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.558     1.441    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X12Y30         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.710     2.316    lopt_1
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.518 r  dout_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.518    dout_o[2]
    U19                                                               r  dout_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.094ns  (logic 1.374ns (65.613%)  route 0.720ns (34.387%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.557     1.440    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X12Y29         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.720     2.324    lopt_3
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.534 r  dout_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.534    dout_o[4]
    W18                                                               r  dout_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.127ns  (logic 1.374ns (64.595%)  route 0.753ns (35.405%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.558     1.441    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X12Y30         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.753     2.358    lopt_2
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.568 r  dout_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.568    dout_o[3]
    V19                                                               r  dout_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.274ns  (logic 1.380ns (60.663%)  route 0.895ns (39.337%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.557     1.440    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X14Y29         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.895     2.499    lopt_4
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.714 r  dout_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.714    dout_o[5]
    U15                                                               r  dout_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.320ns  (logic 1.347ns (58.062%)  route 0.973ns (41.938%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.558     1.441    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X13Y30         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[0]/Q
                         net (fo=1, routed)           0.973     2.555    dout_o_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.761 r  dout_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.761    dout_o[0]
    U16                                                               r  dout_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.351ns  (logic 1.371ns (58.340%)  route 0.979ns (41.660%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.557     1.440    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X12Y29         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.979     2.583    lopt_5
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.791 r  dout_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.791    dout_o[6]
    U14                                                               r  dout_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.553ns  (logic 1.366ns (53.506%)  route 1.187ns (46.494%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.560     1.443    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X14Y32         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[7]/Q
                         net (fo=3, routed)           1.187     2.794    dout_o_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.996 r  dout_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.996    dout_o[7]
    V14                                                               r  dout_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_pixel_inst/FSM_onehot_present_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eos_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.598ns  (logic 1.386ns (53.356%)  route 1.212ns (46.644%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.561     1.444    fsm_pixel_inst/clk_i_IBUF_BUFG
    SLICE_X42Y56         FDPE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDPE (Prop_fdpe_C_Q)         0.164     1.608 r  fsm_pixel_inst/FSM_onehot_present_state_reg[0]/Q
                         net (fo=3, routed)           1.212     2.820    eos_o_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.222     4.043 r  eos_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.043    eos_o
    L1                                                                r  eos_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_ip_inst/uart_tx_inst/tx_q_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.763ns  (logic 1.360ns (49.205%)  route 1.404ns (50.795%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.560     1.443    uart_ip_inst/uart_tx_inst/clk_i_IBUF_BUFG
    SLICE_X40Y57         FDPE                                         r  uart_ip_inst/uart_tx_inst/tx_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDPE (Prop_fdpe_C_Q)         0.141     1.584 r  uart_ip_inst/uart_tx_inst/tx_q_reg/Q
                         net (fo=1, routed)           1.404     2.988    tx_o_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     4.207 r  tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.207    tx_o
    A18                                                               r  tx_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            98 Endpoints
Min Delay            98 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            debouncer_inst/cnt_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.609ns  (logic 1.454ns (21.997%)  route 5.155ns (78.003%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=86, routed)          5.155     6.609    debouncer_inst/rst_i_IBUF
    SLICE_X45Y59         FDCE                                         f  debouncer_inst/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.436     4.777    debouncer_inst/clk_i_IBUF_BUFG
    SLICE_X45Y59         FDCE                                         r  debouncer_inst/cnt_reg[16]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            debouncer_inst/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.595ns  (logic 1.454ns (22.044%)  route 5.141ns (77.956%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=86, routed)          5.141     6.595    debouncer_inst/rst_i_IBUF
    SLICE_X45Y55         FDCE                                         f  debouncer_inst/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.438     4.779    debouncer_inst/clk_i_IBUF_BUFG
    SLICE_X45Y55         FDCE                                         r  debouncer_inst/cnt_reg[0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            debouncer_inst/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.595ns  (logic 1.454ns (22.044%)  route 5.141ns (77.956%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=86, routed)          5.141     6.595    debouncer_inst/rst_i_IBUF
    SLICE_X45Y55         FDCE                                         f  debouncer_inst/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.438     4.779    debouncer_inst/clk_i_IBUF_BUFG
    SLICE_X45Y55         FDCE                                         r  debouncer_inst/cnt_reg[1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            debouncer_inst/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.595ns  (logic 1.454ns (22.044%)  route 5.141ns (77.956%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=86, routed)          5.141     6.595    debouncer_inst/rst_i_IBUF
    SLICE_X45Y55         FDCE                                         f  debouncer_inst/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.438     4.779    debouncer_inst/clk_i_IBUF_BUFG
    SLICE_X45Y55         FDCE                                         r  debouncer_inst/cnt_reg[2]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            debouncer_inst/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.595ns  (logic 1.454ns (22.044%)  route 5.141ns (77.956%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=86, routed)          5.141     6.595    debouncer_inst/rst_i_IBUF
    SLICE_X45Y55         FDCE                                         f  debouncer_inst/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.438     4.779    debouncer_inst/clk_i_IBUF_BUFG
    SLICE_X45Y55         FDCE                                         r  debouncer_inst/cnt_reg[3]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            debouncer_inst/cnt_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.470ns  (logic 1.454ns (22.468%)  route 5.017ns (77.532%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=86, routed)          5.017     6.470    debouncer_inst/rst_i_IBUF
    SLICE_X45Y58         FDCE                                         f  debouncer_inst/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.437     4.778    debouncer_inst/clk_i_IBUF_BUFG
    SLICE_X45Y58         FDCE                                         r  debouncer_inst/cnt_reg[12]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            debouncer_inst/cnt_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.470ns  (logic 1.454ns (22.468%)  route 5.017ns (77.532%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=86, routed)          5.017     6.470    debouncer_inst/rst_i_IBUF
    SLICE_X45Y58         FDCE                                         f  debouncer_inst/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.437     4.778    debouncer_inst/clk_i_IBUF_BUFG
    SLICE_X45Y58         FDCE                                         r  debouncer_inst/cnt_reg[13]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            debouncer_inst/cnt_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.470ns  (logic 1.454ns (22.468%)  route 5.017ns (77.532%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=86, routed)          5.017     6.470    debouncer_inst/rst_i_IBUF
    SLICE_X45Y58         FDCE                                         f  debouncer_inst/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.437     4.778    debouncer_inst/clk_i_IBUF_BUFG
    SLICE_X45Y58         FDCE                                         r  debouncer_inst/cnt_reg[14]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            debouncer_inst/cnt_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.470ns  (logic 1.454ns (22.468%)  route 5.017ns (77.532%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=86, routed)          5.017     6.470    debouncer_inst/rst_i_IBUF
    SLICE_X45Y58         FDCE                                         f  debouncer_inst/cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.437     4.778    debouncer_inst/clk_i_IBUF_BUFG
    SLICE_X45Y58         FDCE                                         r  debouncer_inst/cnt_reg[15]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            counter_ip_ram/reg_q_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.466ns  (logic 1.454ns (22.482%)  route 5.013ns (77.518%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=86, routed)          5.013     6.466    counter_ip_ram/rst_i_IBUF
    SLICE_X44Y56         FDCE                                         f  counter_ip_ram/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.438     4.779    counter_ip_ram/clk_i_IBUF_BUFG
    SLICE_X44Y56         FDCE                                         r  counter_ip_ram/reg_q_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[4]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.017ns  (logic 0.222ns (21.820%)  route 0.795ns (78.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=86, routed)          0.795     1.017    uart_ip_inst/uart_rx_inst/rst_i_IBUF
    SLICE_X12Y29         FDCE                                         f  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[4]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.825     1.952    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X12Y29         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[4]_lopt_replica/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[6]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.017ns  (logic 0.222ns (21.820%)  route 0.795ns (78.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=86, routed)          0.795     1.017    uart_ip_inst/uart_rx_inst/rst_i_IBUF
    SLICE_X12Y29         FDCE                                         f  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[6]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.825     1.952    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X12Y29         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[6]_lopt_replica/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.088ns  (logic 0.222ns (20.400%)  route 0.866ns (79.600%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=86, routed)          0.866     1.088    uart_ip_inst/uart_rx_inst/rst_i_IBUF
    SLICE_X13Y30         FDCE                                         f  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.826     1.953    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X13Y30         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.088ns  (logic 0.222ns (20.400%)  route 0.866ns (79.600%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=86, routed)          0.866     1.088    uart_ip_inst/uart_rx_inst/rst_i_IBUF
    SLICE_X13Y30         FDCE                                         f  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.826     1.953    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X13Y30         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[1]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.088ns  (logic 0.222ns (20.400%)  route 0.866ns (79.600%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=86, routed)          0.866     1.088    uart_ip_inst/uart_rx_inst/rst_i_IBUF
    SLICE_X13Y30         FDCE                                         f  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.826     1.953    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X13Y30         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[1]_lopt_replica/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.088ns  (logic 0.222ns (20.400%)  route 0.866ns (79.600%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=86, routed)          0.866     1.088    uart_ip_inst/uart_rx_inst/rst_i_IBUF
    SLICE_X13Y30         FDCE                                         f  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.826     1.953    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X13Y30         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[2]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[2]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.088ns  (logic 0.222ns (20.400%)  route 0.866ns (79.600%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=86, routed)          0.866     1.088    uart_ip_inst/uart_rx_inst/rst_i_IBUF
    SLICE_X12Y30         FDCE                                         f  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.826     1.953    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X12Y30         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[2]_lopt_replica/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.088ns  (logic 0.222ns (20.400%)  route 0.866ns (79.600%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=86, routed)          0.866     1.088    uart_ip_inst/uart_rx_inst/rst_i_IBUF
    SLICE_X12Y30         FDCE                                         f  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.826     1.953    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X12Y30         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[3]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[3]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.088ns  (logic 0.222ns (20.400%)  route 0.866ns (79.600%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=86, routed)          0.866     1.088    uart_ip_inst/uart_rx_inst/rst_i_IBUF
    SLICE_X12Y30         FDCE                                         f  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.826     1.953    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X12Y30         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.088ns  (logic 0.222ns (20.400%)  route 0.866ns (79.600%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=86, routed)          0.866     1.088    uart_ip_inst/uart_rx_inst/rst_i_IBUF
    SLICE_X12Y30         FDCE                                         f  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.826     1.953    uart_ip_inst/uart_rx_inst/clk_i_IBUF_BUFG
    SLICE_X12Y30         FDCE                                         r  uart_ip_inst/uart_rx_inst/data_shift_buffer_q_reg[4]/C





