xrun(64): 18.09-s011: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	xrun(64)	18.09-s011: Started on Feb 08, 2021 at 23:18:23 CST
xrun
	-64bit
	-gui
	-access r
	-xmelab_args "-warnmax 0 -delay_mode zero -maxdelays"
	./lib/mux_n.v
	./lib/nor_gate.v
	./lib/not_gate_n.v
	./lib/not_gate.v
	./lib/and_gate.v
	./lib/or_gate_32.v
	./lib/or_gate.v
	./lib/dec_n.v
	./lib/dffr.v
	./lib/xnor_gate.v
	./lib/dff.v
	./lib/mux_32.v
	./lib/xor_gate.v
	./lib/mux.v
	./lib/alu_32.v
	./lib/EX_stage.v
	./lib/ALUctrl.v
	./lib/Extender.v
	./lib/alu_msb.v
	./lib/forwarding_ex.v
	./lib/srl.v
	./lib/alu_unit.v
	./lib/full_alu.v
	./lib/and_6.v
	./lib/ifecth.v
	./lib/Control_signal.v
	./lib/IF_stage.v
	./lib/PC.v
	./lib/WB_stage.v
	./lib/readReg.v
	./lib/write32.v
	./lib/Mem_stage.v
	./lib/RegisterFiles.v
	./lib/writeReg.v
	./lib/sll.v
	./lib/slt_sltu.v
	./lib/CPU.v
	./lib/control.v
	./lib/JumpBranch.v
	./lib/sram_dummy.v
	./test/CPU_tb.v
Recompiling... reason: file './lib/CPU.v' is newer than expected.
	expected: Mon Feb  8 01:26:02 2021
	actual:   Mon Feb  8 23:18:22 2021
file: ./lib/CPU.v
	module worklib.CPU:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
   EX_stage cpu_ex (.clk(clk), .A(rs1_ex), .B(alu_input_new), .Op(ALUop_ex), .Carryout(Carryout), .Overflow(Overflow), .Zero(Zero), .Result(Result), 
                 |
xmelab: *W,CUVWSP (./lib/CPU.v,123|17): 2 output ports were not connected:
xmelab: (./lib/EX_stage.v,1): immed_ex
xmelab: (./lib/EX_stage.v,1): opcode_ex

   EX_stage cpu_ex (.clk(clk), .A(rs1_ex), .B(alu_input_new), .Op(ALUop_ex), .Carryout(Carryout), .Overflow(Overflow), .Zero(Zero), .Result(Result), 
                 |
xmelab: *W,CUVWSI (./lib/CPU.v,123|17): 3 input ports were not connected:
xmelab: (./lib/EX_stage.v,1): immed
xmelab: (./lib/EX_stage.v,1): opcode
xmelab: (./lib/EX_stage.v,1): Branch

		Caching library 'worklib' ....... Done
	Top level design units:
		nor_gate
		dffr
		Control
		slt_sltu
		CPU_tb
                    .rs(rs1_sel_ex),.rt(rs2_sel_ex), .ALUSrc(ALUSrc), .towrite_mem(RegDst_mem), .result_mem(result_wb), .valid(valid),
                                                                                                                    |
xmelab: *W,CUVMPW (./lib/CPU.v,128|116): port sizes differ in port connection (1/32).
   Mem_stage cpu_mem (.clk(clk),.cs(1'b1),.oe(1'b1),.we(MemWrite_mem),.addr(Result),.din(mem_store_data_mem),.dout(Memread), .dout_mem(mem_data_mem), .result_mem(result_wb), 
                                                                                                                                                                          |
xmelab: *W,CUVMPW (./lib/CPU.v,134|170): port sizes differ in port connection (1/32).
   WB_stage cpu_wb (.MemtoReg(MemtoReg_wb), .Result(result_wb), .Memread(Memread), .wDin(data_wb));
                                                            |
xmelab: *W,CUVMPW (./lib/CPU.v,140|60): port sizes differ in port connection (1/32).
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.JumpBranch:v <0x1c44a1bd>
			streams:  13, words:  3976
		worklib.CPU_tb:v <0x1db71b1a>
			streams:   3, words:  2135
		worklib.CPU:v <0x5742ceb8>
			streams:  13, words:  4819
		worklib.Mem_stage:v <0x46539047>
			streams:   1, words:   168
		worklib.forwarding_ex:v <0x21e4744b>
			streams:   0, words:     0
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                Instances  Unique
		Modules:             2355      42
		Resolved nets:          0       1
		Registers:           1598      54
		Scalar wires:        2161       -
		Expanded wires:      1371      50
		Vectored wires:       184       -
		Always blocks:       1554      12
		Initial blocks:        10      10
		Cont. assignments:     38      52
		Pseudo assignments:    25      24
	Writing initial simulation snapshot: worklib.nor_gate:v

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /vol/cadence2018/XCELIUM1809/tools/xcelium/files/xmsimrc
xcelium> ^C
xcelium> exit
TOOL:	xrun(64)	18.09-s011: Exiting on Feb 08, 2021 at 23:18:32 CST  (total: 00:00:09)
