
---------- Begin Simulation Statistics ----------
final_tick                               840119888500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  97090                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739332                       # Number of bytes of host memory used
host_op_rate                                    97403                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10490.28                       # Real time elapsed on the host
host_tick_rate                               80085564                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018504228                       # Number of instructions simulated
sim_ops                                    1021785804                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.840120                       # Number of seconds simulated
sim_ticks                                840119888500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.882482                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              118431578                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           136312379                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12044317                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        186851266                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          17679226                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       17772974                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           93748                       # Number of indirect misses.
system.cpu0.branchPred.lookups              239978737                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1660226                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819882                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7551981                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221016071                       # Number of branches committed
system.cpu0.commit.bw_lim_events             27550370                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466169                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       66323404                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892415498                       # Number of instructions committed
system.cpu0.commit.committedOps             893237584                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1458693443                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.612355                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.407091                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1036853503     71.08%     71.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    252060712     17.28%     88.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     56418983      3.87%     92.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     56439745      3.87%     96.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     17332151      1.19%     97.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      6835581      0.47%     97.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1306584      0.09%     97.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3895814      0.27%     98.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     27550370      1.89%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1458693443                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18341089                       # Number of function calls committed.
system.cpu0.commit.int_insts                863525542                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280412322                       # Number of loads committed
system.cpu0.commit.membars                    1641838                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641844      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491126259     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7836262      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638713      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281232196     31.48%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109762260     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893237584                       # Class of committed instruction
system.cpu0.commit.refs                     390994484                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892415498                       # Number of Instructions Simulated
system.cpu0.committedOps                    893237584                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.852667                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.852667                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            202926681                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4495678                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           116483296                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             974658677                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               577004040                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                681731243                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7558111                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             11401661                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3306849                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  239978737                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                167080436                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    896237006                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4262804                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           92                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     998776568                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  24                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          102                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               24100926                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.145147                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         564239237                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         136110804                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.604093                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1472526924                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.679253                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.916498                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               766815233     52.07%     52.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               525719588     35.70%     87.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                93732980      6.37%     94.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                68150194      4.63%     98.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13563867      0.92%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2282566      0.16%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  593013      0.04%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     474      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1669009      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1472526924                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      180821971                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7637633                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               230179146                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.575953                       # Inst execution rate
system.cpu0.iew.exec_refs                   427916420                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 118634511                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              171609342                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            309577663                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1112763                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3245136                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           120153924                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          959554008                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            309281909                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3364742                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            952251864                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                599410                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1839006                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7558111                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3288803                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        66904                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        15485224                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        15373                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         6983                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      5095665                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     29165341                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9571762                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          6983                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       888533                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6749100                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                422039443                       # num instructions consuming a value
system.cpu0.iew.wb_count                    945007123                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.842216                       # average fanout of values written-back
system.cpu0.iew.wb_producers                355448540                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.571572                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     945110485                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1159041534                       # number of integer regfile reads
system.cpu0.int_regfile_writes              604747857                       # number of integer regfile writes
system.cpu0.ipc                              0.539762                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.539762                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643343      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            514742790     53.86%     54.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7901647      0.83%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639169      0.17%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           311432320     32.59%     87.63% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          118257286     12.37%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             955616606                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     997939                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001044                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 171386     17.17%     17.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    14      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                711602     71.31%     88.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               114933     11.52%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             954971147                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3384821163                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    945007072                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1025876122                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 956199134                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                955616606                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3354874                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       66316421                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            63194                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        888705                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     15231092                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1472526924                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.648964                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.855182                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          804284703     54.62%     54.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          450776343     30.61%     85.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          157998295     10.73%     95.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           50876082      3.46%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7567666      0.51%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             449428      0.03%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             400939      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              95755      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              77713      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1472526924                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.577988                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11458722                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1589405                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           309577663                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          120153924                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1515                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1653348895                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    26890889                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              179440190                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569168580                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4212984                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               585665972                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7075480                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 6299                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1181021772                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             969418064                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          622974097                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                675777625                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12342057                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7558111                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             23953591                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                53805513                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1181021728                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        131435                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4565                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 10308065                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4551                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2390684899                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1932959130                       # The number of ROB writes
system.cpu0.timesIdled                       18747706                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1482                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.513243                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               10854548                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            12843606                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2862864                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18006484                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            228634                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         339395                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          110761                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20490874                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        21415                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819647                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1980680                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10298936                       # Number of branches committed
system.cpu1.commit.bw_lim_events               739196                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459622                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       29306449                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41842822                       # Number of instructions committed
system.cpu1.commit.committedOps              42662665                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    229250545                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.186096                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.787644                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    209954150     91.58%     91.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9336221      4.07%     95.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3732546      1.63%     97.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3573126      1.56%     98.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1091291      0.48%     99.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       177654      0.08%     99.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       549555      0.24%     99.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        96806      0.04%     99.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       739196      0.32%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    229250545                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317298                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40178089                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11552121                       # Number of loads committed
system.cpu1.commit.membars                    1639373                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639373      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24986082     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12371768     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3665301      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42662665                       # Class of committed instruction
system.cpu1.commit.refs                      16037081                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41842822                       # Number of Instructions Simulated
system.cpu1.committedOps                     42662665                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.610579                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.610579                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            174501713                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               885600                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             9959385                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              81023291                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                14914599                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40345050                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1981792                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               935701                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2369718                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20490874                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 11875313                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    216694962                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               272843                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      91015297                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5727952                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.087283                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          14553933                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11083182                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.387691                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         234112872                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.400608                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.867176                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               176625615     75.44%     75.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                35288870     15.07%     90.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14145909      6.04%     96.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4468412      1.91%     98.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2033367      0.87%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  693870      0.30%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  827910      0.35%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      45      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   28874      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           234112872                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         649573                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2061161                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                13563225                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.222956                       # Inst execution rate
system.cpu1.iew.exec_refs                    18160488                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5145894                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              154178683                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19939158                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1965422                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1803058                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7986129                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           71961562                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             13014594                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1504220                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             52341711                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                895300                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               649330                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1981792                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2266590                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        38488                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          224929                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        14845                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2255                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2029                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8387037                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3501169                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2255                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       654616                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1406545                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 25986815                       # num instructions consuming a value
system.cpu1.iew.wb_count                     51348371                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.785911                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 20423324                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.218725                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      51374931                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                67364206                       # number of integer regfile reads
system.cpu1.int_regfile_writes               32035674                       # number of integer regfile writes
system.cpu1.ipc                              0.178235                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.178235                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639575      3.04%      3.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             33549544     62.31%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  57      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14159403     26.30%     91.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4497252      8.35%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              53845931                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     925036                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.017179                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 138707     14.99%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                683770     73.92%     88.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               102555     11.09%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              53131376                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         342793688                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     51348359                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        101261568                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  66021244                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 53845931                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            5940318                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       29298896                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            63946                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3480696                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     21019786                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    234112872                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.230000                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.654038                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          198949650     84.98%     84.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23220506      9.92%     94.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7784801      3.33%     98.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2425597      1.04%     99.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1241968      0.53%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             229743      0.10%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             191120      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              40171      0.02%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              29316      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      234112872                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.229363                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         12769892                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2326331                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19939158                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7986129                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    202                       # number of misc regfile reads
system.cpu1.numCycles                       234762445                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1445459346                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              160893757                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27213692                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3557575                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                17320663                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                763038                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 8585                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             97961400                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              77213314                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           49198879                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39146072                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9599429                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1981792                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             14746272                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                21985187                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        97961388                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         24316                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               830                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  8950065                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           829                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   300479540                       # The number of ROB reads
system.cpu1.rob.rob_writes                  148804783                       # The number of ROB writes
system.cpu1.timesIdled                          52906                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            88.675407                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                9747833                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            10992713                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2035675                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         14716573                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            239471                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         344666                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          105195                       # Number of indirect misses.
system.cpu2.branchPred.lookups               17148114                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        21872                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819643                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1595455                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10227669                       # Number of branches committed
system.cpu2.commit.bw_lim_events               590932                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459595                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       17901546                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41651219                       # Number of instructions committed
system.cpu2.commit.committedOps              42471044                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    229333076                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.185194                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.782260                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    210246284     91.68%     91.68% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9101435      3.97%     95.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3677352      1.60%     97.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3595636      1.57%     98.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1074146      0.47%     99.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       179221      0.08%     99.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       768638      0.34%     99.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        99432      0.04%     99.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       590932      0.26%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    229333076                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318120                       # Number of function calls committed.
system.cpu2.commit.int_insts                 39997640                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11490992                       # Number of loads committed
system.cpu2.commit.membars                    1639349                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639349      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24867689     58.55%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12310635     28.99%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3653230      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42471044                       # Class of committed instruction
system.cpu2.commit.refs                      15963877                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41651219                       # Number of Instructions Simulated
system.cpu2.committedOps                     42471044                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.597550                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.597550                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            184731388                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               443264                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             8917998                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              67413064                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                11674519                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 32224771                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1596555                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               621374                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2292776                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   17148114                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  9386710                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    219131471                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               279362                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      73735602                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                4073550                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.073551                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          11351740                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           9987304                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.316265                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         232520009                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.324467                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.781903                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               185375109     79.72%     79.72% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                29466192     12.67%     92.40% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11323175      4.87%     97.27% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 3831276      1.65%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1364270      0.59%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  634213      0.27%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  497762      0.21%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      35      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   27977      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           232520009                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         624778                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1670962                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                12341068                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.214840                       # Inst execution rate
system.cpu2.iew.exec_refs                    18082194                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5116713                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              161243470                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             16244557                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1299643                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1677310                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6641765                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           60363488                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12965481                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1486523                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             50088919                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                983325                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               741417                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1596555                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2614129                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        36439                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          222366                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        14172                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2285                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1585                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4753565                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2168880                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2285                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       543019                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1127943                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 24962672                       # num instructions consuming a value
system.cpu2.iew.wb_count                     49109059                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.792995                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 19795285                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.210638                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      49134279                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                64013074                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31047315                       # number of integer regfile writes
system.cpu2.ipc                              0.178650                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.178650                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639558      3.18%      3.18% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31363787     60.81%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  50      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   88      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14105572     27.35%     91.34% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4466375      8.66%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              51575442                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     907230                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.017590                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 132841     14.64%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     14.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                677622     74.69%     89.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                96763     10.67%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              50843098                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         336641159                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     49109047                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         78257015                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  56466226                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 51575442                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3897262                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       17892443                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            63064                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1437667                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     11893209                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    232520009                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.221811                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.646106                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          199155429     85.65%     85.65% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           21666805      9.32%     94.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7660197      3.29%     98.26% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2364057      1.02%     99.28% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1214501      0.52%     99.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             209872      0.09%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             182520      0.08%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              39436      0.02%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              27192      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      232520009                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.221216                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          9141302                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1738534                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            16244557                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6641765                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    209                       # number of misc regfile reads
system.cpu2.numCycles                       233144787                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1447077947                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              169092726                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27105951                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               4968844                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                13666871                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                626614                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 7805                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             82875695                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              64805369                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           41257276                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 31699830                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              10298647                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1596555                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             16439655                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                14151325                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        82875683                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         24372                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               838                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10850266                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           836                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   289113694                       # The number of ROB reads
system.cpu2.rob.rob_writes                  123937072                       # The number of ROB writes
system.cpu2.timesIdled                          50857                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.304111                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10947418                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11367550                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2751152                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         17059395                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            208700                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         317690                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          108990                       # Number of indirect misses.
system.cpu3.branchPred.lookups               19648238                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        19482                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819631                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2050591                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10570982                       # Number of branches committed
system.cpu3.commit.bw_lim_events               627943                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459605                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       24546506                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42594689                       # Number of instructions committed
system.cpu3.commit.committedOps              43414511                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    231467364                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.187562                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.778608                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    211583593     91.41%     91.41% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      9620227      4.16%     95.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3852126      1.66%     97.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3748333      1.62%     98.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1159212      0.50%     99.35% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       177377      0.08%     99.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       592115      0.26%     99.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       106438      0.05%     99.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       627943      0.27%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    231467364                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292236                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40880183                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11836103                       # Number of loads committed
system.cpu3.commit.membars                    1639329                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639329      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25381677     58.46%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12655734     29.15%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3737630      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43414511                       # Class of committed instruction
system.cpu3.commit.refs                      16393376                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42594689                       # Number of Instructions Simulated
system.cpu3.committedOps                     43414511                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.549769                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.549769                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            178176248                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               702649                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9780356                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              77047656                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                14045127                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 39540448                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2051700                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               738931                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2008163                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   19648238                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10788716                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    219920861                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               308553                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      85838384                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                5504522                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.083118                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          13148563                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          11156118                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.363121                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         235821686                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.374053                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.845733                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               181482132     76.96%     76.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                33511266     14.21%     91.17% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                13768100      5.84%     97.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 3878495      1.64%     98.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1336297      0.57%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  945053      0.40%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  873175      0.37%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      32      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   27136      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           235821686                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         569004                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             2136936                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                13324221                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.222309                       # Inst execution rate
system.cpu3.iew.exec_refs                    18723709                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5244138                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              156711540                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             18528671                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1665001                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1842158                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             7486016                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           67952026                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13479571                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1638789                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             52551683                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                755851                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               766160                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2051700                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2261061                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        41251                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          236856                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        16473                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         2287                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1582                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      6692568                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2928743                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          2287                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       814795                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1322141                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 25508635                       # num instructions consuming a value
system.cpu3.iew.wb_count                     51465822                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.790771                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 20171480                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.217715                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      51495825                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                67379962                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32280540                       # number of integer regfile writes
system.cpu3.ipc                              0.180188                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.180188                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639548      3.03%      3.03% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33297126     61.44%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.47% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14645084     27.03%     91.50% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4608569      8.50%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              54190472                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     913666                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.016860                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 130839     14.32%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     14.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                684811     74.95%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                98012     10.73%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              53464574                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         345184139                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     51465810                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         92490632                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  62928032                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 54190472                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5023994                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       24537514                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            67871                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2564389                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     16925887                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    235821686                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.229794                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.651521                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          200424613     84.99%     84.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           23217293      9.85%     94.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8068031      3.42%     98.26% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2413596      1.02%     99.28% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1238247      0.53%     99.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             213461      0.09%     99.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             177137      0.08%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              41250      0.02%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              28058      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      235821686                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.229241                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         10958843                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2084319                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            18528671                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            7486016                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    219                       # number of misc regfile reads
system.cpu3.numCycles                       236390690                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1443832952                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              163272573                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27609349                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3855717                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                16551419                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                812457                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 7875                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             93436263                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              73516820                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           46864997                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 38392852                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              10558536                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2051700                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             15525589                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                19255648                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        93436251                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         27553                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               914                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  8021866                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           912                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   298799125                       # The number of ROB reads
system.cpu3.rob.rob_writes                  140280105                       # The number of ROB writes
system.cpu3.timesIdled                          41484                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4802319                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9581054                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       705034                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        37081                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     41972484                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4727407                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     84370873                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4764488                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 840119888500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1919334                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2996364                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1782249                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1020                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            654                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2881343                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2881291                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1919334                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            88                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14381677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14381677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    499007296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               499007296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1498                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4802439                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4802439    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4802439                       # Request fanout histogram
system.membus.respLayer1.occupancy        25786495000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         23250094256                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                257                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          129                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5606098143.410852                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   31388019867.786858                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          125     96.90%     96.90% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     97.67% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     98.45% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            2      1.55%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 249968757000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            129                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   116933228000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 723186660500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 840119888500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      9311410                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9311410                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      9311410                       # number of overall hits
system.cpu2.icache.overall_hits::total        9311410                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        75300                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         75300                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        75300                       # number of overall misses
system.cpu2.icache.overall_misses::total        75300                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1228055999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1228055999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1228055999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1228055999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      9386710                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      9386710                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      9386710                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      9386710                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.008022                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.008022                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.008022                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.008022                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 16308.844608                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 16308.844608                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 16308.844608                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 16308.844608                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          757                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    68.818182                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        66901                       # number of writebacks
system.cpu2.icache.writebacks::total            66901                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         8367                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         8367                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         8367                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         8367                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        66933                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        66933                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        66933                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        66933                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1059400999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1059400999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1059400999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1059400999                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.007131                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.007131                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.007131                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.007131                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 15827.782992                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 15827.782992                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 15827.782992                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 15827.782992                       # average overall mshr miss latency
system.cpu2.icache.replacements                 66901                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      9311410                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9311410                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        75300                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        75300                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1228055999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1228055999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      9386710                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      9386710                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.008022                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.008022                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 16308.844608                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 16308.844608                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         8367                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         8367                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        66933                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        66933                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1059400999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1059400999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.007131                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.007131                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 15827.782992                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 15827.782992                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 840119888500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.986113                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9312613                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            66901                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           139.199907                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        360973500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.986113                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999566                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999566                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         18840353                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        18840353                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 840119888500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13706654                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13706654                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13706654                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13706654                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2516216                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2516216                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2516216                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2516216                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 324349442176                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 324349442176                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 324349442176                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 324349442176                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16222870                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16222870                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16222870                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16222870                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.155103                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.155103                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.155103                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.155103                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 128903.656195                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 128903.656195                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 128903.656195                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 128903.656195                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2326007                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       274359                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            36203                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3697                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    64.249013                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    74.211252                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       985494                       # number of writebacks
system.cpu2.dcache.writebacks::total           985494                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1938093                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1938093                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1938093                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1938093                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       578123                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       578123                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       578123                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       578123                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  68402426250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  68402426250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  68402426250                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  68402426250                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.035636                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.035636                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.035636                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.035636                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 118318.119587                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 118318.119587                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 118318.119587                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 118318.119587                       # average overall mshr miss latency
system.cpu2.dcache.replacements                985494                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     11102092                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11102092                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1467930                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1467930                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 149654200000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 149654200000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12570022                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12570022                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.116780                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.116780                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 101949.139264                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 101949.139264                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1188817                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1188817                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       279113                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       279113                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  29761186500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  29761186500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.022205                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.022205                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 106627.733212                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 106627.733212                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2604562                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2604562                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1048286                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1048286                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 174695242176                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 174695242176                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3652848                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3652848                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.286978                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.286978                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 166648.454883                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 166648.454883                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       749276                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       749276                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       299010                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       299010                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  38641239750                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  38641239750                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.081857                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.081857                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 129230.593458                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 129230.593458                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          333                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          333                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          177                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          177                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4177000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4177000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          510                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          510                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.347059                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.347059                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 23598.870056                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 23598.870056                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          111                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          111                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           66                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           66                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       766000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       766000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.129412                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.129412                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 11606.060606                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11606.060606                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          195                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          195                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          169                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1210500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1210500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          364                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          364                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.464286                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.464286                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7162.721893                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7162.721893                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          165                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          165                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1061500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1061500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.453297                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.453297                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6433.333333                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6433.333333                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       408500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       408500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       392500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       392500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400219                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400219                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       419424                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       419424                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44066453000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44066453000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819643                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819643                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.511715                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.511715                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 105064.214256                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 105064.214256                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       419424                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       419424                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  43647029000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  43647029000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.511715                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.511715                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 104064.214256                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 104064.214256                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 840119888500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.380372                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15103661                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           997342                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.143914                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        360985000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.380372                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.886887                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.886887                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         35084144                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        35084144                       # Number of data accesses
system.cpu3.numPwrStateTransitions                235                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          118                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    6114888343.220339                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   32788968956.033104                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          114     96.61%     96.61% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.85%     97.46% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.85%     98.31% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            2      1.69%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 249968823000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            118                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   118563064000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 721556824500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 840119888500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10726847                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10726847                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10726847                       # number of overall hits
system.cpu3.icache.overall_hits::total       10726847                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        61869                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         61869                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        61869                       # number of overall misses
system.cpu3.icache.overall_misses::total        61869                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1057594500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1057594500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1057594500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1057594500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10788716                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10788716                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10788716                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10788716                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.005735                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.005735                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.005735                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.005735                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 17094.093973                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 17094.093973                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 17094.093973                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 17094.093973                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           79                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    26.333333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        54743                       # number of writebacks
system.cpu3.icache.writebacks::total            54743                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         7094                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         7094                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         7094                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         7094                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        54775                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        54775                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        54775                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        54775                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    909230500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    909230500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    909230500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    909230500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.005077                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.005077                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.005077                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.005077                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 16599.370151                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 16599.370151                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 16599.370151                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 16599.370151                       # average overall mshr miss latency
system.cpu3.icache.replacements                 54743                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10726847                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10726847                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        61869                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        61869                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1057594500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1057594500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10788716                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10788716                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.005735                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.005735                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 17094.093973                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 17094.093973                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         7094                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         7094                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        54775                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        54775                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    909230500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    909230500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.005077                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.005077                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 16599.370151                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 16599.370151                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 840119888500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.985930                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10713748                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            54743                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           195.709917                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        367874500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.985930                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999560                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999560                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         21632207                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        21632207                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 840119888500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14195003                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14195003                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14195003                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14195003                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2579781                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2579781                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2579781                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2579781                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 330526862605                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 330526862605                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 330526862605                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 330526862605                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16774784                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16774784                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16774784                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16774784                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.153789                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.153789                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.153789                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.153789                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 128122.062534                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 128122.062534                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 128122.062534                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 128122.062534                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2526889                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       353878                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            39916                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           4902                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    63.305166                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    72.190534                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       996557                       # number of writebacks
system.cpu3.dcache.writebacks::total           996557                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1994188                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1994188                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1994188                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1994188                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       585593                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       585593                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       585593                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       585593                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  69167024559                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  69167024559                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  69167024559                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  69167024559                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.034909                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.034909                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.034909                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.034909                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 118114.500274                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 118114.500274                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 118114.500274                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 118114.500274                       # average overall mshr miss latency
system.cpu3.dcache.replacements                996557                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11518561                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11518561                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1519007                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1519007                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 153322323000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 153322323000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     13037568                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     13037568                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.116510                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.116510                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 100935.889696                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 100935.889696                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1236587                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1236587                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       282420                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       282420                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  30057594000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  30057594000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.021662                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.021662                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 106428.701933                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 106428.701933                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2676442                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2676442                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1060774                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1060774                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 177204539605                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 177204539605                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3737216                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3737216                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.283841                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.283841                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 167052.114404                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 167052.114404                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       757601                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       757601                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       303173                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       303173                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  39109430559                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  39109430559                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.081123                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.081123                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 129000.374568                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 129000.374568                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          347                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          347                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          224                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          224                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4136500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4136500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.392294                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.392294                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 18466.517857                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 18466.517857                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          139                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          139                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           85                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           85                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       822500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       822500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.148862                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.148862                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  9676.470588                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9676.470588                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          201                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          201                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          177                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          177                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1243000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1243000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          378                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          378                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.468254                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.468254                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7022.598870                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7022.598870                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          170                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          170                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1082000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1082000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.449735                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.449735                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6364.705882                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6364.705882                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       210500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       210500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       201500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       201500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396902                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396902                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       422729                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       422729                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  43835180500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  43835180500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819631                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819631                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.515755                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.515755                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 103695.702211                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 103695.702211                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       422729                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       422729                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  43412451500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  43412451500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.515755                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.515755                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 102695.702211                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 102695.702211                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 840119888500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.699720                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15600371                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1008108                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.474901                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        367886000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.699720                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.896866                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.896866                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         36198865                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        36198865                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1344544950                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   3327654644.167282                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        43000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  10750959500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   826674439000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  13445449500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 840119888500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    143637890                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       143637890                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    143637890                       # number of overall hits
system.cpu0.icache.overall_hits::total      143637890                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     23442546                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      23442546                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     23442546                       # number of overall misses
system.cpu0.icache.overall_misses::total     23442546                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 369801568998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 369801568998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 369801568998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 369801568998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    167080436                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    167080436                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    167080436                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    167080436                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.140307                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.140307                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.140307                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.140307                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 15774.804025                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15774.804025                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 15774.804025                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15774.804025                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3319                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               56                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    59.267857                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     20652404                       # number of writebacks
system.cpu0.icache.writebacks::total         20652404                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2790109                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2790109                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2790109                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2790109                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     20652437                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     20652437                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     20652437                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     20652437                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 299129898998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 299129898998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 299129898998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 299129898998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.123608                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.123608                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.123608                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.123608                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 14484.000072                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14484.000072                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 14484.000072                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14484.000072                       # average overall mshr miss latency
system.cpu0.icache.replacements              20652404                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    143637890                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      143637890                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     23442546                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     23442546                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 369801568998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 369801568998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    167080436                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    167080436                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.140307                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.140307                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 15774.804025                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15774.804025                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2790109                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2790109                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     20652437                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     20652437                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 299129898998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 299129898998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.123608                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.123608                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 14484.000072                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14484.000072                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 840119888500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999936                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          164288877                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         20652404                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.954952                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999936                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        354813308                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       354813308                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 840119888500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    374876455                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       374876455                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    374876455                       # number of overall hits
system.cpu0.dcache.overall_hits::total      374876455                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     23300464                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      23300464                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     23300464                       # number of overall misses
system.cpu0.dcache.overall_misses::total     23300464                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 701178590889                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 701178590889                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 701178590889                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 701178590889                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    398176919                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    398176919                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    398176919                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    398176919                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.058518                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.058518                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.058518                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.058518                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 30092.902480                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30092.902480                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 30092.902480                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30092.902480                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3959859                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       182812                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            69280                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2216                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    57.157318                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    82.496390                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     18349521                       # number of writebacks
system.cpu0.dcache.writebacks::total         18349521                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5358404                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5358404                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5358404                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5358404                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     17942060                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     17942060                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     17942060                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     17942060                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 336442371696                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 336442371696                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 336442371696                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 336442371696                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.045061                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.045061                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.045061                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.045061                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18751.602196                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18751.602196                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18751.602196                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18751.602196                       # average overall mshr miss latency
system.cpu0.dcache.replacements              18349521                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    270462070                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      270462070                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17955531                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17955531                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 433968420000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 433968420000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    288417601                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    288417601                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.062255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.062255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24169.066345                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24169.066345                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3012211                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3012211                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     14943320                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     14943320                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 253029856500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 253029856500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051811                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051811                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16932.639902                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16932.639902                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    104414385                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     104414385                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5344933                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5344933                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 267210170889                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 267210170889                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109759318                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109759318                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.048697                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.048697                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 49993.175011                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49993.175011                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2346193                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2346193                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2998740                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2998740                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  83412515196                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  83412515196                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027321                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027321                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27815.854391                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27815.854391                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1764                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1764                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1283                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1283                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9848500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9848500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3047                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3047                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.421070                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.421070                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7676.149649                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7676.149649                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1253                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1253                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           30                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           30                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1057500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1057500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009846                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009846                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        35250                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        35250                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2677                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2677                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          283                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          283                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2674000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2674000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2960                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2960                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.095608                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.095608                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9448.763251                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9448.763251                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          277                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          277                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2398000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2398000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.093581                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.093581                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8657.039711                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8657.039711                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       402640                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         402640                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       417242                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       417242                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  44644645000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  44644645000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819882                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819882                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.508905                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.508905                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 106999.403224                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 106999.403224                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       417242                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       417242                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44227403000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44227403000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.508905                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.508905                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 105999.403224                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 105999.403224                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 840119888500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.948545                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          393643270                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         18358999                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.441434                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.948545                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998392                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998392                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        816364647                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       816364647                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 840119888500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            19888690                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            17062118                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               65846                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               74355                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               64780                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               74237                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               52523                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               78253                       # number of demand (read+write) hits
system.l2.demand_hits::total                 37360802                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           19888690                       # number of overall hits
system.l2.overall_hits::.cpu0.data           17062118                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              65846                       # number of overall hits
system.l2.overall_hits::.cpu1.data              74355                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              64780                       # number of overall hits
system.l2.overall_hits::.cpu2.data              74237                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              52523                       # number of overall hits
system.l2.overall_hits::.cpu3.data              78253                       # number of overall hits
system.l2.overall_hits::total                37360802                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            763747                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1287007                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2167                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            914730                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              2153                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            911550                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2252                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            918164                       # number of demand (read+write) misses
system.l2.demand_misses::total                4801770                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           763747                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1287007                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2167                       # number of overall misses
system.l2.overall_misses::.cpu1.data           914730                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             2153                       # number of overall misses
system.l2.overall_misses::.cpu2.data           911550                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2252                       # number of overall misses
system.l2.overall_misses::.cpu3.data           918164                       # number of overall misses
system.l2.overall_misses::total               4801770                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  58136700000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 140182106500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    211124000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 109004590500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    211765000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 109307608500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    224990000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 109815659500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     527094544000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  58136700000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 140182106500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    211124000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 109004590500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    211765000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 109307608500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    224990000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 109815659500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    527094544000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        20652437                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        18349125                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           68013                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          989085                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           66933                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          985787                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           54775                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          996417                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             42162572                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       20652437                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       18349125                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          68013                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         989085                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          66933                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         985787                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          54775                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         996417                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            42162572                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.036981                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.070140                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.031862                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.924824                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.032166                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.924693                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.041114                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.921466                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.113887                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.036981                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.070140                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.031862                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.924824                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.032166                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.924693                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.041114                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.921466                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.113887                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 76120.364466                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 108921.013250                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 97426.857407                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 119165.863697                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 98358.104970                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 119914.001975                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 99906.749556                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 119603.534336                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109770.885319                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 76120.364466                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 108921.013250                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 97426.857407                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 119165.863697                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 98358.104970                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 119914.001975                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 99906.749556                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 119603.534336                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109770.885319                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2996365                       # number of writebacks
system.l2.writebacks::total                   2996365                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             44                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data             41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            290                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             76                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            300                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data             90                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            231                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data             69                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1141                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            44                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           290                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            76                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           300                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data            90                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           231                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data            69                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1141                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       763703                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1286966                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1877                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       914654                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1853                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       911460                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2021                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       918095                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4800629                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       763703                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1286966                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1877                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       914654                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1853                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       911460                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2021                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       918095                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4800629                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  50496489502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 127309503501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    171414500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  99852555501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    171776000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 100187395502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    189155000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 100629707500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 479007997006                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  50496489502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 127309503501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    171414500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  99852555501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    171776000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 100187395502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    189155000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 100629707500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 479007997006                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.036979                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.070138                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.027598                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.924748                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.027684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.924601                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.036896                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.921396                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.113860                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.036979                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.070138                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.027598                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.924748                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.027684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.924601                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.036896                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.921396                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.113860                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 66120.585492                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 98922.196469                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 91323.654768                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 109169.757636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 92701.565030                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 109919.684355                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 93594.755072                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 109607.074976                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 99780.257338                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 66120.585492                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 98922.196469                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 91323.654768                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 109169.757636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 92701.565030                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 109919.684355                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 93594.755072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 109607.074976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 99780.257338                       # average overall mshr miss latency
system.l2.replacements                        9540115                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5850418                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5850418                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5850418                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5850418                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     36004838                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         36004838                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     36004838                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     36004838                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              28                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              30                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   88                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            61                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                126                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       513500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       513500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           69                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           42                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              214                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.884058                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.476190                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.481481                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.387755                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.588785                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8418.032787                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4075.396825                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           61                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           126                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1221000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       398000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       521000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       384000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2524000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.884058                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.476190                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.481481                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.387755                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.588785                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20016.393443                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19900                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20038.461538                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20210.526316                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20031.746032                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            30                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 66                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           44                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              101                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       102500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       102500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           74                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            167                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.594595                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.735294                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.468750                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.629630                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.604790                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data         4100                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1014.851485                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           44                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           99                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       877000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       458500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       301500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       342000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1979000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.594595                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.676471                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.468750                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.629630                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.592814                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19931.818182                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19934.782609                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20100                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20117.647059                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19989.898990                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2579990                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            29661                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            30828                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            36353                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2676832                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         848230                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         678388                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         676403                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         678271                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2881292                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  94626656500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  80478654000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  80605674500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  80796141000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  336507126000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3428220                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       708049                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       707231                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       714624                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5558124                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.247426                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.958109                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.956410                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.949130                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.518393                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 111557.780908                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 118632.189838                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 119168.120928                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 119120.736402                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 116790.358631                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       848230                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       678388                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       676403                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       678271                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2881292                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  86144356500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  73694773501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  73841644001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  74013431000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 307694205002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.247426                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.958109                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.956410                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.949130                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.518393                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 101557.780908                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 108632.189103                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 109168.120190                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 109120.736402                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 106790.358284                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      19888690                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         65846                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         64780                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         52523                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           20071839                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       763747                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2167                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         2153                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2252                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           770319                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  58136700000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    211124000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    211765000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    224990000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  58784579000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     20652437                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        68013                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        66933                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        54775                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       20842158                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.036981                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.031862                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.032166                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.041114                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.036960                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 76120.364466                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 97426.857407                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 98358.104970                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 99906.749556                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76311.994122                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           44                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          290                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          300                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          231                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           865                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       763703                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1877                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1853                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2021                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       769454                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  50496489502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    171414500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    171776000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    189155000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  51028835002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.036979                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.027598                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.027684                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.036896                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.036918                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 66120.585492                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 91323.654768                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 92701.565030                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 93594.755072                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66318.239949                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     14482128                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        44694                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        43409                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        41900                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          14612131                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       438777                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       236342                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       235147                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       239893                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1150159                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  45555450000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  28525936500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  28701934000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  29019518500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 131802839000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     14920905                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       281036                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       278556                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       281793                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      15762290                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.029407                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.840967                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.844164                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.851309                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.072969                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 103823.696320                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 120697.702905                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 122059.537226                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 120968.592247                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114595.320299                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data           41                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           76                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data           90                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data           69                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          276                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       438736                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       236266                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       235057                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       239824                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1149883                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  41165147001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  26157782000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  26345751501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  26616276500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 120284957002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.029404                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.840697                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.843841                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.851064                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.072952                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 93826.690768                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 110713.272329                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 112082.394913                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 110982.539279                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104606.257334                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 5                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           33                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           21                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           20                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           14                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              88                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           38                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           21                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           20                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           14                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            93                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.868421                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.946237                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           33                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           21                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           20                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           14                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           88                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       644000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       406500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       379000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       270500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1700000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.868421                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.946237                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19515.151515                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19357.142857                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        18950                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19321.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19318.181818                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 840119888500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999890                       # Cycle average of tags in use
system.l2.tags.total_refs                    84011300                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9540120                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.806105                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      40.909482                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.644629                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       17.886793                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.093815                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.349743                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.123260                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.400672                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.136552                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.454945                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.639211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.056947                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.279481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001466                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.005465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001926                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.006260                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.002134                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.007109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 681686600                       # Number of tag accesses
system.l2.tags.data_accesses                681686600                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 840119888500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      48876928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      82365632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        120128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58537856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        118592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      58333440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        129344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      58758080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          307240000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     48876928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       120128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       118592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       129344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      49244992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    191767296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       191767296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         763702                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1286963                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1877                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         914654                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1853                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         911460                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2021                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         918095                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4800625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2996364                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2996364                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         58178516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         98040331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           142989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         69677979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           141161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         69434661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           153959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         69940113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             365709709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     58178516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       142989                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       141161                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       153959                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         58616624                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      228261821                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            228261821                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      228261821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        58178516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        98040331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          142989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        69677979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          141161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        69434661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          153959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        69940113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            593971531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2956781.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    763701.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1241472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1877.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    909851.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1853.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    906295.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2021.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    911313.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004727552750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       183110                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       183110                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10426087                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2782714                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4800625                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2996364                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4800625                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2996364                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  62242                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 39583                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            217491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            222008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            248764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            361460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            246714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            630616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            263410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            280083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            261625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            235431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           257405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           230911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           272940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           242949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           210422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           556154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            165468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            166932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            170379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            179832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            190135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            187716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            199118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            222557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            206521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            181861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           184562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           181679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           217427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           182580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           157820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           162171                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 191394287750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                23691915000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            280238969000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40392.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59142.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2037819                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1579367                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 43.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.42                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4800625                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2996364                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1875678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1117038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  820744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  440560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  117710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   71733                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   72195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   74967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   65152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   46038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  19216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   9056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  59922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 126170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 189764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 211570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 213008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 207157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 203543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 202775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 208967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 201181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 200380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 192947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 185022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 181661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 182352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4077944                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    120.768324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.525393                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   172.967440                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3036003     74.45%     74.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       732913     17.97%     92.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       100127      2.46%     94.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        40160      0.98%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22153      0.54%     96.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15061      0.37%     96.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11879      0.29%     97.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        49271      1.21%     98.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        70377      1.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4077944                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       183110                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.877221                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    245.035360                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       183109    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        183110                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       183110                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.147441                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.138155                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.572892                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           170721     93.23%     93.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              802      0.44%     93.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9291      5.07%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1711      0.93%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              474      0.26%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               89      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               18      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        183110                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              303256512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3983488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               189232512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               307240000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            191767296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       360.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       225.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    365.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    228.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  840119870500                       # Total gap between requests
system.mem_ctrls.avgGap                     107749.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     48876864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     79454208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       120128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     58230464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       118592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     58002880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       129344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     58324032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    189232512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 58178439.374013230205                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 94574844.718724936247                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 142989.115773087658                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 69312088.425817579031                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 141160.805289041804                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 69041193.755764782429                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 153958.978677362902                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 69423463.006137371063                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 225244652.091104507446                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       763702                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1286963                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1877                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       914654                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1853                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       911460                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2021                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       918095                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2996364                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  19180328750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  74296014250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     92404500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  61775391750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     93621500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  62250883000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    104100750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  62446224500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 20245272047750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     25114.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     57729.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     49229.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     67539.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     50524.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     68297.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     51509.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     68017.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6756613.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    47.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14560851900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7739257350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16192356180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7697521620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     66317812080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     225302421420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     132877682400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       470687902950                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        560.262778                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 343008356500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  28053220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 469058312000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14555746800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7736540130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17639698440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7736755140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     66317812080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     325458822870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      48535449600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       487980825060                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        580.846653                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 122881613750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  28053220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 689185054750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                261                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          131                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5514388912.213740                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   31153657179.736256                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          127     96.95%     96.95% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.76%     97.71% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.76%     98.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            2      1.53%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 249968353000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            131                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   117734941000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 722384947500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 840119888500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     11800199                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11800199                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     11800199                       # number of overall hits
system.cpu1.icache.overall_hits::total       11800199                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        75114                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         75114                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        75114                       # number of overall misses
system.cpu1.icache.overall_misses::total        75114                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1228207500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1228207500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1228207500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1228207500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     11875313                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11875313                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     11875313                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11875313                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006325                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006325                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006325                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006325                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 16351.246106                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16351.246106                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 16351.246106                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16351.246106                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          450                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    64.285714                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        67981                       # number of writebacks
system.cpu1.icache.writebacks::total            67981                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         7101                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         7101                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         7101                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         7101                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        68013                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        68013                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        68013                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        68013                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1073622000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1073622000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1073622000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1073622000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005727                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005727                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005727                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005727                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 15785.541000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 15785.541000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 15785.541000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 15785.541000                       # average overall mshr miss latency
system.cpu1.icache.replacements                 67981                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     11800199                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11800199                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        75114                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        75114                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1228207500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1228207500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     11875313                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11875313                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006325                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006325                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 16351.246106                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16351.246106                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         7101                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         7101                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        68013                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        68013                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1073622000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1073622000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005727                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005727                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 15785.541000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15785.541000                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 840119888500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.986367                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11811154                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            67981                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           173.741987                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        353857500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.986367                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999574                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999574                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         23818639                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        23818639                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 840119888500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13725681                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13725681                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13725681                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13725681                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2542118                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2542118                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2542118                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2542118                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 316394440603                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 316394440603                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 316394440603                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 316394440603                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16267799                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16267799                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16267799                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16267799                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.156267                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.156267                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.156267                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.156267                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 124460.957596                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 124460.957596                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 124460.957596                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 124460.957596                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2445528                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       226517                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            39378                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2855                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.103916                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    79.340455                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       988912                       # number of writebacks
system.cpu1.dcache.writebacks::total           988912                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1960299                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1960299                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1960299                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1960299                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       581819                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       581819                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       581819                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       581819                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  67732460849                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  67732460849                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  67732460849                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  67732460849                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035765                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035765                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.035765                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.035765                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 116415.003376                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 116415.003376                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 116415.003376                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 116415.003376                       # average overall mshr miss latency
system.cpu1.dcache.replacements                988912                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11115371                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11115371                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1487515                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1487515                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 150000442500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 150000442500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12602886                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12602886                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.118030                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.118030                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 100839.616743                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 100839.616743                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1205901                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1205901                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       281614                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       281614                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  29605908000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  29605908000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.022345                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.022345                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 105129.389874                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 105129.389874                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2610310                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2610310                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1054603                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1054603                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 166393998103                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 166393998103                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3664913                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3664913                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.287757                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.287757                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 157778.802168                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 157778.802168                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       754398                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       754398                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       300205                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       300205                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  38126552849                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  38126552849                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.081913                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.081913                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 127001.724985                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 127001.724985                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          319                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          319                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          191                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          191                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5103500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5103500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          510                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          510                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.374510                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.374510                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26719.895288                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26719.895288                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          127                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          127                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           64                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           64                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       774500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       774500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.125490                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.125490                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 12101.562500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12101.562500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          205                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          205                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          148                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          148                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1399500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1399500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          353                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          353                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.419263                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.419263                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9456.081081                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9456.081081                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          148                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          148                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1263500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1263500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.419263                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.419263                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8537.162162                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8537.162162                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       275000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       275000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       263000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       263000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       401440                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         401440                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       418207                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       418207                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  44441049000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  44441049000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819647                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819647                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.510228                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.510228                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 106265.674654                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 106265.674654                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       418207                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       418207                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44022842000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44022842000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.510228                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.510228                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 105265.674654                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 105265.674654                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 840119888500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.606606                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15127267                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           999834                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.129779                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        353869000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.606606                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.925206                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.925206                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         35176480                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        35176480                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 840119888500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          36607061                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8846783                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     36312069                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6543750                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1105                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           722                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1827                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           38                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           38                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5599363                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5599362                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      20842158                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     15764907                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           93                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           93                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     61957277                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     55058431                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       204007                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2978336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       200767                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2969165                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       164293                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3001641                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             126533917                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2643509760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2348713024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8703616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    126591296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      8565376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    126161536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      7009152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    127549888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5396803648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9585455                       # Total snoops (count)
system.tol2bus.snoopTraffic                 194576576                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         51748501                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.110953                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.352928                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               46469134     89.80%     89.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5008270      9.68%     99.48% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  96969      0.19%     99.66% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 157064      0.30%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  17064      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           51748501                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        84347940965                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1497331276                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         100660403                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1513340610                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          82375014                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       27550168680                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       31000634439                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1501091196                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         102294868                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               880066946000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1058299                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747188                       # Number of bytes of host memory used
host_op_rate                                  1061732                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1037.87                       # Real time elapsed on the host
host_tick_rate                               38489635                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1098371825                       # Number of instructions simulated
sim_ops                                    1101934653                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.039947                       # Number of seconds simulated
sim_ticks                                 39947057500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.826707                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                4072200                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             4249546                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           499744                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          7912444                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             32828                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          49794                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16966                       # Number of indirect misses.
system.cpu0.branchPred.lookups                8307001                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10729                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          3619                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           429875                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   4486583                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1503691                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         136571                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        9617596                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            20739609                       # Number of instructions committed
system.cpu0.commit.committedOps              20803210                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     58063743                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.358282                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.413504                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     51721643     89.08%     89.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      3222161      5.55%     94.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       755650      1.30%     95.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       240135      0.41%     96.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       258899      0.45%     96.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        85347      0.15%     96.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        76034      0.13%     97.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       200183      0.34%     97.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1503691      2.59%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     58063743                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3171                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               67589                       # Number of function calls committed.
system.cpu0.commit.int_insts                 20559641                       # Number of committed integer instructions.
system.cpu0.commit.loads                      4768508                       # Number of loads committed
system.cpu0.commit.membars                      95628                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        96291      0.46%      0.46% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        15161460     72.88%     73.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6861      0.03%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1860      0.01%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           442      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1327      0.01%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           221      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          303      0.00%     73.40% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.40% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        4771567     22.94%     96.33% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        762000      3.66%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          560      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          302      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         20803210                       # Class of committed instruction
system.cpu0.commit.refs                       5534429                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   20739609                       # Number of Instructions Simulated
system.cpu0.committedOps                     20803210                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.423652                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.423652                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             38221052                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                71314                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             3435566                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              32729002                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 4792113                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 15411465                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                432541                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               189581                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               751225                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    8307001                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  2028038                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     54128132                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                45128                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          716                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      37404837                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 184                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1004836                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.116991                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           4976897                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           4105028                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.526790                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          59608396                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.633718                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.910741                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                34890446     58.53%     58.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                14383707     24.13%     82.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 8597187     14.42%     97.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 1342348      2.25%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  101365      0.17%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  102335      0.17%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  126968      0.21%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   21501      0.04%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   42539      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            59608396                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2726                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1985                       # number of floating regfile writes
system.cpu0.idleCycles                       11396805                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              452778                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 5641710                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.397972                       # Inst execution rate
system.cpu0.iew.exec_refs                     9434168                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    984995                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               17614222                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              7196619                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             66522                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           248278                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1079916                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           30364379                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              8449173                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           331814                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             28258079                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                189028                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6802284                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                432541                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7133861                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       436092                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            9277                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          337                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          171                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2428111                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       313995                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           171                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       272077                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        180701                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 19976323                       # num instructions consuming a value
system.cpu0.iew.wb_count                     25470148                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.799902                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 15979104                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.358708                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      25552236                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                36463312                       # number of integer regfile reads
system.cpu0.int_regfile_writes               18910877                       # number of integer regfile writes
system.cpu0.ipc                              0.292086                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.292086                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            98802      0.35%      0.35% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             18868619     66.00%     66.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7296      0.03%     66.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1907      0.01%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                442      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1341      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                221      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               303      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             8605255     30.10%     96.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1004801      3.51%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            584      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           306      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              28589893                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3241                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6458                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3189                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3279                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     641157                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.022426                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 284136     44.32%     44.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    21      0.00%     44.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     33      0.01%     44.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     44.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     44.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     44.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     44.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     44.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     44.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     44.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     44.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     44.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     44.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     44.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     44.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     44.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     44.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     44.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     44.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     44.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     44.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     44.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     44.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     44.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     44.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     44.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     44.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     44.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     44.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     44.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     44.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     44.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     44.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     44.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     44.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     44.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     44.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     44.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     44.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     44.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     44.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     44.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     44.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     44.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     44.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                347054     54.13%     98.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9885      1.54%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               12      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              29129007                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         117555015                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     25466959                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         39922429                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  30164003                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 28589893                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             200376                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        9561171                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           132134                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         63805                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      6103475                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     59608396                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.479629                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.110477                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           45198667     75.83%     75.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            7824379     13.13%     88.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            3079702      5.17%     94.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1459215      2.45%     96.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1009748      1.69%     98.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             392791      0.66%     98.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             321303      0.54%     99.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             283028      0.47%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              39563      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       59608396                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.402645                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           112410                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            4897                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             7196619                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1079916                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5946                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2309                       # number of misc regfile writes
system.cpu0.numCycles                        71005201                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8888920                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               27744002                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             15527509                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                791901                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 5507134                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4543315                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               152201                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             41557539                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              31562844                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           23595833                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 15180035                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                196295                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                432541                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              5822676                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 8068328                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2774                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        41554765                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       4922008                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             65431                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  3458205                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         65422                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                    86951556                       # The number of ROB reads
system.cpu0.rob.rob_writes                   62387959                       # The number of ROB writes
system.cpu0.timesIdled                         113026                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2503                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.534156                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4190231                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4252567                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           515754                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          8029510                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             11369                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          15961                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4592                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8354792                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1903                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          3232                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           444935                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4312038                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1460314                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         153713                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       10074148                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19742918                       # Number of instructions committed
system.cpu1.commit.committedOps              19816906                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     57344220                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.345578                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.395366                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     51340482     89.53%     89.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      3059057      5.33%     94.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       715663      1.25%     96.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       210335      0.37%     96.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       228285      0.40%     96.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        69040      0.12%     97.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        72642      0.13%     97.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       188402      0.33%     97.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1460314      2.55%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     57344220                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               18764                       # Number of function calls committed.
system.cpu1.commit.int_insts                 19565382                       # Number of committed integer instructions.
system.cpu1.commit.loads                      4656174                       # Number of loads committed
system.cpu1.commit.membars                     111095                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       111095      0.56%      0.56% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        14530919     73.33%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            210      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             404      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.89% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4659406     23.51%     97.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        514872      2.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19816906                       # Class of committed instruction
system.cpu1.commit.refs                       5174278                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19742918                       # Number of Instructions Simulated
system.cpu1.committedOps                     19816906                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.095552                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.095552                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             39600127                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                71524                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             3510031                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              32306398                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 2903191                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 15232315                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                446545                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               207510                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               766632                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8354792                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  2022825                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     55531259                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                26097                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      37266835                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1034728                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.136706                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           2900143                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4201600                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.609780                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          58948810                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.638525                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.902910                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                34203165     58.02%     58.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14389998     24.41%     82.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 8669857     14.71%     97.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1360918      2.31%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   65551      0.11%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   92039      0.16%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  105620      0.18%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   21608      0.04%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   40054      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            58948810                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2166415                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              469789                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 5538204                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.452074                       # Inst execution rate
system.cpu1.iew.exec_refs                     9219271                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    711064                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               17073721                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              7214990                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             69078                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           264132                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              826801                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           29830184                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              8508207                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           336633                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             27628593                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                183080                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              7651685                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                446545                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              7971256                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       438432                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             915                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           80                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           88                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2558816                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       308697                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            88                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       273627                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        196162                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 19750075                       # num instructions consuming a value
system.cpu1.iew.wb_count                     24733643                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.802846                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 15856275                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.404705                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      24827130                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                35568183                       # number of integer regfile reads
system.cpu1.int_regfile_writes               18526606                       # number of integer regfile writes
system.cpu1.ipc                              0.323044                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.323044                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           112614      0.40%      0.40% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             18451205     65.98%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 283      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  404      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.38% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             8666011     30.99%     97.37% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             734709      2.63%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              27965226                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     627522                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022439                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 276107     44.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     44.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                349124     55.64%     99.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2291      0.37%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              28480134                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         115644726                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     24733643                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         39843530                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  29608845                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 27965226                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             221339                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       10013278                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           137942                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         67626                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6403236                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     58948810                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.474398                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.103360                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           44872666     76.12%     76.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            7572126     12.85%     88.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            3066544      5.20%     94.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1452419      2.46%     96.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             986212      1.67%     98.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             382322      0.65%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             307187      0.52%     99.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             271497      0.46%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              37837      0.06%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       58948810                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.457582                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           120269                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            6526                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             7214990                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             826801                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1519                       # number of misc regfile reads
system.cpu1.numCycles                        61115225                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    18690346                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               28030884                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             14926860                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                777427                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 3641921                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5083770                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               150500                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             40958215                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              31091415                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           23370918                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 14993762                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 93950                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                446545                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              6239769                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 8444058                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        40958215                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       5595929                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             68205                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3535338                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         68216                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    85765210                       # The number of ROB reads
system.cpu1.rob.rob_writes                   61388344                       # The number of ROB writes
system.cpu1.timesIdled                          25005                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            98.917568                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                4359407                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             4407111                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           518797                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          8158628                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             11025                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          15597                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4572                       # Number of indirect misses.
system.cpu2.branchPred.lookups                8473047                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2082                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          3245                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           456753                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   4349994                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1435354                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         154504                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       10382369                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            19875245                       # Number of instructions committed
system.cpu2.commit.committedOps              19949579                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     58377075                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.341737                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.377252                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     52167640     89.36%     89.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3222951      5.52%     94.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       753531      1.29%     96.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       241200      0.41%     96.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       223774      0.38%     96.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        66672      0.11%     97.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        76993      0.13%     97.22% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       188960      0.32%     97.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1435354      2.46%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     58377075                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               18831                       # Number of function calls committed.
system.cpu2.commit.int_insts                 19699313                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4733299                       # Number of loads committed
system.cpu2.commit.membars                     111581                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       111581      0.56%      0.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        14629117     73.33%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            220      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             404      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     73.89% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        4736544     23.74%     97.64% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        471713      2.36%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         19949579                       # Class of committed instruction
system.cpu2.commit.refs                       5208257                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   19875245                       # Number of Instructions Simulated
system.cpu2.committedOps                     19949579                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.128539                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.128539                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             40308989                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                62892                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             3679974                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              32810314                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2910837                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 15557597                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                458446                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               176239                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               785542                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    8473047                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2113042                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     56509564                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                24959                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      37834146                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                1040980                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.136265                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           2991312                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           4370432                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.608457                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          60021411                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.635550                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.892827                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                34741019     57.88%     57.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                14874489     24.78%     82.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 8717862     14.52%     97.19% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1394621      2.32%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   61350      0.10%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   90761      0.15%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   77315      0.13%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   22502      0.04%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   41492      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            60021411                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2159075                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              484054                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 5628947                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.451161                       # Inst execution rate
system.cpu2.iew.exec_refs                     9389831                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    628527                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               16891038                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              7375176                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             69518                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           263483                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              777922                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           30267893                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              8761304                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           344653                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             28053422                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                179378                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              8297421                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                458446                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              8610434                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       451906                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             890                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          108                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           85                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2641877                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       302964                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            85                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       283224                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        200830                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 19908570                       # num instructions consuming a value
system.cpu2.iew.wb_count                     25029560                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.804574                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 16017914                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.402531                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      25139102                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                36051013                       # number of integer regfile reads
system.cpu2.int_regfile_writes               18829515                       # number of integer regfile writes
system.cpu2.ipc                              0.319638                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.319638                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           113152      0.40%      0.40% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             18712171     65.89%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 277      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  404      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             8918114     31.40%     97.70% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             653957      2.30%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              28398075                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     633306                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.022301                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 269440     42.54%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     42.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                362156     57.18%     99.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1710      0.27%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              28918229                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         117595005                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     25029560                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         40586281                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  30046579                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 28398075                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             221314                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       10318314                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           144138                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         66810                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      6631073                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     60021411                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.473132                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.097635                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           45717534     76.17%     76.17% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7633187     12.72%     88.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            3163651      5.27%     94.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1514066      2.52%     96.68% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1008845      1.68%     98.36% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             385080      0.64%     99.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             297332      0.50%     99.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             263112      0.44%     99.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              38604      0.06%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       60021411                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.456704                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           114090                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            8809                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             7375176                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             777922                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1571                       # number of misc regfile reads
system.cpu2.numCycles                        62180486                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    17624479                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               28447130                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             15064544                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                780185                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3659963                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               5591205                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               155420                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             41597420                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              31556907                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           23760438                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 15329477                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 67722                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                458446                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              6711806                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 8695894                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        41597420                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       5414589                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             68388                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  3644783                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         68420                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    87262749                       # The number of ROB reads
system.cpu2.rob.rob_writes                   62309834                       # The number of ROB writes
system.cpu2.timesIdled                          25325                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            98.976099                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4634443                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4682386                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           568679                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          8181806                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             11612                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          15897                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            4285                       # Number of indirect misses.
system.cpu3.branchPred.lookups                8497794                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1895                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          3273                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           496305                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   4276855                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1356213                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         144463                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       10515743                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            19509825                       # Number of instructions committed
system.cpu3.commit.committedOps              19579154                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     56832580                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.344506                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.365785                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     50473211     88.81%     88.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3391054      5.97%     94.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       823341      1.45%     96.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       263391      0.46%     96.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       183748      0.32%     97.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        74612      0.13%     97.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        75581      0.13%     97.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       191429      0.34%     97.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1356213      2.39%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     56832580                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               18874                       # Number of function calls committed.
system.cpu3.commit.int_insts                 19336974                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4595793                       # Number of loads committed
system.cpu3.commit.membars                     104037                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       104037      0.53%      0.53% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        14460112     73.85%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            212      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             404      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        4599066     23.49%     97.88% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        415323      2.12%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         19579154                       # Class of committed instruction
system.cpu3.commit.refs                       5014389                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   19509825                       # Number of Instructions Simulated
system.cpu3.committedOps                     19579154                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.110887                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.110887                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             38228973                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                73239                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             3878775                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              32645465                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3108718                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 15930451                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                497976                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               209904                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               751327                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    8497794                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2214363                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     54864866                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                26919                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      37918935                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1140700                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.140013                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3082212                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           4646055                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.624768                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          58517445                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.654100                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.899799                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                33078418     56.53%     56.53% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                15105895     25.81%     82.34% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 8647309     14.78%     97.12% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1375763      2.35%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   60953      0.10%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   91514      0.16%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   96595      0.17%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   20462      0.03%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   40536      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            58517445                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2175409                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              528254                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 5546931                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.453237                       # Inst execution rate
system.cpu3.iew.exec_refs                     8971194                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    537665                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               16845908                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              7231619                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             69179                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           289616                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              707184                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           30032808                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              8433529                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           375478                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             27508235                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                179507                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              7277919                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                497976                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              7589212                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       425109                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             793                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           86                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2635826                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       288588                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            86                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       291794                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        236460                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 19448301                       # num instructions consuming a value
system.cpu3.iew.wb_count                     24660079                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.803602                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 15628702                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.406309                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      24794773                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                35307029                       # number of integer regfile reads
system.cpu3.int_regfile_writes               18663431                       # number of integer regfile writes
system.cpu3.ipc                              0.321452                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.321452                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           105605      0.38%      0.38% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             18632115     66.82%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 221      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  404      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     67.20% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             8593797     30.82%     98.02% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             551571      1.98%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              27883713                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     585963                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.021015                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 260407     44.44%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     44.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                324316     55.35%     99.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1240      0.21%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              28364071                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         115013226                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     24660079                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         40486528                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  29815948                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 27883713                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             216860                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       10453654                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           142392                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         72397                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      6781799                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     58517445                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.476503                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.090581                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           44333671     75.76%     75.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7561769     12.92%     88.68% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            3225502      5.51%     94.20% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1504991      2.57%     96.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             990150      1.69%     98.46% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             337234      0.58%     99.04% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             278344      0.48%     99.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             247139      0.42%     99.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              38645      0.07%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       58517445                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.459423                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads            96438                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            6055                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             7231619                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             707184                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1568                       # number of misc regfile reads
system.cpu3.numCycles                        60692854                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    19111762                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               27408922                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             14828685                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                772951                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3880032                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               5020399                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               152853                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             41305115                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              31371066                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           23705104                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 15651472                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 65197                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                497976                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              6118803                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 8876419                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        41305115                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       4960240                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             66987                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  3388731                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         66970                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    85560669                       # The number of ROB reads
system.cpu3.rob.rob_writes                   61876199                       # The number of ROB writes
system.cpu3.timesIdled                          24968                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2492555                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4573926                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2573859                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       383801                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3446577                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2078152                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8648955                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2461953                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  39947057500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2361122                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       315188                       # Transaction distribution
system.membus.trans_dist::WritebackClean           31                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1768124                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             8455                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          22607                       # Transaction distribution
system.membus.trans_dist::ReadExReq             98320                       # Transaction distribution
system.membus.trans_dist::ReadExResp            97854                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2361123                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            78                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7032902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7032902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    177548480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               177548480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            26243                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2490583                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2490583    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2490583                       # Request fanout histogram
system.membus.respLayer1.occupancy        12903995749                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             32.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6446288057                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1590                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          796                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    11127150.753769                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   18755376.692709                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          796    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         8500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    196051000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            796                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    31089845500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   8857212000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  39947057500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2086916                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2086916                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2086916                       # number of overall hits
system.cpu2.icache.overall_hits::total        2086916                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        26126                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         26126                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        26126                       # number of overall misses
system.cpu2.icache.overall_misses::total        26126                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1687388999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1687388999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1687388999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1687388999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2113042                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2113042                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2113042                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2113042                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.012364                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.012364                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.012364                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.012364                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 64586.580380                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 64586.580380                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 64586.580380                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 64586.580380                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         3308                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               67                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    49.373134                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        25022                       # number of writebacks
system.cpu2.icache.writebacks::total            25022                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1104                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1104                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1104                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1104                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        25022                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        25022                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        25022                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        25022                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1598238499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1598238499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1598238499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1598238499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.011842                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.011842                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.011842                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.011842                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 63873.331428                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 63873.331428                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 63873.331428                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 63873.331428                       # average overall mshr miss latency
system.cpu2.icache.replacements                 25022                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2086916                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2086916                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        26126                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        26126                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1687388999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1687388999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2113042                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2113042                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.012364                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.012364                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 64586.580380                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 64586.580380                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1104                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1104                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        25022                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        25022                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1598238499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1598238499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.011842                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.011842                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 63873.331428                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 63873.331428                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  39947057500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2177668                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            25054                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            86.918975                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4251106                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4251106                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  39947057500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4221965                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4221965                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4221965                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4221965                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2641956                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2641956                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2641956                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2641956                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 182522610462                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 182522610462                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 182522610462                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 182522610462                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      6863921                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      6863921                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      6863921                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      6863921                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.384905                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.384905                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.384905                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.384905                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 69086.165879                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 69086.165879                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 69086.165879                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 69086.165879                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     16169530                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        96939                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           478564                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1220                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    33.787602                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    79.458197                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1037952                       # number of writebacks
system.cpu2.dcache.writebacks::total          1037952                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1593434                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1593434                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1593434                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1593434                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1048522                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1048522                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1048522                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1048522                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  68967716220                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  68967716220                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  68967716220                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  68967716220                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.152758                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.152758                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.152758                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.152758                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 65776.126986                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 65776.126986                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 65776.126986                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 65776.126986                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1037952                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      3908712                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3908712                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2521603                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2521603                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 173347593500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 173347593500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      6430315                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      6430315                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.392143                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.392143                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 68744.998122                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 68744.998122                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1497305                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1497305                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      1024298                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1024298                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  66827831000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  66827831000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.159292                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.159292                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 65242.567104                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 65242.567104                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       313253                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        313253                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       120353                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       120353                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data   9175016962                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   9175016962                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       433606                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       433606                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.277563                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.277563                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 76234.219022                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 76234.219022                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        96129                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        96129                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        24224                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        24224                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2139885220                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2139885220                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.055866                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.055866                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 88337.401750                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 88337.401750                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        37608                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        37608                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1474                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1474                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     36929500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     36929500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        39082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        39082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.037716                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.037716                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25053.934871                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25053.934871                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          661                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          661                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          813                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          813                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     13948500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     13948500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.020802                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.020802                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 17156.826568                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17156.826568                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        32015                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        32015                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5876                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5876                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     53132000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     53132000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        37891                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        37891                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.155076                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.155076                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  9042.205582                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  9042.205582                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5844                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5844                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     47406000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     47406000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.154232                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.154232                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  8111.909651                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8111.909651                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2843000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2843000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      2725000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      2725000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1099                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1099                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         2146                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         2146                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     27808500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     27808500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         3245                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         3245                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.661325                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.661325                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 12958.294501                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 12958.294501                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         2146                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         2146                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     25662500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     25662500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.661325                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.661325                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 11958.294501                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 11958.294501                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  39947057500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.826849                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5352742                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1049551                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             5.100030                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.826849                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.963339                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.963339                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         14937801                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        14937801                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1610                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          806                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    11911951.612903                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   23472063.581105                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          806    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    204078500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            806                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    30346024500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   9601033000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  39947057500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2188371                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2188371                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2188371                       # number of overall hits
system.cpu3.icache.overall_hits::total        2188371                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        25992                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         25992                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        25992                       # number of overall misses
system.cpu3.icache.overall_misses::total        25992                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1695545499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1695545499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1695545499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1695545499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2214363                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2214363                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2214363                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2214363                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.011738                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.011738                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.011738                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.011738                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 65233.360226                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 65233.360226                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 65233.360226                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 65233.360226                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         4373                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               61                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    71.688525                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        24833                       # number of writebacks
system.cpu3.icache.writebacks::total            24833                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1159                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1159                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1159                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1159                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        24833                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        24833                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        24833                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        24833                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1599159499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1599159499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1599159499                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1599159499                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.011215                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.011215                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.011215                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.011215                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 64396.548907                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 64396.548907                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 64396.548907                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 64396.548907                       # average overall mshr miss latency
system.cpu3.icache.replacements                 24833                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2188371                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2188371                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        25992                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        25992                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1695545499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1695545499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2214363                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2214363                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.011738                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.011738                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 65233.360226                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 65233.360226                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1159                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1159                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        24833                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        24833                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1599159499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1599159499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.011215                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.011215                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 64396.548907                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 64396.548907                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  39947057500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2281078                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            24865                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            91.738508                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4453559                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4453559                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  39947057500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4148916                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4148916                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4148916                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4148916                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2528221                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2528221                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2528221                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2528221                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 176365107823                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 176365107823                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 176365107823                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 176365107823                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      6677137                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      6677137                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      6677137                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      6677137                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.378638                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.378638                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.378638                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.378638                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 69758.580371                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 69758.580371                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 69758.580371                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 69758.580371                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     14881209                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       156904                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           450755                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1805                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    33.013963                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    86.927424                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1001596                       # number of writebacks
system.cpu3.dcache.writebacks::total          1001596                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1516038                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1516038                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1516038                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1516038                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1012183                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1012183                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1012183                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1012183                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  65764819784                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  65764819784                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  65764819784                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  65764819784                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.151589                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.151589                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.151589                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.151589                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 64973.250671                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 64973.250671                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 64973.250671                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 64973.250671                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1001594                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      3869897                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3869897                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2427502                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2427502                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 168646744000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 168646744000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      6297399                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      6297399                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.385477                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.385477                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 69473.369744                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 69473.369744                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1438775                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1438775                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       988727                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       988727                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  63723855500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  63723855500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.157006                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.157006                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 64450.404915                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 64450.404915                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       279019                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        279019                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       100719                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       100719                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   7718363823                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   7718363823                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       379738                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       379738                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.265233                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.265233                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 76632.649480                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 76632.649480                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        77263                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        77263                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        23456                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        23456                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2040964284                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2040964284                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.061769                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.061769                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 87012.460948                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 87012.460948                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        35247                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        35247                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1368                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1368                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     38595000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     38595000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        36615                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        36615                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.037362                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.037362                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 28212.719298                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 28212.719298                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          519                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          519                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          849                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          849                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     13795500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     13795500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.023187                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.023187                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 16249.116608                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16249.116608                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        29706                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        29706                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5648                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5648                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     51202500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     51202500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        35354                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        35354                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.159756                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.159756                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  9065.598442                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9065.598442                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         5620                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5620                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     45705500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     45705500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.158964                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.158964                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  8132.651246                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8132.651246                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      3357500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      3357500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      3234500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      3234500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1114                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1114                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         2159                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         2159                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     27287499                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     27287499                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         3273                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         3273                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.659639                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.659639                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 12638.952756                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 12638.952756                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         2158                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         2158                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     25128499                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     25128499                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.659334                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.659334                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 11644.346154                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 11644.346154                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  39947057500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.775864                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5237689                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1013006                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             5.170442                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.775864                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.961746                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.961746                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         14517735                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        14517735                       # Number of data accesses
system.cpu0.numPwrStateTransitions                560                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          280                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    15873571.428571                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   41540513.335984                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          280    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    318961500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            280                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    35502457500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4444600000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  39947057500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      1911962                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1911962                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1911962                       # number of overall hits
system.cpu0.icache.overall_hits::total        1911962                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       116075                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        116075                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       116075                       # number of overall misses
system.cpu0.icache.overall_misses::total       116075                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8589264993                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8589264993                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8589264993                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8589264993                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2028037                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2028037                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2028037                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2028037                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.057235                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.057235                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.057235                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.057235                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 73997.544631                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 73997.544631                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 73997.544631                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 73997.544631                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        24274                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              345                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    70.359420                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       109283                       # number of writebacks
system.cpu0.icache.writebacks::total           109283                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         6791                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         6791                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         6791                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         6791                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       109284                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       109284                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       109284                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       109284                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8046943493                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8046943493                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8046943493                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8046943493                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.053887                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.053887                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.053887                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.053887                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 73633.317713                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 73633.317713                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 73633.317713                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 73633.317713                       # average overall mshr miss latency
system.cpu0.icache.replacements                109283                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1911962                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1911962                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       116075                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       116075                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8589264993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8589264993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2028037                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2028037                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.057235                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.057235                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 73997.544631                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 73997.544631                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         6791                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         6791                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       109284                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       109284                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8046943493                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8046943493                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.053887                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.053887                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 73633.317713                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 73633.317713                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  39947057500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2022694                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           109315                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            18.503353                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4165357                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4165357                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  39947057500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      4265591                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4265591                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      4265591                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4265591                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2727684                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2727684                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2727684                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2727684                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 187072261434                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 187072261434                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 187072261434                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 187072261434                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6993275                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6993275                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6993275                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6993275                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.390044                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.390044                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.390044                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.390044                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 68582.820237                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 68582.820237                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 68582.820237                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 68582.820237                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     15032488                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       145023                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           462066                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2062                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    32.533205                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    70.331232                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1043875                       # number of writebacks
system.cpu0.dcache.writebacks::total          1043875                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1674947                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1674947                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1674947                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1674947                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1052737                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1052737                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1052737                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1052737                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  68241785186                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  68241785186                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  68241785186                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  68241785186                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.150536                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.150536                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.150536                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.150536                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 64823.203883                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 64823.203883                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 64823.203883                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 64823.203883                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1043874                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3742954                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3742954                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2522176                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2522176                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 172132814000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 172132814000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      6265130                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      6265130                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.402574                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.402574                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 68247.740840                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 68247.740840                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1513314                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1513314                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1008862                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1008862                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  64570276500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  64570276500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.161028                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.161028                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 64003.081194                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 64003.081194                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       522637                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        522637                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       205508                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       205508                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  14939447434                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  14939447434                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       728145                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       728145                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.282235                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.282235                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 72695.211057                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72695.211057                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       161633                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       161633                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        43875                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        43875                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3671508686                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3671508686                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.060256                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.060256                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 83681.109652                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 83681.109652                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        32728                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        32728                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2440                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2440                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     69118500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     69118500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        35168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        35168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.069381                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.069381                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 28327.254098                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 28327.254098                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2005                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2005                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          435                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          435                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      5556500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      5556500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012369                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012369                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 12773.563218                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12773.563218                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        27455                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        27455                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         6569                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6569                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     65425500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     65425500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        34024                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        34024                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.193070                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.193070                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9959.735120                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9959.735120                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6542                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6542                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     58921500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     58921500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.192276                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.192276                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9006.649343                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9006.649343                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       868000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       868000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       830000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       830000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2052                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2052                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         1567                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         1567                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     24378499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     24378499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         3619                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         3619                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.432993                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.432993                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 15557.433950                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 15557.433950                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         1566                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         1566                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     22811499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     22811499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.432716                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.432716                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 14566.729885                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 14566.729885                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  39947057500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.374421                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            5390118                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1052623                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.120654                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.374421                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.980451                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.980451                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         15184763                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        15184763                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  39947057500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               17354                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              434124                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8948                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              422206                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                8965                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              424464                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                8926                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              421666                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1746653                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              17354                       # number of overall hits
system.l2.overall_hits::.cpu0.data             434124                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8948                       # number of overall hits
system.l2.overall_hits::.cpu1.data             422206                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               8965                       # number of overall hits
system.l2.overall_hits::.cpu2.data             424464                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               8926                       # number of overall hits
system.l2.overall_hits::.cpu3.data             421666                       # number of overall hits
system.l2.overall_hits::total                 1746653                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             91929                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            607618                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             15706                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            597036                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             16057                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            613161                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             15907                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            579639                       # number of demand (read+write) misses
system.l2.demand_misses::total                2537053                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            91929                       # number of overall misses
system.l2.overall_misses::.cpu0.data           607618                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            15706                       # number of overall misses
system.l2.overall_misses::.cpu1.data           597036                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            16057                       # number of overall misses
system.l2.overall_misses::.cpu2.data           613161                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            15907                       # number of overall misses
system.l2.overall_misses::.cpu3.data           579639                       # number of overall misses
system.l2.overall_misses::total               2537053                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7675863500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  60927568499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1432245500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  60357809499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1447151000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  61772053998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1448582500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  58663403497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     253724677993                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7675863500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  60927568499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1432245500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  60357809499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1447151000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  61772053998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1448582500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  58663403497                       # number of overall miss cycles
system.l2.overall_miss_latency::total    253724677993                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          109283                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1041742                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24654                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1019242                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           25022                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1037625                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           24833                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1001305                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4283706                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         109283                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1041742                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24654                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1019242                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          25022                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1037625                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          24833                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1001305                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4283706                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.841201                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.583271                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.637057                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.585765                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.641715                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.590927                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.640559                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.578884                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.592257                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.841201                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.583271                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.637057                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.585765                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.641715                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.590927                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.640559                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.578884                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.592257                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83497.737384                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100272.816966                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91190.977970                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101095.762230                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90125.864109                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 100743.612196                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91065.725781                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 101206.791636                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100007.637993                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83497.737384                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100272.816966                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91190.977970                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101095.762230                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90125.864109                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 100743.612196                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91065.725781                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 101206.791636                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100007.637993                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              315175                       # number of writebacks
system.l2.writebacks::total                    315175                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            779                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          14951                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           4905                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          15852                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           5037                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          15811                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           5028                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          15585                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               77948                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           779                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         14951                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          4905                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         15852                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          5037                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         15811                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          5028                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         15585                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              77948                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        91150                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       592667                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        10801                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       581184                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        11020                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       597350                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        10879                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       564054                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2459105                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        91150                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       592667                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        10801                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       581184                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        11020                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       597350                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        10879                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       564054                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2459105                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6706594511                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  54173432541                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    911744003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  53634139537                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    919310004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  54887856035                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    918852006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  52118724536                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 224270653173                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6706594511                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  54173432541                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    911744003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  53634139537                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    919310004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  54887856035                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    918852006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  52118724536                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 224270653173                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.834073                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.568919                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.438103                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.570212                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.440412                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.575690                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.438086                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.563319                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.574060                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.834073                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.568919                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.438103                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.570212                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.440412                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.575690                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.438086                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.563319                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.574060                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73577.559089                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91406.190223                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84412.925007                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92284.267180                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 83421.960436                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 91885.588072                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84461.072341                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 92400.239225                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91200.112713                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73577.559089                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91406.190223                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84412.925007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92284.267180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 83421.960436                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 91885.588072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84461.072341                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 92400.239225                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91200.112713                       # average overall mshr miss latency
system.l2.replacements                        4534019                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       386243                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           386243                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           13                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             13                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       386256                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       386256                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000034                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000034                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           13                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           13                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000034                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000034                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      2258005                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2258005                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           31                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             31                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      2258036                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2258036                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000014                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000014                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           31                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           31                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000014                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000014                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data              88                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             124                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             145                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             134                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  491                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           383                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           240                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           258                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           263                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1144                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      2529000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       341000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       519500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       407500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3797000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          471                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          364                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          403                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          397                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1635                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.813163                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.659341                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.640199                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.662469                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.699694                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6603.133159                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1420.833333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  2013.565891                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1549.429658                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3319.055944                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          382                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          239                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          256                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          261                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1138                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      7697999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      4810497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      5274499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      5303000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     23085995                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.811040                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.656593                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.635236                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.657431                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.696024                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20151.829843                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20127.602510                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20603.511719                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20318.007663                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20286.463093                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           300                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           178                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           157                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           147                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                782                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1212                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          982                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          932                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          933                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             4059                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      6242500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      4990000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      4558000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      4014500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     19805000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1512                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1160                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data         1089                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data         1080                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           4841                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.801587                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.846552                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.855831                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.863889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.838463                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5150.577558                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5081.466395                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  4890.557940                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  4302.786710                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4879.280611                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           30                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           32                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           32                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           27                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           121                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1182                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          950                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          900                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          906                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         3938                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     24391500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     20260999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     19234500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     19173499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     83060498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.781746                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.818966                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.826446                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.838889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.813468                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20635.786802                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21327.367368                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 21371.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21162.802428                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21092.051295                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             4397                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             2545                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             2663                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             2555                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12160                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          37779                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          20114                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          20469                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          19575                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               97937                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3538502000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2098861000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2070149000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1972189500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9679701500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        42176                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        22659                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        23132                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        22130                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            110097                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.895746                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.887683                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.884878                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.884546                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.889552                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 93663.199132                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 104348.264890                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 101135.815135                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 100750.421456                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98836.001715                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        37778                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        20114                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        20469                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        19575                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          97936                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3160682002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1897721000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1865459000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1776438502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8700300504                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.895723                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.887683                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.884878                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.884546                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.889543                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 83664.619673                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94348.264890                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 91135.815135                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 90750.370473                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88836.592305                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         17354                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8948                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          8965                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          8926                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              44193                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        91929                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        15706                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        16057                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        15907                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           139599                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7675863500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1432245500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1447151000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1448582500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12003842500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       109283                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24654                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        25022                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        24833                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         183792                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.841201                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.637057                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.641715                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.640559                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.759549                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83497.737384                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91190.977970                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90125.864109                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91065.725781                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85988.026419                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          779                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         4905                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         5037                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         5028                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         15749                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        91150                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        10801                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        11020                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        10879                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       123850                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6706594511                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    911744003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    919310004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    918852006                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9456500524                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.834073                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.438103                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.440412                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.438086                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.673860                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73577.559089                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84412.925007                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 83421.960436                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84461.072341                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76354.465273                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       429727                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       419661                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       421801                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       419111                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1690300                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       569839                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       576922                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       592692                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       560064                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2299517                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  57389066499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  58258948499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  59701904998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  56691213997                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 232041133993                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       999566                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       996583                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      1014493                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       979175                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3989817                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.570086                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.578900                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.584225                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.571975                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.576346                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100711.019251                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100982.365899                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 100730.067215                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 101222.742396                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100908.640377                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        14950                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        15852                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        15811                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        15585                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        62198                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       554889                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       561070                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       576881                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       544479                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2237319                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  51012750539                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  51736418537                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  53022397035                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  50342286034                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 206113852145                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.555130                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.562994                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.568640                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.556059                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.560757                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 91933.252487                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92210.274185                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 91912.191657                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 92459.554976                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92125.375123                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                15                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           12                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           21                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           22                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           23                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              78                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           20                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           23                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           26                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           24                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            93                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.600000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.913043                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.846154                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.958333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.838710                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           21                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           22                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           23                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           78                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       239000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       426000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       437000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       467000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1569000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.600000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.913043                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.846154                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.958333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.838710                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19916.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20285.714286                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19863.636364                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20304.347826                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20115.384615                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  39947057500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999982                       # Cycle average of tags in use
system.l2.tags.total_refs                     6857317                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4534098                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.512388                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      39.321565                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.311120                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.458629                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.151113                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.208809                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        2.058635                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        4.158886                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        2.144334                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        4.186891                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.614399                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.020486                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.069666                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.033611                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.065763                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.032166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.064983                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.033505                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.065420                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  60010674                       # Number of tag accesses
system.l2.tags.data_accesses                 60010674                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  39947057500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5833664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      37922560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        691264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      37195776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        705280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      38230400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        696256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      36099328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          157374528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5833664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       691264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       705280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       696256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7926464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     20172032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        20172032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          91151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         592540                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          10801                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         581184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          11020                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         597350                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          10879                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         564052                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2458977                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       315188                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             315188                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        146034886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        949320485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         17304504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        931126805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         17655368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        957026685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         17429469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        903679276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3939577477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    146034886                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     17304504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     17655368                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     17429469                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        198424227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      504969158                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            504969158                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      504969158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       146034886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       949320485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        17304504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       931126805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        17655368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       957026685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        17429469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       903679276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4444546635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    285492.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     91151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    578084.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     10801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    569579.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     11020.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    585324.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     10879.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    552632.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000761179250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17679                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17679                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4136849                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             269097                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2458977                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     315219                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2458977                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   315219                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  49507                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 29727                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             86278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            107551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            105198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            112419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            154439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            285597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            607673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            153831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            124977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             80483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           111737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            79633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           143770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            78703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            88155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            89026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             23624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            14218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            14814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            14428                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  77094141751                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                12047350000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            122271704251                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31996.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50746.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1744738                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  252629                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2458977                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               315219                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  280451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  358622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  390096                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  368200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  305892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  240097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  174627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  118888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   77035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   46806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  26115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  13009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   5711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  19236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  19748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  19637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  19623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  19915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  20152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       697600                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    247.246789                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   143.999065                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   298.990111                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       331854     47.57%     47.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       168818     24.20%     71.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        53499      7.67%     79.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        29722      4.26%     83.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        19325      2.77%     86.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13821      1.98%     88.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10626      1.52%     89.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8144      1.17%     91.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        61791      8.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       697600                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17679                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     136.289043                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     67.430464                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    226.880230                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         14794     83.68%     83.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         2003     11.33%     95.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          597      3.38%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          159      0.90%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           48      0.27%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           24      0.14%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           10      0.06%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            5      0.03%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           10      0.06%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            7      0.04%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            7      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            4      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            5      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17679                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17679                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.148764                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.135518                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.707816                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16680     94.35%     94.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              184      1.04%     95.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              413      2.34%     97.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              194      1.10%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              109      0.62%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               48      0.27%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               26      0.15%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               14      0.08%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17679                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              154206080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3168448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                18271616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               157374528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             20174016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3860.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       457.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3939.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    505.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    30.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   39947029000                       # Total gap between requests
system.mem_ctrls.avgGap                      14399.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5833664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     36997376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       691264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     36453056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       705280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     37460736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       696256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     35368448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     18271616                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 146034886.299197375774                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 926160230.950677633286                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 17304503.592035531998                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 912534196.041848659515                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 17655367.982985980809                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 937759583.418628454208                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 17429468.991552129388                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 885383059.816107869148                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 457395791.917840242386                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        91151                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       592540                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        10801                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       581184                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        11020                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       597350                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        10879                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       564052                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       315219                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2936549250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  29614441501                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    459555250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  29519458250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    457686500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  30105825000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    463478750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  28714709750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1001171539000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32216.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49978.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42547.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50791.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41532.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     50398.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42603.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     50907.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3176114.19                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2095054500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1113555465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5686895760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          636803460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3153717840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      17930297340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        240472320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        30856796685                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        772.442293                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    473232500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1334060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  38139765000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2885788080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1533836535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         11516720040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          853475220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3153717840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      18090614970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        105468000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        38139620685                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        954.754194                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    116399250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1334060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  38496598250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1616                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          809                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11606735.475896                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   22951979.191508                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          809    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    379376000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            809                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    30557208500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   9389849000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  39947057500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1997113                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1997113                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1997113                       # number of overall hits
system.cpu1.icache.overall_hits::total        1997113                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        25712                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         25712                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        25712                       # number of overall misses
system.cpu1.icache.overall_misses::total        25712                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1674180999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1674180999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1674180999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1674180999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2022825                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2022825                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2022825                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2022825                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.012711                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.012711                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.012711                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.012711                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 65112.826657                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 65112.826657                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 65112.826657                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 65112.826657                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1887                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               47                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    40.148936                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24654                       # number of writebacks
system.cpu1.icache.writebacks::total            24654                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1058                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1058                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1058                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1058                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24654                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24654                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24654                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24654                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1582716499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1582716499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1582716499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1582716499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.012188                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.012188                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.012188                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.012188                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 64197.148495                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64197.148495                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 64197.148495                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64197.148495                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24654                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1997113                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1997113                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        25712                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        25712                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1674180999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1674180999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2022825                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2022825                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.012711                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.012711                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 65112.826657                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 65112.826657                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1058                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1058                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24654                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24654                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1582716499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1582716499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.012188                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.012188                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 64197.148495                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64197.148495                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  39947057500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2078825                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24686                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            84.210686                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          4070304                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         4070304                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  39947057500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      4102037                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4102037                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      4102037                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4102037                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2645549                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2645549                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2645549                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2645549                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 182118933811                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 182118933811                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 182118933811                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 182118933811                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6747586                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6747586                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6747586                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6747586                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.392073                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.392073                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.392073                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.392073                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 68839.750770                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 68839.750770                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 68839.750770                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 68839.750770                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     15533210                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        84729                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           464641                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1183                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    33.430563                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    71.622147                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1019525                       # number of writebacks
system.cpu1.dcache.writebacks::total          1019525                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1615548                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1615548                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1615548                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1615548                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1030001                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1030001                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1030001                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1030001                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  67495168683                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  67495168683                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  67495168683                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  67495168683                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.152647                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.152647                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.152647                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.152647                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 65529.226363                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 65529.226363                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 65529.226363                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 65529.226363                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1019525                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3760435                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3760435                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2510146                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2510146                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 172237743000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 172237743000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      6270581                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      6270581                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.400305                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.400305                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 68616.623495                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 68616.623495                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1503854                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1503854                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1006292                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1006292                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  65328664000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  65328664000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.160478                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.160478                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 64920.186189                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 64920.186189                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       341602                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        341602                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       135403                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       135403                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   9881190811                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   9881190811                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       477005                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       477005                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.283861                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.283861                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 72976.158660                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72976.158660                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       111694                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       111694                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        23709                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        23709                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2166504683                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2166504683                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.049704                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.049704                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 91378.998819                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 91378.998819                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        37568                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        37568                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1381                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1381                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     38265000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     38265000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        38949                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        38949                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.035457                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.035457                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27708.182476                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27708.182476                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          493                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          493                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          888                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          888                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     15939500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     15939500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.022799                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.022799                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 17949.887387                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17949.887387                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        31823                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        31823                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5833                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5833                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     54288000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     54288000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        37656                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        37656                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.154902                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.154902                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9307.046117                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9307.046117                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5802                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5802                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     48581000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     48581000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.154079                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.154079                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8373.147191                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8373.147191                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2344500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2344500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2249500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2249500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1061                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1061                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2171                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2171                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     27869000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     27869000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         3232                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         3232                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.671720                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.671720                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 12836.941502                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 12836.941502                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2170                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2170                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     25698000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     25698000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.671411                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.671411                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 11842.396313                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 11842.396313                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  39947057500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.664283                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5213083                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1031095                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.055871                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.664283                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.958259                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.958259                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         14685913                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        14685913                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  39947057500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4214759                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           16                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       701431                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3900471                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4218853                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8819                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         23434                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          32253                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          374                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          374                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           114710                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          114711                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        183792                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4030983                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           93                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           93                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       327849                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3148918                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        73962                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3079217                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        75066                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3134446                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        74499                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3025251                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              12939208                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13988224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    133479488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3155712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    130480768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3202816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    132836800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3178624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    128185344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              548507776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4605958                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23124992                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8896245                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.675593                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.874971                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4704261     52.88%     52.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2923437     32.86%     85.74% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 781357      8.78%     94.52% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 424671      4.77%     99.30% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  62519      0.70%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8896245                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8611360188                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             21.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1597339730                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          40093486                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1542625583                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          39800559                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1602085032                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         164393849                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1569798910                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          39481607                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
